{
  "version": "AM025-2024-11-13-1.1",
  "source": "Local HTML documentation with bit-fields",
  "source_path": "../aie_docs/am025/html",
  "parsed_date": "2025-12-04 06:05:12",
  "modules": {
    "core": {
      "base_address_info": {
        "base_address_formula": "0x200_0000_0000 + (<colnum> * 32 + <rownum + m + 1>) * 0x10_0000",
        "description": "Core Module Control and Status Registers",
        "notes": [
          "The first row of compute tiles is rownum 0.",
          "m is the number of memory tile rows, which is 1 or 2 depending on the device."
        ]
      },
      "registers": [
        {
          "name": "Program_Memory",
          "offset": "0x0000020000",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Program Memory (16 kbyte)",
          "bit_fields": [
            {
              "name": "Instruction",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Instruction Word"
            }
          ]
        },
        {
          "name": "Core_AMLL0_Part1",
          "offset": "0x0000030000",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL0 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL0_Part2",
          "offset": "0x0000030010",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL0 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH0_Part1",
          "offset": "0x0000030020",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH0 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH0_Part2",
          "offset": "0x0000030030",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH0 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL0_Part1",
          "offset": "0x0000030040",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL0 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL0_Part2",
          "offset": "0x0000030050",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL0 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH0_Part1",
          "offset": "0x0000030060",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH0 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH0_Part2",
          "offset": "0x0000030070",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH0 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL1_Part1",
          "offset": "0x0000030080",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL1 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL1_Part2",
          "offset": "0x0000030090",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL1 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH1_Part1",
          "offset": "0x00000300A0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH1 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH1_Part2",
          "offset": "0x00000300B0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH1 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL1_Part1",
          "offset": "0x00000300C0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL1 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL1_Part2",
          "offset": "0x00000300D0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL1 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH1_Part1",
          "offset": "0x00000300E0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH1 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH1_Part2",
          "offset": "0x00000300F0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH1 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL2_Part1",
          "offset": "0x0000030100",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL2 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL2_Part2",
          "offset": "0x0000030110",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL2 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH2_Part1",
          "offset": "0x0000030120",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH2 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH2_Part2",
          "offset": "0x0000030130",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH2 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL2_Part1",
          "offset": "0x0000030140",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL2 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL2_Part2",
          "offset": "0x0000030150",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL2 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH2_Part1",
          "offset": "0x0000030160",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH2 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH2_Part2",
          "offset": "0x0000030170",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH2 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL3_Part1",
          "offset": "0x0000030180",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL3 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL3_Part2",
          "offset": "0x0000030190",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL3 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH3_Part1",
          "offset": "0x00000301A0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH3 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH3_Part2",
          "offset": "0x00000301B0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH3 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL3_Part1",
          "offset": "0x00000301C0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL3 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL3_Part2",
          "offset": "0x00000301D0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL3 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH3_Part1",
          "offset": "0x00000301E0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH3 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH3_Part2",
          "offset": "0x00000301F0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH3 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL4_Part1",
          "offset": "0x0000030200",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL4 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL4_Part2",
          "offset": "0x0000030210",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL4 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH4_Part1",
          "offset": "0x0000030220",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH4 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH4_Part2",
          "offset": "0x0000030230",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH4 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL4_Part1",
          "offset": "0x0000030240",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL4 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL4_Part2",
          "offset": "0x0000030250",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL4 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH4_Part1",
          "offset": "0x0000030260",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH4 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH4_Part2",
          "offset": "0x0000030270",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH4 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL5_Part1",
          "offset": "0x0000030280",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL5 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL5_Part2",
          "offset": "0x0000030290",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL5 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH5_Part1",
          "offset": "0x00000302A0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH5 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH5_Part2",
          "offset": "0x00000302B0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH5 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL5_Part1",
          "offset": "0x00000302C0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL5 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL5_Part2",
          "offset": "0x00000302D0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL5 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH5_Part1",
          "offset": "0x00000302E0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH5 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH5_Part2",
          "offset": "0x00000302F0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH5 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL6_Part1",
          "offset": "0x0000030300",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL6 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL6_Part2",
          "offset": "0x0000030310",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL6 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH6_Part1",
          "offset": "0x0000030320",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH6 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH6_Part2",
          "offset": "0x0000030330",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH6 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL6_Part1",
          "offset": "0x0000030340",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL6 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL6_Part2",
          "offset": "0x0000030350",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL6 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH6_Part1",
          "offset": "0x0000030360",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH6 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH6_Part2",
          "offset": "0x0000030370",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH6 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL7_Part1",
          "offset": "0x0000030380",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL7 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL7_Part2",
          "offset": "0x0000030390",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL7 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH7_Part1",
          "offset": "0x00000303A0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH7 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH7_Part2",
          "offset": "0x00000303B0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH7 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL7_Part1",
          "offset": "0x00000303C0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL7 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL7_Part2",
          "offset": "0x00000303D0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL7 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH7_Part1",
          "offset": "0x00000303E0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH7 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH7_Part2",
          "offset": "0x00000303F0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH7 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL8_Part1",
          "offset": "0x0000030400",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL8 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLL8_Part2",
          "offset": "0x0000030410",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLL8 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH8_Part1",
          "offset": "0x0000030420",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH8 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMLH8_Part2",
          "offset": "0x0000030430",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMLH8 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL8_Part1",
          "offset": "0x0000030440",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL8 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHL8_Part2",
          "offset": "0x0000030450",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHL8 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH8_Part1",
          "offset": "0x0000030460",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH8 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_AMHH8_Part2",
          "offset": "0x0000030470",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Accumulator AMHH8 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of accumulator register"
            }
          ]
        },
        {
          "name": "Core_WL0_Part1",
          "offset": "0x0000030800",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL0 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL0_Part2",
          "offset": "0x0000030810",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL0 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH0_Part1",
          "offset": "0x0000030820",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH0 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH0_Part2",
          "offset": "0x0000030830",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH0 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL1_Part1",
          "offset": "0x0000030840",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL1 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL1_Part2",
          "offset": "0x0000030850",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL1 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH1_Part1",
          "offset": "0x0000030860",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH1 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH1_Part2",
          "offset": "0x0000030870",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH1 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL2_Part1",
          "offset": "0x0000030880",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL2 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL2_Part2",
          "offset": "0x0000030890",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL2 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH2_Part1",
          "offset": "0x00000308A0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH2 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH2_Part2",
          "offset": "0x00000308B0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH2 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL3_Part1",
          "offset": "0x00000308C0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL3 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL3_Part2",
          "offset": "0x00000308D0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL3 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH3_Part1",
          "offset": "0x00000308E0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH3 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH3_Part2",
          "offset": "0x00000308F0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH3 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL4_Part1",
          "offset": "0x0000030900",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL4 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL4_Part2",
          "offset": "0x0000030910",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL4 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH4_Part1",
          "offset": "0x0000030920",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH4 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH4_Part2",
          "offset": "0x0000030930",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH4 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL5_Part1",
          "offset": "0x0000030940",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL5 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL5_Part2",
          "offset": "0x0000030950",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL5 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH5_Part1",
          "offset": "0x0000030960",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH5 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH5_Part2",
          "offset": "0x0000030970",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH5 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL6_Part1",
          "offset": "0x0000030980",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL6 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL6_Part2",
          "offset": "0x0000030990",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL6 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH6_Part1",
          "offset": "0x00000309A0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH6 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH6_Part2",
          "offset": "0x00000309B0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH6 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL7_Part1",
          "offset": "0x00000309C0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL7 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL7_Part2",
          "offset": "0x00000309D0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL7 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH7_Part1",
          "offset": "0x00000309E0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH7 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH7_Part2",
          "offset": "0x00000309F0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH7 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL8_Part1",
          "offset": "0x0000030A00",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL8 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL8_Part2",
          "offset": "0x0000030A10",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL8 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH8_Part1",
          "offset": "0x0000030A20",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH8 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH8_Part2",
          "offset": "0x0000030A30",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH8 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL9_Part1",
          "offset": "0x0000030A40",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL9 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL9_Part2",
          "offset": "0x0000030A50",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL9 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH9_Part1",
          "offset": "0x0000030A60",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH9 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH9_Part2",
          "offset": "0x0000030A70",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH9 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL10_Part1",
          "offset": "0x0000030A80",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL10 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL10_Part2",
          "offset": "0x0000030A90",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL10 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH10_Part1",
          "offset": "0x0000030AA0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH10 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH10_Part2",
          "offset": "0x0000030AB0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH10 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL11_Part1",
          "offset": "0x0000030AC0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL11 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WL11_Part2",
          "offset": "0x0000030AD0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WL11 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH11_Part1",
          "offset": "0x0000030AE0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH11 Part 1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 127 down to 0 of vector register"
            }
          ]
        },
        {
          "name": "Core_WH11_Part2",
          "offset": "0x0000030AF0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Vector register WH11 Part 2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Bits 255 down to 128 of vector register"
            }
          ]
        },
        {
          "name": "Core_R0",
          "offset": "0x0000030C00",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R0 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R1",
          "offset": "0x0000030C10",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R1 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R2",
          "offset": "0x0000030C20",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R2 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R3",
          "offset": "0x0000030C30",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R3 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R4",
          "offset": "0x0000030C40",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R4 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R5",
          "offset": "0x0000030C50",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R5 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R6",
          "offset": "0x0000030C60",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R6 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R7",
          "offset": "0x0000030C70",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R7 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R8",
          "offset": "0x0000030C80",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R8 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R9",
          "offset": "0x0000030C90",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R9 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R10",
          "offset": "0x0000030CA0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R10 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R11",
          "offset": "0x0000030CB0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R11 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R12",
          "offset": "0x0000030CC0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R12 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R13",
          "offset": "0x0000030CD0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R13 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R14",
          "offset": "0x0000030CE0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R14 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R15",
          "offset": "0x0000030CF0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R15 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R16",
          "offset": "0x0000030D00",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R16 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R17",
          "offset": "0x0000030D10",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R17 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R18",
          "offset": "0x0000030D20",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R18 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R19",
          "offset": "0x0000030D30",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R19 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R20",
          "offset": "0x0000030D40",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R20 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R21",
          "offset": "0x0000030D50",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R21 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R22",
          "offset": "0x0000030D60",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R22 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R23",
          "offset": "0x0000030D70",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R23 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R24",
          "offset": "0x0000030D80",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R24 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R25",
          "offset": "0x0000030D90",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R25 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R26",
          "offset": "0x0000030DA0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R26 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R27",
          "offset": "0x0000030DB0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R27 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R28",
          "offset": "0x0000030DC0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R28 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R29",
          "offset": "0x0000030DD0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R29 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R30",
          "offset": "0x0000030DE0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R30 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_R31",
          "offset": "0x0000030DF0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "R31 register",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_M0",
          "offset": "0x0000030E00",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Modifier register M0",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_M1",
          "offset": "0x0000030E10",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Modifier register M1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_M2",
          "offset": "0x0000030E20",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Modifier register M2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_M3",
          "offset": "0x0000030E30",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Modifier register M3",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_M4",
          "offset": "0x0000030E40",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Modifier register M4",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_M5",
          "offset": "0x0000030E50",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Modifier register M5",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_M6",
          "offset": "0x0000030E60",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Modifier register M6",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_M7",
          "offset": "0x0000030E70",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Modifier register M7",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DN0",
          "offset": "0x0000030E80",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Size register DN0",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DN1",
          "offset": "0x0000030E90",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Size register DN1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DN2",
          "offset": "0x0000030EA0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Size register DN2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DN3",
          "offset": "0x0000030EB0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Size register DN3",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DN4",
          "offset": "0x0000030EC0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Size register DN4",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DN5",
          "offset": "0x0000030ED0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Size register DN5",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DN6",
          "offset": "0x0000030EE0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Size register DN6",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DN7",
          "offset": "0x0000030EF0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Size register DN7",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DJ0",
          "offset": "0x0000030F00",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Step register DJ0",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DJ1",
          "offset": "0x0000030F10",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Step register DJ1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DJ2",
          "offset": "0x0000030F20",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Step register DJ2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DJ3",
          "offset": "0x0000030F30",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Step register DJ3",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DJ4",
          "offset": "0x0000030F40",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Step register DJ4",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DJ5",
          "offset": "0x0000030F50",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Step register DJ5",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DJ6",
          "offset": "0x0000030F60",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Step register DJ6",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DJ7",
          "offset": "0x0000030F70",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Step register DJ7",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DC0",
          "offset": "0x0000030F80",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Count register DC0",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DC1",
          "offset": "0x0000030F90",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Count register DC1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DC2",
          "offset": "0x0000030FA0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Count register DC2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DC3",
          "offset": "0x0000030FB0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Count register DC3",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DC4",
          "offset": "0x0000030FC0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Count register DC4",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DC5",
          "offset": "0x0000030FD0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Count register DC5",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DC6",
          "offset": "0x0000030FE0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Count register DC6",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_DC7",
          "offset": "0x0000030FF0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Count register DC7",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_P0",
          "offset": "0x0000031000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Pointer register P0",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_P1",
          "offset": "0x0000031010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Pointer register P1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_P2",
          "offset": "0x0000031020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Pointer register P2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_P3",
          "offset": "0x0000031030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Pointer register P3",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_P4",
          "offset": "0x0000031040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Pointer register P4",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_P5",
          "offset": "0x0000031050",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Pointer register P5",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_P6",
          "offset": "0x0000031060",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Pointer register P6",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_P7",
          "offset": "0x0000031070",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Pointer register P7",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_S0",
          "offset": "0x0000031080",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Shift register S0",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_S1",
          "offset": "0x0000031090",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Shift register S1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_S2",
          "offset": "0x00000310A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Shift register S2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_S3",
          "offset": "0x00000310B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Shift register S3",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_Q0",
          "offset": "0x00000310C0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Mask register Q0",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_Q1",
          "offset": "0x00000310D0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Mask register Q1",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_Q2",
          "offset": "0x00000310E0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Mask register Q2",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_Q3",
          "offset": "0x00000310F0",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Mask register Q3",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_PC",
          "offset": "0x0000031100",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Program counter register PC",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_FC",
          "offset": "0x0000031110",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "PM fetch counter register FC",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_SP",
          "offset": "0x0000031120",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stack pointer register SP",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_LR",
          "offset": "0x0000031130",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Link register LR",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_LS",
          "offset": "0x0000031140",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Loop start register LS",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_LE",
          "offset": "0x0000031150",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x000FFFFF",
          "description": "Loop end register LE",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0xFFFFF",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_LC",
          "offset": "0x0000031160",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Loop count register LC",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Core_CR",
          "offset": "0x0000031170",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00001800",
          "description": "Control register CR",
          "bit_fields": [
            {
              "name": "Float_to_Bfloat_Huge_Mask",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Conversion result cannot be represented and overflows into infinity"
            },
            {
              "name": "Float_to_Bfloat_Tiny_Mask",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Conversion result underflows into zero"
            },
            {
              "name": "Float_to_Bfloat_Invalid_Mask",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input floating point number is NaN"
            },
            {
              "name": "Float_to_Bfloat_Infinity_Mask",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Floating point output is infinity"
            },
            {
              "name": "Float_to_Bfloat_Zero_Mask",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Floating point output is zero"
            },
            {
              "name": "Bfloat_to_Int_Huge_Mask",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Result after rounding has magnitude greater than maximum integer number"
            },
            {
              "name": "Bfloat_to_Int_Tiny_Mask",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Integer output after rounding is zero while floating point input is not zero"
            },
            {
              "name": "Bfloat_to_Int_Invalid_Mask",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input floating point number is NaN"
            },
            {
              "name": "Reserved",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reserved"
            },
            {
              "name": "Bfloat_to_Int_Zero_Mask",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Integer output is zero"
            },
            {
              "name": "SRS_Sign",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Sign of dynamic SRS operations"
            },
            {
              "name": "UPS_Sign",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Sign of dynamic UPS operations"
            },
            {
              "name": "Pack_Sign",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Sign of dynamic Unpack operations"
            },
            {
              "name": "Unpack_Sign",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Sign of dynamic Pack operations"
            },
            {
              "name": "Vadd_Sign",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Sign of dynamic Vadd operations"
            },
            {
              "name": "SCD_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable SCD port"
            },
            {
              "name": "MCD_Enable",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable MCD port"
            },
            {
              "name": "Float_MAC_Huge_Mask",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Result after rounding has magnitude greater than maximum normalized number"
            },
            {
              "name": "Float_MAC_Tiny_Mask",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Floating point output after rounding has a magnitude less than minimum normalized number and is not exact zero"
            },
            {
              "name": "Float_MAC_Invalid_Mask",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Invalid floating point operation (NaN input also causes this)"
            },
            {
              "name": "Float_MAC_Infinity_Mask",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Floating point output is infinity"
            },
            {
              "name": "Float_MAC_Zero_Mask",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Floating point output is zero"
            },
            {
              "name": "Round_Mode",
              "bits": "5:2",
              "bit_range": [
                2,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Rounding mode"
            },
            {
              "name": "Saturation_Mode",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Saturation mode"
            }
          ]
        },
        {
          "name": "Core_SR",
          "offset": "0x0000031180",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Status register SR",
          "bit_fields": [
            {
              "name": "Sparse_Overflow",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Sparse overflow. Too many bits set in mask. Latching"
            },
            {
              "name": "Float_to_Bfloat_Huge_Flag",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Conversion result cannot be represented and overflows into infinity. Latching"
            },
            {
              "name": "Float_to_Bfloat_Tiny_Flag",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Conversion result underflows into zero. Latching"
            },
            {
              "name": "Float_to_Bfloat_Invalid_Flag",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input floating point number is NaN. Latching"
            },
            {
              "name": "Float_to_Bfloat_Infinity_Flag",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Floating point output is infinity. Latching"
            },
            {
              "name": "Float_to_Bfloat_Zero_Flag",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Floating point output is zero. Latching"
            },
            {
              "name": "Bfloat_to_Int_Huge_Flag",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Result after rounding has magnitude greater than maximum integer number. Latching"
            },
            {
              "name": "Bfloat_to_Int_Tiny_Flag",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Integer output after rounding is zero while floating point input is not zero. Latching"
            },
            {
              "name": "Bfloat_to_Int_Invalid_Flag",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input floating point number is NaN. Latching"
            },
            {
              "name": "Reserved",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reserved"
            },
            {
              "name": "Bfloat_to_Int_Zero_Flag",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Integer output is zero. Latching"
            },
            {
              "name": "Float_MAC_Huge_Flag",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Result after rounding has magnitude greater than maximum normalized number. Latching"
            },
            {
              "name": "Float_MAC_Tiny_Flag",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Floating point output after rounding has a magnitude less than minimum normalized number and is not exact zero. Latching"
            },
            {
              "name": "Float_MAC_Invalid_Flag",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Invalid floating point operation (NaN input also causes this). Latching"
            },
            {
              "name": "Float_MAC_Infinity_Flag",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Floating point output is infinity. Latching"
            },
            {
              "name": "Float_MAC_Zero_Flag",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Floating point output is zero. Latching"
            },
            {
              "name": "Compression_Underflow",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Load compression underflow. Latching"
            },
            {
              "name": "UPS_Overflow",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "UPS overflow in any lane. Latching"
            },
            {
              "name": "SRS_Overflow",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "SRS overflow in any lane. Latching"
            },
            {
              "name": "MS0_Success",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "MS0 success"
            },
            {
              "name": "SS0_Tlast",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "SS0 tlast"
            },
            {
              "name": "SS0_Success",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "SS0 success"
            },
            {
              "name": "Carry",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Carry"
            }
          ]
        },
        {
          "name": "Core_DP",
          "offset": "0x0000031190",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Data pointer register DP",
          "bit_fields": [
            {
              "name": "Register_Value",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Register Value"
            }
          ]
        },
        {
          "name": "Performance_Control0",
          "offset": "0x0000031500",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counters 1-0 Start and Stop Event",
          "bit_fields": [
            {
              "name": "Cnt1_Stop_Event",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Counter1"
            },
            {
              "name": "Cnt1_Start_Event",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Counter1"
            },
            {
              "name": "Cnt0_Stop_Event",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Counter0"
            },
            {
              "name": "Cnt0_Start_Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Counter0"
            }
          ]
        },
        {
          "name": "Performance_Control1",
          "offset": "0x0000031504",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counters 3-2 Start and Stop Event",
          "bit_fields": [
            {
              "name": "Cnt3_Stop_Event",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Counter3"
            },
            {
              "name": "Cnt3_Start_Event",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Counter3"
            },
            {
              "name": "Cnt2_Stop_Event",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Counter2"
            },
            {
              "name": "Cnt2_Start_Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Counter2"
            }
          ]
        },
        {
          "name": "Performance_Control2",
          "offset": "0x0000031508",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counters Reset Events",
          "bit_fields": [
            {
              "name": "Cnt3_Reset_Event",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Reset Counter3"
            },
            {
              "name": "Cnt2_Reset_Event",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Reset Counter2"
            },
            {
              "name": "Cnt1_Reset_Event",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Reset Counter1"
            },
            {
              "name": "Cnt0_Reset_Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Reset Counter0"
            }
          ]
        },
        {
          "name": "Performance_Counter0",
          "offset": "0x0000031520",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter0",
          "bit_fields": [
            {
              "name": "Counter0_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Counter Value"
            }
          ]
        },
        {
          "name": "Performance_Counter1",
          "offset": "0x0000031524",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter1",
          "bit_fields": [
            {
              "name": "Counter0_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Counter Value"
            }
          ]
        },
        {
          "name": "Performance_Counter2",
          "offset": "0x0000031528",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter2",
          "bit_fields": [
            {
              "name": "Counter0_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Counter Value"
            }
          ]
        },
        {
          "name": "Performance_Counter3",
          "offset": "0x000003152C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter3",
          "bit_fields": [
            {
              "name": "Counter0_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Counter Value"
            }
          ]
        },
        {
          "name": "Performance_Counter0_Event_Value",
          "offset": "0x0000031580",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter0 Event Value.",
          "bit_fields": [
            {
              "name": "Counter_Event_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When the Performance Counter0 reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Performance_Counter1_Event_Value",
          "offset": "0x0000031584",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter1 Event Value. When the Performance Counter1 reach this value, an event will be generated",
          "bit_fields": [
            {
              "name": "Counter_Event_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When the Performance Counter0 reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Performance_Counter2_Event_Value",
          "offset": "0x0000031588",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter2 Event Value. When the Performance Counter2 reach this value, an event will be generated",
          "bit_fields": [
            {
              "name": "Counter_Event_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When the Performance Counter0 reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Performance_Counter3_Event_Value",
          "offset": "0x000003158C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter3 Event Value. When the Performance Counter3 reach this value, an event will be generated",
          "bit_fields": [
            {
              "name": "Counter_Event_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When the Performance Counter0 reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Core_Control",
          "offset": "0x0000032000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000002",
          "description": "Control of the AI Engine",
          "bit_fields": [
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "AI Engine Reset Value"
            },
            {
              "name": "Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "AI Engine Enable Value"
            }
          ]
        },
        {
          "name": "Core_Status",
          "offset": "0x0000032004",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000002",
          "description": "The status of the AI Engine",
          "bit_fields": [
            {
              "name": "Core_Processor_Bus_Stall",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "A request on core processor bus has stalled the AI Engine"
            },
            {
              "name": "Core_Done",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Set to 1 when done instr executed. Cleared when Enable set to 1"
            },
            {
              "name": "Error_Halt",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "AI Engine Halted by error event action"
            },
            {
              "name": "ECC_Scrubbing_Stall",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "ECC scrubbing has stalled the AI Engine"
            },
            {
              "name": "ECC_Error_Stall",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "ECC error has stalled the AI Engine"
            },
            {
              "name": "Debug_Halt",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Debug has stopped the AI Engine"
            },
            {
              "name": "Cascade_Stall_MCD",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Master cascade stalling the AI Engine"
            },
            {
              "name": "Cascade_Stall_SCD",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Slave cascade stalling the AI Engine"
            },
            {
              "name": "Stream_Stall_MS0",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "MS0 Stream is stalling the AI Engine"
            },
            {
              "name": "Stream_Stall_SS0",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "SS0 Stream is stalling the AI Engine"
            },
            {
              "name": "Lock_Stall_E",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Lock request to east is stalling the AI Engine"
            },
            {
              "name": "Lock_Stall_N",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Lock request to north is stalling the AI Engine"
            },
            {
              "name": "Lock_Stall_W",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Lock request to west is stalling the AI Engine"
            },
            {
              "name": "Lock_Stall_S",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Lock request to south is stalling the AI Engine"
            },
            {
              "name": "Memory_Stall_E",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "A memory access to east is stalling the AI Engine"
            },
            {
              "name": "Memory_Stall_N",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "A memory access to north is stalling the AI Engine"
            },
            {
              "name": "Memory_Stall_W",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "A memory access to west is stalling the AI Engine"
            },
            {
              "name": "Memory_Stall_S",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "A memory access to south is stalling the AI Engine"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "roRead-only",
              "reset": "0x1",
              "description": "AI Engine Reset Value"
            },
            {
              "name": "Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "AI Engine Enable Value"
            }
          ]
        },
        {
          "name": "Enable_Events",
          "offset": "0x0000032008",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "Set reset event trigger",
          "bit_fields": [
            {
              "name": "Disable_Event_occurred",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latched status. 1=AI Engine was disabled by event"
            },
            {
              "name": "Disable_Event",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to disable AI Engine"
            },
            {
              "name": "Enable_Event_occurred",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latched status. 1=AI Engine was enabled by event"
            },
            {
              "name": "Enable_Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to enable AI Engine"
            }
          ]
        },
        {
          "name": "Reset_Event",
          "offset": "0x000003200C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Set reset event trigger",
          "bit_fields": [
            {
              "name": "Reset_Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to reset AI Engine"
            }
          ]
        },
        {
          "name": "Debug_Control0",
          "offset": "0x0000032010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Debug control of manual debug stall and single step count",
          "bit_fields": [
            {
              "name": "Single_Step_Count",
              "bits": "5:2",
              "bit_range": [
                2,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of instruction to single-step"
            },
            {
              "name": "Debug_Halt_Bit",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Manual Debug stall and unstall"
            }
          ]
        },
        {
          "name": "Debug_Control1",
          "offset": "0x0000032014",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Debug Halt Event Control",
          "bit_fields": [
            {
              "name": "Debug_Halt_Core_Event1",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Halt the AI Engine"
            },
            {
              "name": "Debug_Halt_Core_Event0",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Halt the AI Engine"
            },
            {
              "name": "Debug_SingleStep_Core_Event",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Single-Step the AI Engine"
            },
            {
              "name": "Debug_Resume_Core_Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to resume AI Engine execution after debug halt"
            }
          ]
        },
        {
          "name": "Debug_Control2",
          "offset": "0x0000032018",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Debug Halt Control",
          "bit_fields": [
            {
              "name": "Stream_Stall_Halt",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Debug Halt AI Engine when a stream stall occurs"
            },
            {
              "name": "Lock_Stall_Halt",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Debug Halt AI Engine when a lock stall occurs"
            },
            {
              "name": "Memory_Stall_Halt",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Debug Halt AI Engine when a memory stall occurs (from DM or TM (processor-bus))"
            },
            {
              "name": "PC_Event_Halt",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Debug halt AI Engine when 1 of 4 PC Events addresses are hit"
            }
          ]
        },
        {
          "name": "Debug_Status",
          "offset": "0x000003201C",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Debug Status",
          "bit_fields": [
            {
              "name": "Debug_Event1_Halted",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "AI Engine halted due to debug halt Event1"
            },
            {
              "name": "Debug_Event0_Halted",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "AI Engine halted due to debug halt Event0"
            },
            {
              "name": "Stream_stall_Halted",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "AI Engine halted due to debug stream stall halt"
            },
            {
              "name": "Lock_Stall_Halted",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "AI Engine halted due to debug lock stall halt"
            },
            {
              "name": "Memory_Stall_Halted",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "AI Engine halted due to debug memory stall halt"
            },
            {
              "name": "PC_Event_halted",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "AI Engine halted due to PC event halt"
            },
            {
              "name": "Debug_halted",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "AI Engine halted due to any debug"
            }
          ]
        },
        {
          "name": "PC_Event0",
          "offset": "0x0000032020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "PC_Event0",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "If this PC event is active"
            },
            {
              "name": "PC_Address",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "PC event on this Instruction Address"
            }
          ]
        },
        {
          "name": "PC_Event1",
          "offset": "0x0000032024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "PC_Event1",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "If this PC event is active"
            },
            {
              "name": "PC_Address",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "PC event on this Instruction Address"
            }
          ]
        },
        {
          "name": "PC_Event2",
          "offset": "0x0000032028",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "PC_Event2",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "If this PC event is active"
            },
            {
              "name": "PC_Address",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "PC event on this Instruction Address"
            }
          ]
        },
        {
          "name": "PC_Event3",
          "offset": "0x000003202C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "PC_Event3",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "If this PC event is active"
            },
            {
              "name": "PC_Address",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "PC event on this Instruction Address"
            }
          ]
        },
        {
          "name": "Error_Halt_Control",
          "offset": "0x0000032030",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Error Halt Control",
          "bit_fields": [
            {
              "name": "Error_Halt",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Registrer for AI Engine error halt, 1=AI Engine halted."
            }
          ]
        },
        {
          "name": "Error_Halt_Event",
          "offset": "0x0000032034",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Error Halt Event",
          "bit_fields": [
            {
              "name": "Error_Halt_Core_Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to place AI Engine in error halt"
            }
          ]
        },
        {
          "name": "Core_Processor_Bus",
          "offset": "0x0000032038",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "Core Processor Bus Control",
          "bit_fields": [
            {
              "name": "SLVERR_On_Access",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Slave Error. Sticky bit"
            },
            {
              "name": "Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable core processor bus interface. Disabled by default"
            }
          ]
        },
        {
          "name": "Timer_Control",
          "offset": "0x0000034000",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "Control of Internal Timer",
          "bit_fields": [
            {
              "name": "Reset",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0",
              "description": "Reset Timer by writing 1"
            },
            {
              "name": "Reset_Event",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No that will reset Internal Timer"
            }
          ]
        },
        {
          "name": "Event_Generate",
          "offset": "0x0000034008",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Generate an internal event",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Internal Event No to generate once"
            }
          ]
        },
        {
          "name": "Event_Broadcast0",
          "offset": "0x0000034010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast0",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast1",
          "offset": "0x0000034014",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast1",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast2",
          "offset": "0x0000034018",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast2",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast3",
          "offset": "0x000003401C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast3",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast4",
          "offset": "0x0000034020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast4",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast5",
          "offset": "0x0000034024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast5",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast6",
          "offset": "0x0000034028",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast6",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast7",
          "offset": "0x000003402C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast7",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast8",
          "offset": "0x0000034030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast8",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast9",
          "offset": "0x0000034034",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast9",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast10",
          "offset": "0x0000034038",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast10",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast11",
          "offset": "0x000003403C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast11",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast12",
          "offset": "0x0000034040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast12",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast13",
          "offset": "0x0000034044",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast13",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast14",
          "offset": "0x0000034048",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast14",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast15",
          "offset": "0x000003404C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast15",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_South_Set",
          "offset": "0x0000034050",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast signals to South",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_South_Clr",
          "offset": "0x0000034054",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast signals to South",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_South_Value",
          "offset": "0x0000034058",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast signals to South",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_West_Set",
          "offset": "0x0000034060",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast signals to West",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_West_Clr",
          "offset": "0x0000034064",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast signals to West",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_West_Value",
          "offset": "0x0000034068",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast signals to West",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_North_Set",
          "offset": "0x0000034070",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast signals to North",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_North_Clr",
          "offset": "0x0000034074",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast signals to North",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_North_Value",
          "offset": "0x0000034078",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast signals to North",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_East_Set",
          "offset": "0x0000034080",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast signals to East",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_East_Clr",
          "offset": "0x0000034084",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast signals to East",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_East_Value",
          "offset": "0x0000034088",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast signals to East",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Trace_Control0",
          "offset": "0x00000340D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of Trace",
          "bit_fields": [
            {
              "name": "Trace_Stop_Event",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Trace"
            },
            {
              "name": "Trace_Start_Event",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Trace"
            },
            {
              "name": "Mode",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Trace mode. 00=event-time, 01=event-PC, 10=execution"
            }
          ]
        },
        {
          "name": "Trace_Control1",
          "offset": "0x00000340D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of Trace: packet destination",
          "bit_fields": [
            {
              "name": "Packet_Type",
              "bits": "14:12",
              "bit_range": [
                12,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Packet type"
            },
            {
              "name": "ID",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "ID value for the packet"
            }
          ]
        },
        {
          "name": "Trace_Status",
          "offset": "0x00000340D8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Status of trace engine",
          "bit_fields": [
            {
              "name": "State",
              "bits": "9:8",
              "bit_range": [
                8,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "State. 00=idle, 01=running, 11=overrun"
            },
            {
              "name": "Mode",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current Trace mode. 000=event-time, 001=event-PC, 010=execution"
            }
          ]
        },
        {
          "name": "Trace_Event0",
          "offset": "0x00000340E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Trace",
          "bit_fields": [
            {
              "name": "Trace_Event3",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event2",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event1",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event0",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            }
          ]
        },
        {
          "name": "Trace_Event1",
          "offset": "0x00000340E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Trace",
          "bit_fields": [
            {
              "name": "Trace_Event7",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event6",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event5",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event4",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            }
          ]
        },
        {
          "name": "Timer_Trig_Event_Low_Value",
          "offset": "0x00000340F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0xFFFFFFFF",
          "description": "Internal Timer Event Value.",
          "bit_fields": [
            {
              "name": "TimerTrigLow",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0xFFFFFFFF",
              "description": "When the Internal Timer reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Timer_Trig_Event_High_Value",
          "offset": "0x00000340F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0xFFFFFFFF",
          "description": "Internal Timer Event Value.",
          "bit_fields": [
            {
              "name": "TimerTrigHigh",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0xFFFFFFFF",
              "description": "When the Internal Timer reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Timer_Low",
          "offset": "0x00000340F8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Internal Timer Low part Value.",
          "bit_fields": [
            {
              "name": "TimerLow",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Lower 32-bit of the timer"
            }
          ]
        },
        {
          "name": "Timer_High",
          "offset": "0x00000340FC",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Internal Timer High part Value.",
          "bit_fields": [
            {
              "name": "TimerHigh",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Upper 32-bit of the timer"
            }
          ]
        },
        {
          "name": "Event_Status0",
          "offset": "0x0000034200",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000002",
          "description": "Internal event status register0",
          "bit_fields": [
            {
              "name": "Event_31_0_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x2",
              "description": "Sticky bit for each event 31-0"
            }
          ]
        },
        {
          "name": "Event_Status1",
          "offset": "0x0000034204",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register1",
          "bit_fields": [
            {
              "name": "Event_63_32_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 63-32"
            }
          ]
        },
        {
          "name": "Event_Status2",
          "offset": "0x0000034208",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register2",
          "bit_fields": [
            {
              "name": "Event_95_64_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 95-64"
            }
          ]
        },
        {
          "name": "Event_Status3",
          "offset": "0x000003420C",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register3",
          "bit_fields": [
            {
              "name": "Event_127_96_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 127-96"
            }
          ]
        },
        {
          "name": "Combo_event_inputs",
          "offset": "0x0000034400",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Combo events input events",
          "bit_fields": [
            {
              "name": "eventD",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event D"
            },
            {
              "name": "eventC",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event C"
            },
            {
              "name": "eventB",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event B"
            },
            {
              "name": "eventA",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event A"
            }
          ]
        },
        {
          "name": "Combo_event_control",
          "offset": "0x0000034404",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Combo events input events",
          "bit_fields": [
            {
              "name": "combo2",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Control bits for combo 2 (0: Combo0 and Combo1, 1: C0 and not C1, 2: C0 or C1, 3: C0 or not C1)"
            },
            {
              "name": "combo1",
              "bits": "9:8",
              "bit_range": [
                8,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Control bits for combo 1 (0: C and D, 1: C and not D, 2: C or D, 3: C or not D)"
            },
            {
              "name": "combo0",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Control bits for combo 0 (0: A and B, 1: A and not B, 2: A or B, 3: A or not B)"
            }
          ]
        },
        {
          "name": "Edge_Detection_event_control",
          "offset": "0x0000034408",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Configuration for edge detection events",
          "bit_fields": [
            {
              "name": "Edge_Detection_1_Trigger_Falling",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event 1 triggered on falling edge"
            },
            {
              "name": "Edge_Detection_1_Trigger_Rising",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event 1 triggered on rising edge"
            },
            {
              "name": "Edge_Detection_Event_1",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select input event for edge detection 1"
            },
            {
              "name": "Edge_Detection_0_Trigger_Falling",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event triggered on falling edge"
            },
            {
              "name": "Edge_Detection_0_Trigger_Rising",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event triggered on rising edge"
            },
            {
              "name": "Edge_Detection_Event_0",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select input event for edge detection 0"
            }
          ]
        },
        {
          "name": "Event_Group_0_Enable",
          "offset": "0x0000034500",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000FFF",
          "description": "Event enable for Group 0",
          "bit_fields": [
            {
              "name": "Edge_Detection_Event_1",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Edge_Detection_Event_0",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_3",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_2",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_1",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_0",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Perf_Cnt3",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Perf_Cnt2",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Perf_Cnt1",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Perf_Cnt0",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Timer_Value_Reached",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Timer_Sync",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_PC_Enable",
          "offset": "0x0000034504",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Event enable for PC Group",
          "bit_fields": [
            {
              "name": "PC_Range_2_3",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PC_Range_0_1",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PC_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PC_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PC_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PC_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Core_Stall_Enable",
          "offset": "0x0000034508",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x000001FF",
          "description": "Event enable for AI Engine Stall Group",
          "bit_fields": [
            {
              "name": "ECC_Error_Stall",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "ECC_Scrubbing_Stall",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Disable",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Active",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Debug",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Stall",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Cascade_Stall",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Stream_Stall",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Memory_Stall",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Core_Program_Flow_Enable",
          "offset": "0x000003450C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00001FFF",
          "description": "Event enable for AI Engine Program Flow Group",
          "bit_fields": [
            {
              "name": "Instr_Lock_Release_req",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Lock_Acquire_req",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Cascade_Put",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Cascade_Get",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Stream_Put",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Stream_Get",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Store",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Load",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Vector",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Return",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Call",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Event_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Event_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Errors0_Enable",
          "offset": "0x0000034510",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x01FFFFFF",
          "description": "Event enable for Non Fatal Error Group",
          "bit_fields": [
            {
              "name": "Processor_Bus_Error",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Stream_Switch_Port_Parity_Error",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Decompression_underflow",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Error",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Warning",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Access_to_Unavailable",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_access_to_Unavailable",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PM_address_out_of_range",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PM_ECC_Error_2bit",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PM_ECC_Error_1bit",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PM_ECC_Error_Scrub_2bit",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PM_ECC_Error_Scrub_Corrected",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_address_out_of_range",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instruction_Decompression_Error",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "AXI_MM_Slave_Error",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Control_Pkt_Error",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Stream_Pkt_Parity_Error",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PM_Reg_Access_Failure",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Reserved",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Reserved (was TLAST_in_WSS_words_0_2)"
            },
            {
              "name": "FP_INF",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "FP_Invalid",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Int_FP_Zero",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "FP_Huge",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "UPS_Overflow",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "SRS_Overflow",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Errors1_Enable",
          "offset": "0x0000034514",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x01FFFFFF",
          "description": "Event enable for AI Engine Fatal Error Group",
          "bit_fields": [
            {
              "name": "Processor_Bus_Error",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Stream_Switch_Port_Parity_Error",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Decompression_underflow",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Error",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instr_Warning",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Access_to_Unavailable",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_access_to_Unavailable",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PM_address_out_of_range",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PM_ECC_Error_2bit",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PM_ECC_Error_1bit",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PM_ECC_Error_Scrub_2bit",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PM_ECC_Error_Scrub_Corrected",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_address_out_of_range",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Instruction_Decompression_Error",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "AXI_MM_Slave_Error",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Control_Pkt_Error",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Stream_Pkt_Parity_Error",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "PM_Reg_Access_Failure",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Reserved",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Reserved (was TLAST_in_WSS_words_0_2)"
            },
            {
              "name": "FP_INF",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "FP_Invalid",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Int_FP_Zero",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "FP_Huge",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "UPS_Overflow",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "SRS_Overflow",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Stream_Switch_Enable",
          "offset": "0x0000034518",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0xFFFFFFFF",
          "description": "Event enable for Stream Switch Group",
          "bit_fields": [
            {
              "name": "Port_TLAST_7",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_7",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_7",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_7",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_6",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_6",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_6",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_6",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_5",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_5",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_5",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_5",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_4",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_4",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_4",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_4",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_3",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_3",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_3",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_3",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_2",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_2",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_2",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_2",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_1",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_1",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_1",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_1",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_0",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_0",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_0",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Broadcast_Enable",
          "offset": "0x000003451C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000FFFF",
          "description": "Event enable for Broadcast group",
          "bit_fields": [
            {
              "name": "Broadcast_15",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_14",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_13",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_12",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_11",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_10",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_9",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_8",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_User_Event_Enable",
          "offset": "0x0000034520",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000000F",
          "description": "Event enable for User group",
          "bit_fields": [
            {
              "name": "User_Event_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "User_Event_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "User_Event_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "User_Event_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Tile_Control",
          "offset": "0x0000036030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000000F",
          "description": "Tile control register",
          "bit_fields": [
            {
              "name": "Isolate_From_East",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Block events and access requests to the locks and memory from East"
            },
            {
              "name": "Isolate_From_North",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Block events and access requests to the locks and memory from North"
            },
            {
              "name": "Isolate_From_West",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Block events and access requests to the locks and memory from West"
            },
            {
              "name": "Isolate_From_South",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Block events and access requests to the locks and memory from South"
            }
          ]
        },
        {
          "name": "Accumulator_Control",
          "offset": "0x0000036060",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control Accumulator Cascade",
          "bit_fields": [
            {
              "name": "Output",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Output cascade direction. 0=to South; 1=to East"
            },
            {
              "name": "Input",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input cascade direction. 0=from North; 1=from West"
            }
          ]
        },
        {
          "name": "Memory_Control",
          "offset": "0x0000036070",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control for memory (privileged)",
          "bit_fields": [
            {
              "name": "Memory_Zeroisation",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1= Triggers the zeroisation of the program memory, is returned to 0 when completed"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_AIE_Core0",
          "offset": "0x000003F000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration AI Engine 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_DMA0",
          "offset": "0x000003F004",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration DMA 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_DMA1",
          "offset": "0x000003F008",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration DMA 1",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_Tile_Ctrl",
          "offset": "0x000003F00C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration AI Engine Tile Ctrl",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_FIFO0",
          "offset": "0x000003F010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration FIFO 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South0",
          "offset": "0x000003F014",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South1",
          "offset": "0x000003F018",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 1",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South2",
          "offset": "0x000003F01C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 2",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South3",
          "offset": "0x000003F020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 3",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_West0",
          "offset": "0x000003F024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration West 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_West1",
          "offset": "0x000003F028",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration West 1",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_West2",
          "offset": "0x000003F02C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration West 2",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_West3",
          "offset": "0x000003F030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration West 3",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North0",
          "offset": "0x000003F034",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North1",
          "offset": "0x000003F038",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 1",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North2",
          "offset": "0x000003F03C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 2",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North3",
          "offset": "0x000003F040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 3",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North4",
          "offset": "0x000003F044",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 4",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North5",
          "offset": "0x000003F048",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 5",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_East0",
          "offset": "0x000003F04C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration East 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_East1",
          "offset": "0x000003F050",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration East 1",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_East2",
          "offset": "0x000003F054",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration East 2",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_East3",
          "offset": "0x000003F058",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration East 3",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_AIE_Core0",
          "offset": "0x000003F100",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_DMA_0",
          "offset": "0x000003F104",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_DMA_1",
          "offset": "0x000003F108",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 1",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_Tile_Ctrl",
          "offset": "0x000003F10C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_FIFO_0",
          "offset": "0x000003F110",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration FIFO 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_0",
          "offset": "0x000003F114",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_1",
          "offset": "0x000003F118",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_2",
          "offset": "0x000003F11C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_3",
          "offset": "0x000003F120",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_4",
          "offset": "0x000003F124",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_5",
          "offset": "0x000003F128",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_West_0",
          "offset": "0x000003F12C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_West_1",
          "offset": "0x000003F130",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 1",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_West_2",
          "offset": "0x000003F134",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 2",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_West_3",
          "offset": "0x000003F138",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 3",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_North_0",
          "offset": "0x000003F13C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_North_1",
          "offset": "0x000003F140",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_North_2",
          "offset": "0x000003F144",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_North_3",
          "offset": "0x000003F148",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_East_0",
          "offset": "0x000003F14C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_East_1",
          "offset": "0x000003F150",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 1",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_East_2",
          "offset": "0x000003F154",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 2",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_East_3",
          "offset": "0x000003F158",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 3",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_AIE_Trace",
          "offset": "0x000003F15C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine Trace",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_Mem_Trace",
          "offset": "0x000003F160",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Mem Trace",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_AIE_Core0_Slot0",
          "offset": "0x000003F200",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_AIE_Core0_Slot1",
          "offset": "0x000003F204",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_AIE_Core0_Slot2",
          "offset": "0x000003F208",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_AIE_Core0_Slot3",
          "offset": "0x000003F20C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_0_Slot0",
          "offset": "0x000003F210",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_0_Slot1",
          "offset": "0x000003F214",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_0_Slot2",
          "offset": "0x000003F218",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_0_Slot3",
          "offset": "0x000003F21C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_1_Slot0",
          "offset": "0x000003F220",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_1_Slot1",
          "offset": "0x000003F224",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_1_Slot2",
          "offset": "0x000003F228",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_1_Slot3",
          "offset": "0x000003F22C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Tile_Ctrl_Slot0",
          "offset": "0x000003F230",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Tile_Ctrl_Slot1",
          "offset": "0x000003F234",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Tile_Ctrl_Slot2",
          "offset": "0x000003F238",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Tile_Ctrl_Slot3",
          "offset": "0x000003F23C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_FIFO_0_Slot0",
          "offset": "0x000003F240",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration FIFO 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_FIFO_0_Slot1",
          "offset": "0x000003F244",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration FIFO 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_FIFO_0_Slot2",
          "offset": "0x000003F248",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration FIFO 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_FIFO_0_Slot3",
          "offset": "0x000003F24C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration FIFO 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_0_Slot0",
          "offset": "0x000003F250",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_0_Slot1",
          "offset": "0x000003F254",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_0_Slot2",
          "offset": "0x000003F258",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_0_Slot3",
          "offset": "0x000003F25C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_1_Slot0",
          "offset": "0x000003F260",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_1_Slot1",
          "offset": "0x000003F264",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_1_Slot2",
          "offset": "0x000003F268",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_1_Slot3",
          "offset": "0x000003F26C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_2_Slot0",
          "offset": "0x000003F270",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_2_Slot1",
          "offset": "0x000003F274",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_2_Slot2",
          "offset": "0x000003F278",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_2_Slot3",
          "offset": "0x000003F27C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_3_Slot0",
          "offset": "0x000003F280",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_3_Slot1",
          "offset": "0x000003F284",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_3_Slot2",
          "offset": "0x000003F288",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_3_Slot3",
          "offset": "0x000003F28C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_4_Slot0",
          "offset": "0x000003F290",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_4_Slot1",
          "offset": "0x000003F294",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_4_Slot2",
          "offset": "0x000003F298",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_4_Slot3",
          "offset": "0x000003F29C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_5_Slot0",
          "offset": "0x000003F2A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_5_Slot1",
          "offset": "0x000003F2A4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_5_Slot2",
          "offset": "0x000003F2A8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_5_Slot3",
          "offset": "0x000003F2AC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_0_Slot0",
          "offset": "0x000003F2B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_0_Slot1",
          "offset": "0x000003F2B4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_0_Slot2",
          "offset": "0x000003F2B8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_0_Slot3",
          "offset": "0x000003F2BC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_1_Slot0",
          "offset": "0x000003F2C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_1_Slot1",
          "offset": "0x000003F2C4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_1_Slot2",
          "offset": "0x000003F2C8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_1_Slot3",
          "offset": "0x000003F2CC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_2_Slot0",
          "offset": "0x000003F2D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_2_Slot1",
          "offset": "0x000003F2D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_2_Slot2",
          "offset": "0x000003F2D8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_2_Slot3",
          "offset": "0x000003F2DC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_3_Slot0",
          "offset": "0x000003F2E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_3_Slot1",
          "offset": "0x000003F2E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_3_Slot2",
          "offset": "0x000003F2E8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_3_Slot3",
          "offset": "0x000003F2EC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_0_Slot0",
          "offset": "0x000003F2F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_0_Slot1",
          "offset": "0x000003F2F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_0_Slot2",
          "offset": "0x000003F2F8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_0_Slot3",
          "offset": "0x000003F2FC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_1_Slot0",
          "offset": "0x000003F300",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_1_Slot1",
          "offset": "0x000003F304",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_1_Slot2",
          "offset": "0x000003F308",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_1_Slot3",
          "offset": "0x000003F30C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_2_Slot0",
          "offset": "0x000003F310",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_2_Slot1",
          "offset": "0x000003F314",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_2_Slot2",
          "offset": "0x000003F318",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_2_Slot3",
          "offset": "0x000003F31C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_3_Slot0",
          "offset": "0x000003F320",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_3_Slot1",
          "offset": "0x000003F324",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_3_Slot2",
          "offset": "0x000003F328",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_3_Slot3",
          "offset": "0x000003F32C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_0_Slot0",
          "offset": "0x000003F330",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_0_Slot1",
          "offset": "0x000003F334",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_0_Slot2",
          "offset": "0x000003F338",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_0_Slot3",
          "offset": "0x000003F33C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_1_Slot0",
          "offset": "0x000003F340",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_1_Slot1",
          "offset": "0x000003F344",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_1_Slot2",
          "offset": "0x000003F348",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_1_Slot3",
          "offset": "0x000003F34C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_2_Slot0",
          "offset": "0x000003F350",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_2_Slot1",
          "offset": "0x000003F354",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_2_Slot2",
          "offset": "0x000003F358",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_2_Slot3",
          "offset": "0x000003F35C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_3_Slot0",
          "offset": "0x000003F360",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_3_Slot1",
          "offset": "0x000003F364",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_3_Slot2",
          "offset": "0x000003F368",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_3_Slot3",
          "offset": "0x000003F36C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_AIE_Trace_Slot0",
          "offset": "0x000003F370",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_AIE_Trace_Slot1",
          "offset": "0x000003F374",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_AIE_Trace_Slot2",
          "offset": "0x000003F378",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_AIE_Trace_Slot3",
          "offset": "0x000003F37C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Mem_Trace_Slot0",
          "offset": "0x000003F380",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Mem Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Mem_Trace_Slot1",
          "offset": "0x000003F384",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Mem Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Mem_Trace_Slot2",
          "offset": "0x000003F388",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Mem Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Mem_Trace_Slot3",
          "offset": "0x000003F38C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Mem Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb0_slave0_1",
          "offset": "0x000003F800",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:0 Slave:0,1",
          "bit_fields": [
            {
              "name": "Packet_Count_1",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 1"
            },
            {
              "name": "Slave_ID_1",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 1"
            },
            {
              "name": "Packet_Count_0",
              "bits": "13:8",
              "bit_range": [
                8,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 0"
            },
            {
              "name": "Slave_ID_0",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 0"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb0_slave2_3",
          "offset": "0x000003F804",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:0 Slave:2,3",
          "bit_fields": [
            {
              "name": "Packet_Count_3",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 3"
            },
            {
              "name": "Slave_ID_3",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 3"
            },
            {
              "name": "Packet_Count_2",
              "bits": "13:8",
              "bit_range": [
                8,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 2"
            },
            {
              "name": "Slave_ID_2",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 2"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb0_ctrl",
          "offset": "0x000003F808",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:0 Control",
          "bit_fields": [
            {
              "name": "Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable deterministic merge"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb1_slave0_1",
          "offset": "0x000003F810",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:1 Slave:0,1",
          "bit_fields": [
            {
              "name": "Packet_Count_1",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 1"
            },
            {
              "name": "Slave_ID_1",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 1"
            },
            {
              "name": "Packet_Count_0",
              "bits": "13:8",
              "bit_range": [
                8,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 0"
            },
            {
              "name": "Slave_ID_0",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 0"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb1_slave2_3",
          "offset": "0x000003F814",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:1 Slave:2,3",
          "bit_fields": [
            {
              "name": "Packet_Count_3",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 3"
            },
            {
              "name": "Slave_ID_3",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 3"
            },
            {
              "name": "Packet_Count_2",
              "bits": "13:8",
              "bit_range": [
                8,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 2"
            },
            {
              "name": "Slave_ID_2",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 2"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb1_ctrl",
          "offset": "0x000003F818",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:1 Control",
          "bit_fields": [
            {
              "name": "Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable deterministic merge"
            }
          ]
        },
        {
          "name": "Stream_Switch_Event_Port_Selection_0",
          "offset": "0x000003FF00",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Select Stream Switch Ports for event generation",
          "bit_fields": [
            {
              "name": "Port_3_Master_Slave",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 3 event generation, 1=master"
            },
            {
              "name": "Port_3_ID",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 3 event generation"
            },
            {
              "name": "Port_2_Master_Slave",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 2 event generation, 1=master"
            },
            {
              "name": "Port_2_ID",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 2 event generation"
            },
            {
              "name": "Port_1_Master_Slave",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 1 event generation, 1=master"
            },
            {
              "name": "Port_1_ID",
              "bits": "12:8",
              "bit_range": [
                8,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 1 event generation"
            },
            {
              "name": "Port_0_Master_Slave",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 0 event generation, 1=master"
            },
            {
              "name": "Port_0_ID",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 0 event generation"
            }
          ]
        },
        {
          "name": "Stream_Switch_Event_Port_Selection_1",
          "offset": "0x000003FF04",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Select Stream Switch Ports for event generation",
          "bit_fields": [
            {
              "name": "Port_7_Master_Slave",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 7 event generation, 1=master"
            },
            {
              "name": "Port_7_ID",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 7 event generation"
            },
            {
              "name": "Port_6_Master_Slave",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 6 event generation, 1=master"
            },
            {
              "name": "Port_6_ID",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 6 event generation"
            },
            {
              "name": "Port_5_Master_Slave",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 5 event generation, 1=master"
            },
            {
              "name": "Port_5_ID",
              "bits": "12:8",
              "bit_range": [
                8,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 5 event generation"
            },
            {
              "name": "Port_4_Master_Slave",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 4 event generation, 1=master"
            },
            {
              "name": "Port_4_ID",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 4 event generation"
            }
          ]
        },
        {
          "name": "Stream_Switch_Parity_Status",
          "offset": "0x000003FF10",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status bits for Parity errors on stream switch ports",
          "bit_fields": [
            {
              "name": "Tile_Control",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "DMA_1",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "DMA_0",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "Core",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Parity_Injection",
          "offset": "0x000003FF20",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Injection of Parity errors on stream switch ports",
          "bit_fields": [
            {
              "name": "Mem_trace",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "AIE_Trace",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "Tile_Control",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "DMA_1",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "DMA_0",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "Core",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            }
          ]
        },
        {
          "name": "Tile_Control_Packet_Handler_Status",
          "offset": "0x000003FF30",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status of control packet handling",
          "bit_fields": [
            {
              "name": "Tlast_Error",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit"
            },
            {
              "name": "SLVERR_On_Access",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit"
            },
            {
              "name": "Second_Header_Parity_Error",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit"
            },
            {
              "name": "First_Header_Parity_Error",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit"
            }
          ]
        },
        {
          "name": "Stream_Switch_Adaptive_Clock_Gate_Status",
          "offset": "0x000003FF34",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Status of Stream Switch Adaptive Clock Gate Status",
          "bit_fields": [
            {
              "name": "Active",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "1=adaptive clock gating is active, feature enabled and switch idle for time-out, switch data path is not being clocked; 0=adaptive clock gating is not active (feature may be enabled or disabled). (Non-latching status register)"
            }
          ]
        },
        {
          "name": "Stream_Switch_Adaptive_Clock_Gate_Abort_Period",
          "offset": "0x000003FF38",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000007",
          "description": "Status of Stream Switch Adaptive Clock Gate Abort Period",
          "bit_fields": [
            {
              "name": "Abort_Period",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x7",
              "description": "Abort Period for adaptive clock gate, defined as 2^N. Supported range for field: [3-12]. Giving periods: [8,16,32,.,4096] cycles. Default period: 128 cycles. If Stream_Switch_Adaptive_Clock_Gate is disabled, this field has no effect.Currently, only officially supported period is 128 cycles."
            }
          ]
        },
        {
          "name": "Module_Clock_Control",
          "offset": "0x0000060000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000037",
          "description": "Control clock gating of modules (privileged)",
          "bit_fields": [
            {
              "name": "DMA_Adaptive_Clock_Gate",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable adaptive clock gate in DMA when it is idle"
            },
            {
              "name": "Stream_Switch_Adaptive_Clock_Gate",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable adaptive clock gate in stream switch when it has been idle for X cycles"
            },
            {
              "name": "Core_Module_Clock_Enable",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable the clock to Core Module"
            },
            {
              "name": "Memory_Module_Clock_Enable",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable the clock to Memory Module"
            },
            {
              "name": "Stream_Switch_Clock_Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable the clock to Stream Switch"
            }
          ]
        }
      ]
    },
    "memory": {
      "base_address_info": {
        "base_address_formula": "0x200_0000_0000 + (<colnum> * 32 + <rownum + m + 1>) * 0x10_0000",
        "description": "Memory Module Control and Status Registers",
        "notes": [
          "The first row of compute tiles is rownum 0.",
          "m is the number of memory tile rows, which is 1 or 2 depending on the device."
        ]
      },
      "registers": [
        {
          "name": "DataMemory",
          "offset": "0x0000000000",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DataMemory of 8 banks, 128-bit wide, 64kB",
          "bit_fields": [
            {
              "name": "Data",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "DataMemory of 8 banks, 128-bit wide, 64kB"
            }
          ]
        },
        {
          "name": "Performance_Control0",
          "offset": "0x0000011000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counters Start and Stop Event",
          "bit_fields": [
            {
              "name": "Cnt1_Stop_Event",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Counter1"
            },
            {
              "name": "Cnt1_Start_Event",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Counter1"
            },
            {
              "name": "Cnt0_Stop_Event",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Counter0"
            },
            {
              "name": "Cnt0_Start_Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Counter0"
            }
          ]
        },
        {
          "name": "Performance_Control1",
          "offset": "0x0000011008",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counters Reset Event",
          "bit_fields": [
            {
              "name": "Cnt1_Reset_Event",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Reset Counter1"
            },
            {
              "name": "Cnt0_Reset_Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Reset Counter0"
            }
          ]
        },
        {
          "name": "Performance_Counter0",
          "offset": "0x0000011020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter0",
          "bit_fields": [
            {
              "name": "Counter0_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "The value of Performance Counter0"
            }
          ]
        },
        {
          "name": "Performance_Counter1",
          "offset": "0x0000011024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter1",
          "bit_fields": [
            {
              "name": "Counter1_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "The value of Performance Counter1"
            }
          ]
        },
        {
          "name": "Performance_Counter0_Event_Value",
          "offset": "0x0000011080",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter0 Event Value.",
          "bit_fields": [
            {
              "name": "Counter0_Event_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When the Performance Counter0 reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Performance_Counter1_Event_Value",
          "offset": "0x0000011084",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter1 Event Value.",
          "bit_fields": [
            {
              "name": "Counter1_Event_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When the Performance Counter1 reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Timer_Control",
          "offset": "0x0000014000",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "Control of Internal Timer",
          "bit_fields": [
            {
              "name": "Reset",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0",
              "description": "Reset Timer by writing 1"
            },
            {
              "name": "Reset_Event",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No that will reset Internal Timer"
            }
          ]
        },
        {
          "name": "Event_Generate",
          "offset": "0x0000014008",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Generate an internal event",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Which internal Event No to generate"
            }
          ]
        },
        {
          "name": "Event_Broadcast0",
          "offset": "0x0000014010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast0",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast1",
          "offset": "0x0000014014",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast1",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast2",
          "offset": "0x0000014018",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast2",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast3",
          "offset": "0x000001401C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast3",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast4",
          "offset": "0x0000014020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast4",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast5",
          "offset": "0x0000014024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast5",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast6",
          "offset": "0x0000014028",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast6",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast7",
          "offset": "0x000001402C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast7",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast8",
          "offset": "0x0000014030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast8",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast9",
          "offset": "0x0000014034",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast9",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast10",
          "offset": "0x0000014038",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast10",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast11",
          "offset": "0x000001403C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast11",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast12",
          "offset": "0x0000014040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast12",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast13",
          "offset": "0x0000014044",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast13",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast14",
          "offset": "0x0000014048",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast14",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast15",
          "offset": "0x000001404C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast15",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_South_Set",
          "offset": "0x0000014050",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast signals to South",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_South_Clr",
          "offset": "0x0000014054",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast signals to South",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_South_Value",
          "offset": "0x0000014058",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast signals to South",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_West_Set",
          "offset": "0x0000014060",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast signals to West",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_West_Clr",
          "offset": "0x0000014064",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast signals to West",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_West_Value",
          "offset": "0x0000014068",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast signals to West",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_North_Set",
          "offset": "0x0000014070",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast signals to North",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_North_Clr",
          "offset": "0x0000014074",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast signals to North",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_North_Value",
          "offset": "0x0000014078",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast signals to North",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_East_Set",
          "offset": "0x0000014080",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast signals to East",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_East_Clr",
          "offset": "0x0000014084",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast signals to East",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_Block_East_Value",
          "offset": "0x0000014088",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast signals to East",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Trace_Control0",
          "offset": "0x00000140D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of Trace",
          "bit_fields": [
            {
              "name": "Trace_Stop_Event",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Trace"
            },
            {
              "name": "Trace_Start_Event",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Trace"
            }
          ]
        },
        {
          "name": "Trace_Control1",
          "offset": "0x00000140D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of Trace: packet configuration",
          "bit_fields": [
            {
              "name": "Packet_Type",
              "bits": "14:12",
              "bit_range": [
                12,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Packet type"
            },
            {
              "name": "ID",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "ID value for the packet"
            }
          ]
        },
        {
          "name": "Trace_Status",
          "offset": "0x00000140D8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Status of trace engine",
          "bit_fields": [
            {
              "name": "State",
              "bits": "9:8",
              "bit_range": [
                8,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "State. 00=idle, 01=running, 11=overrun"
            },
            {
              "name": "Mode",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current Trace mode. 000=event-time"
            }
          ]
        },
        {
          "name": "Trace_Event0",
          "offset": "0x00000140E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Trace",
          "bit_fields": [
            {
              "name": "Trace_Event3",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event2",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event1",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event0",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            }
          ]
        },
        {
          "name": "Trace_Event1",
          "offset": "0x00000140E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Trace",
          "bit_fields": [
            {
              "name": "Trace_Event7",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event6",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event5",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event4",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            }
          ]
        },
        {
          "name": "Timer_Trig_Event_Low_Value",
          "offset": "0x00000140F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0xFFFFFFFF",
          "description": "Internal Timer Event Value.",
          "bit_fields": [
            {
              "name": "TimerTrigLow",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0xFFFFFFFF",
              "description": "When the Internal Timer reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Timer_Trig_Event_High_Value",
          "offset": "0x00000140F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0xFFFFFFFF",
          "description": "Internal Timer Event Value.",
          "bit_fields": [
            {
              "name": "TimerTrigHigh",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0xFFFFFFFF",
              "description": "When the Internal Timer reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Timer_Low",
          "offset": "0x00000140F8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Internal Timer Low part Value.",
          "bit_fields": [
            {
              "name": "TimerLow",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Lower 32-bit from the timer"
            }
          ]
        },
        {
          "name": "Timer_High",
          "offset": "0x00000140FC",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Internal Timer High part Value.",
          "bit_fields": [
            {
              "name": "TimerHigh",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Upper 32-bit from the timer"
            }
          ]
        },
        {
          "name": "WatchPoint0",
          "offset": "0x0000014100",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Define Watchpoint0",
          "bit_fields": [
            {
              "name": "Read_Access",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read Access"
            },
            {
              "name": "Write_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Write Access"
            },
            {
              "name": "AXI_Access",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "AXI Access"
            },
            {
              "name": "DMA_Access",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "DMA Access"
            },
            {
              "name": "East_Access",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from East AI Engine"
            },
            {
              "name": "North_Access",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from North AI Engine"
            },
            {
              "name": "West_Access",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from West AI Engine"
            },
            {
              "name": "South_Access",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from South AI Engine"
            },
            {
              "name": "WriteStrobes",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When using this watchpoint, always set this field to 0xF"
            },
            {
              "name": "Address",
              "bits": "15:4",
              "bit_range": [
                4,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Address (128-bit aligned)"
            }
          ]
        },
        {
          "name": "WatchPoint1",
          "offset": "0x0000014104",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Define Watchpoint1",
          "bit_fields": [
            {
              "name": "Read_Access",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read Access"
            },
            {
              "name": "Write_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Write Access"
            },
            {
              "name": "AXI_Access",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "AXI Access"
            },
            {
              "name": "DMA_Access",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "DMA Access"
            },
            {
              "name": "East_Access",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from East AI Engine"
            },
            {
              "name": "North_Access",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from North AI Engine"
            },
            {
              "name": "West_Access",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from West AI Engine"
            },
            {
              "name": "South_Access",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from South AI Engine"
            },
            {
              "name": "WriteStrobes",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When using this watchpoint, always set this field to 0xF"
            },
            {
              "name": "Address",
              "bits": "15:4",
              "bit_range": [
                4,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Address (128-bit aligned)"
            }
          ]
        },
        {
          "name": "Event_Status0",
          "offset": "0x0000014200",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000002",
          "description": "Internal event status register0",
          "bit_fields": [
            {
              "name": "Event_31_0_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x2",
              "description": "Sticky bit for each event 31-0"
            }
          ]
        },
        {
          "name": "Event_Status1",
          "offset": "0x0000014204",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register1",
          "bit_fields": [
            {
              "name": "Event_63_32_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 63-32"
            }
          ]
        },
        {
          "name": "Event_Status2",
          "offset": "0x0000014208",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register2",
          "bit_fields": [
            {
              "name": "Event_95_64_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 95-64"
            }
          ]
        },
        {
          "name": "Event_Status3",
          "offset": "0x000001420C",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register3",
          "bit_fields": [
            {
              "name": "Event_127_96_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 127-96"
            }
          ]
        },
        {
          "name": "Combo_event_inputs",
          "offset": "0x0000014400",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Combo events input events",
          "bit_fields": [
            {
              "name": "eventD",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event D"
            },
            {
              "name": "eventC",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event C"
            },
            {
              "name": "eventB",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event B"
            },
            {
              "name": "eventA",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event A"
            }
          ]
        },
        {
          "name": "Combo_event_control",
          "offset": "0x0000014404",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Combo events input events",
          "bit_fields": [
            {
              "name": "combo2",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Control bits for combo 2 (0: Combo0 and Combo1, 1: C0 and not C1, 2: C0 or C1, 3: C0 or not C1)"
            },
            {
              "name": "combo1",
              "bits": "9:8",
              "bit_range": [
                8,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Control bits for combo 1 (0: C and D, 1: C and not D, 2: C or D, 3: C or not D)"
            },
            {
              "name": "combo0",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Control bits for combo 0 (0: A and B, 1: A and not B, 2: A or B, 3: A or not B)"
            }
          ]
        },
        {
          "name": "Edge_Detection_event_control",
          "offset": "0x0000014408",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Configuration for edge detection events",
          "bit_fields": [
            {
              "name": "Edge_Detection_1_Trigger_Falling",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event 1 triggered on falling edge"
            },
            {
              "name": "Edge_Detection_1_Trigger_Rising",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event 1 triggered on rising edge"
            },
            {
              "name": "Edge_Detection_Event_1",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select input event for edge detection 1"
            },
            {
              "name": "Edge_Detection_0_Trigger_Falling",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event triggered on falling edge"
            },
            {
              "name": "Edge_Detection_0_Trigger_Rising",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event triggered on rising edge"
            },
            {
              "name": "Edge_Detection_Event_0",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select input event for edge detection 0"
            }
          ]
        },
        {
          "name": "Event_Group_0_Enable",
          "offset": "0x0000014500",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x000003FF",
          "description": "Event enable for Group 0",
          "bit_fields": [
            {
              "name": "Edge_Detection_Event_1",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Edge_Detection_Event_0",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_3",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_2",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_1",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_0",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Perf_Cnt1_Event",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Perf_Cnt0_Event",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Timer_Value_Reached",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Timer_Sync",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Watchpoint_Enable",
          "offset": "0x0000014504",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000003",
          "description": "Event enable for Watchpoint Group",
          "bit_fields": [
            {
              "name": "Watchpoint_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Watchpoint_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_DMA_Enable",
          "offset": "0x0000014508",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00FFFFFF",
          "description": "Event enable for DMA Group",
          "bit_fields": [
            {
              "name": "DMA_MM2S_1_memory_starvation",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_0_memory_starvation",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_1_stream_backpressure",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_0_stream_backpressure",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_1_memory_backpressure",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_0_memory_backpressure",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_1_stream_starvation",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_0_stream_starvation",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_1_stalled_lock_acquire",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_0_stalled_lock_acquire",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_1_stalled_lock_acquire",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_0_stalled_lock_acquire",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_1_finished_task",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_0_finished_task",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_1_finished_task",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_0_finished_task",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_1_finished_BD",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_0_finished_BD",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_1_finished_BD",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_0_finished_BD",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_1_start_task",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_0_start_task",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_1_start_task",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_0_start_task",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Lock_Enable",
          "offset": "0x000001450C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0xFFFFFFFF",
          "description": "Event enable for Lock Group",
          "bit_fields": [
            {
              "name": "Lock_Sel7_equal_to_value",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel7_rel",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel7_acq_ge",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel7_acq_eq",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel6_equal_to_value",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel6_rel",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel6_acq_ge",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel6_acq_eq",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel5_equal_to_value",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel5_rel",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel5_acq_ge",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel5_acq_eq",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel4_equal_to_value",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel4_rel",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel4_acq_ge",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel4_acq_eq",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel3_equal_to_value",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel3_rel",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel3_acq_ge",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel3_acq_eq",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel2_equal_to_value",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel2_rel",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel2_acq_ge",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel2_acq_eq",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel1_equal_to_value",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel1_rel",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel1_acq_ge",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel1_acq_eq",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel0_equal_to_value",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel0_rel",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel0_acq_ge",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel0_acq_eq",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Memory_Conflict_Enable",
          "offset": "0x0000014510",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x000000FF",
          "description": "Event enable for Memory Conflict Group",
          "bit_fields": [
            {
              "name": "Conflict_DM_Bank_7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Error_Enable",
          "offset": "0x0000014514",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000FFFF",
          "description": "Event enable for Error Group",
          "bit_fields": [
            {
              "name": "DMA_Task_Token_Stall",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Error",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_1_Error",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_0_Error",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_1_Error",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_0_Error",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_Parity_Error_Bank_7",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_Parity_Error_Bank_6",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_Parity_Error_Bank_5",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_Parity_Error_Bank_4",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_Parity_Error_Bank_3",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_Parity_Error_Bank_2",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_ECC_Error_2bit",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_ECC_Error_1bit",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_ECC_Error_Scrub_2bit",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_ECC_Error_Scrub_Corrected",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Broadcast_Enable",
          "offset": "0x0000014518",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000FFFF",
          "description": "Event enable for Broadcast Group",
          "bit_fields": [
            {
              "name": "Broadcast_15",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_14",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_13",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_12",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_11",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_10",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_9",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_8",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_User_Event_Enable",
          "offset": "0x000001451C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000000F",
          "description": "Event enable for User Group",
          "bit_fields": [
            {
              "name": "User_Event_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "User_Event_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "User_Event_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "User_Event_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Memory_Control",
          "offset": "0x0000016010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control for memory (privileged)",
          "bit_fields": [
            {
              "name": "Memory_Zeroisation",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1= Triggers the zeroisation of the memory, is returned to 0 when completed"
            }
          ]
        },
        {
          "name": "DMA_BD0_0",
          "offset": "0x000001D000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD0_1",
          "offset": "0x000001D004",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD0_2",
          "offset": "0x000001D008",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD0_3",
          "offset": "0x000001D00C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD0_4",
          "offset": "0x000001D010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD0_5",
          "offset": "0x000001D014",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD1_0",
          "offset": "0x000001D020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD1_1",
          "offset": "0x000001D024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD1_2",
          "offset": "0x000001D028",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD1_3",
          "offset": "0x000001D02C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD1_4",
          "offset": "0x000001D030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD1_5",
          "offset": "0x000001D034",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD2_0",
          "offset": "0x000001D040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD2_1",
          "offset": "0x000001D044",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD2_2",
          "offset": "0x000001D048",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD2_3",
          "offset": "0x000001D04C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD2_4",
          "offset": "0x000001D050",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD2_5",
          "offset": "0x000001D054",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD3_0",
          "offset": "0x000001D060",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD3_1",
          "offset": "0x000001D064",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD3_2",
          "offset": "0x000001D068",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD3_3",
          "offset": "0x000001D06C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD3_4",
          "offset": "0x000001D070",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD3_5",
          "offset": "0x000001D074",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD4_0",
          "offset": "0x000001D080",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD4_1",
          "offset": "0x000001D084",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD4_2",
          "offset": "0x000001D088",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD4_3",
          "offset": "0x000001D08C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD4_4",
          "offset": "0x000001D090",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD4_5",
          "offset": "0x000001D094",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD5_0",
          "offset": "0x000001D0A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD5_1",
          "offset": "0x000001D0A4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD5_2",
          "offset": "0x000001D0A8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD5_3",
          "offset": "0x000001D0AC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD5_4",
          "offset": "0x000001D0B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD5_5",
          "offset": "0x000001D0B4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD6_0",
          "offset": "0x000001D0C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD6_1",
          "offset": "0x000001D0C4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD6_2",
          "offset": "0x000001D0C8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD6_3",
          "offset": "0x000001D0CC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD6_4",
          "offset": "0x000001D0D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD6_5",
          "offset": "0x000001D0D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD7_0",
          "offset": "0x000001D0E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD7_1",
          "offset": "0x000001D0E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD7_2",
          "offset": "0x000001D0E8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD7_3",
          "offset": "0x000001D0EC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD7_4",
          "offset": "0x000001D0F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD7_5",
          "offset": "0x000001D0F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD8_0",
          "offset": "0x000001D100",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD8_1",
          "offset": "0x000001D104",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD8_2",
          "offset": "0x000001D108",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD8_3",
          "offset": "0x000001D10C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD8_4",
          "offset": "0x000001D110",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD8_5",
          "offset": "0x000001D114",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD9_0",
          "offset": "0x000001D120",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD9_1",
          "offset": "0x000001D124",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD9_2",
          "offset": "0x000001D128",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD9_3",
          "offset": "0x000001D12C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD9_4",
          "offset": "0x000001D130",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD9_5",
          "offset": "0x000001D134",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD10_0",
          "offset": "0x000001D140",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD10_1",
          "offset": "0x000001D144",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD10_2",
          "offset": "0x000001D148",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD10_3",
          "offset": "0x000001D14C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD10_4",
          "offset": "0x000001D150",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD10_5",
          "offset": "0x000001D154",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD11_0",
          "offset": "0x000001D160",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD11_1",
          "offset": "0x000001D164",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD11_2",
          "offset": "0x000001D168",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD11_3",
          "offset": "0x000001D16C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD11_4",
          "offset": "0x000001D170",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD11_5",
          "offset": "0x000001D174",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD12_0",
          "offset": "0x000001D180",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD12_1",
          "offset": "0x000001D184",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD12_2",
          "offset": "0x000001D188",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD12_3",
          "offset": "0x000001D18C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD12_4",
          "offset": "0x000001D190",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD12_5",
          "offset": "0x000001D194",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD13_0",
          "offset": "0x000001D1A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD13_1",
          "offset": "0x000001D1A4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD13_2",
          "offset": "0x000001D1A8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD13_3",
          "offset": "0x000001D1AC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD13_4",
          "offset": "0x000001D1B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD13_5",
          "offset": "0x000001D1B4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD14_0",
          "offset": "0x000001D1C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 0",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD14_1",
          "offset": "0x000001D1C4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD14_2",
          "offset": "0x000001D1C8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD14_3",
          "offset": "0x000001D1CC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD14_4",
          "offset": "0x000001D1D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD14_5",
          "offset": "0x000001D1D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD15_0",
          "offset": "0x000001D1E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 01",
          "bit_fields": [
            {
              "name": "Base_Address",
              "bits": "27:14",
              "bit_range": [
                14,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            },
            {
              "name": "Buffer_Length",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Length of Buffer (32-bits words) (Actual); Range [0:16k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD15_1",
          "offset": "0x000001D1E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 1",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of Inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            }
          ]
        },
        {
          "name": "DMA_BD15_2",
          "offset": "0x000001D1E8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 2",
          "bit_fields": [
            {
              "name": "D1_Stepsize",
              "bits": "25:13",
              "bit_range": [
                13,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:8k]"
            },
            {
              "name": "D0_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD15_3",
          "offset": "0x000001D1EC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 3",
          "bit_fields": [
            {
              "name": "D1_Wrap",
              "bits": "28:21",
              "bit_range": [
                21,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Wrap",
              "bits": "20:13",
              "bit_range": [
                13,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD15_4",
          "offset": "0x000001D1F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 4",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "24:19",
              "bit_range": [
                19,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "18:13",
              "bit_range": [
                13,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "12:0",
              "bit_range": [
                0,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:8k]"
            }
          ]
        },
        {
          "name": "DMA_BD15_5",
          "offset": "0x000001D1F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 5",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_S2MM_0_Ctrl",
          "offset": "0x000001DE00",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch0",
          "bit_fields": [
            {
              "name": "FoT_Mode",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Finish on TLAST mode. 00 = FoT_disabled; 01 = FoT_no_counts; 10 = FoT_counts_with_task_tokens; 11 = FoT_counts_from_mm_register"
            },
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Decompression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable decompression. 0=no decompression; 1=decompression may be enabled by BD"
            },
            {
              "name": "Enable_Out_of_Order",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable out-of-order mode. 0=in-order mode"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset S2MM0"
            },
            {
              "name": "Reserved",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reserved (previously Enable)"
            }
          ]
        },
        {
          "name": "DMA_S2MM_0_Start_Queue",
          "offset": "0x000001DE04",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch0",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only)"
            }
          ]
        },
        {
          "name": "DMA_S2MM_1_Ctrl",
          "offset": "0x000001DE08",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch1",
          "bit_fields": [
            {
              "name": "FoT_Mode",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Finish on TLAST mode. 00 = FoT_disabled; 01 = FoT_no_counts; 10 = FoT_counts_with_task_tokens; 11 = FoT_counts_from_mm_register"
            },
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Decompression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable decompression. 0=no decompression; 1=decompression may be enabled by BD"
            },
            {
              "name": "Enable_Out_of_Order",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable out-of-order mode. 0=in-order mode"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset S2MM0"
            },
            {
              "name": "Reserved",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reserved (previously Enable)"
            }
          ]
        },
        {
          "name": "DMA_S2MM_1_Start_Queue",
          "offset": "0x000001DE0C",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch1",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only)"
            }
          ]
        },
        {
          "name": "DMA_MM2S_0_Ctrl",
          "offset": "0x000001DE10",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch0",
          "bit_fields": [
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Compression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable compression. 0=no compression; 1=compression may be enabled by BD"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset MM2S0"
            },
            {
              "name": "Reserved",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reserved (previously Enable)"
            }
          ]
        },
        {
          "name": "DMA_MM2S_0_Start_Queue",
          "offset": "0x000001DE14",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch0",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only)"
            }
          ]
        },
        {
          "name": "DMA_MM2S_1_Ctrl",
          "offset": "0x000001DE18",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch1",
          "bit_fields": [
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Compression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable compression. 0=no compression; 1=compression may be enabled by BD"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset MM2S0"
            },
            {
              "name": "Reserved",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reserved (previously Enable)"
            }
          ]
        },
        {
          "name": "DMA_MM2S_1_Start_Queue",
          "offset": "0x000001DE1C",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch1",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only)"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Status_0",
          "offset": "0x000001DF00",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA S2MM Status Register Ch0",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_FoT_BDs_per_Task",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT_counts_with_task_tokens mode and too many BD calls in one task. The count FIFO is full"
            },
            {
              "name": "Error_FoT_Length_Exceeded",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT mode, Buffer_Length words received but no TLAST received"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set."
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID (out-of-order mode)"
            },
            {
              "name": "Stalled_TCT_or_Count_FIFO_Full",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure or Finish on TLAST count backpressure"
            },
            {
              "name": "Stalled_Stream_Starvation",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Status_1",
          "offset": "0x000001DF04",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA S2MM Status Register Ch1",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_FoT_BDs_per_Task",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT_counts_with_task_tokens mode and too many BD calls in one task. The count FIFO is full"
            },
            {
              "name": "Error_FoT_Length_Exceeded",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT mode, Buffer_Length words received but no TLAST received"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set."
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID (out-of-order mode)"
            },
            {
              "name": "Stalled_TCT_or_Count_FIFO_Full",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure or Finish on TLAST count backpressure"
            },
            {
              "name": "Stalled_Stream_Starvation",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_MM2S_Status_0",
          "offset": "0x000001DF10",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA MM2S Status Register Ch0",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set"
            },
            {
              "name": "Stalled_TCT",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure"
            },
            {
              "name": "Stalled_Stream_Backpressure",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_MM2S_Status_1",
          "offset": "0x000001DF14",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA MM2S Status Register Ch1",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set"
            },
            {
              "name": "Stalled_TCT",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure"
            },
            {
              "name": "Stalled_Stream_Backpressure",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Current_Write_Count_0",
          "offset": "0x000001DF18",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM Current Write Count Ch0",
          "bit_fields": [
            {
              "name": "Current_Write_Count",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current count of 32-bit words processed by this channel in current transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Current_Write_Count_1",
          "offset": "0x000001DF1C",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM Current Write Count Ch1",
          "bit_fields": [
            {
              "name": "Current_Write_Count",
              "bits": "13:0",
              "bit_range": [
                0,
                13
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current count of 32-bit words processed by this channel in current transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_FoT_Count_FIFO_Pop_0",
          "offset": "0x000001DF20",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM FoT Count FIFO Pop Ch0",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0: channel not in FoT_counts_from_mm_register mode OR FIFO is empty; 1: this read has valid data. If 0, then all other bits in this register are x."
            },
            {
              "name": "Last_in_Task",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Set if this is the last transfer in this task"
            },
            {
              "name": "BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "The BD used in this transfer"
            },
            {
              "name": "Write_Count",
              "bits": "17:0",
              "bit_range": [
                0,
                17
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Number of words (32-bit) written to memory this transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_FoT_Count_FIFO_Pop_1",
          "offset": "0x000001DF24",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM FoT Count FIFO Pop Ch1",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0: channel not in FoT_counts_from_mm_register mode OR FIFO is empty; 1: this read has valid data. If 0, then all other bits in this register are x."
            },
            {
              "name": "Last_in_Task",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Set if this is the last transfer in this task"
            },
            {
              "name": "BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "The BD used in this transfer"
            },
            {
              "name": "Write_Count",
              "bits": "17:0",
              "bit_range": [
                0,
                17
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Number of words (32-bit) written to memory this transfer"
            }
          ]
        },
        {
          "name": "Lock0_value",
          "offset": "0x000001F000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 0",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock1_value",
          "offset": "0x000001F010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 1",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock2_value",
          "offset": "0x000001F020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 2",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock3_value",
          "offset": "0x000001F030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 3",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock4_value",
          "offset": "0x000001F040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 4",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock5_value",
          "offset": "0x000001F050",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 5",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock6_value",
          "offset": "0x000001F060",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 6",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock7_value",
          "offset": "0x000001F070",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 7",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock8_value",
          "offset": "0x000001F080",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 8",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock9_value",
          "offset": "0x000001F090",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 9",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock10_value",
          "offset": "0x000001F0A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 10",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock11_value",
          "offset": "0x000001F0B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 11",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock12_value",
          "offset": "0x000001F0C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 12",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock13_value",
          "offset": "0x000001F0D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 13",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock14_value",
          "offset": "0x000001F0E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 14",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock15_value",
          "offset": "0x000001F0F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 15",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_0",
          "offset": "0x000001F100",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 0",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_1",
          "offset": "0x000001F104",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 1",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_2",
          "offset": "0x000001F108",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 2",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_3",
          "offset": "0x000001F10C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 3",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_4",
          "offset": "0x000001F110",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 4",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_5",
          "offset": "0x000001F114",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 5",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_6",
          "offset": "0x000001F118",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 6",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_7",
          "offset": "0x000001F11C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 7",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Overflow",
          "offset": "0x000001F120",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status bits for lock overflow, write to clear",
          "bit_fields": [
            {
              "name": "Lock_Overflow_15",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_14",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_13",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_12",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_11",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_10",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_9",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_8",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            }
          ]
        },
        {
          "name": "Locks_Underflow",
          "offset": "0x000001F128",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status bits for lock underflow, write to clear",
          "bit_fields": [
            {
              "name": "Lock_Underflow_15",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_14",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_13",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_12",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_11",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_10",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_9",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_8",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            }
          ]
        },
        {
          "name": "Lock_Request",
          "offset": "0x0000040000",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Lock Request. 16kB address space: 0x40000 - 0x43FFC, Lock_Id [13:10], Acq_Rel (9), Change_Value [8:2]",
          "bit_fields": [
            {
              "name": "Request_Result",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Request result. 0=request failed; 1=request succeeded"
            }
          ]
        }
      ]
    },
    "memory_tile": {
      "base_address_info": {
        "base_address_formula": "0x200_0000_0000 + (<colnum> * 32 + <rownum + 1>) * 0x10_0000",
        "description": "Memory Tile Control and Status Registers",
        "notes": [
          "The first row of memory tiles is rownum 0."
        ]
      },
      "registers": [
        {
          "name": "DataMemory",
          "offset": "0x0000000000",
          "width": 128,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DataMemory of 16 banks, 128-bit wide, 512kB",
          "bit_fields": [
            {
              "name": "Data",
              "bits": "127:0",
              "bit_range": [
                0,
                127
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "DataMemory of 16 banks, 128-bit wide, 512kB"
            }
          ]
        },
        {
          "name": "Performance_Control0",
          "offset": "0x0000091000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counters 1-0 Start and Stop Event",
          "bit_fields": [
            {
              "name": "Cnt1_Stop_Event",
              "bits": "31:24",
              "bit_range": [
                24,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Counter1"
            },
            {
              "name": "Cnt1_Start_Event",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Counter1"
            },
            {
              "name": "Cnt0_Stop_Event",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Counter0"
            },
            {
              "name": "Cnt0_Start_Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Counter0"
            }
          ]
        },
        {
          "name": "Performance_Control1",
          "offset": "0x0000091004",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counters 3-2 Start and Stop Event",
          "bit_fields": [
            {
              "name": "Cnt3_Stop_Event",
              "bits": "31:24",
              "bit_range": [
                24,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Counter3"
            },
            {
              "name": "Cnt3_Start_Event",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Counter3"
            },
            {
              "name": "Cnt2_Stop_Event",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Counter2"
            },
            {
              "name": "Cnt2_Start_Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Counter2"
            }
          ]
        },
        {
          "name": "Performance_Control2",
          "offset": "0x0000091008",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counters Reset Event",
          "bit_fields": [
            {
              "name": "Cnt3_Reset_Event",
              "bits": "31:24",
              "bit_range": [
                24,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Reset Counter3"
            },
            {
              "name": "Cnt2_Reset_Event",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Reset Counter2"
            },
            {
              "name": "Cnt1_Reset_Event",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Reset Counter1"
            },
            {
              "name": "Cnt0_Reset_Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Reset Counter0"
            }
          ]
        },
        {
          "name": "Performance_Counter0",
          "offset": "0x0000091020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter0",
          "bit_fields": [
            {
              "name": "Counter0_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "The value of Performance Counter0"
            }
          ]
        },
        {
          "name": "Performance_Counter1",
          "offset": "0x0000091024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter1",
          "bit_fields": [
            {
              "name": "Counter1_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "The value of Performance Counter1"
            }
          ]
        },
        {
          "name": "Performance_Counter2",
          "offset": "0x0000091028",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter2",
          "bit_fields": [
            {
              "name": "Counter2_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "The value of Performance Counter2"
            }
          ]
        },
        {
          "name": "Performance_Counter3",
          "offset": "0x000009102C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter3",
          "bit_fields": [
            {
              "name": "Counter3_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "The value of Performance Counter3"
            }
          ]
        },
        {
          "name": "Performance_Counter0_Event_Value",
          "offset": "0x0000091080",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter0 Event Value.",
          "bit_fields": [
            {
              "name": "Counter0_Event_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When Performance Counter0 reaches this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Performance_Counter1_Event_Value",
          "offset": "0x0000091084",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter1 Event Value.",
          "bit_fields": [
            {
              "name": "Counter1_Event_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When Performance Counter1 reaches this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Performance_Counter2_Event_Value",
          "offset": "0x0000091088",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter2 Event Value.",
          "bit_fields": [
            {
              "name": "Counter2_Event_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When Performance Counter2 reaches this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Performance_Counter3_Event_Value",
          "offset": "0x000009108C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter3 Event Value.",
          "bit_fields": [
            {
              "name": "Counter3_Event_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When Performance Counter3 reaches this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Timer_Control",
          "offset": "0x0000094000",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "Control of Internal Timer",
          "bit_fields": [
            {
              "name": "Reset",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0",
              "description": "Reset Timer by writing 1"
            },
            {
              "name": "Reset_Event",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No that will reset Internal Timer"
            }
          ]
        },
        {
          "name": "Event_Generate",
          "offset": "0x0000094008",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Generate an internal event",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Which internal Event No to generate"
            }
          ]
        },
        {
          "name": "Event_Broadcast0",
          "offset": "0x0000094010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast0",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast1",
          "offset": "0x0000094014",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast1",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast2",
          "offset": "0x0000094018",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast2",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast3",
          "offset": "0x000009401C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast3",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast4",
          "offset": "0x0000094020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast4",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast5",
          "offset": "0x0000094024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast5",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast6",
          "offset": "0x0000094028",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast6",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast7",
          "offset": "0x000009402C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast7",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast8",
          "offset": "0x0000094030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast8",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast9",
          "offset": "0x0000094034",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast9",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast10",
          "offset": "0x0000094038",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast10",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast11",
          "offset": "0x000009403C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast11",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast12",
          "offset": "0x0000094040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast12",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast13",
          "offset": "0x0000094044",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast13",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast14",
          "offset": "0x0000094048",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast14",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast15",
          "offset": "0x000009404C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast15",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_South_Set",
          "offset": "0x0000094050",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast signals to South",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_South_Clr",
          "offset": "0x0000094054",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast signals to South",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_South_Value",
          "offset": "0x0000094058",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast signals to South",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_West_Set",
          "offset": "0x0000094060",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch A signals to West",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_West_Clr",
          "offset": "0x0000094064",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch A signals to West",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_West_Value",
          "offset": "0x0000094068",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch A signals to West",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_North_Set",
          "offset": "0x0000094070",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch A signals to North",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_North_Clr",
          "offset": "0x0000094074",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch A signals to North",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_North_Value",
          "offset": "0x0000094078",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch A signals to North",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_East_Set",
          "offset": "0x0000094080",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch A signals to East",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_East_Clr",
          "offset": "0x0000094084",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch A signals to East",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_East_Value",
          "offset": "0x0000094088",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch A signals to East",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_South_Set",
          "offset": "0x0000094090",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch B signals to South",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_South_Clr",
          "offset": "0x0000094094",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch B signals to South",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_South_Value",
          "offset": "0x0000094098",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch B signals to South",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_West_Set",
          "offset": "0x00000940A0",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch B signals to West",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_West_Clr",
          "offset": "0x00000940A4",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch B signals to West",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_West_Value",
          "offset": "0x00000940A8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch B signals to West",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_North_Set",
          "offset": "0x00000940B0",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch B signals to North",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_North_Clr",
          "offset": "0x00000940B4",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch B signals to North",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_North_Value",
          "offset": "0x00000940B8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch B signals to North",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_East_Set",
          "offset": "0x00000940C0",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch B signals to East",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_East_Clr",
          "offset": "0x00000940C4",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch B signals to East",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_East_Value",
          "offset": "0x00000940C8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch B signals to East",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Trace_Control0",
          "offset": "0x00000940D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of Trace",
          "bit_fields": [
            {
              "name": "Trace_Stop_Event",
              "bits": "31:24",
              "bit_range": [
                24,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Trace"
            },
            {
              "name": "Trace_Start_Event",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Trace"
            }
          ]
        },
        {
          "name": "Trace_Control1",
          "offset": "0x00000940D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of Trace: packet configuration",
          "bit_fields": [
            {
              "name": "Packet_Type",
              "bits": "14:12",
              "bit_range": [
                12,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Packet type"
            },
            {
              "name": "ID",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "ID value for the packet"
            }
          ]
        },
        {
          "name": "Trace_Status",
          "offset": "0x00000940D8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Status of trace engine",
          "bit_fields": [
            {
              "name": "State",
              "bits": "9:8",
              "bit_range": [
                8,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "State. 00=idle, 01=running, 11=overrun"
            },
            {
              "name": "Mode",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current Trace mode. 000=event-time"
            }
          ]
        },
        {
          "name": "Trace_Event0",
          "offset": "0x00000940E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Trace",
          "bit_fields": [
            {
              "name": "Trace_Event3",
              "bits": "31:24",
              "bit_range": [
                24,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event2",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event1",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event0",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            }
          ]
        },
        {
          "name": "Trace_Event1",
          "offset": "0x00000940E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Trace",
          "bit_fields": [
            {
              "name": "Trace_Event7",
              "bits": "31:24",
              "bit_range": [
                24,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event6",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event5",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event4",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            }
          ]
        },
        {
          "name": "Timer_Trig_Event_Low_Value",
          "offset": "0x00000940F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0xFFFFFFFF",
          "description": "Internal Timer Event Value.",
          "bit_fields": [
            {
              "name": "TimerTrigLow",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0xFFFFFFFF",
              "description": "When the Internal Timer reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Timer_Trig_Event_High_Value",
          "offset": "0x00000940F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0xFFFFFFFF",
          "description": "Internal Timer Event Value.",
          "bit_fields": [
            {
              "name": "TimerTrigHigh",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0xFFFFFFFF",
              "description": "When the Internal Timer reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Timer_Low",
          "offset": "0x00000940F8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Internal Timer Low part Value.",
          "bit_fields": [
            {
              "name": "TimerLow",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Lower 32-bit from the timer"
            }
          ]
        },
        {
          "name": "Timer_High",
          "offset": "0x00000940FC",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Internal Timer High part Value.",
          "bit_fields": [
            {
              "name": "TimerHigh",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Upper 32-bit from the timer"
            }
          ]
        },
        {
          "name": "WatchPoint0",
          "offset": "0x0000094100",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Define Watchpoint0",
          "bit_fields": [
            {
              "name": "Read_Access",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read Access"
            },
            {
              "name": "Write_Access",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Write Access"
            },
            {
              "name": "AXI_Access",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "AXI Access"
            },
            {
              "name": "DMA_Access",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Local DMA Access"
            },
            {
              "name": "East_Access",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from East neighbour DMA"
            },
            {
              "name": "West_Access",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from West neighbour DMA"
            },
            {
              "name": "WriteStrobes",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When using this watchpoint, always set this field to 0xF"
            },
            {
              "name": "Address",
              "bits": "18:4",
              "bit_range": [
                4,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Address (128-bit aligned)"
            }
          ]
        },
        {
          "name": "WatchPoint1",
          "offset": "0x0000094104",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Define Watchpoint1",
          "bit_fields": [
            {
              "name": "Read_Access",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read Access"
            },
            {
              "name": "Write_Access",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Write Access"
            },
            {
              "name": "AXI_Access",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "AXI Access"
            },
            {
              "name": "DMA_Access",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Local DMA Access"
            },
            {
              "name": "East_Access",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from East neighbour DMA"
            },
            {
              "name": "West_Access",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from West neighbour DMA"
            },
            {
              "name": "WriteStrobes",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When using this watchpoint, always set this field to 0xF"
            },
            {
              "name": "Address",
              "bits": "18:4",
              "bit_range": [
                4,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Address (128-bit aligned)"
            }
          ]
        },
        {
          "name": "WatchPoint2",
          "offset": "0x0000094108",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Define Watchpoint2",
          "bit_fields": [
            {
              "name": "Read_Access",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read Access"
            },
            {
              "name": "Write_Access",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Write Access"
            },
            {
              "name": "AXI_Access",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "AXI Access"
            },
            {
              "name": "DMA_Access",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Local DMA Access"
            },
            {
              "name": "East_Access",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from East neighbour DMA"
            },
            {
              "name": "West_Access",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from West neighbour DMA"
            },
            {
              "name": "WriteStrobes",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When using this watchpoint, always set this field to 0xF"
            },
            {
              "name": "Address",
              "bits": "18:4",
              "bit_range": [
                4,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Address (128-bit aligned)"
            }
          ]
        },
        {
          "name": "WatchPoint3",
          "offset": "0x000009410C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Define Watchpoint3",
          "bit_fields": [
            {
              "name": "Read_Access",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read Access"
            },
            {
              "name": "Write_Access",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Write Access"
            },
            {
              "name": "AXI_Access",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "AXI Access"
            },
            {
              "name": "DMA_Access",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Local DMA Access"
            },
            {
              "name": "East_Access",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from East neighbour DMA"
            },
            {
              "name": "West_Access",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Access from West neighbour DMA"
            },
            {
              "name": "WriteStrobes",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When using this watchpoint, always set this field to 0xF"
            },
            {
              "name": "Address",
              "bits": "18:4",
              "bit_range": [
                4,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Address (128-bit aligned)"
            }
          ]
        },
        {
          "name": "Event_Status0",
          "offset": "0x0000094200",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000002",
          "description": "Internal event status register0",
          "bit_fields": [
            {
              "name": "Event_31_0_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x2",
              "description": "Sticky bit for each event 31-0"
            }
          ]
        },
        {
          "name": "Event_Status1",
          "offset": "0x0000094204",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register1",
          "bit_fields": [
            {
              "name": "Event_63_32_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 63-32"
            }
          ]
        },
        {
          "name": "Event_Status2",
          "offset": "0x0000094208",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register2",
          "bit_fields": [
            {
              "name": "Event_95_64_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 95-64"
            }
          ]
        },
        {
          "name": "Event_Status3",
          "offset": "0x000009420C",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register3",
          "bit_fields": [
            {
              "name": "Event_127_96_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 127-96"
            }
          ]
        },
        {
          "name": "Event_Status4",
          "offset": "0x0000094210",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register4",
          "bit_fields": [
            {
              "name": "Event_159_128_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 159-128"
            }
          ]
        },
        {
          "name": "Event_Status5",
          "offset": "0x0000094214",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register5",
          "bit_fields": [
            {
              "name": "Event_191_160_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 160"
            }
          ]
        },
        {
          "name": "Combo_event_inputs",
          "offset": "0x0000094400",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Combo events input events",
          "bit_fields": [
            {
              "name": "eventD",
              "bits": "31:24",
              "bit_range": [
                24,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event D"
            },
            {
              "name": "eventC",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event C"
            },
            {
              "name": "eventB",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event B"
            },
            {
              "name": "eventA",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event A"
            }
          ]
        },
        {
          "name": "Combo_event_control",
          "offset": "0x0000094404",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Combo events input events",
          "bit_fields": [
            {
              "name": "combo2",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Control bits for combo 2 (0: Combo0 and Combo1, 1: C0 and not C1, 2: C0 or C1, 3: C0 or not C1)"
            },
            {
              "name": "combo1",
              "bits": "9:8",
              "bit_range": [
                8,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Control bits for combo 1 (0: C and D, 1: C and not D, 2: C or D, 3: C or not D)"
            },
            {
              "name": "combo0",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Control bits for combo 0 (0: A and B, 1: A and not B, 2: A or B, 3: A or not B)"
            }
          ]
        },
        {
          "name": "Edge_Detection_event_control",
          "offset": "0x0000094408",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Configuration for edge detection events",
          "bit_fields": [
            {
              "name": "Edge_Detection_1_Trigger_Falling",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event 1 triggered on falling edge"
            },
            {
              "name": "Edge_Detection_1_Trigger_Rising",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event 1 triggered on rising edge"
            },
            {
              "name": "Edge_Detection_Event_1",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select input event for edge detection 1"
            },
            {
              "name": "Edge_Detection_0_Trigger_Falling",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event triggered on falling edge"
            },
            {
              "name": "Edge_Detection_0_Trigger_Rising",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event triggered on rising edge"
            },
            {
              "name": "Edge_Detection_Event_0",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select input event for edge detection 0"
            }
          ]
        },
        {
          "name": "Event_Group_0_Enable",
          "offset": "0x0000094500",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000FFF",
          "description": "Event enable for Group 0",
          "bit_fields": [
            {
              "name": "Edge_Detection_Event_1",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Edge_Detection_Event_0",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_3",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_2",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_1",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_0",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Perf_Cnt3_Event",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Perf_Cnt2_Event",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Perf_Cnt1_Event",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Perf_Cnt0_Event",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Timer_Value_Reached",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Timer_Sync",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Watchpoint_Enable",
          "offset": "0x0000094504",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000000F",
          "description": "Event enable for Watchpoint Group",
          "bit_fields": [
            {
              "name": "Watchpoint_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Watchpoint_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Watchpoint_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Watchpoint_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_DMA_Enable",
          "offset": "0x0000094508",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00FFFFFF",
          "description": "Event enable for DMA Group",
          "bit_fields": [
            {
              "name": "DMA_MM2S_Sel1_memory_starvation",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_Sel0_memory_starvation",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Sel1_memory_backpressure",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Sel0_memory_backpressure",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_Sel1_stream_backpressure",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_Sel0_stream_backpressure",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Sel1_stream_starvation",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Sel0_stream_starvation",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_Sel1_stalled_lock_acquire",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_Sel0_stalled_lock_acquire",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Sel1_stalled_lock_acquire",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Sel0_stalled_lock_acquire",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_Sel1_finished_task",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_Sel0_finished_task",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Sel1_finished_task",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Sel0_finished_task",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_Sel1_finished_BD",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_Sel0_finished_BD",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Sel1_finished_BD",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Sel0_finished_BD",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_Sel1_start_task",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_Sel0_start_task",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Sel1_start_task",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Sel0_start_task",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Lock_Enable",
          "offset": "0x000009450C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0xFFFFFFFF",
          "description": "Event enable for Lock Group",
          "bit_fields": [
            {
              "name": "Lock_Sel7_equal_to_value",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel7_rel",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel7_acq_ge",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel7_acq_eq",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel6_equal_to_value",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel6_rel",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel6_acq_ge",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel6_acq_eq",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel5_equal_to_value",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel5_rel",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel5_acq_ge",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel5_acq_eq",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel4_equal_to_value",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel4_rel",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel4_acq_ge",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel4_acq_eq",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel3_equal_to_value",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel3_rel",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel3_acq_ge",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel3_acq_eq",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel2_equal_to_value",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel2_rel",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel2_acq_ge",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel2_acq_eq",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel1_equal_to_value",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel1_rel",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel1_acq_ge",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel1_acq_eq",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel0_equal_to_value",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel0_rel",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel0_acq_ge",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel0_acq_eq",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Stream_Switch_Enable",
          "offset": "0x0000094510",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0xFFFFFFFF",
          "description": "Event enable for Stream Switch Group",
          "bit_fields": [
            {
              "name": "Port_TLAST_7",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_7",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_7",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_7",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_6",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_6",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_6",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_6",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_5",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_5",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_5",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_5",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_4",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_4",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_4",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_4",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_3",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_3",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_3",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_3",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_2",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_2",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_2",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_2",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_1",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_1",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_1",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_1",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_0",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_0",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_0",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Memory_Conflict_Enable",
          "offset": "0x0000094514",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000FFFF",
          "description": "Event enable for Memory Conflict Group",
          "bit_fields": [
            {
              "name": "Conflict_DM_Bank_15",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_14",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_13",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_12",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_11",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_10",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_9",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_8",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Conflict_DM_Bank_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Error_Enable",
          "offset": "0x0000094518",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000FFF",
          "description": "Event enable for Error Group",
          "bit_fields": [
            {
              "name": "DMA_Task_Token_Stall",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Error",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "AXI_MM_Slave_Error",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Control_Pkt_Error",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Stream_Pkt_Parity_Error",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Stream_Switch_Port_Parity_Error",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_Error",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Error",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_ECC_Error_2bit",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_ECC_Error_1bit",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_ECC_Error_Scrub_2bit",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DM_ECC_Error_Scrub_Corrected",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Broadcast_Enable",
          "offset": "0x000009451C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000FFFF",
          "description": "Event enable for Broadcast Group",
          "bit_fields": [
            {
              "name": "Broadcast_A_15",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_14",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_13",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_12",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_11",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_10",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_9",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_8",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_User_Event_Enable",
          "offset": "0x0000094520",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000003",
          "description": "Event enable for User Group",
          "bit_fields": [
            {
              "name": "User_Event_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "User_Event_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Tile_Control",
          "offset": "0x0000096030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000000F",
          "description": "Tile control register",
          "bit_fields": [
            {
              "name": "Isolate_From_East",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Block events and access requests to the locks and memory from East"
            },
            {
              "name": "Isolate_From_North",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Block events from North"
            },
            {
              "name": "Isolate_From_West",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Block events and access requests to the locks and memory from West"
            },
            {
              "name": "Isolate_From_South",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Block events from South"
            }
          ]
        },
        {
          "name": "Memory_Control",
          "offset": "0x0000096048",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000002",
          "description": "Control for memory (privileged)",
          "bit_fields": [
            {
              "name": "Memory_Interleaving",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "0= No memory interleaving; 1= 16 banks interleaved"
            },
            {
              "name": "Memory_Zeroisation",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1= Triggers the zeroisation of the memory, is returned to 0 when completed"
            }
          ]
        },
        {
          "name": "DMA_BD0_0",
          "offset": "0x00000A0000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD0_1",
          "offset": "0x00000A0004",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD0_2",
          "offset": "0x00000A0008",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD0_3",
          "offset": "0x00000A000C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD0_4",
          "offset": "0x00000A0010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD0_5",
          "offset": "0x00000A0014",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD0_6",
          "offset": "0x00000A0018",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD0_7",
          "offset": "0x00000A001C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD1_0",
          "offset": "0x00000A0020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD1_1",
          "offset": "0x00000A0024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD1_2",
          "offset": "0x00000A0028",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD1_3",
          "offset": "0x00000A002C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD1_4",
          "offset": "0x00000A0030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD1_5",
          "offset": "0x00000A0034",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD1_6",
          "offset": "0x00000A0038",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD1_7",
          "offset": "0x00000A003C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD2_0",
          "offset": "0x00000A0040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD2_1",
          "offset": "0x00000A0044",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD2_2",
          "offset": "0x00000A0048",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD2_3",
          "offset": "0x00000A004C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD2_4",
          "offset": "0x00000A0050",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD2_5",
          "offset": "0x00000A0054",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD2_6",
          "offset": "0x00000A0058",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD2_7",
          "offset": "0x00000A005C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD3_0",
          "offset": "0x00000A0060",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD3_1",
          "offset": "0x00000A0064",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD3_2",
          "offset": "0x00000A0068",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD3_3",
          "offset": "0x00000A006C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD3_4",
          "offset": "0x00000A0070",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD3_5",
          "offset": "0x00000A0074",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD3_6",
          "offset": "0x00000A0078",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD3_7",
          "offset": "0x00000A007C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD4_0",
          "offset": "0x00000A0080",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD4_1",
          "offset": "0x00000A0084",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD4_2",
          "offset": "0x00000A0088",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD4_3",
          "offset": "0x00000A008C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD4_4",
          "offset": "0x00000A0090",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD4_5",
          "offset": "0x00000A0094",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD4_6",
          "offset": "0x00000A0098",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD4_7",
          "offset": "0x00000A009C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD5_0",
          "offset": "0x00000A00A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD5_1",
          "offset": "0x00000A00A4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD5_2",
          "offset": "0x00000A00A8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD5_3",
          "offset": "0x00000A00AC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD5_4",
          "offset": "0x00000A00B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD5_5",
          "offset": "0x00000A00B4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD5_6",
          "offset": "0x00000A00B8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD5_7",
          "offset": "0x00000A00BC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD6_0",
          "offset": "0x00000A00C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD6_1",
          "offset": "0x00000A00C4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD6_2",
          "offset": "0x00000A00C8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD6_3",
          "offset": "0x00000A00CC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD6_4",
          "offset": "0x00000A00D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD6_5",
          "offset": "0x00000A00D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD6_6",
          "offset": "0x00000A00D8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD6_7",
          "offset": "0x00000A00DC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD7_0",
          "offset": "0x00000A00E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD7_1",
          "offset": "0x00000A00E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD7_2",
          "offset": "0x00000A00E8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD7_3",
          "offset": "0x00000A00EC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD7_4",
          "offset": "0x00000A00F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD7_5",
          "offset": "0x00000A00F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD7_6",
          "offset": "0x00000A00F8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD7_7",
          "offset": "0x00000A00FC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD8_0",
          "offset": "0x00000A0100",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD8_1",
          "offset": "0x00000A0104",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD8_2",
          "offset": "0x00000A0108",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD8_3",
          "offset": "0x00000A010C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD8_4",
          "offset": "0x00000A0110",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD8_5",
          "offset": "0x00000A0114",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD8_6",
          "offset": "0x00000A0118",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD8_7",
          "offset": "0x00000A011C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD9_0",
          "offset": "0x00000A0120",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD9_1",
          "offset": "0x00000A0124",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD9_2",
          "offset": "0x00000A0128",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD9_3",
          "offset": "0x00000A012C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD9_4",
          "offset": "0x00000A0130",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD9_5",
          "offset": "0x00000A0134",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD9_6",
          "offset": "0x00000A0138",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD9_7",
          "offset": "0x00000A013C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD10_0",
          "offset": "0x00000A0140",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD10_1",
          "offset": "0x00000A0144",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD10_2",
          "offset": "0x00000A0148",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD10_3",
          "offset": "0x00000A014C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD10_4",
          "offset": "0x00000A0150",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD10_5",
          "offset": "0x00000A0154",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD10_6",
          "offset": "0x00000A0158",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD10_7",
          "offset": "0x00000A015C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD11_0",
          "offset": "0x00000A0160",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD11_1",
          "offset": "0x00000A0164",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD11_2",
          "offset": "0x00000A0168",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD11_3",
          "offset": "0x00000A016C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD11_4",
          "offset": "0x00000A0170",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD11_5",
          "offset": "0x00000A0174",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD11_6",
          "offset": "0x00000A0178",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD11_7",
          "offset": "0x00000A017C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD12_0",
          "offset": "0x00000A0180",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD12_1",
          "offset": "0x00000A0184",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD12_2",
          "offset": "0x00000A0188",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD12_3",
          "offset": "0x00000A018C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD12_4",
          "offset": "0x00000A0190",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD12_5",
          "offset": "0x00000A0194",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD12_6",
          "offset": "0x00000A0198",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD12_7",
          "offset": "0x00000A019C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD13_0",
          "offset": "0x00000A01A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD13_1",
          "offset": "0x00000A01A4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD13_2",
          "offset": "0x00000A01A8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD13_3",
          "offset": "0x00000A01AC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD13_4",
          "offset": "0x00000A01B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD13_5",
          "offset": "0x00000A01B4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD13_6",
          "offset": "0x00000A01B8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD13_7",
          "offset": "0x00000A01BC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD14_0",
          "offset": "0x00000A01C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD14_1",
          "offset": "0x00000A01C4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD14_2",
          "offset": "0x00000A01C8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD14_3",
          "offset": "0x00000A01CC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD14_4",
          "offset": "0x00000A01D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD14_5",
          "offset": "0x00000A01D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD14_6",
          "offset": "0x00000A01D8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD14_7",
          "offset": "0x00000A01DC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD15_0",
          "offset": "0x00000A01E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD15_1",
          "offset": "0x00000A01E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD15_2",
          "offset": "0x00000A01E8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD15_3",
          "offset": "0x00000A01EC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD15_4",
          "offset": "0x00000A01F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD15_5",
          "offset": "0x00000A01F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD15_6",
          "offset": "0x00000A01F8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD15_7",
          "offset": "0x00000A01FC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD16_0",
          "offset": "0x00000A0200",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD16 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD16_1",
          "offset": "0x00000A0204",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD16 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD16_2",
          "offset": "0x00000A0208",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD16 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD16_3",
          "offset": "0x00000A020C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD16 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD16_4",
          "offset": "0x00000A0210",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD16 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD16_5",
          "offset": "0x00000A0214",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD16 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD16_6",
          "offset": "0x00000A0218",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD16 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD16_7",
          "offset": "0x00000A021C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD16 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD17_0",
          "offset": "0x00000A0220",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD17 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD17_1",
          "offset": "0x00000A0224",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD17 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD17_2",
          "offset": "0x00000A0228",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD17 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD17_3",
          "offset": "0x00000A022C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD17 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD17_4",
          "offset": "0x00000A0230",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD17 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD17_5",
          "offset": "0x00000A0234",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD17 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD17_6",
          "offset": "0x00000A0238",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD17 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD17_7",
          "offset": "0x00000A023C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD17 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD18_0",
          "offset": "0x00000A0240",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD18 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD18_1",
          "offset": "0x00000A0244",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD18 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD18_2",
          "offset": "0x00000A0248",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD18 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD18_3",
          "offset": "0x00000A024C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD18 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD18_4",
          "offset": "0x00000A0250",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD18 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD18_5",
          "offset": "0x00000A0254",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD18 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD18_6",
          "offset": "0x00000A0258",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD18 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD18_7",
          "offset": "0x00000A025C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD18 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD19_0",
          "offset": "0x00000A0260",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD19 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD19_1",
          "offset": "0x00000A0264",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD19 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD19_2",
          "offset": "0x00000A0268",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD19 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD19_3",
          "offset": "0x00000A026C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD19 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD19_4",
          "offset": "0x00000A0270",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD19 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD19_5",
          "offset": "0x00000A0274",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD19 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD19_6",
          "offset": "0x00000A0278",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD19 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD19_7",
          "offset": "0x00000A027C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD19 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD20_0",
          "offset": "0x00000A0280",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD20 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD20_1",
          "offset": "0x00000A0284",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD20 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD20_2",
          "offset": "0x00000A0288",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD20 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD20_3",
          "offset": "0x00000A028C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD20 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD20_4",
          "offset": "0x00000A0290",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD20 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD20_5",
          "offset": "0x00000A0294",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD20 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD20_6",
          "offset": "0x00000A0298",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD20 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD20_7",
          "offset": "0x00000A029C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD20 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD21_0",
          "offset": "0x00000A02A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD21 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD21_1",
          "offset": "0x00000A02A4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD21 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD21_2",
          "offset": "0x00000A02A8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD21 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD21_3",
          "offset": "0x00000A02AC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD21 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD21_4",
          "offset": "0x00000A02B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD21 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD21_5",
          "offset": "0x00000A02B4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD21 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD21_6",
          "offset": "0x00000A02B8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD21 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD21_7",
          "offset": "0x00000A02BC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD21 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD22_0",
          "offset": "0x00000A02C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD22 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD22_1",
          "offset": "0x00000A02C4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD22 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD22_2",
          "offset": "0x00000A02C8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD22 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD22_3",
          "offset": "0x00000A02CC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD22 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD22_4",
          "offset": "0x00000A02D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD22 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD22_5",
          "offset": "0x00000A02D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD22 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD22_6",
          "offset": "0x00000A02D8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD22 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD22_7",
          "offset": "0x00000A02DC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD22 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD23_0",
          "offset": "0x00000A02E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD23 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD23_1",
          "offset": "0x00000A02E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD23 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD23_2",
          "offset": "0x00000A02E8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD23 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD23_3",
          "offset": "0x00000A02EC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD23 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD23_4",
          "offset": "0x00000A02F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD23 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD23_5",
          "offset": "0x00000A02F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD23 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD23_6",
          "offset": "0x00000A02F8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD23 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD23_7",
          "offset": "0x00000A02FC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD23 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD24_0",
          "offset": "0x00000A0300",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD24 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD24_1",
          "offset": "0x00000A0304",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD24 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD24_2",
          "offset": "0x00000A0308",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD24 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD24_3",
          "offset": "0x00000A030C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD24 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD24_4",
          "offset": "0x00000A0310",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD24 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD24_5",
          "offset": "0x00000A0314",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD24 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD24_6",
          "offset": "0x00000A0318",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD24 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD24_7",
          "offset": "0x00000A031C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD24 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD25_0",
          "offset": "0x00000A0320",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD25 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD25_1",
          "offset": "0x00000A0324",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD25 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD25_2",
          "offset": "0x00000A0328",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD25 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD25_3",
          "offset": "0x00000A032C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD25 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD25_4",
          "offset": "0x00000A0330",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD25 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD25_5",
          "offset": "0x00000A0334",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD25 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD25_6",
          "offset": "0x00000A0338",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD25 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD25_7",
          "offset": "0x00000A033C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD25 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD26_0",
          "offset": "0x00000A0340",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD26 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD26_1",
          "offset": "0x00000A0344",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD26 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD26_2",
          "offset": "0x00000A0348",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD26 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD26_3",
          "offset": "0x00000A034C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD26 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD26_4",
          "offset": "0x00000A0350",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD26 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD26_5",
          "offset": "0x00000A0354",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD26 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD26_6",
          "offset": "0x00000A0358",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD26 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD26_7",
          "offset": "0x00000A035C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD26 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD27_0",
          "offset": "0x00000A0360",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD27 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD27_1",
          "offset": "0x00000A0364",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD27 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD27_2",
          "offset": "0x00000A0368",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD27 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD27_3",
          "offset": "0x00000A036C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD27 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD27_4",
          "offset": "0x00000A0370",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD27 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD27_5",
          "offset": "0x00000A0374",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD27 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD27_6",
          "offset": "0x00000A0378",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD27 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD27_7",
          "offset": "0x00000A037C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD27 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD28_0",
          "offset": "0x00000A0380",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD28 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD28_1",
          "offset": "0x00000A0384",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD28 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD28_2",
          "offset": "0x00000A0388",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD28 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD28_3",
          "offset": "0x00000A038C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD28 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD28_4",
          "offset": "0x00000A0390",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD28 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD28_5",
          "offset": "0x00000A0394",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD28 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD28_6",
          "offset": "0x00000A0398",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD28 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD28_7",
          "offset": "0x00000A039C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD28 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD29_0",
          "offset": "0x00000A03A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD29 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD29_1",
          "offset": "0x00000A03A4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD29 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD29_2",
          "offset": "0x00000A03A8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD29 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD29_3",
          "offset": "0x00000A03AC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD29 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD29_4",
          "offset": "0x00000A03B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD29 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD29_5",
          "offset": "0x00000A03B4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD29 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD29_6",
          "offset": "0x00000A03B8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD29 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD29_7",
          "offset": "0x00000A03BC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD29 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD30_0",
          "offset": "0x00000A03C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD30 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD30_1",
          "offset": "0x00000A03C4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD30 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD30_2",
          "offset": "0x00000A03C8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD30 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD30_3",
          "offset": "0x00000A03CC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD30 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD30_4",
          "offset": "0x00000A03D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD30 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD30_5",
          "offset": "0x00000A03D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD30 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD30_6",
          "offset": "0x00000A03D8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD30 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD30_7",
          "offset": "0x00000A03DC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD30 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD31_0",
          "offset": "0x00000A03E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD31 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD31_1",
          "offset": "0x00000A03E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD31 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD31_2",
          "offset": "0x00000A03E8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD31 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD31_3",
          "offset": "0x00000A03EC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD31 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD31_4",
          "offset": "0x00000A03F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD31 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD31_5",
          "offset": "0x00000A03F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD31 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD31_6",
          "offset": "0x00000A03F8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD31 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD31_7",
          "offset": "0x00000A03FC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD31 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD32_0",
          "offset": "0x00000A0400",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD32 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD32_1",
          "offset": "0x00000A0404",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD32 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD32_2",
          "offset": "0x00000A0408",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD32 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD32_3",
          "offset": "0x00000A040C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD32 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD32_4",
          "offset": "0x00000A0410",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD32 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD32_5",
          "offset": "0x00000A0414",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD32 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD32_6",
          "offset": "0x00000A0418",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD32 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD32_7",
          "offset": "0x00000A041C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD32 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD33_0",
          "offset": "0x00000A0420",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD33 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD33_1",
          "offset": "0x00000A0424",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD33 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD33_2",
          "offset": "0x00000A0428",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD33 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD33_3",
          "offset": "0x00000A042C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD33 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD33_4",
          "offset": "0x00000A0430",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD33 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD33_5",
          "offset": "0x00000A0434",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD33 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD33_6",
          "offset": "0x00000A0438",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD33 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD33_7",
          "offset": "0x00000A043C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD33 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD34_0",
          "offset": "0x00000A0440",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD34 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD34_1",
          "offset": "0x00000A0444",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD34 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD34_2",
          "offset": "0x00000A0448",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD34 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD34_3",
          "offset": "0x00000A044C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD34 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD34_4",
          "offset": "0x00000A0450",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD34 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD34_5",
          "offset": "0x00000A0454",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD34 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD34_6",
          "offset": "0x00000A0458",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD34 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD34_7",
          "offset": "0x00000A045C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD34 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD35_0",
          "offset": "0x00000A0460",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD35 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD35_1",
          "offset": "0x00000A0464",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD35 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD35_2",
          "offset": "0x00000A0468",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD35 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD35_3",
          "offset": "0x00000A046C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD35 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD35_4",
          "offset": "0x00000A0470",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD35 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD35_5",
          "offset": "0x00000A0474",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD35 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD35_6",
          "offset": "0x00000A0478",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD35 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD35_7",
          "offset": "0x00000A047C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD35 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD36_0",
          "offset": "0x00000A0480",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD36 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD36_1",
          "offset": "0x00000A0484",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD36 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD36_2",
          "offset": "0x00000A0488",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD36 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD36_3",
          "offset": "0x00000A048C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD36 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD36_4",
          "offset": "0x00000A0490",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD36 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD36_5",
          "offset": "0x00000A0494",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD36 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD36_6",
          "offset": "0x00000A0498",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD36 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD36_7",
          "offset": "0x00000A049C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD36 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD37_0",
          "offset": "0x00000A04A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD37 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD37_1",
          "offset": "0x00000A04A4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD37 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD37_2",
          "offset": "0x00000A04A8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD37 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD37_3",
          "offset": "0x00000A04AC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD37 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD37_4",
          "offset": "0x00000A04B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD37 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD37_5",
          "offset": "0x00000A04B4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD37 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD37_6",
          "offset": "0x00000A04B8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD37 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD37_7",
          "offset": "0x00000A04BC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD37 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD38_0",
          "offset": "0x00000A04C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD38 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD38_1",
          "offset": "0x00000A04C4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD38 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD38_2",
          "offset": "0x00000A04C8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD38 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD38_3",
          "offset": "0x00000A04CC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD38 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD38_4",
          "offset": "0x00000A04D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD38 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD38_5",
          "offset": "0x00000A04D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD38 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD38_6",
          "offset": "0x00000A04D8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD38 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD38_7",
          "offset": "0x00000A04DC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD38 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD39_0",
          "offset": "0x00000A04E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD39 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD39_1",
          "offset": "0x00000A04E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD39 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD39_2",
          "offset": "0x00000A04E8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD39 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD39_3",
          "offset": "0x00000A04EC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD39 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD39_4",
          "offset": "0x00000A04F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD39 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD39_5",
          "offset": "0x00000A04F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD39 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD39_6",
          "offset": "0x00000A04F8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD39 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD39_7",
          "offset": "0x00000A04FC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD39 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD40_0",
          "offset": "0x00000A0500",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD40 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD40_1",
          "offset": "0x00000A0504",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD40 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD40_2",
          "offset": "0x00000A0508",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD40 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD40_3",
          "offset": "0x00000A050C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD40 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD40_4",
          "offset": "0x00000A0510",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD40 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD40_5",
          "offset": "0x00000A0514",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD40 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD40_6",
          "offset": "0x00000A0518",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD40 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD40_7",
          "offset": "0x00000A051C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD40 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD41_0",
          "offset": "0x00000A0520",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD41 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD41_1",
          "offset": "0x00000A0524",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD41 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD41_2",
          "offset": "0x00000A0528",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD41 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD41_3",
          "offset": "0x00000A052C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD41 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD41_4",
          "offset": "0x00000A0530",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD41 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD41_5",
          "offset": "0x00000A0534",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD41 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD41_6",
          "offset": "0x00000A0538",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD41 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD41_7",
          "offset": "0x00000A053C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD41 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD42_0",
          "offset": "0x00000A0540",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD42 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD42_1",
          "offset": "0x00000A0544",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD42 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD42_2",
          "offset": "0x00000A0548",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD42 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD42_3",
          "offset": "0x00000A054C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD42 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD42_4",
          "offset": "0x00000A0550",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD42 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD42_5",
          "offset": "0x00000A0554",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD42 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD42_6",
          "offset": "0x00000A0558",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD42 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD42_7",
          "offset": "0x00000A055C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD42 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD43_0",
          "offset": "0x00000A0560",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD43 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD43_1",
          "offset": "0x00000A0564",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD43 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD43_2",
          "offset": "0x00000A0568",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD43 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD43_3",
          "offset": "0x00000A056C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD43 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD43_4",
          "offset": "0x00000A0570",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD43 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD43_5",
          "offset": "0x00000A0574",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD43 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD43_6",
          "offset": "0x00000A0578",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD43 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD43_7",
          "offset": "0x00000A057C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD43 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD44_0",
          "offset": "0x00000A0580",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD44 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD44_1",
          "offset": "0x00000A0584",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD44 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD44_2",
          "offset": "0x00000A0588",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD44 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD44_3",
          "offset": "0x00000A058C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD44 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD44_4",
          "offset": "0x00000A0590",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD44 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD44_5",
          "offset": "0x00000A0594",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD44 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD44_6",
          "offset": "0x00000A0598",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD44 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD44_7",
          "offset": "0x00000A059C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD44 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD45_0",
          "offset": "0x00000A05A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD45 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD45_1",
          "offset": "0x00000A05A4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD45 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD45_2",
          "offset": "0x00000A05A8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD45 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD45_3",
          "offset": "0x00000A05AC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD45 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD45_4",
          "offset": "0x00000A05B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD45 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD45_5",
          "offset": "0x00000A05B4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD45 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD45_6",
          "offset": "0x00000A05B8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD45 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD45_7",
          "offset": "0x00000A05BC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD45 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD46_0",
          "offset": "0x00000A05C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD46 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD46_1",
          "offset": "0x00000A05C4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD46 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD46_2",
          "offset": "0x00000A05C8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD46 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD46_3",
          "offset": "0x00000A05CC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD46 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD46_4",
          "offset": "0x00000A05D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD46 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD46_5",
          "offset": "0x00000A05D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD46 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD46_6",
          "offset": "0x00000A05D8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD46 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD46_7",
          "offset": "0x00000A05DC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD46 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD47_0",
          "offset": "0x00000A05E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD47 0",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "30:28",
              "bit_range": [
                28,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Insert Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Buffer_Length",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:128k-1]"
            }
          ]
        },
        {
          "name": "DMA_BD47_1",
          "offset": "0x00000A05E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD47 1",
          "bit_fields": [
            {
              "name": "D0_Zero_Before",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) before dim0 (MM2S only)"
            },
            {
              "name": "Next_BD",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with; BD ID [0-23] only"
            },
            {
              "name": "Use_Next_BD",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Base_Address",
              "bits": "18:0",
              "bit_range": [
                0,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Base Address (32-bit word address)"
            }
          ]
        },
        {
          "name": "DMA_BD47_2",
          "offset": "0x00000A05E8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD47 2",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD47_3",
          "offset": "0x00000A05EC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD47 3",
          "bit_fields": [
            {
              "name": "D1_Zero_Before",
              "bits": "31:27",
              "bit_range": [
                27,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 before dim1 (MM2S only)"
            },
            {
              "name": "D1_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD47_4",
          "offset": "0x00000A05F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD47 4",
          "bit_fields": [
            {
              "name": "Enable_Compression",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable Compression (MM2S), decompression (S2MM). Only effective if channel has (de)compression enabled"
            },
            {
              "name": "D2_Zero_Before",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 before dim2 (MM2S only)"
            },
            {
              "name": "D2_Wrap",
              "bits": "26:17",
              "bit_range": [
                17,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim2 steps and increment dim3 by a step. 0=do not wrap"
            },
            {
              "name": "D2_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD47_5",
          "offset": "0x00000A05F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD47 5",
          "bit_fields": [
            {
              "name": "D2_Zero_After",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim1 after dim2 (MM2S only)"
            },
            {
              "name": "D1_Zero_After",
              "bits": "27:23",
              "bit_range": [
                23,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zero wraps of dim0 after dim1 (MM2S only)"
            },
            {
              "name": "D0_Zero_After",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Add this many zeros (32-bit words) after dim0 (MM2S only)"
            },
            {
              "name": "D3_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 3 (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD47_6",
          "offset": "0x00000A05F8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD47 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "28:23",
              "bit_range": [
                23,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "22:17",
              "bit_range": [
                17,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:128k]"
            }
          ]
        },
        {
          "name": "DMA_BD47_7",
          "offset": "0x00000A05FC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD47 7",
          "bit_fields": [
            {
              "name": "Valid_BD",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "7:0",
              "bit_range": [
                0,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_S2MM_0_Ctrl",
          "offset": "0x00000A0600",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch0",
          "bit_fields": [
            {
              "name": "FoT_Mode",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Finish on TLAST mode. 00 = FoT_disabled; 01 = FoT_no_counts; 10 = FoT_counts_with_task_tokens; 11 = FoT_counts_from_mm_register"
            },
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Decompression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable decompression. 0=no decompression; 1=decompression may be enabled by BD"
            },
            {
              "name": "Enable_Out_of_Order",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable out-of-order mode. 0=in-order mode"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset S2MM0"
            }
          ]
        },
        {
          "name": "DMA_S2MM_0_Start_Queue",
          "offset": "0x00000A0604",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch0 start BD",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only); BD ID [0-23] only"
            }
          ]
        },
        {
          "name": "DMA_S2MM_1_Ctrl",
          "offset": "0x00000A0608",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch1",
          "bit_fields": [
            {
              "name": "FoT_Mode",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Finish on TLAST mode. 00 = FoT_disabled; 01 = FoT_no_counts; 10 = FoT_counts_with_task_tokens; 11 = FoT_counts_from_mm_register"
            },
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Decompression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable decompression. 0=no decompression; 1=decompression may be enabled by BD"
            },
            {
              "name": "Enable_Out_of_Order",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable out-of-order mode. 0=in-order mode"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset S2MM0"
            }
          ]
        },
        {
          "name": "DMA_S2MM_1_Start_Queue",
          "offset": "0x00000A060C",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch1 start BD",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only); BD ID [24-47] only"
            }
          ]
        },
        {
          "name": "DMA_S2MM_2_Ctrl",
          "offset": "0x00000A0610",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch2",
          "bit_fields": [
            {
              "name": "FoT_Mode",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Finish on TLAST mode. 00 = FoT_disabled; 01 = FoT_no_counts; 10 = FoT_counts_with_task_tokens; 11 = FoT_counts_from_mm_register"
            },
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Decompression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable decompression. 0=no decompression; 1=decompression may be enabled by BD"
            },
            {
              "name": "Enable_Out_of_Order",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable out-of-order mode. 0=in-order mode"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset S2MM0"
            }
          ]
        },
        {
          "name": "DMA_S2MM_2_Start_Queue",
          "offset": "0x00000A0614",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch2 start BD",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only); BD ID [0-23] only"
            }
          ]
        },
        {
          "name": "DMA_S2MM_3_Ctrl",
          "offset": "0x00000A0618",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch3",
          "bit_fields": [
            {
              "name": "FoT_Mode",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Finish on TLAST mode. 00 = FoT_disabled; 01 = FoT_no_counts; 10 = FoT_counts_with_task_tokens; 11 = FoT_counts_from_mm_register"
            },
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Decompression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable decompression. 0=no decompression; 1=decompression may be enabled by BD"
            },
            {
              "name": "Enable_Out_of_Order",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable out-of-order mode. 0=in-order mode"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset S2MM0"
            }
          ]
        },
        {
          "name": "DMA_S2MM_3_Start_Queue",
          "offset": "0x00000A061C",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch3 start BD",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only); BD ID [24-47] only"
            }
          ]
        },
        {
          "name": "DMA_S2MM_4_Ctrl",
          "offset": "0x00000A0620",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch4",
          "bit_fields": [
            {
              "name": "FoT_Mode",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Finish on TLAST mode. 00 = FoT_disabled; 01 = FoT_no_counts; 10 = FoT_counts_with_task_tokens; 11 = FoT_counts_from_mm_register"
            },
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Decompression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable decompression. 0=no decompression; 1=decompression may be enabled by BD"
            },
            {
              "name": "Enable_Out_of_Order",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable out-of-order mode. 0=in-order mode"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset S2MM0"
            }
          ]
        },
        {
          "name": "DMA_S2MM_4_Start_Queue",
          "offset": "0x00000A0624",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch4 start BD",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only); BD ID [0-23] only"
            }
          ]
        },
        {
          "name": "DMA_S2MM_5_Ctrl",
          "offset": "0x00000A0628",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch5",
          "bit_fields": [
            {
              "name": "FoT_Mode",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Finish on TLAST mode. 00 = FoT_disabled; 01 = FoT_no_counts; 10 = FoT_counts_with_task_tokens; 11 = FoT_counts_from_mm_register"
            },
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Decompression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable decompression. 0=no decompression; 1=decompression may be enabled by BD"
            },
            {
              "name": "Enable_Out_of_Order",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable out-of-order mode. 0=in-order mode"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset S2MM0"
            }
          ]
        },
        {
          "name": "DMA_S2MM_5_Start_Queue",
          "offset": "0x00000A062C",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch5 start BD",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only); BD ID [24-47] only"
            }
          ]
        },
        {
          "name": "DMA_MM2S_0_Ctrl",
          "offset": "0x00000A0630",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch0",
          "bit_fields": [
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Compression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable compression. 0=no compression; 1=compression may be enabled by BD"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset MM2S0"
            }
          ]
        },
        {
          "name": "DMA_MM2S_0_Start_Queue",
          "offset": "0x00000A0634",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch0 start BD",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only); BD ID [0-23] only"
            }
          ]
        },
        {
          "name": "DMA_MM2S_1_Ctrl",
          "offset": "0x00000A0638",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch1",
          "bit_fields": [
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Compression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable compression. 0=no compression; 1=compression may be enabled by BD"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset MM2S0"
            }
          ]
        },
        {
          "name": "DMA_MM2S_1_Start_Queue",
          "offset": "0x00000A063C",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch1 start BD",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only); BD ID [24-47] only"
            }
          ]
        },
        {
          "name": "DMA_MM2S_2_Ctrl",
          "offset": "0x00000A0640",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch2",
          "bit_fields": [
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Compression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable compression. 0=no compression; 1=compression may be enabled by BD"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset MM2S0"
            }
          ]
        },
        {
          "name": "DMA_MM2S_2_Start_Queue",
          "offset": "0x00000A0644",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch2 start BD",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only); BD ID [0-23] only"
            }
          ]
        },
        {
          "name": "DMA_MM2S_3_Ctrl",
          "offset": "0x00000A0648",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch3",
          "bit_fields": [
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Compression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable compression. 0=no compression; 1=compression may be enabled by BD"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset MM2S0"
            }
          ]
        },
        {
          "name": "DMA_MM2S_3_Start_Queue",
          "offset": "0x00000A064C",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch3 start BD",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only); BD ID [24-47] only"
            }
          ]
        },
        {
          "name": "DMA_MM2S_4_Ctrl",
          "offset": "0x00000A0650",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch4",
          "bit_fields": [
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Compression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable compression. 0=no compression; 1=compression may be enabled by BD"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset MM2S0"
            }
          ]
        },
        {
          "name": "DMA_MM2S_4_Start_Queue",
          "offset": "0x00000A0654",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch4 start BD",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only); BD ID [0-23] only"
            }
          ]
        },
        {
          "name": "DMA_MM2S_5_Ctrl",
          "offset": "0x00000A0658",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch5",
          "bit_fields": [
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Compression_Enable",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable compression. 0=no compression; 1=compression may be enabled by BD"
            },
            {
              "name": "Reset",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset MM2S0"
            }
          ]
        },
        {
          "name": "DMA_MM2S_5_Start_Queue",
          "offset": "0x00000A065C",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch5 start BD",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only); BD ID [24-47] only"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Status_0",
          "offset": "0x00000A0660",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA S2MM Status Register Ch0",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_FoT_BDs_per_Task",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT_counts_with_task_tokens mode and too many BD calls in one task. The count FIFO is full"
            },
            {
              "name": "Error_FoT_Length_Exceeded",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT mode, Buffer_Length words received but no TLAST receaved"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set"
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID"
            },
            {
              "name": "Error_DM_Access_to_Unavailable",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted memory request to unavailable address. Due to one of: tile isolation, address out of range, no neibhbour interface"
            },
            {
              "name": "Error_Lock_Access_to_Unavailable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted lock request to unavailable lock. Channel requires reset to proceed"
            },
            {
              "name": "Stalled_TCT_or_Count_FIFO_Full",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure or Finish on TLAST count backpressure"
            },
            {
              "name": "Stalled_Stream_Starvation",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Status_1",
          "offset": "0x00000A0664",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA S2MM Status Register Ch1",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_FoT_BDs_per_Task",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT_counts_with_task_tokens mode and too many BD calls in one task. The count FIFO is full"
            },
            {
              "name": "Error_FoT_Length_Exceeded",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT mode, Buffer_Length words received but no TLAST receaved"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set"
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID"
            },
            {
              "name": "Error_DM_Access_to_Unavailable",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted memory request to unavailable address. Due to one of: tile isolation, address out of range, no neibhbour interface"
            },
            {
              "name": "Error_Lock_Access_to_Unavailable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted lock request to unavailable lock. Channel requires reset to proceed"
            },
            {
              "name": "Stalled_TCT_or_Count_FIFO_Full",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure or Finish on TLAST count backpressure"
            },
            {
              "name": "Stalled_Stream_Starvation",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Status_2",
          "offset": "0x00000A0668",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA S2MM Status Register Ch2",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_FoT_BDs_per_Task",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT_counts_with_task_tokens mode and too many BD calls in one task. The count FIFO is full"
            },
            {
              "name": "Error_FoT_Length_Exceeded",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT mode, Buffer_Length words received but no TLAST receaved"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set"
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID"
            },
            {
              "name": "Error_DM_Access_to_Unavailable",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted memory request to unavailable address. Due to one of: tile isolation, address out of range, no neibhbour interface"
            },
            {
              "name": "Error_Lock_Access_to_Unavailable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted lock request to unavailable lock. Channel requires reset to proceed"
            },
            {
              "name": "Stalled_TCT_or_Count_FIFO_Full",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure or Finish on TLAST count backpressure"
            },
            {
              "name": "Stalled_Stream_Starvation",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Status_3",
          "offset": "0x00000A066C",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA S2MM Status Register Ch3",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_FoT_BDs_per_Task",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT_counts_with_task_tokens mode and too many BD calls in one task. The count FIFO is full"
            },
            {
              "name": "Error_FoT_Length_Exceeded",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT mode, Buffer_Length words received but no TLAST receaved"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set"
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID"
            },
            {
              "name": "Error_DM_Access_to_Unavailable",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted memory request to unavailable address. Due to one of: tile isolation, address out of range, no neibhbour interface"
            },
            {
              "name": "Error_Lock_Access_to_Unavailable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted lock request to unavailable lock. Channel requires reset to proceed"
            },
            {
              "name": "Stalled_TCT_or_Count_FIFO_Full",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure or Finish on TLAST count backpressure"
            },
            {
              "name": "Stalled_Stream_Starvation",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Status_4",
          "offset": "0x00000A0670",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA S2MM Status Register Ch4",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_FoT_BDs_per_Task",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT_counts_with_task_tokens mode and too many BD calls in one task. The count FIFO is full"
            },
            {
              "name": "Error_FoT_Length_Exceeded",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT mode, Buffer_Length words received but no TLAST receaved"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set"
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID"
            },
            {
              "name": "Error_DM_Access_to_Unavailable",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted memory request to unavailable address. Due to one of: tile isolation, address out of range, no neibhbour interface"
            },
            {
              "name": "Error_Lock_Access_to_Unavailable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted lock request to unavailable lock. Channel requires reset to proceed"
            },
            {
              "name": "Stalled_TCT_or_Count_FIFO_Full",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure or Finish on TLAST count backpressure"
            },
            {
              "name": "Stalled_Stream_Starvation",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Status_5",
          "offset": "0x00000A0674",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA S2MM Status Register Ch5",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_FoT_BDs_per_Task",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT_counts_with_task_tokens mode and too many BD calls in one task. The count FIFO is full"
            },
            {
              "name": "Error_FoT_Length_Exceeded",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT mode, Buffer_Length words received but no TLAST receaved"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set"
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID"
            },
            {
              "name": "Error_DM_Access_to_Unavailable",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted memory request to unavailable address. Due to one of: tile isolation, address out of range, no neibhbour interface"
            },
            {
              "name": "Error_Lock_Access_to_Unavailable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted lock request to unavailable lock. Channel requires reset to proceed"
            },
            {
              "name": "Stalled_TCT_or_Count_FIFO_Full",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure or Finish on TLAST count backpressure"
            },
            {
              "name": "Stalled_Stream_Starvation",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_MM2S_Status_0",
          "offset": "0x00000A0680",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA MM2S Status Register Ch0",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set."
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID"
            },
            {
              "name": "Error_DM_Access_to_Unavailable",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted memory request to unavailable address. Due to one of: tile isolation, address out of range, no neibhbour interface"
            },
            {
              "name": "Error_Lock_Access_to_Unavailable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted lock request to unavailable lock"
            },
            {
              "name": "Stalled_TCT",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure"
            },
            {
              "name": "Stalled_Stream_Backpressure",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_MM2S_Status_1",
          "offset": "0x00000A0684",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA MM2S Status Register Ch1",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set."
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID"
            },
            {
              "name": "Error_DM_Access_to_Unavailable",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted memory request to unavailable address. Due to one of: tile isolation, address out of range, no neibhbour interface"
            },
            {
              "name": "Error_Lock_Access_to_Unavailable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted lock request to unavailable lock"
            },
            {
              "name": "Stalled_TCT",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure"
            },
            {
              "name": "Stalled_Stream_Backpressure",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_MM2S_Status_2",
          "offset": "0x00000A0688",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA MM2S Status Register Ch2",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set."
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID"
            },
            {
              "name": "Error_DM_Access_to_Unavailable",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted memory request to unavailable address. Due to one of: tile isolation, address out of range, no neibhbour interface"
            },
            {
              "name": "Error_Lock_Access_to_Unavailable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted lock request to unavailable lock"
            },
            {
              "name": "Stalled_TCT",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure"
            },
            {
              "name": "Stalled_Stream_Backpressure",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_MM2S_Status_3",
          "offset": "0x00000A068C",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA MM2S Status Register Ch3",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set."
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID"
            },
            {
              "name": "Error_DM_Access_to_Unavailable",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted memory request to unavailable address. Due to one of: tile isolation, address out of range, no neibhbour interface"
            },
            {
              "name": "Error_Lock_Access_to_Unavailable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted lock request to unavailable lock"
            },
            {
              "name": "Stalled_TCT",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure"
            },
            {
              "name": "Stalled_Stream_Backpressure",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_MM2S_Status_4",
          "offset": "0x00000A0690",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA MM2S Status Register Ch4",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set."
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID"
            },
            {
              "name": "Error_DM_Access_to_Unavailable",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted memory request to unavailable address. Due to one of: tile isolation, address out of range, no neibhbour interface"
            },
            {
              "name": "Error_Lock_Access_to_Unavailable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted lock request to unavailable lock"
            },
            {
              "name": "Stalled_TCT",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure"
            },
            {
              "name": "Stalled_Stream_Backpressure",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_MM2S_Status_5",
          "offset": "0x00000A0694",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA MM2S Status Register Ch5",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set."
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID"
            },
            {
              "name": "Error_DM_Access_to_Unavailable",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted memory request to unavailable address. Due to one of: tile isolation, address out of range, no neibhbour interface"
            },
            {
              "name": "Error_Lock_Access_to_Unavailable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attempted lock request to unavailable lock"
            },
            {
              "name": "Stalled_TCT",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure"
            },
            {
              "name": "Stalled_Stream_Backpressure",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_Event_Channel_Selection",
          "offset": "0x00000A06A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Selection of which DMA channels will generate events",
          "bit_fields": [
            {
              "name": "MM2S_Sel1_Channel",
              "bits": "26:24",
              "bit_range": [
                24,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Configure which MM2S channel will generate events for MM2S Sel1"
            },
            {
              "name": "MM2S_Sel0_Channel",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Configure which MM2S channel will generate events for MM2S Sel0"
            },
            {
              "name": "S2MM_Sel1_Channel",
              "bits": "10:8",
              "bit_range": [
                8,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Configure which S2MM channel will generate events for S2MM Sel1"
            },
            {
              "name": "S2MM_Sel0_Channel",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Configure which S2MM channel will generate events for S2MM Sel0"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Current_Write_Count_0",
          "offset": "0x00000A06B0",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM Current Write Count Ch0",
          "bit_fields": [
            {
              "name": "Current_Write_Count",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current count of 32-bit words processed by this channel in current transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Current_Write_Count_1",
          "offset": "0x00000A06B4",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM Current Write Count Ch1",
          "bit_fields": [
            {
              "name": "Current_Write_Count",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current count of 32-bit words processed by this channel in current transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Current_Write_Count_2",
          "offset": "0x00000A06B8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM Current Write Count Ch2",
          "bit_fields": [
            {
              "name": "Current_Write_Count",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current count of 32-bit words processed by this channel in current transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Current_Write_Count_3",
          "offset": "0x00000A06BC",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM Current Write Count Ch3",
          "bit_fields": [
            {
              "name": "Current_Write_Count",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current count of 32-bit words processed by this channel in current transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Current_Write_Count_4",
          "offset": "0x00000A06C0",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM Current Write Count Ch4",
          "bit_fields": [
            {
              "name": "Current_Write_Count",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current count of 32-bit words processed by this channel in current transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Current_Write_Count_5",
          "offset": "0x00000A06C4",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM Current Write Count Ch5",
          "bit_fields": [
            {
              "name": "Current_Write_Count",
              "bits": "16:0",
              "bit_range": [
                0,
                16
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current count of 32-bit words processed by this channel in current transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_FoT_Count_FIFO_Pop_0",
          "offset": "0x00000A06C8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM FoT Count FIFO Pop Ch0",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0: channel not in FoT_counts_from_mm_register mode OR FIFO is empty; 1: this read has valid data. If 0, then all other bits in this register are x."
            },
            {
              "name": "Last_in_Task",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Set if this is the last transfer in this task"
            },
            {
              "name": "BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "The BD used in this transfer"
            },
            {
              "name": "Write_Count",
              "bits": "17:0",
              "bit_range": [
                0,
                17
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Number of words (32-bit) written to memory this transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_FoT_Count_FIFO_Pop_1",
          "offset": "0x00000A06CC",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM FoT Count FIFO Pop Ch1",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0: channel not in FoT_counts_from_mm_register mode OR FIFO is empty; 1: this read has valid data. If 0, then all other bits in this register are x."
            },
            {
              "name": "Last_in_Task",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Set if this is the last transfer in this task"
            },
            {
              "name": "BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "The BD used in this transfer"
            },
            {
              "name": "Write_Count",
              "bits": "17:0",
              "bit_range": [
                0,
                17
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Number of words (32-bit) written to memory this transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_FoT_Count_FIFO_Pop_2",
          "offset": "0x00000A06D0",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM FoT Count FIFO Pop Ch2",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0: channel not in FoT_counts_from_mm_register mode OR FIFO is empty; 1: this read has valid data. If 0, then all other bits in this register are x."
            },
            {
              "name": "Last_in_Task",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Set if this is the last transfer in this task"
            },
            {
              "name": "BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "The BD used in this transfer"
            },
            {
              "name": "Write_Count",
              "bits": "17:0",
              "bit_range": [
                0,
                17
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Number of words (32-bit) written to memory this transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_FoT_Count_FIFO_Pop_3",
          "offset": "0x00000A06D4",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM FoT Count FIFO Pop Ch3",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0: channel not in FoT_counts_from_mm_register mode OR FIFO is empty; 1: this read has valid data. If 0, then all other bits in this register are x."
            },
            {
              "name": "Last_in_Task",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Set if this is the last transfer in this task"
            },
            {
              "name": "BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "The BD used in this transfer"
            },
            {
              "name": "Write_Count",
              "bits": "17:0",
              "bit_range": [
                0,
                17
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Number of words (32-bit) written to memory this transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_FoT_Count_FIFO_Pop_4",
          "offset": "0x00000A06D8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM FoT Count FIFO Pop Ch4",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0: channel not in FoT_counts_from_mm_register mode OR FIFO is empty; 1: this read has valid data. If 0, then all other bits in this register are x."
            },
            {
              "name": "Last_in_Task",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Set if this is the last transfer in this task"
            },
            {
              "name": "BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "The BD used in this transfer"
            },
            {
              "name": "Write_Count",
              "bits": "17:0",
              "bit_range": [
                0,
                17
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Number of words (32-bit) written to memory this transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_FoT_Count_FIFO_Pop_5",
          "offset": "0x00000A06DC",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM FoT Count FIFO Pop Ch5",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0: channel not in FoT_counts_from_mm_register mode OR FIFO is empty; 1: this read has valid data. If 0, then all other bits in this register are x."
            },
            {
              "name": "Last_in_Task",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Set if this is the last transfer in this task"
            },
            {
              "name": "BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "The BD used in this transfer"
            },
            {
              "name": "Write_Count",
              "bits": "17:0",
              "bit_range": [
                0,
                17
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Number of words (32-bit) written to memory this transfer"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_DMA0",
          "offset": "0x00000B0000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration DMA 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_DMA1",
          "offset": "0x00000B0004",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration DMA 1",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_DMA2",
          "offset": "0x00000B0008",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration DMA 2",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_DMA3",
          "offset": "0x00000B000C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration DMA 3",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_DMA4",
          "offset": "0x00000B0010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration DMA 4",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_DMA5",
          "offset": "0x00000B0014",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration DMA 5",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_Tile_Ctrl",
          "offset": "0x00000B0018",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration AI Engine Tile Ctrl",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South0",
          "offset": "0x00000B001C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South1",
          "offset": "0x00000B0020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 1",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South2",
          "offset": "0x00000B0024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 2",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South3",
          "offset": "0x00000B0028",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 3",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North0",
          "offset": "0x00000B002C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North1",
          "offset": "0x00000B0030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 1",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North2",
          "offset": "0x00000B0034",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 2",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North3",
          "offset": "0x00000B0038",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 3",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North4",
          "offset": "0x00000B003C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 4",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North5",
          "offset": "0x00000B0040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 5",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_DMA_0",
          "offset": "0x00000B0100",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_DMA_1",
          "offset": "0x00000B0104",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 1",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_DMA_2",
          "offset": "0x00000B0108",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 2",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_DMA_3",
          "offset": "0x00000B010C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 3",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_DMA_4",
          "offset": "0x00000B0110",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 4",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_DMA_5",
          "offset": "0x00000B0114",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 5",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_Tile_Ctrl",
          "offset": "0x00000B0118",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_0",
          "offset": "0x00000B011C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_1",
          "offset": "0x00000B0120",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_2",
          "offset": "0x00000B0124",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_3",
          "offset": "0x00000B0128",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_4",
          "offset": "0x00000B012C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_5",
          "offset": "0x00000B0130",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_North_0",
          "offset": "0x00000B0134",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_North_1",
          "offset": "0x00000B0138",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_North_2",
          "offset": "0x00000B013C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_North_3",
          "offset": "0x00000B0140",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_Trace",
          "offset": "0x00000B0144",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Trace",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_0_Slot0",
          "offset": "0x00000B0200",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_0_Slot1",
          "offset": "0x00000B0204",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_0_Slot2",
          "offset": "0x00000B0208",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_0_Slot3",
          "offset": "0x00000B020C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_1_Slot0",
          "offset": "0x00000B0210",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_1_Slot1",
          "offset": "0x00000B0214",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_1_Slot2",
          "offset": "0x00000B0218",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_1_Slot3",
          "offset": "0x00000B021C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_2_Slot0",
          "offset": "0x00000B0220",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_2_Slot1",
          "offset": "0x00000B0224",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_2_Slot2",
          "offset": "0x00000B0228",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_2_Slot3",
          "offset": "0x00000B022C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_3_Slot0",
          "offset": "0x00000B0230",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_3_Slot1",
          "offset": "0x00000B0234",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_3_Slot2",
          "offset": "0x00000B0238",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_3_Slot3",
          "offset": "0x00000B023C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_4_Slot0",
          "offset": "0x00000B0240",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_4_Slot1",
          "offset": "0x00000B0244",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_4_Slot2",
          "offset": "0x00000B0248",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_4_Slot3",
          "offset": "0x00000B024C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_5_Slot0",
          "offset": "0x00000B0250",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_5_Slot1",
          "offset": "0x00000B0254",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_5_Slot2",
          "offset": "0x00000B0258",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_DMA_5_Slot3",
          "offset": "0x00000B025C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration DMA 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Tile_Ctrl_Slot0",
          "offset": "0x00000B0260",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Tile_Ctrl_Slot1",
          "offset": "0x00000B0264",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Tile_Ctrl_Slot2",
          "offset": "0x00000B0268",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Tile_Ctrl_Slot3",
          "offset": "0x00000B026C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_0_Slot0",
          "offset": "0x00000B0270",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_0_Slot1",
          "offset": "0x00000B0274",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_0_Slot2",
          "offset": "0x00000B0278",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_0_Slot3",
          "offset": "0x00000B027C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_1_Slot0",
          "offset": "0x00000B0280",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_1_Slot1",
          "offset": "0x00000B0284",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_1_Slot2",
          "offset": "0x00000B0288",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_1_Slot3",
          "offset": "0x00000B028C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_2_Slot0",
          "offset": "0x00000B0290",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_2_Slot1",
          "offset": "0x00000B0294",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_2_Slot2",
          "offset": "0x00000B0298",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_2_Slot3",
          "offset": "0x00000B029C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_3_Slot0",
          "offset": "0x00000B02A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_3_Slot1",
          "offset": "0x00000B02A4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_3_Slot2",
          "offset": "0x00000B02A8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_3_Slot3",
          "offset": "0x00000B02AC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_4_Slot0",
          "offset": "0x00000B02B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_4_Slot1",
          "offset": "0x00000B02B4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_4_Slot2",
          "offset": "0x00000B02B8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_4_Slot3",
          "offset": "0x00000B02BC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_5_Slot0",
          "offset": "0x00000B02C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_5_Slot1",
          "offset": "0x00000B02C4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_5_Slot2",
          "offset": "0x00000B02C8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_5_Slot3",
          "offset": "0x00000B02CC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_0_Slot0",
          "offset": "0x00000B02D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_0_Slot1",
          "offset": "0x00000B02D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_0_Slot2",
          "offset": "0x00000B02D8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_0_Slot3",
          "offset": "0x00000B02DC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_1_Slot0",
          "offset": "0x00000B02E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_1_Slot1",
          "offset": "0x00000B02E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_1_Slot2",
          "offset": "0x00000B02E8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_1_Slot3",
          "offset": "0x00000B02EC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_2_Slot0",
          "offset": "0x00000B02F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_2_Slot1",
          "offset": "0x00000B02F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_2_Slot2",
          "offset": "0x00000B02F8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_2_Slot3",
          "offset": "0x00000B02FC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_3_Slot0",
          "offset": "0x00000B0300",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_3_Slot1",
          "offset": "0x00000B0304",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_3_Slot2",
          "offset": "0x00000B0308",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_3_Slot3",
          "offset": "0x00000B030C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Trace_Slot0",
          "offset": "0x00000B0310",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Trace_Slot1",
          "offset": "0x00000B0314",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Trace_Slot2",
          "offset": "0x00000B0318",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Trace_Slot3",
          "offset": "0x00000B031C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration AI Engine Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb0_slave0_1",
          "offset": "0x00000B0800",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:0 Slave:0,1",
          "bit_fields": [
            {
              "name": "Packet_Count_1",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 1"
            },
            {
              "name": "Slave_ID_1",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 1"
            },
            {
              "name": "Packet_Count_0",
              "bits": "13:8",
              "bit_range": [
                8,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 0"
            },
            {
              "name": "Slave_ID_0",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 0"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb0_slave2_3",
          "offset": "0x00000B0804",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:0 Slave:2,3",
          "bit_fields": [
            {
              "name": "Packet_Count_3",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 3"
            },
            {
              "name": "Slave_ID_3",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 3"
            },
            {
              "name": "Packet_Count_2",
              "bits": "13:8",
              "bit_range": [
                8,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 2"
            },
            {
              "name": "Slave_ID_2",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 2"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb0_ctrl",
          "offset": "0x00000B0808",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:0 Control",
          "bit_fields": [
            {
              "name": "Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable deterministic merge"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb1_slave0_1",
          "offset": "0x00000B0810",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:1 Slave:0,1",
          "bit_fields": [
            {
              "name": "Packet_Count_1",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 1"
            },
            {
              "name": "Slave_ID_1",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 1"
            },
            {
              "name": "Packet_Count_0",
              "bits": "13:8",
              "bit_range": [
                8,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 0"
            },
            {
              "name": "Slave_ID_0",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 0"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb1_slave2_3",
          "offset": "0x00000B0814",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:1 Slave:2,3",
          "bit_fields": [
            {
              "name": "Packet_Count_3",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 3"
            },
            {
              "name": "Slave_ID_3",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 3"
            },
            {
              "name": "Packet_Count_2",
              "bits": "13:8",
              "bit_range": [
                8,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 2"
            },
            {
              "name": "Slave_ID_2",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 2"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb1_ctrl",
          "offset": "0x00000B0818",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:1 Control",
          "bit_fields": [
            {
              "name": "Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable deterministic merge"
            }
          ]
        },
        {
          "name": "Stream_Switch_Event_Port_Selection_0",
          "offset": "0x00000B0F00",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Select Stream Switch Ports for event generation",
          "bit_fields": [
            {
              "name": "Port_3_Master_Slave",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 3 event generation, 1=master"
            },
            {
              "name": "Port_3_ID",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 3 event generation"
            },
            {
              "name": "Port_2_Master_Slave",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 2 event generation, 1=master"
            },
            {
              "name": "Port_2_ID",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 2 event generation"
            },
            {
              "name": "Port_1_Master_Slave",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 1 event generation, 1=master"
            },
            {
              "name": "Port_1_ID",
              "bits": "12:8",
              "bit_range": [
                8,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 1 event generation"
            },
            {
              "name": "Port_0_Master_Slave",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 0 event generation, 1=master"
            },
            {
              "name": "Port_0_ID",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 0 event generation"
            }
          ]
        },
        {
          "name": "Stream_Switch_Event_Port_Selection_1",
          "offset": "0x00000B0F04",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Select Stream Switch Ports for event generation",
          "bit_fields": [
            {
              "name": "Port_7_Master_Slave",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 7 event generation, 1=master"
            },
            {
              "name": "Port_7_ID",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 7 event generation"
            },
            {
              "name": "Port_6_Master_Slave",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 6 event generation, 1=master"
            },
            {
              "name": "Port_6_ID",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 6 event generation"
            },
            {
              "name": "Port_5_Master_Slave",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 5 event generation, 1=master"
            },
            {
              "name": "Port_5_ID",
              "bits": "12:8",
              "bit_range": [
                8,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 5 event generation"
            },
            {
              "name": "Port_4_Master_Slave",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 4 event generation, 1=master"
            },
            {
              "name": "Port_4_ID",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 4 event generation"
            }
          ]
        },
        {
          "name": "Stream_Switch_Parity_Status",
          "offset": "0x00000B0F10",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status bits for Parity errors on stream switch ports",
          "bit_fields": [
            {
              "name": "Tile_Control",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "DMA_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "DMA_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "DMA_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "DMA_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "DMA_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "DMA_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Parity_Injection",
          "offset": "0x00000B0F20",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Injection of Parity errors on stream switch ports",
          "bit_fields": [
            {
              "name": "Mem_trace",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "Tile_Control",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "DMA_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "DMA_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "DMA_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "DMA_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "DMA_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "DMA_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            }
          ]
        },
        {
          "name": "Tile_Control_Packet_Handler_Status",
          "offset": "0x00000B0F30",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status of control packet handling",
          "bit_fields": [
            {
              "name": "Tlast_Error",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit"
            },
            {
              "name": "SLVERR_On_Access",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit"
            },
            {
              "name": "Second_Header_Parity_Error",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit"
            },
            {
              "name": "First_Header_Parity_Error",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit"
            }
          ]
        },
        {
          "name": "Stream_Switch_Adaptive_Clock_Gate_Status",
          "offset": "0x00000B0F34",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Status of Stream Switch Adaptive Clock Gate",
          "bit_fields": [
            {
              "name": "Active",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "1=adaptive clock gating is active, feature enabled and switch idle for time-out, switch data path is not being clocked; 0=adaptive clock gating is not active (feature may be enabled or disabled). (Non-latching status register)"
            }
          ]
        },
        {
          "name": "Stream_Switch_Adaptive_Clock_Gate_Abort_Period",
          "offset": "0x00000B0F38",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000007",
          "description": "Status of Stream Switch Adaptive Clock Gate Abort Period",
          "bit_fields": [
            {
              "name": "Abort_Period",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x7",
              "description": "Abort Period for adaptive clock gate, defined as 2^N. Supported range for field: [3-12]. Giving periods: [8,16,32,.,4096] cycles. Default period: 128 cycles. If Stream_Switch_Adaptive_Clock_Gate is disabled, this field has no effect.Currently, only officially supported period is 128 cycles."
            }
          ]
        },
        {
          "name": "Lock0_value",
          "offset": "0x00000C0000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 0",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock1_value",
          "offset": "0x00000C0010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 1",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock2_value",
          "offset": "0x00000C0020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 2",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock3_value",
          "offset": "0x00000C0030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 3",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock4_value",
          "offset": "0x00000C0040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 4",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock5_value",
          "offset": "0x00000C0050",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 5",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock6_value",
          "offset": "0x00000C0060",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 6",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock7_value",
          "offset": "0x00000C0070",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 7",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock8_value",
          "offset": "0x00000C0080",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 8",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock9_value",
          "offset": "0x00000C0090",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 9",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock10_value",
          "offset": "0x00000C00A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 10",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock11_value",
          "offset": "0x00000C00B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 11",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock12_value",
          "offset": "0x00000C00C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 12",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock13_value",
          "offset": "0x00000C00D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 13",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock14_value",
          "offset": "0x00000C00E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 14",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock15_value",
          "offset": "0x00000C00F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 15",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock16_value",
          "offset": "0x00000C0100",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 16",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock17_value",
          "offset": "0x00000C0110",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 17",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock18_value",
          "offset": "0x00000C0120",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 18",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock19_value",
          "offset": "0x00000C0130",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 19",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock20_value",
          "offset": "0x00000C0140",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 20",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock21_value",
          "offset": "0x00000C0150",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 21",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock22_value",
          "offset": "0x00000C0160",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 22",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock23_value",
          "offset": "0x00000C0170",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 23",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock24_value",
          "offset": "0x00000C0180",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 24",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock25_value",
          "offset": "0x00000C0190",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 25",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock26_value",
          "offset": "0x00000C01A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 26",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock27_value",
          "offset": "0x00000C01B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 27",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock28_value",
          "offset": "0x00000C01C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 28",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock29_value",
          "offset": "0x00000C01D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 29",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock30_value",
          "offset": "0x00000C01E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 30",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock31_value",
          "offset": "0x00000C01F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 31",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock32_value",
          "offset": "0x00000C0200",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 32",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock33_value",
          "offset": "0x00000C0210",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 33",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock34_value",
          "offset": "0x00000C0220",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 34",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock35_value",
          "offset": "0x00000C0230",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 35",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock36_value",
          "offset": "0x00000C0240",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 36",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock37_value",
          "offset": "0x00000C0250",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 37",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock38_value",
          "offset": "0x00000C0260",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 38",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock39_value",
          "offset": "0x00000C0270",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 39",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock40_value",
          "offset": "0x00000C0280",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 40",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock41_value",
          "offset": "0x00000C0290",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 41",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock42_value",
          "offset": "0x00000C02A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 42",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock43_value",
          "offset": "0x00000C02B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 43",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock44_value",
          "offset": "0x00000C02C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 44",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock45_value",
          "offset": "0x00000C02D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 45",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock46_value",
          "offset": "0x00000C02E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 46",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock47_value",
          "offset": "0x00000C02F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 47",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock48_value",
          "offset": "0x00000C0300",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 48",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock49_value",
          "offset": "0x00000C0310",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 49",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock50_value",
          "offset": "0x00000C0320",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 50",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock51_value",
          "offset": "0x00000C0330",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 51",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock52_value",
          "offset": "0x00000C0340",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 52",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock53_value",
          "offset": "0x00000C0350",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 53",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock54_value",
          "offset": "0x00000C0360",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 54",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock55_value",
          "offset": "0x00000C0370",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 55",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock56_value",
          "offset": "0x00000C0380",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 56",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock57_value",
          "offset": "0x00000C0390",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 57",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock58_value",
          "offset": "0x00000C03A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 58",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock59_value",
          "offset": "0x00000C03B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 59",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock60_value",
          "offset": "0x00000C03C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 60",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock61_value",
          "offset": "0x00000C03D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 61",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock62_value",
          "offset": "0x00000C03E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 62",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock63_value",
          "offset": "0x00000C03F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 63",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_0",
          "offset": "0x00000C0400",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 0",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "21:16",
              "bit_range": [
                16,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_1",
          "offset": "0x00000C0404",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 1",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "21:16",
              "bit_range": [
                16,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_2",
          "offset": "0x00000C0408",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 2",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "21:16",
              "bit_range": [
                16,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_3",
          "offset": "0x00000C040C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 3",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "21:16",
              "bit_range": [
                16,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_4",
          "offset": "0x00000C0410",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 4",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "21:16",
              "bit_range": [
                16,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_5",
          "offset": "0x00000C0414",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 5",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "21:16",
              "bit_range": [
                16,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_6",
          "offset": "0x00000C0418",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 6",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "21:16",
              "bit_range": [
                16,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_7",
          "offset": "0x00000C041C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 7",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "21:16",
              "bit_range": [
                16,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Overflow_0",
          "offset": "0x00000C0420",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status bits for lock overflow, write to clear",
          "bit_fields": [
            {
              "name": "Lock_Overflow_31",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_30",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_29",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_28",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_27",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_26",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_25",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_24",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_23",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_22",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_21",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_20",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_19",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_18",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_17",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_16",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_15",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_14",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_13",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_12",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_11",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_10",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_9",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_8",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            }
          ]
        },
        {
          "name": "Locks_Overflow_1",
          "offset": "0x00000C0424",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status bits for lock overflow, write to clear",
          "bit_fields": [
            {
              "name": "Lock_Overflow_63",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_62",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_61",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_60",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_59",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_58",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_57",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_56",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_55",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_54",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_53",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_52",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_51",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_50",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_49",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_48",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_47",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_46",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_45",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_44",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_43",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_42",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_41",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_40",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_39",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_38",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_37",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_36",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_35",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_34",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_33",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_32",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            }
          ]
        },
        {
          "name": "Locks_Underflow_0",
          "offset": "0x00000C0428",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status bits for lock underflow, write to clear",
          "bit_fields": [
            {
              "name": "Lock_Underflow_31",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_30",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_29",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_28",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_27",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_26",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_25",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_24",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_23",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_22",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_21",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_20",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_19",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_18",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_17",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_16",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_15",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_14",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_13",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_12",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_11",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_10",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_9",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_8",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            }
          ]
        },
        {
          "name": "Locks_Underflow_1",
          "offset": "0x00000C042C",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status bits for lock underflow, write to clear",
          "bit_fields": [
            {
              "name": "Lock_Underflow_63",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_62",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_61",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_60",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_59",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_58",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_57",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_56",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_55",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_54",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_53",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_52",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_51",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_50",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_49",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_48",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_47",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_46",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_45",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_44",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_43",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_42",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_41",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_40",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_39",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_38",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_37",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_36",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_35",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_34",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_33",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_32",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            }
          ]
        },
        {
          "name": "Lock_Request",
          "offset": "0x00000D0000",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Lock Request. 65kB address space: 0xD0000 - 0xDFFFC, Lock_Id [15:10], Acq_Rel (9), Change_Value [8:2]",
          "bit_fields": [
            {
              "name": "Request_Result",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Request result. 0=request failed; 1=request succeeded"
            }
          ]
        },
        {
          "name": "Module_Clock_Control",
          "offset": "0x00000FFF00",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000033",
          "description": "Control clock gating of modules (privileged)",
          "bit_fields": [
            {
              "name": "DMA_Adaptive_Clock_Gate",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable adaptive clock gate in DMA when it is idle"
            },
            {
              "name": "Stream_Switch_Adaptive_Clock_Gate",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable adaptive clock gate in stream switch when it has been idle for X cycles"
            },
            {
              "name": "Memory_Module_Clock_Enable",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable the clock to memory banks, DMA, locks, event, trace"
            },
            {
              "name": "Stream_Switch_Clock_Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable the clock to Stream Switch, ctrl-pkt handler"
            }
          ]
        }
      ]
    },
    "shim": {
      "base_address_info": {
        "base_address_formula": "0x200_0000_0000 + (<colnum> * 32) * 0x10_0000",
        "description": "Shim Tile Control and Status Registers (NOC and PL Interface)",
        "notes": [
          "Not all columns have a NOC module."
        ]
      },
      "registers": [
        {
          "name": "Lock0_value",
          "offset": "0x0000014000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 0",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock1_value",
          "offset": "0x0000014010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 1",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock2_value",
          "offset": "0x0000014020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 2",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock3_value",
          "offset": "0x0000014030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 3",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock4_value",
          "offset": "0x0000014040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 4",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock5_value",
          "offset": "0x0000014050",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 5",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock6_value",
          "offset": "0x0000014060",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 6",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock7_value",
          "offset": "0x0000014070",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 7",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock8_value",
          "offset": "0x0000014080",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 8",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock9_value",
          "offset": "0x0000014090",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 9",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock10_value",
          "offset": "0x00000140A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 10",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock11_value",
          "offset": "0x00000140B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 11",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock12_value",
          "offset": "0x00000140C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 12",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock13_value",
          "offset": "0x00000140D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 13",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock14_value",
          "offset": "0x00000140E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 14",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Lock15_value",
          "offset": "0x00000140F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Value of lock 15",
          "bit_fields": [
            {
              "name": "Lock_value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Read current lock value, or write to set lock value"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_0",
          "offset": "0x0000014100",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 0",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_1",
          "offset": "0x0000014104",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 1",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_2",
          "offset": "0x0000014108",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 2",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_3",
          "offset": "0x000001410C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 3",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_4",
          "offset": "0x0000014110",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 4",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Event_Selection_5",
          "offset": "0x0000014114",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003F",
          "description": "Select lock for lock event generation 5",
          "bit_fields": [
            {
              "name": "Lock_Select",
              "bits": "19:16",
              "bit_range": [
                16,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select lock for lock event generation"
            },
            {
              "name": "Lock_Value",
              "bits": "5:0",
              "bit_range": [
                0,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x3F",
              "description": "Set trigger value for lock event generation"
            }
          ]
        },
        {
          "name": "Locks_Overflow",
          "offset": "0x0000014120",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status bits for lock overflow, write to clear",
          "bit_fields": [
            {
              "name": "Lock_Overflow_15",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_14",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_13",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_12",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_11",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_10",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_9",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_8",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            },
            {
              "name": "Lock_Overflow_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock overflow"
            }
          ]
        },
        {
          "name": "Locks_Underflow",
          "offset": "0x0000014128",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status bits for lock underflow, write to clear",
          "bit_fields": [
            {
              "name": "Lock_Underflow_15",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_14",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_13",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_12",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_11",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_10",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_9",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_8",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            },
            {
              "name": "Lock_Underflow_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Status bit for lock underflow"
            }
          ]
        },
        {
          "name": "Interrupt_controller_2nd_level_mask",
          "offset": "0x0000015000",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Interrupt controller 2nd level mask (IMR)",
          "bit_fields": [
            {
              "name": "IRQ_Mask_A",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of the mask (IMR)"
            }
          ]
        },
        {
          "name": "Interrupt_controller_2nd_level_enable",
          "offset": "0x0000015004",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Interrupt controller 2nd level enable interrupt (IER)",
          "bit_fields": [
            {
              "name": "Enable_A",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Enable individual interrupts by setting bits in the mask value (IMR)"
            }
          ]
        },
        {
          "name": "Interrupt_controller_2nd_level_disable",
          "offset": "0x0000015008",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Interrupt controller 2nd level disable interrupt (IDR)",
          "bit_fields": [
            {
              "name": "Disable_A",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Disable individual interrupts by clearing bits in the mask value (IMR_A)"
            }
          ]
        },
        {
          "name": "Interrupt_controller_2nd_level_status",
          "offset": "0x000001500C",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Interrupt controller 2nd level status register (ISR)",
          "bit_fields": [
            {
              "name": "Status_A",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each interrupt"
            }
          ]
        },
        {
          "name": "Interrupt_controller_2nd_level_interrupt",
          "offset": "0x0000015010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Interrupt controller 2nd level interrupt (privileged)",
          "bit_fields": [
            {
              "name": "NoC_Interrupt",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "NoC Interrupt (1 of 4) to drive when one of active events occures"
            }
          ]
        },
        {
          "name": "DMA_BD0_0",
          "offset": "0x000001D000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD0_1",
          "offset": "0x000001D004",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD0_2",
          "offset": "0x000001D008",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD0_3",
          "offset": "0x000001D00C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD0_4",
          "offset": "0x000001D010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD0_5",
          "offset": "0x000001D014",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD0_6",
          "offset": "0x000001D018",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD0_7",
          "offset": "0x000001D01C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD0 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD1_0",
          "offset": "0x000001D020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD1_1",
          "offset": "0x000001D024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD1_2",
          "offset": "0x000001D028",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD1_3",
          "offset": "0x000001D02C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD1_4",
          "offset": "0x000001D030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD1_5",
          "offset": "0x000001D034",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD1_6",
          "offset": "0x000001D038",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD1_7",
          "offset": "0x000001D03C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD1 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD2_0",
          "offset": "0x000001D040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD2_1",
          "offset": "0x000001D044",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD2_2",
          "offset": "0x000001D048",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD2_3",
          "offset": "0x000001D04C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD2_4",
          "offset": "0x000001D050",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD2_5",
          "offset": "0x000001D054",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD2_6",
          "offset": "0x000001D058",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD2_7",
          "offset": "0x000001D05C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD2 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD3_0",
          "offset": "0x000001D060",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD3_1",
          "offset": "0x000001D064",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD3_2",
          "offset": "0x000001D068",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD3_3",
          "offset": "0x000001D06C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD3_4",
          "offset": "0x000001D070",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD3_5",
          "offset": "0x000001D074",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD3_6",
          "offset": "0x000001D078",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD3_7",
          "offset": "0x000001D07C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD3 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD4_0",
          "offset": "0x000001D080",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD4_1",
          "offset": "0x000001D084",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD4_2",
          "offset": "0x000001D088",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD4_3",
          "offset": "0x000001D08C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD4_4",
          "offset": "0x000001D090",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD4_5",
          "offset": "0x000001D094",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD4_6",
          "offset": "0x000001D098",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD4_7",
          "offset": "0x000001D09C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD4 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD5_0",
          "offset": "0x000001D0A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD5_1",
          "offset": "0x000001D0A4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD5_2",
          "offset": "0x000001D0A8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD5_3",
          "offset": "0x000001D0AC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD5_4",
          "offset": "0x000001D0B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD5_5",
          "offset": "0x000001D0B4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD5_6",
          "offset": "0x000001D0B8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD5_7",
          "offset": "0x000001D0BC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD5 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD6_0",
          "offset": "0x000001D0C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD6_1",
          "offset": "0x000001D0C4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD6_2",
          "offset": "0x000001D0C8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD6_3",
          "offset": "0x000001D0CC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD6_4",
          "offset": "0x000001D0D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD6_5",
          "offset": "0x000001D0D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD6_6",
          "offset": "0x000001D0D8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD6_7",
          "offset": "0x000001D0DC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD6 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD7_0",
          "offset": "0x000001D0E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD7_1",
          "offset": "0x000001D0E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD7_2",
          "offset": "0x000001D0E8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD7_3",
          "offset": "0x000001D0EC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD7_4",
          "offset": "0x000001D0F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD7_5",
          "offset": "0x000001D0F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD7_6",
          "offset": "0x000001D0F8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD7_7",
          "offset": "0x000001D0FC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD7 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD8_0",
          "offset": "0x000001D100",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD8_1",
          "offset": "0x000001D104",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD8_2",
          "offset": "0x000001D108",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD8_3",
          "offset": "0x000001D10C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD8_4",
          "offset": "0x000001D110",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD8_5",
          "offset": "0x000001D114",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD8_6",
          "offset": "0x000001D118",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD8_7",
          "offset": "0x000001D11C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD8 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD9_0",
          "offset": "0x000001D120",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD9_1",
          "offset": "0x000001D124",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD9_2",
          "offset": "0x000001D128",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD9_3",
          "offset": "0x000001D12C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD9_4",
          "offset": "0x000001D130",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD9_5",
          "offset": "0x000001D134",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD9_6",
          "offset": "0x000001D138",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD9_7",
          "offset": "0x000001D13C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD9 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD10_0",
          "offset": "0x000001D140",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD10_1",
          "offset": "0x000001D144",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD10_2",
          "offset": "0x000001D148",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD10_3",
          "offset": "0x000001D14C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD10_4",
          "offset": "0x000001D150",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD10_5",
          "offset": "0x000001D154",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD10_6",
          "offset": "0x000001D158",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD10_7",
          "offset": "0x000001D15C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD10 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD11_0",
          "offset": "0x000001D160",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD11_1",
          "offset": "0x000001D164",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD11_2",
          "offset": "0x000001D168",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD11_3",
          "offset": "0x000001D16C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD11_4",
          "offset": "0x000001D170",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD11_5",
          "offset": "0x000001D174",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD11_6",
          "offset": "0x000001D178",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD11_7",
          "offset": "0x000001D17C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD11 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD12_0",
          "offset": "0x000001D180",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD12_1",
          "offset": "0x000001D184",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD12_2",
          "offset": "0x000001D188",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD12_3",
          "offset": "0x000001D18C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD12_4",
          "offset": "0x000001D190",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD12_5",
          "offset": "0x000001D194",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD12_6",
          "offset": "0x000001D198",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD12_7",
          "offset": "0x000001D19C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD12 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD13_0",
          "offset": "0x000001D1A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD13_1",
          "offset": "0x000001D1A4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD13_2",
          "offset": "0x000001D1A8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD13_3",
          "offset": "0x000001D1AC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD13_4",
          "offset": "0x000001D1B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD13_5",
          "offset": "0x000001D1B4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD13_6",
          "offset": "0x000001D1B8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD13_7",
          "offset": "0x000001D1BC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD13 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD14_0",
          "offset": "0x000001D1C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD14_1",
          "offset": "0x000001D1C4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD14_2",
          "offset": "0x000001D1C8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD14_3",
          "offset": "0x000001D1CC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD14_4",
          "offset": "0x000001D1D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD14_5",
          "offset": "0x000001D1D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD14_6",
          "offset": "0x000001D1D8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD14_7",
          "offset": "0x000001D1DC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD14 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_BD15_0",
          "offset": "0x000001D1E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 0",
          "bit_fields": [
            {
              "name": "Buffer_Length",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Buffer Length (number of 32-bit words) (Actual); Range [0:4G-1]"
            }
          ]
        },
        {
          "name": "DMA_BD15_1",
          "offset": "0x000001D1E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 1",
          "bit_fields": [
            {
              "name": "Base_Address_Low",
              "bits": "31:2",
              "bit_range": [
                2,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lower Base Address. 30 LSB of a 46-bit long 32-bit-word-address. (bits [31:2] of a 48-bit byte-address)"
            },
            {
              "name": "Reserved",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Reserved (Unused 2 LSB of byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD15_2",
          "offset": "0x000001D1E8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 2",
          "bit_fields": [
            {
              "name": "Enable_Packet",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable adding packet header at start of transfer (MM2S only)"
            },
            {
              "name": "Out_Of_Order_BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Out of Order ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_ID",
              "bits": "23:19",
              "bit_range": [
                19,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet ID field in packet header (MM2S only)"
            },
            {
              "name": "Packet_Type",
              "bits": "18:16",
              "bit_range": [
                16,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Value of inserted Packet Type field in packet header (MM2S only)"
            },
            {
              "name": "Base_Address_High",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Upper Base Address. 16 MSB of a 46-bit long 32-bit-word-address. (bits [47:32] of a 48-bit byte-address)"
            }
          ]
        },
        {
          "name": "DMA_BD15_3",
          "offset": "0x000001D1EC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 3",
          "bit_fields": [
            {
              "name": "Secure_Access",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "If set, defines a Secure AXI-MM Transfer"
            },
            {
              "name": "D0_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim0 steps (32-bit words) and increment dim1 by a step. 0=do not wrap"
            },
            {
              "name": "D0_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 0 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD15_4",
          "offset": "0x000001D1F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 4",
          "bit_fields": [
            {
              "name": "Burst_Length",
              "bits": "31:30",
              "bit_range": [
                30,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Defines the AXI port burst length. Encoding is:(00): BLEN=4 (64B)(01): BLEN=8 (128B)(10): BLEN=16 (256B)(11): Undefined"
            },
            {
              "name": "D1_Wrap",
              "bits": "29:20",
              "bit_range": [
                20,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap after this many dim1 steps and increment dim2 by a step. 0=do not wrap"
            },
            {
              "name": "D1_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 1 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD15_5",
          "offset": "0x000001D1F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 5",
          "bit_fields": [
            {
              "name": "SMID",
              "bits": "31:28",
              "bit_range": [
                28,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "SMID for AXI-MM Transfer"
            },
            {
              "name": "AxCache",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AxCache bits for AXI-MM Transfer"
            },
            {
              "name": "AxQoS",
              "bits": "23:20",
              "bit_range": [
                20,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "AXI-MM AxQoS bits will be assigned this value (defines traffic class)"
            },
            {
              "name": "D2_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each step for dimension 2 (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD15_6",
          "offset": "0x000001D1F8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 6",
          "bit_fields": [
            {
              "name": "Iteration_Current",
              "bits": "31:26",
              "bit_range": [
                26,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Current iteration step. Field incremented after BD loaded"
            },
            {
              "name": "Iteration_Wrap",
              "bits": "25:20",
              "bit_range": [
                20,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Wrap when iteration_current is equal. Range: [1:x] (actual - 1); Range [1:64]"
            },
            {
              "name": "Iteration_Stepsize",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Offset each execution of this BD (number of 32-bit words) (actual -1); Range [1:1M]"
            }
          ]
        },
        {
          "name": "DMA_BD15_7",
          "offset": "0x000001D1FC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA BD15 7",
          "bit_fields": [
            {
              "name": "TLAST_Suppress",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "MM2S channel - when set suppress assert of TLAST at the end of transfer"
            },
            {
              "name": "Next_BD",
              "bits": "30:27",
              "bit_range": [
                27,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Next BD to continue with"
            },
            {
              "name": "Use_Next_BD",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Continue with next BD after completion of current BD or stop"
            },
            {
              "name": "Valid_BD",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Defines if BD is valid or not"
            },
            {
              "name": "Lock_Rel_Value",
              "bits": "24:18",
              "bit_range": [
                18,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock release value (signed). 0 = do not release a lock"
            },
            {
              "name": "Lock_Rel_ID",
              "bits": "16:13",
              "bit_range": [
                13,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to release"
            },
            {
              "name": "Lock_Acq_Enable",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Enable lock acquire. 0 = do not acquire a lock"
            },
            {
              "name": "Lock_Acq_Value",
              "bits": "11:5",
              "bit_range": [
                5,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "Lock acquire value V (signed). V<0: acq_ge; V>=0: acq_eq"
            },
            {
              "name": "Lock_Acq_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0",
              "description": "ID of lock to acquire"
            }
          ]
        },
        {
          "name": "DMA_S2MM_0_Ctrl",
          "offset": "0x000001D200",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch0",
          "bit_fields": [
            {
              "name": "FoT_Mode",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Finish on TLAST mode. 00 = FoT_disabled; 01 = FoT_no_counts; 10 = FoT_counts_with_task_tokens; 11 = FoT_counts_from_mm_register"
            },
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Enable_Out_of_Order",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable out-of-order mode. 0=in-order mode"
            },
            {
              "name": "Pause_Stream",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When set, pauses the stream traffic"
            },
            {
              "name": "Pause_Mem",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When set, pauses the issuing of new AXI-MM commands"
            }
          ]
        },
        {
          "name": "DMA_S2MM_0_Task_Queue",
          "offset": "0x000001D204",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Task Queue Insertion S2MM Ch0",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only)"
            }
          ]
        },
        {
          "name": "DMA_S2MM_1_Ctrl",
          "offset": "0x000001D208",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register S2MM Ch1",
          "bit_fields": [
            {
              "name": "FoT_Mode",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Finish on TLAST mode. 00 = FoT_disabled; 01 = FoT_no_counts; 10 = FoT_counts_with_task_tokens; 11 = FoT_counts_from_mm_register"
            },
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Enable_Out_of_Order",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable out-of-order mode. 0=in-order mode"
            },
            {
              "name": "Pause_Stream",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When set, pauses the stream traffic"
            },
            {
              "name": "Pause_Mem",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When set, pauses the issuing of new AXI-MM commands"
            }
          ]
        },
        {
          "name": "DMA_S2MM_1_Task_Queue",
          "offset": "0x000001D20C",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Task Queue Insertion S2MM Ch1",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only)"
            }
          ]
        },
        {
          "name": "DMA_MM2S_0_Ctrl",
          "offset": "0x000001D210",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch0",
          "bit_fields": [
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Pause_Stream",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When set, pauses the stream traffic"
            },
            {
              "name": "Pause_Mem",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When set, pauses the issuing of new AXI-MM commands"
            }
          ]
        },
        {
          "name": "DMA_MM2S_0_Task_Queue",
          "offset": "0x000001D214",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Task Queue Insertion MM2S Ch0",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only)"
            }
          ]
        },
        {
          "name": "DMA_MM2S_1_Ctrl",
          "offset": "0x000001D218",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "DMA Control Register MM2S Ch1",
          "bit_fields": [
            {
              "name": "Controller_ID",
              "bits": "15:8",
              "bit_range": [
                8,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Task-complete-token controller ID field"
            },
            {
              "name": "Pause_Stream",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When set, pauses the stream traffic"
            },
            {
              "name": "Pause_Mem",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When set, pauses the issuing of new AXI-MM commands"
            }
          ]
        },
        {
          "name": "DMA_MM2S_1_Task_Queue",
          "offset": "0x000001D21C",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "DMA Task Queue Insertion MM2S Ch1",
          "bit_fields": [
            {
              "name": "Enable_Token_Issue",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Issue a token when this task is complete"
            },
            {
              "name": "Repeat_Count",
              "bits": "23:16",
              "bit_range": [
                16,
                23
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Repeat this task this many times (actual-1); Range [1:256]"
            },
            {
              "name": "Start_BD_ID",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "First BD for this task (in-order-mode only)"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Status_0",
          "offset": "0x000001D220",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA S2MM Status Register Ch0",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "AXI_MM_Slave_Error",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "AXI-MM slave error in channel. Sticky bit, write to clear"
            },
            {
              "name": "AXI_MM_Decode_Error",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "AXI-MM decode error in channel. Sticky bit, write to clear"
            },
            {
              "name": "Error_FoT_BDs_per_Task",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT_counts_with_task_tokens mode and too many BD calls in one task. The count FIFO is full"
            },
            {
              "name": "Error_FoT_Length_Exceeded",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT mode, Buffer_Length words received but no TLAST received"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set."
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID (out-of-order mode)"
            },
            {
              "name": "Stalled_TCT_or_Count_FIFO_Full",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure or Finish on TLAST count backpressure"
            },
            {
              "name": "Stalled_Stream_Starvation",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Status_1",
          "offset": "0x000001D224",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA S2MM Status Register Ch1",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "AXI_MM_Slave_Error",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "AXI-MM slave error in channel. Sticky bit, write to clear"
            },
            {
              "name": "AXI_MM_Decode_Error",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "AXI-MM decode error in channel. Sticky bit, write to clear"
            },
            {
              "name": "Error_FoT_BDs_per_Task",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT_counts_with_task_tokens mode and too many BD calls in one task. The count FIFO is full"
            },
            {
              "name": "Error_FoT_Length_Exceeded",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel in FoT mode, Buffer_Length words received but no TLAST received"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set."
            },
            {
              "name": "Error_BD_Unavailable",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: Channel attemptedn to load an invalid BD ID (out-of-order mode)"
            },
            {
              "name": "Stalled_TCT_or_Count_FIFO_Full",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure or Finish on TLAST count backpressure"
            },
            {
              "name": "Stalled_Stream_Starvation",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_MM2S_Status_0",
          "offset": "0x000001D228",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA MM2S Status Register Ch0",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "AXI_MM_Slave_Error",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "AXI-MM slave error in channel. Sticky bit, write to clear"
            },
            {
              "name": "AXI_MM_Decode_Error",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "AXI-MM decode error in channel. Sticky bit, write to clear"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set."
            },
            {
              "name": "Stalled_TCT",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure"
            },
            {
              "name": "Stalled_Stream_Backpressure",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_MM2S_Status_1",
          "offset": "0x000001D22C",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "DMA MM2S Status Register Ch1",
          "bit_fields": [
            {
              "name": "Cur_BD",
              "bits": "27:24",
              "bit_range": [
                24,
                27
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current BD channel is operating on"
            },
            {
              "name": "Task_Queue_Size",
              "bits": "22:20",
              "bit_range": [
                20,
                22
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current number of tasks in queue"
            },
            {
              "name": "Channel_Running",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
            },
            {
              "name": "Task_Queue_Overflow",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
            },
            {
              "name": "AXI_MM_Slave_Error",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "AXI-MM slave error in channel. Sticky bit, write to clear"
            },
            {
              "name": "AXI_MM_Decode_Error",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "AXI-MM decode error in channel. Sticky bit, write to clear"
            },
            {
              "name": "Error_BD_Invalid",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Error: BD loaded by channel has valid bit not set."
            },
            {
              "name": "Stalled_TCT",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled due to task complete token backpressure"
            },
            {
              "name": "Stalled_Stream_Backpressure",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled on stream access"
            },
            {
              "name": "Stalled_Lock_Rel",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock release"
            },
            {
              "name": "Stalled_Lock_Acq",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel stalled while requesting lock acquire"
            },
            {
              "name": "Status",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Current_Write_Count_0",
          "offset": "0x000001D230",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM Current Write Count Ch0",
          "bit_fields": [
            {
              "name": "Current_Write_Count",
              "bits": "17:0",
              "bit_range": [
                0,
                17
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current count of 32-bit words processed by this channel in current transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_Current_Write_Count_1",
          "offset": "0x000001D234",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM Current Write Count Ch1",
          "bit_fields": [
            {
              "name": "Current_Write_Count",
              "bits": "17:0",
              "bit_range": [
                0,
                17
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current count of 32-bit words processed by this channel in current transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_FoT_Count_FIFO_Pop_0",
          "offset": "0x000001D238",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM FoT Count FIFO Pop Ch0",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0: channel not in FoT_counts_from_mm_register mode OR FIFO is empty; 1: this read has valid data. If 0, then all other bits in this register are x."
            },
            {
              "name": "Last_in_Task",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Set if this is the last transfer in this task"
            },
            {
              "name": "BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "The BD used in this transfer"
            },
            {
              "name": "Write_Count",
              "bits": "17:0",
              "bit_range": [
                0,
                17
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Number of words (32-bit) written to memory this transfer"
            }
          ]
        },
        {
          "name": "DMA_S2MM_FoT_Count_FIFO_Pop_1",
          "offset": "0x000001D23C",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "DMA S2MM FoT Count FIFO Pop Ch1",
          "bit_fields": [
            {
              "name": "Valid",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "0: channel not in FoT_counts_from_mm_register mode OR FIFO is empty; 1: this read has valid data. If 0, then all other bits in this register are x."
            },
            {
              "name": "Last_in_Task",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Set if this is the last transfer in this task"
            },
            {
              "name": "BD_ID",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "The BD used in this transfer"
            },
            {
              "name": "Write_Count",
              "bits": "17:0",
              "bit_range": [
                0,
                17
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Number of words (32-bit) written to memory this transfer"
            }
          ]
        },
        {
          "name": "NoC_Interface_AIE_to_NoC_South2",
          "offset": "0x000001E008",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Configure NoC stream parameters for output South2",
          "bit_fields": [
            {
              "name": "Tdest",
              "bits": "9:0",
              "bit_range": [
                0,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Tdest"
            }
          ]
        },
        {
          "name": "NoC_Interface_AIE_to_NoC_South3",
          "offset": "0x000001E00C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Configure NoC stream parameters for output South3",
          "bit_fields": [
            {
              "name": "Tdest",
              "bits": "9:0",
              "bit_range": [
                0,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Tdest"
            }
          ]
        },
        {
          "name": "NoC_Interface_AIE_to_NoC_South4",
          "offset": "0x000001E010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Configure NoC stream parameters for output South4",
          "bit_fields": [
            {
              "name": "Tdest",
              "bits": "9:0",
              "bit_range": [
                0,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Tdest"
            }
          ]
        },
        {
          "name": "NoC_Interface_AIE_to_NoC_South5",
          "offset": "0x000001E014",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Configure NoC stream parameters for output South5",
          "bit_fields": [
            {
              "name": "Tdest",
              "bits": "9:0",
              "bit_range": [
                0,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Tdest"
            }
          ]
        },
        {
          "name": "AIE_AXIMM_Config",
          "offset": "0x000001E020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Configuration selection between AXIS and AXIMM on NoC Interface (privileged)",
          "bit_fields": [
            {
              "name": "DECERR_Block",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1: Block returning of DECERR when accessing non-existant tiles;"
            },
            {
              "name": "SLVERR_Block",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1: Block returning of SLVERR when accessing unmapped registers;"
            },
            {
              "name": "Slave_Sel",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0: Select AXIMM; 1: Select Streaming"
            },
            {
              "name": "Master_Sel",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0: Select AXIMM; 1: Select Streaming"
            }
          ]
        },
        {
          "name": "Mux_Config",
          "offset": "0x000001F000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Configuration of multiplexer of tile input streams",
          "bit_fields": [
            {
              "name": "South7",
              "bits": "15:14",
              "bit_range": [
                14,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Connect PL (00), DMA(01) or NoC(10) to input stream south 7"
            },
            {
              "name": "South6",
              "bits": "13:12",
              "bit_range": [
                12,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Connect PL (00) or NoC(10) to input stream south 6"
            },
            {
              "name": "South3",
              "bits": "11:10",
              "bit_range": [
                10,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Connect PL (00), DMA(01) or NoC(10) to input stream south 3"
            },
            {
              "name": "South2",
              "bits": "9:8",
              "bit_range": [
                8,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Connect PL (00) or NoC(10) to input stream south 2"
            }
          ]
        },
        {
          "name": "Demux_Config",
          "offset": "0x000001F004",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Configuration of demultiplexer of tile output streams",
          "bit_fields": [
            {
              "name": "South5",
              "bits": "11:10",
              "bit_range": [
                10,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Connect output stream south 5 to PL (00) or NoC(10)"
            },
            {
              "name": "South4",
              "bits": "9:8",
              "bit_range": [
                8,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Connect output stream south 4 to PL (00) or NoC(10)"
            },
            {
              "name": "South3",
              "bits": "7:6",
              "bit_range": [
                6,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Connect output stream south 3 to PL (00), DMA(01) or NoC(10)"
            },
            {
              "name": "South2",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Connect output stream south 2 to PL (00), DMA(01) or NoC(10)"
            }
          ]
        },
        {
          "name": "Lock_Request",
          "offset": "0x0000040000",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Lock Request. 16kB address space: 0x40000 - 0x43FFC, Lock_Id [13:10], Acq_Rel (9), Change_Value [8:2]",
          "bit_fields": [
            {
              "name": "Request_Result",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "roRead-only",
              "reset": "0",
              "description": "Request result. 0=request failed; 1=request succeeded"
            }
          ]
        },
        {
          "name": "Performance_Ctrl0",
          "offset": "0x0000031000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counters 1-0 Start and Stop Event",
          "bit_fields": [
            {
              "name": "Cnt1_Stop_Event",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Counter1"
            },
            {
              "name": "Cnt1_Start_Event",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Counter1"
            },
            {
              "name": "Cnt0_Stop_Event",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Counter0"
            },
            {
              "name": "Cnt0_Start_Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Counter0"
            }
          ]
        },
        {
          "name": "Performance_Ctrl1",
          "offset": "0x0000031008",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counters Reset Events",
          "bit_fields": [
            {
              "name": "Cnt1_Reset_Event",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Reset Counter1"
            },
            {
              "name": "Cnt0_Reset_Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Reset Counter0"
            }
          ]
        },
        {
          "name": "Performance_Counter0",
          "offset": "0x0000031020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter0",
          "bit_fields": [
            {
              "name": "Counter0_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Counter Value"
            }
          ]
        },
        {
          "name": "Performance_Counter1",
          "offset": "0x0000031024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter1",
          "bit_fields": [
            {
              "name": "Counter0_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Counter Value"
            }
          ]
        },
        {
          "name": "Performance_Counter0_Event_Value",
          "offset": "0x0000031080",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter0 Event Value.",
          "bit_fields": [
            {
              "name": "Counter_Event_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When the Performance Counter0 reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Performance_Counter1_Event_Value",
          "offset": "0x0000031084",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Performance Counter1 Event Value. When the Performance Counter1 reach this value, an event will be generated",
          "bit_fields": [
            {
              "name": "Counter_Event_Value",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "When the Performance Counter0 reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "PL_Interface_Upsizer_Config",
          "offset": "0x0000033000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x000000DB",
          "description": "PL Interface Upsizer Configuration",
          "bit_fields": [
            {
              "name": "South4_South5_128_combine",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Use South4 and South5 as a 128 bit output stream. Overrides bits 6 and 7"
            },
            {
              "name": "South5",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select upsizing from 32 bit to 32 (0) or 64 (1) bits for South5"
            },
            {
              "name": "South4",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select upsizing from 32 bit to 32 (0) or 64 (1) bits for South4"
            },
            {
              "name": "South2_South3_128_combine",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Use South2 and South3 as a 128 bit output stream. Overrides bits 3 and 4"
            },
            {
              "name": "South3",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select upsizing from 32 bit to 32 (0) or 64 (1) bits for South3"
            },
            {
              "name": "South2",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select upsizing from 32 bit to 32 (0) or 64 (1) bits for South2"
            },
            {
              "name": "South0_South1_128_combine",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Use South0 and South1 as a 128 bit output stream. Overrides bits 0 and 1"
            },
            {
              "name": "South1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select upsizing from 32 bit to 32 (0) or 64 (1) bits for South1"
            },
            {
              "name": "South0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select upsizing from 32 bit to 32 (0) or 64 (1) bits for South0"
            }
          ]
        },
        {
          "name": "PL_Interface_Downsizer_Config",
          "offset": "0x0000033004",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x000006DB",
          "description": "PL Interface Downsizer Configuration",
          "bit_fields": [
            {
              "name": "South6_South7_128_combine",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Use South6 and South7 as a 128 bit input stream. Overrides bits 9 and 10"
            },
            {
              "name": "South7",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select downsizing from 32 (0) or 64 (1) bits to 32 bits for South7"
            },
            {
              "name": "South6",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select downsizing from 32 (0) or 64 (1) bits to 32 bits for South6"
            },
            {
              "name": "South4_South5_128_combine",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Use South4 and South5 as a 128 bit input stream. Overrides bits 6 and 7"
            },
            {
              "name": "South5",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select downsizing from 32 (0) or 64 (1) bits to 32 bits for South5"
            },
            {
              "name": "South4",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select downsizing from 32 (0) or 64 (1) bits to 32 bits for South4"
            },
            {
              "name": "South2_South3_128_combine",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Use South2 and South3 as a 128 bit input stream. Overrides bits 3 and 4"
            },
            {
              "name": "South3",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select downsizing from 32 (0) or 64 (1) bits to 32 bits for South3"
            },
            {
              "name": "South2",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select downsizing from 32 (0) or 64 (1) bits to 32 bits for South2"
            },
            {
              "name": "South0_South1_128_combine",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Use South0 and South1 as a 128 bit input stream. Overrides bits 0 and 1"
            },
            {
              "name": "South1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select downsizing from 32 (0) or 64 (1) bits to 32 bits for South1"
            },
            {
              "name": "South0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Select downsizing from 32 (0) or 64 (1) bits to 32 bits for South0"
            }
          ]
        },
        {
          "name": "PL_Interface_Downsizer_Enable",
          "offset": "0x0000033008",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "PL Interface Downsizer Enable",
          "bit_fields": [
            {
              "name": "South7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable South7"
            },
            {
              "name": "South6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable South6"
            },
            {
              "name": "South5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable South5"
            },
            {
              "name": "South4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable South4"
            },
            {
              "name": "South3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable South3"
            },
            {
              "name": "South2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable South2"
            },
            {
              "name": "South1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable South1"
            },
            {
              "name": "South0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable South0"
            }
          ]
        },
        {
          "name": "Timer_Control",
          "offset": "0x0000034000",
          "width": 32,
          "type": "mixedMixed types. See bit-field details.",
          "reset": "0x00000000",
          "description": "Control of Internal Timer",
          "bit_fields": [
            {
              "name": "Reset",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "woWrite-only",
              "reset": "0",
              "description": "Reset Timer by writing 1"
            },
            {
              "name": "Reset_Event",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No that will reset Internal Timer"
            }
          ]
        },
        {
          "name": "Event_Generate",
          "offset": "0x0000034008",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Generate an internal event",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Which internal Event No to generate"
            }
          ]
        },
        {
          "name": "Event_Broadcast0_A",
          "offset": "0x0000034010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast0 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast1_A",
          "offset": "0x0000034014",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast1 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast2_A",
          "offset": "0x0000034018",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast2 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast3_A",
          "offset": "0x000003401C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast3 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast4_A",
          "offset": "0x0000034020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast4 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast5_A",
          "offset": "0x0000034024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast5 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast6_A",
          "offset": "0x0000034028",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast6 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast7_A",
          "offset": "0x000003402C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast7 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast8_A",
          "offset": "0x0000034030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast8 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast9_A",
          "offset": "0x0000034034",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast9 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast10_A",
          "offset": "0x0000034038",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast10 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast11_A",
          "offset": "0x000003403C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast11 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast12_A",
          "offset": "0x0000034040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast12 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast13_A",
          "offset": "0x0000034044",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast13 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast14_A",
          "offset": "0x0000034048",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast14 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast15_A",
          "offset": "0x000003404C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Broadcast15 for switch A",
          "bit_fields": [
            {
              "name": "Event",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to Broadcast"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_South_Set",
          "offset": "0x0000034050",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch A signals to South",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_South_Clr",
          "offset": "0x0000034054",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch A signals to South",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_South_Value",
          "offset": "0x0000034058",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch A signals to South",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_West_Set",
          "offset": "0x0000034060",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch A signals to West",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_West_Clr",
          "offset": "0x0000034064",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch A signals to West",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_West_Value",
          "offset": "0x0000034068",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch A signals to West",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_North_Set",
          "offset": "0x0000034070",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch A signals to North",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_North_Clr",
          "offset": "0x0000034074",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch A signals to North",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_North_Value",
          "offset": "0x0000034078",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch A signals to North",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_East_Set",
          "offset": "0x0000034080",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch A signals to East",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_East_Clr",
          "offset": "0x0000034084",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch A signals to East",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_A_Block_East_Value",
          "offset": "0x0000034088",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch A signals to East",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_South_Set",
          "offset": "0x0000034090",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch B signals to South",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_South_Clr",
          "offset": "0x0000034094",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch B signals to South",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_South_Value",
          "offset": "0x0000034098",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch B signals to South",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_West_Set",
          "offset": "0x00000340A0",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch B signals to West",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_West_Clr",
          "offset": "0x00000340A4",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch B signals to West",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_West_Value",
          "offset": "0x00000340A8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch B signals to West",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_North_Set",
          "offset": "0x00000340B0",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch B signals to North",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_North_Clr",
          "offset": "0x00000340B4",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch B signals to North",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_North_Value",
          "offset": "0x00000340B8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch B signals to North",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_East_Set",
          "offset": "0x00000340C0",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set block of broadcast switch B signals to East",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block. 1= sets matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_East_Clr",
          "offset": "0x00000340C4",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear block of broadcast switch B signals to East",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block. 1=clears matching bit; 0=no effect"
            }
          ]
        },
        {
          "name": "Event_Broadcast_B_Block_East_Value",
          "offset": "0x00000340C8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Current value of block for broadcast switch B signals to East",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Trace_Control0",
          "offset": "0x00000340D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of Trace",
          "bit_fields": [
            {
              "name": "Trace_Stop_Event",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Stop Trace"
            },
            {
              "name": "Trace_Start_Event",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event No to Start Trace"
            }
          ]
        },
        {
          "name": "Trace_Control1",
          "offset": "0x00000340D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of Trace: packet destination",
          "bit_fields": [
            {
              "name": "Packet_Type",
              "bits": "14:12",
              "bit_range": [
                12,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Packet type"
            },
            {
              "name": "ID",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "ID value for the packet"
            }
          ]
        },
        {
          "name": "Trace_Status",
          "offset": "0x00000340D8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Status of trace engine",
          "bit_fields": [
            {
              "name": "State",
              "bits": "9:8",
              "bit_range": [
                8,
                9
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "State. 00=idle, 01=running, 11=overrun"
            },
            {
              "name": "Mode",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current Trace mode. 000=event-time"
            }
          ]
        },
        {
          "name": "Trace_Event0",
          "offset": "0x00000340E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Trace",
          "bit_fields": [
            {
              "name": "Trace_Event3",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event2",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event1",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event0",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            }
          ]
        },
        {
          "name": "Trace_Event1",
          "offset": "0x00000340E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of which Internal Event to Trace",
          "bit_fields": [
            {
              "name": "Trace_Event7",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event6",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event5",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            },
            {
              "name": "Trace_Event4",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No to add to Trace"
            }
          ]
        },
        {
          "name": "Timer_Trig_Event_Low_Value",
          "offset": "0x00000340F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0xFFFFFFFF",
          "description": "Internal Timer Event Value.",
          "bit_fields": [
            {
              "name": "TimerTrigLow",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0xFFFFFFFF",
              "description": "When the Internal Timer reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Timer_Trig_Event_High_Value",
          "offset": "0x00000340F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0xFFFFFFFF",
          "description": "Internal Timer Event Value.",
          "bit_fields": [
            {
              "name": "TimerTrigHigh",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0xFFFFFFFF",
              "description": "When the Internal Timer reach this value, an event will be generated"
            }
          ]
        },
        {
          "name": "Timer_Low",
          "offset": "0x00000340F8",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Internal Timer Low part Value.",
          "bit_fields": [
            {
              "name": "TimerLow",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Lower 32-bit of the timer"
            }
          ]
        },
        {
          "name": "Timer_High",
          "offset": "0x00000340FC",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Internal Timer High part Value.",
          "bit_fields": [
            {
              "name": "TimerHigh",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Upper 32-bit of the timer"
            }
          ]
        },
        {
          "name": "Event_Status0",
          "offset": "0x0000034200",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000002",
          "description": "Internal event status register0",
          "bit_fields": [
            {
              "name": "Event_31_0_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x2",
              "description": "Sticky bit for each event 31-0"
            }
          ]
        },
        {
          "name": "Event_Status1",
          "offset": "0x0000034204",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register1",
          "bit_fields": [
            {
              "name": "Event_63_32_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 63-32"
            }
          ]
        },
        {
          "name": "Event_Status2",
          "offset": "0x0000034208",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register2",
          "bit_fields": [
            {
              "name": "Event_95_64_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 95-64"
            }
          ]
        },
        {
          "name": "Event_Status3",
          "offset": "0x000003420C",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Internal event status register3",
          "bit_fields": [
            {
              "name": "Event_127_96_Status",
              "bits": "31:0",
              "bit_range": [
                0,
                31
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each event 127-96"
            }
          ]
        },
        {
          "name": "Combo_event_inputs",
          "offset": "0x0000034400",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Combo events input events",
          "bit_fields": [
            {
              "name": "eventD",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event D"
            },
            {
              "name": "eventC",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event C"
            },
            {
              "name": "eventB",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event B"
            },
            {
              "name": "eventA",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Input event A"
            }
          ]
        },
        {
          "name": "Combo_event_control",
          "offset": "0x0000034404",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Combo events input events",
          "bit_fields": [
            {
              "name": "combo2",
              "bits": "17:16",
              "bit_range": [
                16,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Control bits for combo 2"
            },
            {
              "name": "combo1",
              "bits": "9:8",
              "bit_range": [
                8,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Control bits for combo 1"
            },
            {
              "name": "combo0",
              "bits": "1:0",
              "bit_range": [
                0,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Control bits for combo 0"
            }
          ]
        },
        {
          "name": "Edge_Detection_event_control",
          "offset": "0x0000034408",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Configuration for edge detection events",
          "bit_fields": [
            {
              "name": "Edge_Detection_1_Trigger_Falling",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event 1 triggered on falling edge"
            },
            {
              "name": "Edge_Detection_1_Trigger_Rising",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event 1 triggered on rising edge"
            },
            {
              "name": "Edge_Detection_Event_1",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select input event for edge detection 1"
            },
            {
              "name": "Edge_Detection_0_Trigger_Falling",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event triggered on falling edge"
            },
            {
              "name": "Edge_Detection_0_Trigger_Rising",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Event triggered on rising edge"
            },
            {
              "name": "Edge_Detection_Event_0",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select input event for edge detection 0"
            }
          ]
        },
        {
          "name": "Event_Group_0_Enable",
          "offset": "0x0000034500",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x000003FF",
          "description": "Event enable for Group 0",
          "bit_fields": [
            {
              "name": "Edge_Detection_Event_1",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Edge_Detection_Event_0",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_3",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_2",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_1",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Combo_Event_0",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Perf_Cnt1",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Perf_Cnt0",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Timer_Value_Reached",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Timer_Sync",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_DMA_Activity_Enable",
          "offset": "0x0000034504",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00FFFFFF",
          "description": "Event enable for DMA Activity Group",
          "bit_fields": [
            {
              "name": "DMA_MM2S_1_memory_starvation",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_0_memory_starvation",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_1_stream_backpressure",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_0_stream_backpressure",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_1_memory_backpressure",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_0_memory_backpressure",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_1_stream_starvation",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_0_stream_starvation",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_1_stalled_lock_acquire",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_0_stalled_lock_acquire",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_1_stalled_lock_acquire",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_0_stalled_lock_acquire",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_1_finished_task",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_0_finished_task",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_1_finished_task",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_0_finished_task",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_1_finished_BD",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_0_finished_BD",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_1_finished_BD",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_0_finished_BD",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_1_start_task",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_0_start_task",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_1_start_task",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_0_start_task",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Lock_Enable",
          "offset": "0x0000034508",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00FFFFFF",
          "description": "Event enable for Lock group",
          "bit_fields": [
            {
              "name": "Lock_Sel5_equal_to_value",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel5_rel",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel5_acq_ge",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel5_acq_eq",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel4_equal_to_value",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel4_rel",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel4_acq_ge",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel4_acq_eq",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel3_equal_to_value",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel3_rel",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel3_acq_ge",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel3_acq_eq",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel2_equal_to_value",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel2_rel",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel2_acq_ge",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel2_acq_eq",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel1_equal_to_value",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel1_rel",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel1_acq_ge",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel1_acq_eq",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel0_equal_to_value",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel0_rel",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel0_acq_ge",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Sel0_acq_eq",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Errors_Enable",
          "offset": "0x000003450C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000FFF",
          "description": "Event enable for Errors group",
          "bit_fields": [
            {
              "name": "DMA_Task_Token_Stall",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Lock_Error",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_MM2S_Error",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "DMA_S2MM_Error",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "AXI_MM_Byte_Strobe_Error",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "AXI_MM_Unsecure_Access_in_Secure_Mode",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "AXI_MM_Unsupported_Traffic",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "AXI_MM_Slave_NSU_Error",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "AXI_MM_Decode_NSU_Error",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Stream_Switch_Port_Parity_Error",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Control_Pkt_Error",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "AXI_MM_Slave_Tile_Error",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Stream_Switch_Enable",
          "offset": "0x0000034510",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0xFFFFFFFF",
          "description": "Event enable for Stream Switch group",
          "bit_fields": [
            {
              "name": "Port_TLAST_7",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_7",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_7",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_7",
              "bits": "28",
              "bit_range": [
                28,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_6",
              "bits": "27",
              "bit_range": [
                27,
                27
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_6",
              "bits": "26",
              "bit_range": [
                26,
                26
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_6",
              "bits": "25",
              "bit_range": [
                25,
                25
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_6",
              "bits": "24",
              "bit_range": [
                24,
                24
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_5",
              "bits": "23",
              "bit_range": [
                23,
                23
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_5",
              "bits": "22",
              "bit_range": [
                22,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_5",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_5",
              "bits": "20",
              "bit_range": [
                20,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_4",
              "bits": "19",
              "bit_range": [
                19,
                19
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_4",
              "bits": "18",
              "bit_range": [
                18,
                18
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_4",
              "bits": "17",
              "bit_range": [
                17,
                17
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_4",
              "bits": "16",
              "bit_range": [
                16,
                16
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_3",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_3",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_3",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_3",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_2",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_2",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_2",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_2",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_1",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_1",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_1",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_1",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_TLAST_0",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Stalled_0",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Running_0",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Port_Idle_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Event_Group_Broadcast_A_Enable",
          "offset": "0x0000034514",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000FFFF",
          "description": "Event enable for Broadcast A group",
          "bit_fields": [
            {
              "name": "Broadcast_A_15",
              "bits": "15",
              "bit_range": [
                15,
                15
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_14",
              "bits": "14",
              "bit_range": [
                14,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_13",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_12",
              "bits": "12",
              "bit_range": [
                12,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_11",
              "bits": "11",
              "bit_range": [
                11,
                11
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_10",
              "bits": "10",
              "bit_range": [
                10,
                10
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_9",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_8",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            },
            {
              "name": "Broadcast_A_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "1=Event contributes to group event"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_mask_A",
          "offset": "0x0000035000",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level mask (IMR_A)",
          "bit_fields": [
            {
              "name": "IRQ_Mask_A",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of the mask (IMR_A)"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_enable_A",
          "offset": "0x0000035004",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level enable interrupt (IER_A)",
          "bit_fields": [
            {
              "name": "Enable_A",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Enable individual interrupts by setting bits in the mask value (IMR_A)"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_disable_A",
          "offset": "0x0000035008",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level disable interrupt (IDR_A)",
          "bit_fields": [
            {
              "name": "Disable_A",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Disable individual interrupts by clearing bits in the mask value (IMR_A)"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_status_A",
          "offset": "0x000003500C",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level status register (ISR_A)",
          "bit_fields": [
            {
              "name": "Status_A",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each interrupt source"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_irq_no_A",
          "offset": "0x0000035010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level broadcast number",
          "bit_fields": [
            {
              "name": "Irq_no_A",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Which broadcast event signal the interrupt shall be driven to"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_irq_event_A",
          "offset": "0x0000035014",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level broadcast number",
          "bit_fields": [
            {
              "name": "IRQ_Event3",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No that can cause IRQ19"
            },
            {
              "name": "IRQ_Event2",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No that can cause IRQ18"
            },
            {
              "name": "IRQ_Event1",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No that can cause IRQ17"
            },
            {
              "name": "IRQ_Event0",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No that can cause IRQ16"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_block_north_in_A_set",
          "offset": "0x0000035018",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set interrupt controller 1st level block north in A",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_block_north_in_A_clear",
          "offset": "0x000003501C",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear interrupt controller 1st level block north in A",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Clear block"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_block_north_in_A_value",
          "offset": "0x0000035020",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level block value for north in A",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_mask_B",
          "offset": "0x0000035030",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level mask (IMR_B)",
          "bit_fields": [
            {
              "name": "IRQ_Mask_B",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of the mask (IMR_B)"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_enable_B",
          "offset": "0x0000035034",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level enable interrupt (IER_B)",
          "bit_fields": [
            {
              "name": "Enable_B",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Enable individual interrupts by setting bits in the mask value (IMR_B)"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_disable_B",
          "offset": "0x0000035038",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level disable interrupt (IDR_B)",
          "bit_fields": [
            {
              "name": "Disable_B",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Disable individual interrupts by clearing bits in the mask value (IMR_B)"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_status_B",
          "offset": "0x000003503C",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level status register (ISR_B)",
          "bit_fields": [
            {
              "name": "Status_B",
              "bits": "19:0",
              "bit_range": [
                0,
                19
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit for each interrupt source"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_irq_no_B",
          "offset": "0x0000035040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level broadcast number",
          "bit_fields": [
            {
              "name": "Irq_no_B",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Which broadcast event signal the interrupt shall be driven to"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_irq_event_B",
          "offset": "0x0000035044",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level broadcast number",
          "bit_fields": [
            {
              "name": "IRQ_Event3",
              "bits": "30:24",
              "bit_range": [
                24,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No that can cause IRQ19"
            },
            {
              "name": "IRQ_Event2",
              "bits": "22:16",
              "bit_range": [
                16,
                22
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No that can cause IRQ18"
            },
            {
              "name": "IRQ_Event1",
              "bits": "14:8",
              "bit_range": [
                8,
                14
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No that can cause IRQ17"
            },
            {
              "name": "IRQ_Event0",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Internal Event No that can cause IRQ16"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_block_north_in_B_set",
          "offset": "0x0000035048",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Set interrupt controller 1st level block north in B",
          "bit_fields": [
            {
              "name": "Set",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Set block"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_block_north_in_B_clear",
          "offset": "0x000003504C",
          "width": 32,
          "type": "woWrite-only",
          "reset": "0x00000000",
          "description": "Clear interrupt controller 1st level block north in B",
          "bit_fields": [
            {
              "name": "Clear",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "woWrite-only",
              "reset": "0x0",
              "description": "Disable block"
            }
          ]
        },
        {
          "name": "Interrupt_controller_1st_level_block_north_in_B_value",
          "offset": "0x0000035050",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Interrupt controller 1st level block value for north in B",
          "bit_fields": [
            {
              "name": "Value",
              "bits": "15:0",
              "bit_range": [
                0,
                15
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "Current value of block"
            }
          ]
        },
        {
          "name": "Tile_Control",
          "offset": "0x0000036030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000000F",
          "description": "Tile control register",
          "bit_fields": [
            {
              "name": "Isolate_From_East",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Block events from East"
            },
            {
              "name": "Isolate_From_North",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Block events from North"
            },
            {
              "name": "Isolate_From_West",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Block events from West"
            },
            {
              "name": "Isolate_From_South",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Block events from South"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_Tile_Ctrl",
          "offset": "0x000003F000",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_FIFO0",
          "offset": "0x000003F004",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration FIFO 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South0",
          "offset": "0x000003F008",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South1",
          "offset": "0x000003F00C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 1",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South2",
          "offset": "0x000003F010",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 2",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South3",
          "offset": "0x000003F014",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 3",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South4",
          "offset": "0x000003F018",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 4",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_South5",
          "offset": "0x000003F01C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration South 5",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_West0",
          "offset": "0x000003F020",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration West 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_West1",
          "offset": "0x000003F024",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration West 1",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_West2",
          "offset": "0x000003F028",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration West 2",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_West3",
          "offset": "0x000003F02C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration West 3",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North0",
          "offset": "0x000003F030",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North1",
          "offset": "0x000003F034",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 1",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North2",
          "offset": "0x000003F038",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 2",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North3",
          "offset": "0x000003F03C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 3",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North4",
          "offset": "0x000003F040",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 4",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_North5",
          "offset": "0x000003F044",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration North 5",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_East0",
          "offset": "0x000003F048",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration East 0",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_East1",
          "offset": "0x000003F04C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration East 1",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_East2",
          "offset": "0x000003F050",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration East 2",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Master_Config_East3",
          "offset": "0x000003F054",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Master Configuration East 3",
          "bit_fields": [
            {
              "name": "Master_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the master port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for master port"
            },
            {
              "name": "Drop_Header",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=drop header on packet if in packet switching mode, ignored in circuit switching mode"
            },
            {
              "name": "Configuration",
              "bits": "6:0",
              "bit_range": [
                0,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "circuit: [4:0]=slave port; packet: [2:0]=arbitor, [6:3]=msel_enable"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_Tile_Ctrl",
          "offset": "0x000003F100",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_FIFO_0",
          "offset": "0x000003F104",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration FIFO 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_0",
          "offset": "0x000003F108",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_1",
          "offset": "0x000003F10C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_2",
          "offset": "0x000003F110",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_3",
          "offset": "0x000003F114",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_4",
          "offset": "0x000003F118",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_5",
          "offset": "0x000003F11C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_6",
          "offset": "0x000003F120",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 6",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_South_7",
          "offset": "0x000003F124",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 7",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_West_0",
          "offset": "0x000003F128",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_West_1",
          "offset": "0x000003F12C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 1",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_West_2",
          "offset": "0x000003F130",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 2",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_West_3",
          "offset": "0x000003F134",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 3",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_North_0",
          "offset": "0x000003F138",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_North_1",
          "offset": "0x000003F13C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_North_2",
          "offset": "0x000003F140",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_North_3",
          "offset": "0x000003F144",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_East_0",
          "offset": "0x000003F148",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 0",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_East_1",
          "offset": "0x000003F14C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 1",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_East_2",
          "offset": "0x000003F150",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 2",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_East_3",
          "offset": "0x000003F154",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 3",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Config_Trace",
          "offset": "0x000003F158",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Trace",
          "bit_fields": [
            {
              "name": "Slave_Enable",
              "bits": "31",
              "bit_range": [
                31,
                31
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=enable the slave port"
            },
            {
              "name": "Packet_Enable",
              "bits": "30",
              "bit_range": [
                30,
                30
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "0=circuit; 1=packet switching mode for slave port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Tile_Ctrl_Slot0",
          "offset": "0x000003F200",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Tile_Ctrl_Slot1",
          "offset": "0x000003F204",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Tile_Ctrl_Slot2",
          "offset": "0x000003F208",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Tile_Ctrl_Slot3",
          "offset": "0x000003F20C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Tile Ctrl",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_FIFO_0_Slot0",
          "offset": "0x000003F210",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration FIFO 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_FIFO_0_Slot1",
          "offset": "0x000003F214",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration FIFO 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_FIFO_0_Slot2",
          "offset": "0x000003F218",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration FIFO 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_FIFO_0_Slot3",
          "offset": "0x000003F21C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration FIFO 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_0_Slot0",
          "offset": "0x000003F220",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_0_Slot1",
          "offset": "0x000003F224",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_0_Slot2",
          "offset": "0x000003F228",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_0_Slot3",
          "offset": "0x000003F22C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_1_Slot0",
          "offset": "0x000003F230",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_1_Slot1",
          "offset": "0x000003F234",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_1_Slot2",
          "offset": "0x000003F238",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_1_Slot3",
          "offset": "0x000003F23C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_2_Slot0",
          "offset": "0x000003F240",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_2_Slot1",
          "offset": "0x000003F244",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_2_Slot2",
          "offset": "0x000003F248",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_2_Slot3",
          "offset": "0x000003F24C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_3_Slot0",
          "offset": "0x000003F250",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_3_Slot1",
          "offset": "0x000003F254",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_3_Slot2",
          "offset": "0x000003F258",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_3_Slot3",
          "offset": "0x000003F25C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_4_Slot0",
          "offset": "0x000003F260",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_4_Slot1",
          "offset": "0x000003F264",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_4_Slot2",
          "offset": "0x000003F268",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_4_Slot3",
          "offset": "0x000003F26C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 4",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_5_Slot0",
          "offset": "0x000003F270",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_5_Slot1",
          "offset": "0x000003F274",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_5_Slot2",
          "offset": "0x000003F278",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_5_Slot3",
          "offset": "0x000003F27C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 5",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_6_Slot0",
          "offset": "0x000003F280",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 6",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_6_Slot1",
          "offset": "0x000003F284",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 6",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_6_Slot2",
          "offset": "0x000003F288",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 6",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_6_Slot3",
          "offset": "0x000003F28C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 6",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_7_Slot0",
          "offset": "0x000003F290",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 7",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_7_Slot1",
          "offset": "0x000003F294",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 7",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_7_Slot2",
          "offset": "0x000003F298",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 7",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_South_7_Slot3",
          "offset": "0x000003F29C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration South 7",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_0_Slot0",
          "offset": "0x000003F2A0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_0_Slot1",
          "offset": "0x000003F2A4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_0_Slot2",
          "offset": "0x000003F2A8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_0_Slot3",
          "offset": "0x000003F2AC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_1_Slot0",
          "offset": "0x000003F2B0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_1_Slot1",
          "offset": "0x000003F2B4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_1_Slot2",
          "offset": "0x000003F2B8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_1_Slot3",
          "offset": "0x000003F2BC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_2_Slot0",
          "offset": "0x000003F2C0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_2_Slot1",
          "offset": "0x000003F2C4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_2_Slot2",
          "offset": "0x000003F2C8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_2_Slot3",
          "offset": "0x000003F2CC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_3_Slot0",
          "offset": "0x000003F2D0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_3_Slot1",
          "offset": "0x000003F2D4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_3_Slot2",
          "offset": "0x000003F2D8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_West_3_Slot3",
          "offset": "0x000003F2DC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration West 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_0_Slot0",
          "offset": "0x000003F2E0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_0_Slot1",
          "offset": "0x000003F2E4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_0_Slot2",
          "offset": "0x000003F2E8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_0_Slot3",
          "offset": "0x000003F2EC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_1_Slot0",
          "offset": "0x000003F2F0",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_1_Slot1",
          "offset": "0x000003F2F4",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_1_Slot2",
          "offset": "0x000003F2F8",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_1_Slot3",
          "offset": "0x000003F2FC",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_2_Slot0",
          "offset": "0x000003F300",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_2_Slot1",
          "offset": "0x000003F304",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_2_Slot2",
          "offset": "0x000003F308",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_2_Slot3",
          "offset": "0x000003F30C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_3_Slot0",
          "offset": "0x000003F310",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_3_Slot1",
          "offset": "0x000003F314",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_3_Slot2",
          "offset": "0x000003F318",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_North_3_Slot3",
          "offset": "0x000003F31C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration North 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_0_Slot0",
          "offset": "0x000003F320",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_0_Slot1",
          "offset": "0x000003F324",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_0_Slot2",
          "offset": "0x000003F328",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_0_Slot3",
          "offset": "0x000003F32C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 0",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_1_Slot0",
          "offset": "0x000003F330",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_1_Slot1",
          "offset": "0x000003F334",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_1_Slot2",
          "offset": "0x000003F338",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_1_Slot3",
          "offset": "0x000003F33C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 1",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_2_Slot0",
          "offset": "0x000003F340",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_2_Slot1",
          "offset": "0x000003F344",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_2_Slot2",
          "offset": "0x000003F348",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_2_Slot3",
          "offset": "0x000003F34C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 2",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_3_Slot0",
          "offset": "0x000003F350",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_3_Slot1",
          "offset": "0x000003F354",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_3_Slot2",
          "offset": "0x000003F358",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_East_3_Slot3",
          "offset": "0x000003F35C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration East 3",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Trace_Slot0",
          "offset": "0x000003F360",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot0 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Trace_Slot1",
          "offset": "0x000003F364",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot1 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Trace_Slot2",
          "offset": "0x000003F368",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 mask (1=bit is used in the comparison)"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot2 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Slave_Trace_Slot3",
          "offset": "0x000003F36C",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Slave Configuration Trace",
          "bit_fields": [
            {
              "name": "id",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 ID"
            },
            {
              "name": "mask",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 mask (1=bit is used in the comparison)"
            },
            {
              "name": "enable",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 enable"
            },
            {
              "name": "msel",
              "bits": "5:4",
              "bit_range": [
                4,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 msel"
            },
            {
              "name": "arbit",
              "bits": "2:0",
              "bit_range": [
                0,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slot3 arbiter to use"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb0_slave0_1",
          "offset": "0x000003F800",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:0 Slave:0,1",
          "bit_fields": [
            {
              "name": "Packet_Count_1",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 1"
            },
            {
              "name": "Slave_ID_1",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 1"
            },
            {
              "name": "Packet_Count_0",
              "bits": "13:8",
              "bit_range": [
                8,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 0"
            },
            {
              "name": "Slave_ID_0",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 0"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb0_slave2_3",
          "offset": "0x000003F804",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:0 Slave:2,3",
          "bit_fields": [
            {
              "name": "Packet_Count_3",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 3"
            },
            {
              "name": "Slave_ID_3",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 3"
            },
            {
              "name": "Packet_Count_2",
              "bits": "13:8",
              "bit_range": [
                8,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 2"
            },
            {
              "name": "Slave_ID_2",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 2"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb0_ctrl",
          "offset": "0x000003F808",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:0 Control",
          "bit_fields": [
            {
              "name": "Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable deterministic merge"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb1_slave0_1",
          "offset": "0x000003F810",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:1 Slave:0,1",
          "bit_fields": [
            {
              "name": "Packet_Count_1",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 1"
            },
            {
              "name": "Slave_ID_1",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 1"
            },
            {
              "name": "Packet_Count_0",
              "bits": "13:8",
              "bit_range": [
                8,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 0"
            },
            {
              "name": "Slave_ID_0",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 0"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb1_slave2_3",
          "offset": "0x000003F814",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:1 Slave:2,3",
          "bit_fields": [
            {
              "name": "Packet_Count_3",
              "bits": "29:24",
              "bit_range": [
                24,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 3"
            },
            {
              "name": "Slave_ID_3",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 3"
            },
            {
              "name": "Packet_Count_2",
              "bits": "13:8",
              "bit_range": [
                8,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Number of packets from position 2"
            },
            {
              "name": "Slave_ID_2",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Slave ID for position 2"
            }
          ]
        },
        {
          "name": "Stream_Switch_Deterministic_Merge_arb1_ctrl",
          "offset": "0x000003F818",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Stream Switch Deterministic Merge Arbiter:1 Control",
          "bit_fields": [
            {
              "name": "Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable deterministic merge"
            }
          ]
        },
        {
          "name": "Stream_Switch_Event_Port_Selection_0",
          "offset": "0x000003FF00",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Select Stream Switch Ports for event generation",
          "bit_fields": [
            {
              "name": "Port_3_Master_Slave",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 3 event generation, 1=master"
            },
            {
              "name": "Port_3_ID",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 3 event generation"
            },
            {
              "name": "Port_2_Master_Slave",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 2 event generation, 1=master"
            },
            {
              "name": "Port_2_ID",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 2 event generation"
            },
            {
              "name": "Port_1_Master_Slave",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 1 event generation, 1=master"
            },
            {
              "name": "Port_1_ID",
              "bits": "12:8",
              "bit_range": [
                8,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 1 event generation"
            },
            {
              "name": "Port_0_Master_Slave",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 0 event generation, 1=master"
            },
            {
              "name": "Port_0_ID",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 0 event generation"
            }
          ]
        },
        {
          "name": "Stream_Switch_Event_Port_Selection_1",
          "offset": "0x000003FF04",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Select Stream Switch Ports for event generation",
          "bit_fields": [
            {
              "name": "Port_7_Master_Slave",
              "bits": "29",
              "bit_range": [
                29,
                29
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 7 event generation, 1=master"
            },
            {
              "name": "Port_7_ID",
              "bits": "28:24",
              "bit_range": [
                24,
                28
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 7 event generation"
            },
            {
              "name": "Port_6_Master_Slave",
              "bits": "21",
              "bit_range": [
                21,
                21
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 6 event generation, 1=master"
            },
            {
              "name": "Port_6_ID",
              "bits": "20:16",
              "bit_range": [
                16,
                20
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 6 event generation"
            },
            {
              "name": "Port_5_Master_Slave",
              "bits": "13",
              "bit_range": [
                13,
                13
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 5 event generation, 1=master"
            },
            {
              "name": "Port_5_ID",
              "bits": "12:8",
              "bit_range": [
                8,
                12
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 5 event generation"
            },
            {
              "name": "Port_4_Master_Slave",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select master or slave for port 4 event generation, 1=master"
            },
            {
              "name": "Port_4_ID",
              "bits": "4:0",
              "bit_range": [
                0,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Select port ID for port 4 event generation"
            }
          ]
        },
        {
          "name": "Stream_Switch_Parity_Status",
          "offset": "0x000003FF10",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status bits for Parity errors on stream switch ports",
          "bit_fields": [
            {
              "name": "Tile_Control",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "South_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "South_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "South_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "South_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "South_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            },
            {
              "name": "South_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Latching status bit for parity error on port"
            }
          ]
        },
        {
          "name": "Stream_Switch_Parity_Injection",
          "offset": "0x000003FF20",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Injection of Parity errors on stream switch ports",
          "bit_fields": [
            {
              "name": "Shim_trace",
              "bits": "9",
              "bit_range": [
                9,
                9
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "Tile_Control",
              "bits": "8",
              "bit_range": [
                8,
                8
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "South_7",
              "bits": "7",
              "bit_range": [
                7,
                7
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "South_6",
              "bits": "6",
              "bit_range": [
                6,
                6
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "South_5",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "South_4",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "South_3",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "South_2",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "South_1",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            },
            {
              "name": "South_0",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Enable parity error injection"
            }
          ]
        },
        {
          "name": "Control_Packet_Handler_Status",
          "offset": "0x000003FF30",
          "width": 32,
          "type": "wtcReadable, write a 1 to clear",
          "reset": "0x00000000",
          "description": "Status of control packet handling",
          "bit_fields": [
            {
              "name": "Tlast_Error",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit"
            },
            {
              "name": "SLVERR_On_Access",
              "bits": "2",
              "bit_range": [
                2,
                2
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit"
            },
            {
              "name": "Second_Header_Parity_Error",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit"
            },
            {
              "name": "First_Header_Parity_Error",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "wtcReadable, write a 1 to clear",
              "reset": "0x0",
              "description": "Sticky bit"
            }
          ]
        },
        {
          "name": "Stream_Switch_Adaptive_Clock_Gate_Status",
          "offset": "0x000003FF34",
          "width": 32,
          "type": "roRead-only",
          "reset": "0x00000000",
          "description": "Status of Stream Switch Adaptive Clock Gate",
          "bit_fields": [
            {
              "name": "Active",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "roRead-only",
              "reset": "0x0",
              "description": "1=adaptive clock gating is active, feature enabled and switch idle for time-out, switch data path is not being clocked; 0=adaptive clock gating is not active (feature may be enabled or disabled). (Non-latching status register)"
            }
          ]
        },
        {
          "name": "Stream_Switch_Adaptive_Clock_Gate_Abort_Period",
          "offset": "0x000003FF38",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000007",
          "description": "Status of Stream Switch Adaptive Clock Gate Abort Period",
          "bit_fields": [
            {
              "name": "Abort_Period",
              "bits": "3:0",
              "bit_range": [
                0,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x7",
              "description": "Abort Period for adaptive clock gate, defined as 2^N. Supported range for field: [3-12]. Giving periods: [8,16,32,.,4096] cycles. Default period: 128 cycles. If Stream_Switch_Adaptive_Clock_Gate is disabled, this field has no effect.Currently, only officially supported period is 128 cycles."
            }
          ]
        },
        {
          "name": "Module_Clock_Control_0",
          "offset": "0x00000FFF00",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x0000003B",
          "description": "Control clock gating of modules (privileged)",
          "bit_fields": [
            {
              "name": "DMA_Adaptive_Clock_Gate",
              "bits": "5",
              "bit_range": [
                5,
                5
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable adaptive clock gate in DMA when it is idle"
            },
            {
              "name": "Stream_Switch_Adaptive_Clock_Gate",
              "bits": "4",
              "bit_range": [
                4,
                4
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable adaptive clock gate in stream switch when it has been idle for X cycles"
            },
            {
              "name": "CTE_Clock_Enable",
              "bits": "3",
              "bit_range": [
                3,
                3
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable the clock to Event, Trace"
            },
            {
              "name": "PL_Interface_Clock_Enable",
              "bits": "1",
              "bit_range": [
                1,
                1
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable the clock to PL interface"
            },
            {
              "name": "Stream_Switch_Clock_Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable the clock to stream switch, ctrl-pkt handler"
            }
          ]
        },
        {
          "name": "Module_Clock_Control_1",
          "offset": "0x00000FFF04",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000001",
          "description": "Control clock gating of modules (privileged)",
          "bit_fields": [
            {
              "name": "NoC_Module_Clock_Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x1",
              "description": "Enable the clock to NoC Module"
            }
          ]
        },
        {
          "name": "Module_Reset_Control_1",
          "offset": "0x00000FFF14",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Reset of modules (privileged)",
          "bit_fields": [
            {
              "name": "NoC_Module_Reset",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Reset the NoC Module"
            }
          ]
        },
        {
          "name": "Column_Clock_Control",
          "offset": "0x00000FFF20",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Control of global clock gating (privileged) (TMR protection)",
          "bit_fields": [
            {
              "name": "Clock_Buffer_Enable",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "Column clock gate: Control the global clock buffer, affects all tiles above (Tile & MEM). This Shim tile unaffected. 1=Clock enabled; 0=Clock gated"
            }
          ]
        },
        {
          "name": "AIE_Tile_Column_Reset",
          "offset": "0x00000FFF28",
          "width": 32,
          "type": "rwNormal read/write",
          "reset": "0x00000000",
          "description": "Reset for all ME tiles in the column above (privileged) (TMR protection)",
          "bit_fields": [
            {
              "name": "Reset",
              "bits": "0",
              "bit_range": [
                0,
                0
              ],
              "type": "rwNormal read/write",
              "reset": "0x0",
              "description": "1=Reset all AIE tiles in the column above"
            }
          ]
        }
      ]
    }
  }
}