{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747017259797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747017259798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 23:34:19 2025 " "Processing started: Sun May 11 23:34:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747017259798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017259798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017259798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747017261028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747017261028 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add_M.v(10) " "Verilog HDL information at add_M.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "src/modules/add_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/add_M.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747017279907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/add_m.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/add_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_M " "Found entity 1: add_M" {  } { { "src/modules/add_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/add_M.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279910 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub_M.v(10) " "Verilog HDL information at sub_M.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "src/modules/sub_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/sub_M.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747017279914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/sub_m.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/sub_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_M " "Found entity 1: sub_M" {  } { { "src/modules/sub_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/sub_M.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "src/modules/multiplier.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/intprod_m.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/intprod_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 intProd_M " "Found entity 1: intProd_M" {  } { { "src/modules/intProd_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/intProd_M.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/mult_m.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/mult_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_M " "Found entity 1: mult_M" {  } { { "src/modules/mult_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/mult_M.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/mult_mi.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/mult_mi.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_MI " "Found entity 1: mult_MI" {  } { { "src/modules/mult_MI.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/mult_MI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/det2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/det2.v" { { "Info" "ISGN_ENTITY_NAME" "1 det2 " "Found entity 1: det2" {  } { { "src/modules/det2.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/det2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/det3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/det3.v" { { "Info" "ISGN_ENTITY_NAME" "1 det3 " "Found entity 1: det3" {  } { { "src/modules/det3.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/det3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/det4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/det4.v" { { "Info" "ISGN_ENTITY_NAME" "1 det4 " "Found entity 1: det4" {  } { { "src/modules/det4.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/det4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/det5.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/det5.v" { { "Info" "ISGN_ENTITY_NAME" "1 det5 " "Found entity 1: det5" {  } { { "src/modules/det5.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/det5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/opp_m.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/opp_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 opp_M " "Found entity 1: opp_M" {  } { { "src/modules/opp_M.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/opp_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279963 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand control_unit.v(295) " "Verilog HDL syntax error at control_unit.v(295) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/control_unit.v" 295 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1747017279968 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(216) " "Verilog HDL information at control_unit.v(216): always construct contains both blocking and non-blocking assignments" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/control_unit.v" 216 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747017279969 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control_unit control_unit.v(2) " "Ignored design unit \"control_unit\" at control_unit.v(2) due to previous errors" {  } { { "src/modules/control_unit.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/control_unit.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1747017279969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/control_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file src/modules/control_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279970 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(2) " "Verilog HDL Declaration warning at interface.v(2): \"interface\" is SystemVerilog-2005 keyword" {  } { { "src/modules/interface.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/interface.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1747017279974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/interface.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "src/modules/interface.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "src/modules/clk_divider.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/src/modules/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747017279997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017279997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/output_files/matrix-coprocessor-arm-cortex-a9.map.smsg " "Generated suppressed messages file C:/Users/victo/matrix-coprocessor-arm-cortex-a9-2.0/output_files/matrix-coprocessor-arm-cortex-a9.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017280068 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747017280891 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 11 23:34:40 2025 " "Processing ended: Sun May 11 23:34:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747017280891 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747017280891 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747017280891 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017280891 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747017281817 ""}
