// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Thu May  4 14:55:20 2023
// Host        : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ PWM_BLOCK_BlockRamDummy_0_0_stub.v
// Design      : PWM_BLOCK_BlockRamDummy_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "BlockRamDummy,Vivado 2022.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(Port_1, Port_2, Port_3, Port_4, Port_5, Port_6, 
  Port_7, Port_8, Port_9, Port_10, Port_11, Port_12, Port_13, Port_14, Port_15, Port_16, Port_17, 
  Port_18, Port_19, Port_20, Port_21, Port_22, Port_23, Port_24, Port_25, Port_26, Port_27, Port_28, 
  Port_29, Port_30, Port_31)
/* synthesis syn_black_box black_box_pad_pin="Port_1[7:0],Port_2[7:0],Port_3[7:0],Port_4[7:0],Port_5[7:0],Port_6[7:0],Port_7[7:0],Port_8[7:0],Port_9[7:0],Port_10[7:0],Port_11[7:0],Port_12[7:0],Port_13[7:0],Port_14[7:0],Port_15[7:0],Port_16[7:0],Port_17[7:0],Port_18[7:0],Port_19[7:0],Port_20[7:0],Port_21[7:0],Port_22[7:0],Port_23[7:0],Port_24[7:0],Port_25[7:0],Port_26[7:0],Port_27[7:0],Port_28[7:0],Port_29[7:0],Port_30[7:0],Port_31[7:0]" */;
  input [7:0]Port_1;
  input [7:0]Port_2;
  input [7:0]Port_3;
  input [7:0]Port_4;
  input [7:0]Port_5;
  input [7:0]Port_6;
  input [7:0]Port_7;
  input [7:0]Port_8;
  input [7:0]Port_9;
  input [7:0]Port_10;
  input [7:0]Port_11;
  input [7:0]Port_12;
  input [7:0]Port_13;
  input [7:0]Port_14;
  input [7:0]Port_15;
  input [7:0]Port_16;
  input [7:0]Port_17;
  input [7:0]Port_18;
  input [7:0]Port_19;
  input [7:0]Port_20;
  input [7:0]Port_21;
  input [7:0]Port_22;
  input [7:0]Port_23;
  input [7:0]Port_24;
  input [7:0]Port_25;
  input [7:0]Port_26;
  input [7:0]Port_27;
  input [7:0]Port_28;
  input [7:0]Port_29;
  input [7:0]Port_30;
  input [7:0]Port_31;
endmodule
