# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# Date created = 14:22:58  May 01, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		finalproject_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name TOP_LEVEL_ENTITY finalproject
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:22:58  MAY 01, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Lite Edition"
set_global_assignment -name SYSTEMVERILOG_FILE VGA_controller.sv
set_global_assignment -name VERILOG_FILE vga_clk.v
set_global_assignment -name SYSTEMVERILOG_FILE toplevel.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbench.sv
set_global_assignment -name SYSTEMVERILOG_FILE shotKeeper.sv
set_global_assignment -name SYSTEMVERILOG_FILE scoreKeeper.sv
set_global_assignment -name SYSTEMVERILOG_FILE score_display.sv
set_global_assignment -name SYSTEMVERILOG_FILE Reg_32.sv
set_global_assignment -name SOURCE_FILE README.md
set_global_assignment -name SYSTEMVERILOG_FILE random.sv
set_global_assignment -name TEXT_FILE palette.txt
set_global_assignment -name SYSTEMVERILOG_FILE palette.sv
set_global_assignment -name SYSTEMVERILOG_FILE numbersROM.sv
set_global_assignment -name TEXT_FILE numbers.txt
set_global_assignment -name SYSTEMVERILOG_FILE mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE hexdriver.sv
set_global_assignment -name SYSTEMVERILOG_FILE getCoordinates.sv
set_global_assignment -name SYSTEMVERILOG_FILE get_index.sv
set_global_assignment -name SOURCE_FILE finalproject.qsf
set_global_assignment -name SOURCE_FILE finalproject.qpf
set_global_assignment -name SYSTEMVERILOG_FILE duckROM.sv
set_global_assignment -name TEXT_FILE duck.txt
set_global_assignment -name SYSTEMVERILOG_FILE duck.sv
set_global_assignment -name SYSTEMVERILOG_FILE dogROM.sv
set_global_assignment -name TEXT_FILE dog.txt
set_global_assignment -name SYSTEMVERILOG_FILE dog.sv
set_global_assignment -name SYSTEMVERILOG_FILE dmux.sv
set_global_assignment -name SOURCE_FILE DE2_115.qsf
set_global_assignment -name SYSTEMVERILOG_FILE cursor.sv
set_global_assignment -name SYSTEMVERILOG_FILE control.sv
set_global_assignment -name SYSTEMVERILOG_FILE Color_Mapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE birdKeeper.sv
set_global_assignment -name SYSTEMVERILOG_FILE ball.sv
set_global_assignment -name SYSTEMVERILOG_FILE backgroundROM.sv
set_global_assignment -name TEXT_FILE background.txt