#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x61e282a67fa0 .scope module, "processor_tb" "processor_tb" 2 2;
 .timescale -9 -12;
S_0x61e282a67ce0 .scope module, "myProcessor" "processor" 2 13, 3 1 0, S_0x61e282a67fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "initial_pc";
L_0x61e282a95550 .functor BUFZ 32, v0x61e282a926f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61e282a955c0 .functor BUFZ 32, v0x61e282a92980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61e282a95660 .functor BUFZ 32, v0x61e282a921b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61e282a95870 .functor BUFZ 32, v0x61e282a93810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61e282a95910 .functor BUFZ 1, v0x61e282a94330_0, C4<0>, C4<0>, C4<0>;
v0x61e282a921b0_0 .var "ADDI_in", 31 0;
v0x61e282a922b0_0 .net "ADDI_in_wire", 31 0, L_0x61e282a95660;  1 drivers
v0x61e282a92370_0 .net "ADDI_out_wire", 31 0, v0x61e282a8c6b0_0;  1 drivers
v0x61e282a92460_0 .var "ALU_Sel", 2 0;
v0x61e282a92520_0 .var "ALU_out", 31 0;
v0x61e282a92630_0 .net "ALU_out_wire", 31 0, v0x61e282a8d660_0;  1 drivers
v0x61e282a926f0_0 .var "ANDI_in", 31 0;
v0x61e282a927b0_0 .net "ANDI_in_wire", 31 0, L_0x61e282a95550;  1 drivers
v0x61e282a928c0_0 .net "ANDI_out_wire", 31 0, v0x61e282a8e380_0;  1 drivers
v0x61e282a92980_0 .var "ORI_in", 31 0;
v0x61e282a92a60_0 .net "ORI_in_wire", 31 0, L_0x61e282a955c0;  1 drivers
v0x61e282a92b70_0 .net "ORI_out_wire", 31 0, v0x61e282a8fba0_0;  1 drivers
v0x61e282a92c80_0 .var "a", 31 0;
v0x61e282a92d40_0 .var "b", 31 0;
v0x61e282a92de0_0 .var "base", 4 0;
v0x61e282a92ea0_0 .net "clk", 0 0, v0x61e282a8eed0_0;  1 drivers
v0x61e282a92f40_0 .var "funct", 5 0;
v0x61e282a93110_0 .net "immediate_wire", 15 0, L_0x61e282a95700;  1 drivers
L_0x7cab19fb70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61e282a931d0_0 .net "initial_pc", 31 0, L_0x7cab19fb70f0;  1 drivers
v0x61e282a932b0_0 .net "instruction", 31 0, v0x61e282a90940_0;  1 drivers
v0x61e282a93370_0 .net "instruction_wire", 0 0, L_0x61e282a957a0;  1 drivers
v0x61e282a93410_0 .var "mem_address", 31 0;
v0x61e282a934d0_0 .var "mem_data", 31 0;
v0x61e282a935a0_0 .var "opcode", 5 0;
v0x61e282a93660_0 .var "pc", 31 0;
v0x61e282a93750_0 .var "rd", 4 0;
v0x61e282a93810_0 .var "read_data", 31 0;
RS_0x7cab1a2c30a8 .resolv tri, v0x61e282a21950_0, L_0x61e282a95870;
v0x61e282a938f0_0 .net8 "read_data_wire", 31 0, RS_0x7cab1a2c30a8;  2 drivers
v0x61e282a939e0_0 .var "read_reg1", 4 0;
v0x61e282a93ab0_0 .var "read_reg2", 4 0;
v0x61e282a93b80_0 .net "reg_data1", 31 0, v0x61e282a91570_0;  1 drivers
v0x61e282a93c50_0 .net "reg_data2", 31 0, v0x61e282a91650_0;  1 drivers
v0x61e282a93d20_0 .var "rs", 4 0;
v0x61e282a93ff0_0 .var "rt", 4 0;
v0x61e282a940d0_0 .var "write_data", 31 0;
v0x61e282a941c0_0 .net "write_enable", 0 0, L_0x61e282a95910;  1 drivers
v0x61e282a94260_0 .var "write_enable_mem", 0 0;
v0x61e282a94330_0 .var "write_enable_reg", 0 0;
v0x61e282a94400_0 .var "write_reg", 4 0;
E_0x61e2829e6ae0/0 .event edge, v0x61e282a90840_0, v0x61e282a935a0_0, v0x61e282a93d20_0, v0x61e282a93ff0_0;
E_0x61e2829e6ae0/1 .event edge, v0x61e282a91570_0, v0x61e282a91650_0, v0x61e282a93750_0, v0x61e282a92f40_0;
E_0x61e2829e6ae0/2 .event edge, v0x61e282a8d560_0, v0x61e282a8d830_0, v0x61e282a92520_0, v0x61e282a8c6b0_0;
E_0x61e2829e6ae0/3 .event edge, v0x61e282a92de0_0, v0x61e282a93810_0, v0x61e282a8e380_0, v0x61e282a8fba0_0;
E_0x61e2829e6ae0/4 .event edge, v0x61e282a90ef0_0;
E_0x61e2829e6ae0 .event/or E_0x61e2829e6ae0/0, E_0x61e2829e6ae0/1, E_0x61e2829e6ae0/2, E_0x61e2829e6ae0/3, E_0x61e2829e6ae0/4;
E_0x61e2829e6ef0 .event posedge, v0x61e282a8eed0_0;
L_0x61e282a95700 .part v0x61e282a90940_0, 0, 16;
L_0x61e282a957a0 .part v0x61e282a90940_0, 0, 1;
S_0x61e282a676a0 .scope module, "mem" "memoryFile" 3 25, 4 1 0, S_0x61e282a67ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /OUTPUT 32 "read_data";
v0x61e282a329d0_0 .net *"_ivl_2", 0 0, L_0x61e282a94590;  1 drivers
v0x61e282a220d0_0 .net "address", 31 0, v0x61e282a93410_0;  1 drivers
v0x61e282a21c50_0 .var/i "i", 31 0;
v0x61e282a21f50 .array "memory", 255 0, 31 0;
v0x61e282a21950_0 .var "read_data", 31 0;
v0x61e282a21ad0_0 .net "write_data", 31 0, v0x61e282a934d0_0;  1 drivers
v0x61e282a217d0_0 .net "write_enable", 0 0, v0x61e282a94260_0;  1 drivers
E_0x61e282a1f400 .event edge, v0x61e282a217d0_0;
E_0x61e282a09fb0 .event edge, L_0x61e282a94590;
L_0x61e282a94590 .reduce/nor v0x61e282a94260_0;
S_0x61e282a8be20 .scope module, "myADDI" "addi" 3 31, 5 1 0, S_0x61e282a67ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x61e282a8c9b0_0 .net *"_ivl_1", 0 0, L_0x61e282a94b20;  1 drivers
v0x61e282a8cab0_0 .net *"_ivl_2", 15 0, L_0x61e282a94bc0;  1 drivers
v0x61e282a8cb90_0 .net "immediate", 15 0, L_0x61e282a95700;  alias, 1 drivers
v0x61e282a8cc50_0 .net "reg_in", 31 0, L_0x61e282a95660;  alias, 1 drivers
v0x61e282a8cd10_0 .net "reg_out", 31 0, v0x61e282a8c6b0_0;  alias, 1 drivers
v0x61e282a8ce00_0 .net "sign_extended_value", 31 0, L_0x61e282a94ec0;  1 drivers
L_0x61e282a94b20 .part L_0x61e282a95700, 15, 1;
LS_0x61e282a94bc0_0_0 .concat [ 1 1 1 1], L_0x61e282a94b20, L_0x61e282a94b20, L_0x61e282a94b20, L_0x61e282a94b20;
LS_0x61e282a94bc0_0_4 .concat [ 1 1 1 1], L_0x61e282a94b20, L_0x61e282a94b20, L_0x61e282a94b20, L_0x61e282a94b20;
LS_0x61e282a94bc0_0_8 .concat [ 1 1 1 1], L_0x61e282a94b20, L_0x61e282a94b20, L_0x61e282a94b20, L_0x61e282a94b20;
LS_0x61e282a94bc0_0_12 .concat [ 1 1 1 1], L_0x61e282a94b20, L_0x61e282a94b20, L_0x61e282a94b20, L_0x61e282a94b20;
L_0x61e282a94bc0 .concat [ 4 4 4 4], LS_0x61e282a94bc0_0_0, LS_0x61e282a94bc0_0_4, LS_0x61e282a94bc0_0_8, LS_0x61e282a94bc0_0_12;
L_0x61e282a94ec0 .concat [ 16 16 0 0], L_0x61e282a95700, L_0x61e282a94bc0;
S_0x61e282a8c020 .scope module, "myADDI_ALU" "alu" 5 7, 6 1 0, S_0x61e282a8be20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x61e282a59970 .param/l "ADD" 0 6 2, C4<000>;
P_0x61e282a599b0 .param/l "AND" 0 6 4, C4<010>;
P_0x61e282a599f0 .param/l "MUL" 0 6 3, C4<001>;
P_0x61e282a59a30 .param/l "NOR" 0 6 7, C4<101>;
P_0x61e282a59a70 .param/l "OR" 0 6 5, C4<011>;
P_0x61e282a59ab0 .param/l "SLL" 0 6 8, C4<110>;
P_0x61e282a59af0 .param/l "SRL" 0 6 9, C4<111>;
P_0x61e282a59b30 .param/l "XOR" 0 6 6, C4<100>;
v0x61e282a34020_0 .net "A", 31 0, L_0x61e282a95660;  alias, 1 drivers
v0x61e282a8c6b0_0 .var "ALU_Out", 31 0;
L_0x7cab19fb7060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x61e282a8c790_0 .net "ALU_Sel", 2 0, L_0x7cab19fb7060;  1 drivers
v0x61e282a8c850_0 .net "B", 31 0, L_0x61e282a94ec0;  alias, 1 drivers
E_0x61e282a728e0 .event edge, v0x61e282a8c790_0, v0x61e282a34020_0, v0x61e282a8c850_0;
S_0x61e282a8cf30 .scope module, "myALU" "alu" 3 29, 6 1 0, S_0x61e282a67ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x61e282a5de00 .param/l "ADD" 0 6 2, C4<000>;
P_0x61e282a5de40 .param/l "AND" 0 6 4, C4<010>;
P_0x61e282a5de80 .param/l "MUL" 0 6 3, C4<001>;
P_0x61e282a5dec0 .param/l "NOR" 0 6 7, C4<101>;
P_0x61e282a5df00 .param/l "OR" 0 6 5, C4<011>;
P_0x61e282a5df40 .param/l "SLL" 0 6 8, C4<110>;
P_0x61e282a5df80 .param/l "SRL" 0 6 9, C4<111>;
P_0x61e282a5dfc0 .param/l "XOR" 0 6 6, C4<100>;
v0x61e282a8d560_0 .net "A", 31 0, v0x61e282a92c80_0;  1 drivers
v0x61e282a8d660_0 .var "ALU_Out", 31 0;
v0x61e282a8d740_0 .net "ALU_Sel", 2 0, v0x61e282a92460_0;  1 drivers
v0x61e282a8d830_0 .net "B", 31 0, v0x61e282a92d40_0;  1 drivers
E_0x61e282a728a0 .event edge, v0x61e282a8d740_0, v0x61e282a8d560_0, v0x61e282a8d830_0;
S_0x61e282a8d9c0 .scope module, "myANDI" "andi" 3 30, 7 1 0, S_0x61e282a67ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x61e282a8e6e0_0 .net *"_ivl_1", 0 0, L_0x61e282a946b0;  1 drivers
v0x61e282a8e7e0_0 .net *"_ivl_2", 15 0, L_0x61e282a94750;  1 drivers
v0x61e282a8e8c0_0 .net "immediate", 15 0, L_0x61e282a95700;  alias, 1 drivers
v0x61e282a8e990_0 .net "reg_in", 31 0, L_0x61e282a95550;  alias, 1 drivers
v0x61e282a8ea60_0 .net "reg_out", 31 0, v0x61e282a8e380_0;  alias, 1 drivers
v0x61e282a8eb50_0 .net "sign_extended_value", 31 0, L_0x61e282a94a30;  1 drivers
L_0x61e282a946b0 .part L_0x61e282a95700, 15, 1;
LS_0x61e282a94750_0_0 .concat [ 1 1 1 1], L_0x61e282a946b0, L_0x61e282a946b0, L_0x61e282a946b0, L_0x61e282a946b0;
LS_0x61e282a94750_0_4 .concat [ 1 1 1 1], L_0x61e282a946b0, L_0x61e282a946b0, L_0x61e282a946b0, L_0x61e282a946b0;
LS_0x61e282a94750_0_8 .concat [ 1 1 1 1], L_0x61e282a946b0, L_0x61e282a946b0, L_0x61e282a946b0, L_0x61e282a946b0;
LS_0x61e282a94750_0_12 .concat [ 1 1 1 1], L_0x61e282a946b0, L_0x61e282a946b0, L_0x61e282a946b0, L_0x61e282a946b0;
L_0x61e282a94750 .concat [ 4 4 4 4], LS_0x61e282a94750_0_0, LS_0x61e282a94750_0_4, LS_0x61e282a94750_0_8, LS_0x61e282a94750_0_12;
L_0x61e282a94a30 .concat [ 16 16 0 0], L_0x61e282a95700, L_0x61e282a94750;
S_0x61e282a8dc10 .scope module, "myALU" "alu" 7 6, 6 1 0, S_0x61e282a8d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x61e282a59130 .param/l "ADD" 0 6 2, C4<000>;
P_0x61e282a59170 .param/l "AND" 0 6 4, C4<010>;
P_0x61e282a591b0 .param/l "MUL" 0 6 3, C4<001>;
P_0x61e282a591f0 .param/l "NOR" 0 6 7, C4<101>;
P_0x61e282a59230 .param/l "OR" 0 6 5, C4<011>;
P_0x61e282a59270 .param/l "SLL" 0 6 8, C4<110>;
P_0x61e282a592b0 .param/l "SRL" 0 6 9, C4<111>;
P_0x61e282a592f0 .param/l "XOR" 0 6 6, C4<100>;
v0x61e282a8e280_0 .net "A", 31 0, L_0x61e282a95550;  alias, 1 drivers
v0x61e282a8e380_0 .var "ALU_Out", 31 0;
L_0x7cab19fb7018 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x61e282a8e460_0 .net "ALU_Sel", 2 0, L_0x7cab19fb7018;  1 drivers
v0x61e282a8e550_0 .net "B", 31 0, L_0x61e282a94a30;  alias, 1 drivers
E_0x61e282a8e220 .event edge, v0x61e282a8e460_0, v0x61e282a8e280_0, v0x61e282a8e550_0;
S_0x61e282a8ec80 .scope module, "myClock" "clock" 3 17, 8 2 0, S_0x61e282a67ce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
v0x61e282a8eed0_0 .var "clk", 0 0;
S_0x61e282a8eff0 .scope module, "myORI" "ori" 3 32, 9 1 0, S_0x61e282a67ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "reg_in";
    .port_info 1 /OUTPUT 32 "reg_out";
    .port_info 2 /INPUT 16 "immediate";
v0x61e282a8ff00_0 .net *"_ivl_1", 0 0, L_0x61e282a94fb0;  1 drivers
v0x61e282a90000_0 .net *"_ivl_2", 15 0, L_0x61e282a95050;  1 drivers
v0x61e282a900e0_0 .net "immediate", 15 0, L_0x61e282a95700;  alias, 1 drivers
v0x61e282a901d0_0 .net "reg_in", 31 0, L_0x61e282a955c0;  alias, 1 drivers
v0x61e282a90290_0 .net "reg_out", 31 0, v0x61e282a8fba0_0;  alias, 1 drivers
v0x61e282a90380_0 .net "sign_extended_immediate", 31 0, L_0x61e282a95460;  1 drivers
L_0x61e282a94fb0 .part L_0x61e282a95700, 15, 1;
LS_0x61e282a95050_0_0 .concat [ 1 1 1 1], L_0x61e282a94fb0, L_0x61e282a94fb0, L_0x61e282a94fb0, L_0x61e282a94fb0;
LS_0x61e282a95050_0_4 .concat [ 1 1 1 1], L_0x61e282a94fb0, L_0x61e282a94fb0, L_0x61e282a94fb0, L_0x61e282a94fb0;
LS_0x61e282a95050_0_8 .concat [ 1 1 1 1], L_0x61e282a94fb0, L_0x61e282a94fb0, L_0x61e282a94fb0, L_0x61e282a94fb0;
LS_0x61e282a95050_0_12 .concat [ 1 1 1 1], L_0x61e282a94fb0, L_0x61e282a94fb0, L_0x61e282a94fb0, L_0x61e282a94fb0;
L_0x61e282a95050 .concat [ 4 4 4 4], LS_0x61e282a95050_0_0, LS_0x61e282a95050_0_4, LS_0x61e282a95050_0_8, LS_0x61e282a95050_0_12;
L_0x61e282a95460 .concat [ 16 16 0 0], L_0x61e282a95700, L_0x61e282a95050;
S_0x61e282a8f220 .scope module, "myALU" "alu" 9 6, 6 1 0, S_0x61e282a8eff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x61e282a8f420 .param/l "ADD" 0 6 2, C4<000>;
P_0x61e282a8f460 .param/l "AND" 0 6 4, C4<010>;
P_0x61e282a8f4a0 .param/l "MUL" 0 6 3, C4<001>;
P_0x61e282a8f4e0 .param/l "NOR" 0 6 7, C4<101>;
P_0x61e282a8f520 .param/l "OR" 0 6 5, C4<011>;
P_0x61e282a8f560 .param/l "SLL" 0 6 8, C4<110>;
P_0x61e282a8f5a0 .param/l "SRL" 0 6 9, C4<111>;
P_0x61e282a8f5e0 .param/l "XOR" 0 6 6, C4<100>;
v0x61e282a8faa0_0 .net "A", 31 0, L_0x61e282a955c0;  alias, 1 drivers
v0x61e282a8fba0_0 .var "ALU_Out", 31 0;
L_0x7cab19fb70a8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x61e282a8fc80_0 .net "ALU_Sel", 2 0, L_0x7cab19fb70a8;  1 drivers
v0x61e282a8fd70_0 .net "B", 31 0, L_0x61e282a95460;  alias, 1 drivers
E_0x61e282a8fa40 .event edge, v0x61e282a8fc80_0, v0x61e282a8faa0_0, v0x61e282a8fd70_0;
S_0x61e282a904b0 .scope module, "prog_mem" "programMem" 3 23, 10 1 0, S_0x61e282a67ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0x61e282a90840_0 .net "instruction", 31 0, v0x61e282a90940_0;  alias, 1 drivers
v0x61e282a90940_0 .var "instruction_reg", 31 0;
v0x61e282a90a20 .array "instructions", 0 31, 31 0;
v0x61e282a90ef0_0 .net "pc", 31 0, v0x61e282a93660_0;  1 drivers
v0x61e282a90a20_0 .array/port v0x61e282a90a20, 0;
v0x61e282a90a20_1 .array/port v0x61e282a90a20, 1;
v0x61e282a90a20_2 .array/port v0x61e282a90a20, 2;
E_0x61e282a906d0/0 .event edge, v0x61e282a90ef0_0, v0x61e282a90a20_0, v0x61e282a90a20_1, v0x61e282a90a20_2;
v0x61e282a90a20_3 .array/port v0x61e282a90a20, 3;
v0x61e282a90a20_4 .array/port v0x61e282a90a20, 4;
v0x61e282a90a20_5 .array/port v0x61e282a90a20, 5;
v0x61e282a90a20_6 .array/port v0x61e282a90a20, 6;
E_0x61e282a906d0/1 .event edge, v0x61e282a90a20_3, v0x61e282a90a20_4, v0x61e282a90a20_5, v0x61e282a90a20_6;
v0x61e282a90a20_7 .array/port v0x61e282a90a20, 7;
v0x61e282a90a20_8 .array/port v0x61e282a90a20, 8;
v0x61e282a90a20_9 .array/port v0x61e282a90a20, 9;
v0x61e282a90a20_10 .array/port v0x61e282a90a20, 10;
E_0x61e282a906d0/2 .event edge, v0x61e282a90a20_7, v0x61e282a90a20_8, v0x61e282a90a20_9, v0x61e282a90a20_10;
v0x61e282a90a20_11 .array/port v0x61e282a90a20, 11;
v0x61e282a90a20_12 .array/port v0x61e282a90a20, 12;
v0x61e282a90a20_13 .array/port v0x61e282a90a20, 13;
v0x61e282a90a20_14 .array/port v0x61e282a90a20, 14;
E_0x61e282a906d0/3 .event edge, v0x61e282a90a20_11, v0x61e282a90a20_12, v0x61e282a90a20_13, v0x61e282a90a20_14;
v0x61e282a90a20_15 .array/port v0x61e282a90a20, 15;
v0x61e282a90a20_16 .array/port v0x61e282a90a20, 16;
v0x61e282a90a20_17 .array/port v0x61e282a90a20, 17;
v0x61e282a90a20_18 .array/port v0x61e282a90a20, 18;
E_0x61e282a906d0/4 .event edge, v0x61e282a90a20_15, v0x61e282a90a20_16, v0x61e282a90a20_17, v0x61e282a90a20_18;
v0x61e282a90a20_19 .array/port v0x61e282a90a20, 19;
v0x61e282a90a20_20 .array/port v0x61e282a90a20, 20;
v0x61e282a90a20_21 .array/port v0x61e282a90a20, 21;
v0x61e282a90a20_22 .array/port v0x61e282a90a20, 22;
E_0x61e282a906d0/5 .event edge, v0x61e282a90a20_19, v0x61e282a90a20_20, v0x61e282a90a20_21, v0x61e282a90a20_22;
v0x61e282a90a20_23 .array/port v0x61e282a90a20, 23;
v0x61e282a90a20_24 .array/port v0x61e282a90a20, 24;
v0x61e282a90a20_25 .array/port v0x61e282a90a20, 25;
v0x61e282a90a20_26 .array/port v0x61e282a90a20, 26;
E_0x61e282a906d0/6 .event edge, v0x61e282a90a20_23, v0x61e282a90a20_24, v0x61e282a90a20_25, v0x61e282a90a20_26;
v0x61e282a90a20_27 .array/port v0x61e282a90a20, 27;
v0x61e282a90a20_28 .array/port v0x61e282a90a20, 28;
v0x61e282a90a20_29 .array/port v0x61e282a90a20, 29;
v0x61e282a90a20_30 .array/port v0x61e282a90a20, 30;
E_0x61e282a906d0/7 .event edge, v0x61e282a90a20_27, v0x61e282a90a20_28, v0x61e282a90a20_29, v0x61e282a90a20_30;
v0x61e282a90a20_31 .array/port v0x61e282a90a20, 31;
E_0x61e282a906d0/8 .event edge, v0x61e282a90a20_31;
E_0x61e282a906d0 .event/or E_0x61e282a906d0/0, E_0x61e282a906d0/1, E_0x61e282a906d0/2, E_0x61e282a906d0/3, E_0x61e282a906d0/4, E_0x61e282a906d0/5, E_0x61e282a906d0/6, E_0x61e282a906d0/7, E_0x61e282a906d0/8;
S_0x61e282a91030 .scope module, "regFile" "registerFile" 3 27, 11 1 0, S_0x61e282a67ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "readReg1";
    .port_info 1 /INPUT 5 "readReg2";
    .port_info 2 /INPUT 5 "writeReg";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x61e282a91470_0 .var/i "i", 31 0;
v0x61e282a91570_0 .var "readData1", 31 0;
v0x61e282a91650_0 .var "readData2", 31 0;
v0x61e282a91740_0 .net "readReg1", 4 0, v0x61e282a939e0_0;  1 drivers
v0x61e282a91820_0 .net "readReg2", 4 0, v0x61e282a93ab0_0;  1 drivers
v0x61e282a91950 .array "registers", 0 31, 31 0;
v0x61e282a91e10_0 .net "writeData", 31 0, v0x61e282a940d0_0;  1 drivers
v0x61e282a91ef0_0 .net "writeEnable", 0 0, v0x61e282a94330_0;  1 drivers
v0x61e282a91fb0_0 .net "writeReg", 4 0, v0x61e282a94400_0;  1 drivers
E_0x61e282a91300/0 .event edge, v0x61e282a91ef0_0, v0x61e282a91e10_0, v0x61e282a91fb0_0, v0x61e282a91740_0;
v0x61e282a91950_0 .array/port v0x61e282a91950, 0;
v0x61e282a91950_1 .array/port v0x61e282a91950, 1;
v0x61e282a91950_2 .array/port v0x61e282a91950, 2;
v0x61e282a91950_3 .array/port v0x61e282a91950, 3;
E_0x61e282a91300/1 .event edge, v0x61e282a91950_0, v0x61e282a91950_1, v0x61e282a91950_2, v0x61e282a91950_3;
v0x61e282a91950_4 .array/port v0x61e282a91950, 4;
v0x61e282a91950_5 .array/port v0x61e282a91950, 5;
v0x61e282a91950_6 .array/port v0x61e282a91950, 6;
v0x61e282a91950_7 .array/port v0x61e282a91950, 7;
E_0x61e282a91300/2 .event edge, v0x61e282a91950_4, v0x61e282a91950_5, v0x61e282a91950_6, v0x61e282a91950_7;
v0x61e282a91950_8 .array/port v0x61e282a91950, 8;
v0x61e282a91950_9 .array/port v0x61e282a91950, 9;
v0x61e282a91950_10 .array/port v0x61e282a91950, 10;
v0x61e282a91950_11 .array/port v0x61e282a91950, 11;
E_0x61e282a91300/3 .event edge, v0x61e282a91950_8, v0x61e282a91950_9, v0x61e282a91950_10, v0x61e282a91950_11;
v0x61e282a91950_12 .array/port v0x61e282a91950, 12;
v0x61e282a91950_13 .array/port v0x61e282a91950, 13;
v0x61e282a91950_14 .array/port v0x61e282a91950, 14;
v0x61e282a91950_15 .array/port v0x61e282a91950, 15;
E_0x61e282a91300/4 .event edge, v0x61e282a91950_12, v0x61e282a91950_13, v0x61e282a91950_14, v0x61e282a91950_15;
v0x61e282a91950_16 .array/port v0x61e282a91950, 16;
v0x61e282a91950_17 .array/port v0x61e282a91950, 17;
v0x61e282a91950_18 .array/port v0x61e282a91950, 18;
v0x61e282a91950_19 .array/port v0x61e282a91950, 19;
E_0x61e282a91300/5 .event edge, v0x61e282a91950_16, v0x61e282a91950_17, v0x61e282a91950_18, v0x61e282a91950_19;
v0x61e282a91950_20 .array/port v0x61e282a91950, 20;
v0x61e282a91950_21 .array/port v0x61e282a91950, 21;
v0x61e282a91950_22 .array/port v0x61e282a91950, 22;
v0x61e282a91950_23 .array/port v0x61e282a91950, 23;
E_0x61e282a91300/6 .event edge, v0x61e282a91950_20, v0x61e282a91950_21, v0x61e282a91950_22, v0x61e282a91950_23;
v0x61e282a91950_24 .array/port v0x61e282a91950, 24;
v0x61e282a91950_25 .array/port v0x61e282a91950, 25;
v0x61e282a91950_26 .array/port v0x61e282a91950, 26;
v0x61e282a91950_27 .array/port v0x61e282a91950, 27;
E_0x61e282a91300/7 .event edge, v0x61e282a91950_24, v0x61e282a91950_25, v0x61e282a91950_26, v0x61e282a91950_27;
v0x61e282a91950_28 .array/port v0x61e282a91950, 28;
v0x61e282a91950_29 .array/port v0x61e282a91950, 29;
v0x61e282a91950_30 .array/port v0x61e282a91950, 30;
v0x61e282a91950_31 .array/port v0x61e282a91950, 31;
E_0x61e282a91300/8 .event edge, v0x61e282a91950_28, v0x61e282a91950_29, v0x61e282a91950_30, v0x61e282a91950_31;
E_0x61e282a91300/9 .event edge, v0x61e282a91820_0;
E_0x61e282a91300 .event/or E_0x61e282a91300/0, E_0x61e282a91300/1, E_0x61e282a91300/2, E_0x61e282a91300/3, E_0x61e282a91300/4, E_0x61e282a91300/5, E_0x61e282a91300/6, E_0x61e282a91300/7, E_0x61e282a91300/8, E_0x61e282a91300/9;
    .scope S_0x61e282a8ec80;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61e282a8eed0_0, 0, 1;
T_0.0 ;
    %delay 5000, 0;
    %load/vec4 v0x61e282a8eed0_0;
    %inv;
    %store/vec4 v0x61e282a8eed0_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0x61e282a904b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61e282a90940_0, 0, 32;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 537526292, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 537985032, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 2921857024, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 2921922568, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 2922053628, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 537395208, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 2903048192, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 19419168, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 19421218, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 21727234, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 2366832636, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 36868130, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 35688448, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 2903638016, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e282a90a20, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x61e282a904b0;
T_2 ;
    %wait E_0x61e282a906d0;
    %ix/getv 4, v0x61e282a90ef0_0;
    %load/vec4a v0x61e282a90a20, 4;
    %store/vec4 v0x61e282a90940_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x61e282a676a0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61e282a21c50_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x61e282a21c50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x61e282a21c50_0;
    %store/vec4a v0x61e282a21f50, 4, 0;
    %load/vec4 v0x61e282a21c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61e282a21c50_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x61e282a676a0;
T_4 ;
    %wait E_0x61e282a09fb0;
    %load/vec4 v0x61e282a220d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x61e282a21f50, 4;
    %assign/vec4 v0x61e282a21950_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x61e282a676a0;
T_5 ;
    %wait E_0x61e282a1f400;
    %load/vec4 v0x61e282a217d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x61e282a21ad0_0;
    %load/vec4 v0x61e282a220d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61e282a21f50, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x61e282a91030;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61e282a91470_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x61e282a91470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x61e282a91470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61e282a91950, 0, 4;
    %load/vec4 v0x61e282a91470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61e282a91470_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x61e282a91030;
T_7 ;
    %wait E_0x61e282a91300;
    %load/vec4 v0x61e282a91ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x61e282a91e10_0;
    %load/vec4 v0x61e282a91fb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61e282a91950, 0, 4;
T_7.0 ;
    %load/vec4 v0x61e282a91740_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x61e282a91950, 4;
    %store/vec4 v0x61e282a91570_0, 0, 32;
    %load/vec4 v0x61e282a91820_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x61e282a91950, 4;
    %store/vec4 v0x61e282a91650_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x61e282a8cf30;
T_8 ;
    %wait E_0x61e282a728a0;
    %load/vec4 v0x61e282a8d740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61e282a8d660_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x61e282a8d560_0;
    %load/vec4 v0x61e282a8d830_0;
    %add;
    %store/vec4 v0x61e282a8d660_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x61e282a8d560_0;
    %load/vec4 v0x61e282a8d830_0;
    %mul;
    %store/vec4 v0x61e282a8d660_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x61e282a8d560_0;
    %load/vec4 v0x61e282a8d830_0;
    %and;
    %store/vec4 v0x61e282a8d660_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x61e282a8d560_0;
    %load/vec4 v0x61e282a8d830_0;
    %or;
    %store/vec4 v0x61e282a8d660_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x61e282a8d560_0;
    %load/vec4 v0x61e282a8d830_0;
    %xor;
    %store/vec4 v0x61e282a8d660_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x61e282a8d560_0;
    %load/vec4 v0x61e282a8d830_0;
    %or;
    %inv;
    %store/vec4 v0x61e282a8d660_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x61e282a8d560_0;
    %ix/getv 4, v0x61e282a8d830_0;
    %shiftl 4;
    %store/vec4 v0x61e282a8d660_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x61e282a8d560_0;
    %ix/getv 4, v0x61e282a8d830_0;
    %shiftr 4;
    %store/vec4 v0x61e282a8d660_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x61e282a8dc10;
T_9 ;
    %wait E_0x61e282a8e220;
    %load/vec4 v0x61e282a8e460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61e282a8e380_0, 0, 32;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x61e282a8e280_0;
    %load/vec4 v0x61e282a8e550_0;
    %add;
    %store/vec4 v0x61e282a8e380_0, 0, 32;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x61e282a8e280_0;
    %load/vec4 v0x61e282a8e550_0;
    %mul;
    %store/vec4 v0x61e282a8e380_0, 0, 32;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x61e282a8e280_0;
    %load/vec4 v0x61e282a8e550_0;
    %and;
    %store/vec4 v0x61e282a8e380_0, 0, 32;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x61e282a8e280_0;
    %load/vec4 v0x61e282a8e550_0;
    %or;
    %store/vec4 v0x61e282a8e380_0, 0, 32;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x61e282a8e280_0;
    %load/vec4 v0x61e282a8e550_0;
    %xor;
    %store/vec4 v0x61e282a8e380_0, 0, 32;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x61e282a8e280_0;
    %load/vec4 v0x61e282a8e550_0;
    %or;
    %inv;
    %store/vec4 v0x61e282a8e380_0, 0, 32;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x61e282a8e280_0;
    %ix/getv 4, v0x61e282a8e550_0;
    %shiftl 4;
    %store/vec4 v0x61e282a8e380_0, 0, 32;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x61e282a8e280_0;
    %ix/getv 4, v0x61e282a8e550_0;
    %shiftr 4;
    %store/vec4 v0x61e282a8e380_0, 0, 32;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x61e282a8c020;
T_10 ;
    %wait E_0x61e282a728e0;
    %load/vec4 v0x61e282a8c790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61e282a8c6b0_0, 0, 32;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x61e282a34020_0;
    %load/vec4 v0x61e282a8c850_0;
    %add;
    %store/vec4 v0x61e282a8c6b0_0, 0, 32;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x61e282a34020_0;
    %load/vec4 v0x61e282a8c850_0;
    %mul;
    %store/vec4 v0x61e282a8c6b0_0, 0, 32;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x61e282a34020_0;
    %load/vec4 v0x61e282a8c850_0;
    %and;
    %store/vec4 v0x61e282a8c6b0_0, 0, 32;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x61e282a34020_0;
    %load/vec4 v0x61e282a8c850_0;
    %or;
    %store/vec4 v0x61e282a8c6b0_0, 0, 32;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x61e282a34020_0;
    %load/vec4 v0x61e282a8c850_0;
    %xor;
    %store/vec4 v0x61e282a8c6b0_0, 0, 32;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x61e282a34020_0;
    %load/vec4 v0x61e282a8c850_0;
    %or;
    %inv;
    %store/vec4 v0x61e282a8c6b0_0, 0, 32;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x61e282a34020_0;
    %ix/getv 4, v0x61e282a8c850_0;
    %shiftl 4;
    %store/vec4 v0x61e282a8c6b0_0, 0, 32;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x61e282a34020_0;
    %ix/getv 4, v0x61e282a8c850_0;
    %shiftr 4;
    %store/vec4 v0x61e282a8c6b0_0, 0, 32;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x61e282a8f220;
T_11 ;
    %wait E_0x61e282a8fa40;
    %load/vec4 v0x61e282a8fc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61e282a8fba0_0, 0, 32;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v0x61e282a8faa0_0;
    %load/vec4 v0x61e282a8fd70_0;
    %add;
    %store/vec4 v0x61e282a8fba0_0, 0, 32;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v0x61e282a8faa0_0;
    %load/vec4 v0x61e282a8fd70_0;
    %mul;
    %store/vec4 v0x61e282a8fba0_0, 0, 32;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x61e282a8faa0_0;
    %load/vec4 v0x61e282a8fd70_0;
    %and;
    %store/vec4 v0x61e282a8fba0_0, 0, 32;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x61e282a8faa0_0;
    %load/vec4 v0x61e282a8fd70_0;
    %or;
    %store/vec4 v0x61e282a8fba0_0, 0, 32;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x61e282a8faa0_0;
    %load/vec4 v0x61e282a8fd70_0;
    %xor;
    %store/vec4 v0x61e282a8fba0_0, 0, 32;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x61e282a8faa0_0;
    %load/vec4 v0x61e282a8fd70_0;
    %or;
    %inv;
    %store/vec4 v0x61e282a8fba0_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x61e282a8faa0_0;
    %ix/getv 4, v0x61e282a8fd70_0;
    %shiftl 4;
    %store/vec4 v0x61e282a8fba0_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x61e282a8faa0_0;
    %ix/getv 4, v0x61e282a8fd70_0;
    %shiftr 4;
    %store/vec4 v0x61e282a8fba0_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x61e282a67ce0;
T_12 ;
    %load/vec4 v0x61e282a931d0_0;
    %store/vec4 v0x61e282a93660_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x61e282a67ce0;
T_13 ;
    %wait E_0x61e2829e6ef0;
    %load/vec4 v0x61e282a93660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61e282a93660_0, 0, 32;
    %jmp T_13;
    .thread T_13;
    .scope S_0x61e282a67ce0;
T_14 ;
    %wait E_0x61e2829e6ae0;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x61e282a935a0_0, 0, 6;
    %load/vec4 v0x61e282a935a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %jmp T_14.12;
T_14.0 ;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61e282a93d20_0, 0, 5;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61e282a93ff0_0, 0, 5;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x61e282a93750_0, 0, 5;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x61e282a92f40_0, 0, 6;
    %load/vec4 v0x61e282a93d20_0;
    %store/vec4 v0x61e282a939e0_0, 0, 5;
    %load/vec4 v0x61e282a93ff0_0;
    %store/vec4 v0x61e282a93ab0_0, 0, 5;
    %load/vec4 v0x61e282a93b80_0;
    %store/vec4 v0x61e282a92c80_0, 0, 32;
    %load/vec4 v0x61e282a93c50_0;
    %store/vec4 v0x61e282a92d40_0, 0, 32;
    %load/vec4 v0x61e282a93750_0;
    %store/vec4 v0x61e282a94400_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %load/vec4 v0x61e282a92f40_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %jmp T_14.22;
T_14.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61e282a92460_0, 0, 3;
    %jmp T_14.22;
T_14.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x61e282a92460_0, 0, 3;
    %jmp T_14.22;
T_14.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x61e282a92460_0, 0, 3;
    %jmp T_14.22;
T_14.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x61e282a92460_0, 0, 3;
    %jmp T_14.22;
T_14.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x61e282a92460_0, 0, 3;
    %jmp T_14.22;
T_14.18 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x61e282a92460_0, 0, 3;
    %jmp T_14.22;
T_14.19 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x61e282a92460_0, 0, 3;
    %jmp T_14.22;
T_14.20 ;
    %load/vec4 v0x61e282a93b80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x61e282a93660_0, 0, 32;
    %jmp T_14.22;
T_14.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %load/vec4 v0x61e282a92c80_0;
    %load/vec4 v0x61e282a92d40_0;
    %cmp/u;
    %jmp/0xz  T_14.23, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61e282a940d0_0, 0, 32;
    %jmp T_14.24;
T_14.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61e282a940d0_0, 0, 32;
T_14.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %jmp T_14.22;
T_14.22 ;
    %pop/vec4 1;
    %load/vec4 v0x61e282a92520_0;
    %store/vec4 v0x61e282a940d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %jmp T_14.12;
T_14.1 ;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61e282a93d20_0, 0, 5;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61e282a93ff0_0, 0, 5;
    %load/vec4 v0x61e282a93d20_0;
    %store/vec4 v0x61e282a939e0_0, 0, 5;
    %load/vec4 v0x61e282a93ff0_0;
    %store/vec4 v0x61e282a94400_0, 0, 5;
    %load/vec4 v0x61e282a93b80_0;
    %store/vec4 v0x61e282a921b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %load/vec4 v0x61e282a92370_0;
    %store/vec4 v0x61e282a940d0_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %jmp T_14.12;
T_14.2 ;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61e282a93d20_0, 0, 5;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61e282a93ff0_0, 0, 5;
    %load/vec4 v0x61e282a92de0_0;
    %store/vec4 v0x61e282a939e0_0, 0, 5;
    %load/vec4 v0x61e282a93ff0_0;
    %store/vec4 v0x61e282a93ab0_0, 0, 5;
    %load/vec4 v0x61e282a93b80_0;
    %store/vec4 v0x61e282a921b0_0, 0, 32;
    %load/vec4 v0x61e282a92370_0;
    %store/vec4 v0x61e282a93410_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61e282a94260_0, 0, 1;
    %load/vec4 v0x61e282a93c50_0;
    %store/vec4 v0x61e282a934d0_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61e282a94260_0, 0, 1;
    %jmp T_14.12;
T_14.3 ;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61e282a92de0_0, 0, 5;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61e282a93ff0_0, 0, 5;
    %load/vec4 v0x61e282a92de0_0;
    %store/vec4 v0x61e282a939e0_0, 0, 5;
    %load/vec4 v0x61e282a93b80_0;
    %store/vec4 v0x61e282a921b0_0, 0, 32;
    %load/vec4 v0x61e282a92370_0;
    %store/vec4 v0x61e282a93410_0, 0, 32;
    %load/vec4 v0x61e282a93ff0_0;
    %store/vec4 v0x61e282a94400_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %load/vec4 v0x61e282a93810_0;
    %store/vec4 v0x61e282a940d0_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %jmp T_14.12;
T_14.4 ;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61e282a93d20_0, 0, 5;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61e282a93ff0_0, 0, 5;
    %load/vec4 v0x61e282a93d20_0;
    %store/vec4 v0x61e282a939e0_0, 0, 5;
    %load/vec4 v0x61e282a93b80_0;
    %store/vec4 v0x61e282a926f0_0, 0, 32;
    %load/vec4 v0x61e282a93ff0_0;
    %store/vec4 v0x61e282a94400_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %load/vec4 v0x61e282a928c0_0;
    %store/vec4 v0x61e282a940d0_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %jmp T_14.12;
T_14.5 ;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61e282a93d20_0, 0, 5;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61e282a93ff0_0, 0, 5;
    %load/vec4 v0x61e282a93d20_0;
    %store/vec4 v0x61e282a939e0_0, 0, 5;
    %load/vec4 v0x61e282a93ff0_0;
    %store/vec4 v0x61e282a94400_0, 0, 5;
    %load/vec4 v0x61e282a93b80_0;
    %store/vec4 v0x61e282a92980_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %load/vec4 v0x61e282a92b70_0;
    %store/vec4 v0x61e282a940d0_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %jmp T_14.12;
T_14.6 ;
    %load/vec4 v0x61e282a93660_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 32;
    %store/vec4 v0x61e282a93660_0, 0, 32;
    %jmp T_14.12;
T_14.7 ;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61e282a93d20_0, 0, 5;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61e282a93ff0_0, 0, 5;
    %load/vec4 v0x61e282a93d20_0;
    %store/vec4 v0x61e282a939e0_0, 0, 5;
    %load/vec4 v0x61e282a93ff0_0;
    %store/vec4 v0x61e282a93ab0_0, 0, 5;
    %load/vec4 v0x61e282a93b80_0;
    %load/vec4 v0x61e282a93c50_0;
    %cmp/e;
    %jmp/0xz  T_14.25, 4;
    %load/vec4 v0x61e282a93660_0;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0x61e282a93660_0, 0, 32;
T_14.25 ;
    %jmp T_14.12;
T_14.8 ;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x61e282a93d20_0, 0, 5;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x61e282a93ff0_0, 0, 5;
    %load/vec4 v0x61e282a93d20_0;
    %store/vec4 v0x61e282a939e0_0, 0, 5;
    %load/vec4 v0x61e282a93ff0_0;
    %store/vec4 v0x61e282a93ab0_0, 0, 5;
    %load/vec4 v0x61e282a93b80_0;
    %load/vec4 v0x61e282a93c50_0;
    %cmp/ne;
    %jmp/0xz  T_14.27, 4;
    %load/vec4 v0x61e282a93660_0;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0x61e282a93660_0, 0, 32;
T_14.27 ;
    %jmp T_14.12;
T_14.9 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x61e282a94400_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %load/vec4 v0x61e282a93660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61e282a940d0_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61e282a94330_0, 0, 1;
    %load/vec4 v0x61e282a93660_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x61e282a932b0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 32;
    %store/vec4 v0x61e282a93660_0, 0, 32;
    %jmp T_14.12;
T_14.10 ;
    %delay 2000, 0;
    %vpi_call 3 212 "$finish" {0 0 0};
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x61e282a67fa0;
T_15 ;
    %vpi_call 2 7 "$dumpfile", "hw2.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61e282a67fa0 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "memoryFile.v";
    "addi.v";
    "alu.v";
    "andi.v";
    "clock.v";
    "ori.v";
    "programMem.v";
    "registerFile.v";
