verilog-project is a variable defined in `verilog-mode.el'.<br/>Its value is nil<br/><br/>  Automatically becomes buffer-local when set.<br/><br/>Documentation:<br/>Default name of Project for Verilog header.<br/>If set will become buffer local.