# Compile of ALU.v was successful.
# Compile of controlUnit.v was successful.
# Compile of defines.v was successful.
# Compile of forwarding-unit.v was successful.
# Compile of pc.v was successful.
# Compile of processor.v was successful.
# Compile of regfile.v was successful.
# Compile of writeBack.v was successful.
# Compile of controller.v was successful.
# Compile of dataMemory.v was successful.
# Compile of instructionMemory.v was successful.
# Compile of controllerTB.v was successful.
# Compile of DEBuffer.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 14:21:36 on Dec 23,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
quit -sim
# End time: 14:22:00 on Dec 23,2022, Elapsed time: 0:00:24
# Errors: 0, Warnings: 2
# Compile of ALU.v was successful.
# Compile of controlUnit.v was successful.
# Compile of defines.v was successful.
# Compile of forwarding-unit.v was successful.
# Compile of pc.v was successful.
# Compile of processor.v failed with 6 errors.
# Compile of regfile.v was successful.
# Compile of writeBack.v was successful.
# Compile of controller.v failed with 3 errors.
# Compile of dataMemory.v was successful.
# Compile of instructionMemory.v was successful.
# Compile of controllerTB.v was successful.
# Compile of DEBuffer.v was successful.
# 13 compiles, 2 failed with 9 errors.
# Compile of ALU.v was successful.
# Compile of controlUnit.v was successful.
# Compile of defines.v was successful.
# Compile of forwarding-unit.v was successful.
# Compile of pc.v was successful.
# Compile of processor.v failed with 5 errors.
# Compile of regfile.v was successful.
# Compile of writeBack.v was successful.
# Compile of controller.v failed with 1 errors.
# Compile of dataMemory.v was successful.
# Compile of instructionMemory.v was successful.
# Compile of controllerTB.v was successful.
# Compile of DEBuffer.v was successful.
# 13 compiles, 2 failed with 6 errors.
# Compile of controller.v was successful.
# Compile of processor.v failed with 5 errors.
# Compile of processor.v failed with 4 errors.
# Compile of processor.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 14:39:57 on Dec 23,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/*
add wave -position end sim:/controllerTB/*
add wave -position end sim:/controllerTB/controller/processor/*
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     x,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
quit -sim
# End time: 14:52:44 on Dec 23,2022, Elapsed time: 0:12:47
# Errors: 0, Warnings: 7
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 14:53:30 on Dec 23,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =    10,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =    10,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
quit -sim
# End time: 14:54:22 on Dec 23,2022, Elapsed time: 0:00:52
# Errors: 0, Warnings: 2
# Compile of controllerTB.v was successful.
# Load canceled
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 14:56:39 on Dec 23,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =    10,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =    10,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
quit -sim
# End time: 15:05:27 on Dec 23,2022, Elapsed time: 0:08:48
# Errors: 0, Warnings: 3
# Compile of ALU.v was successful.
# Compile of controlUnit.v was successful.
# Compile of defines.v was successful.
# Compile of forwarding-unit.v was successful.
# Compile of pc.v was successful.
# Compile of processor.v was successful.
# Compile of regfile.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 15:06:28 on Dec 23,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
# Compile of writeBack.v was successful.
# Compile of controller.v was successful.
# Compile of dataMemory.v was successful.
# Compile of instructionMemory.v was successful.
# Compile of controllerTB.v was successful.
# Compile of DEBuffer.v was successful.
# 13 compiles, 0 failed with no errors.
add wave -position end sim:/controllerTB/controller/processor/*
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =    10,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     6,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     6,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
quit -sim
# End time: 15:08:18 on Dec 23,2022, Elapsed time: 0:01:50
# Errors: 0, Warnings: 2
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 15:09:54 on Dec 23,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =    10,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     6,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     6,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
quit -sim
# End time: 15:11:36 on Dec 23,2022, Elapsed time: 0:01:42
# Errors: 0, Warnings: 2
# Load canceled
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 15:16:47 on Dec 23,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =    10,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     6,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     6,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     6,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
quit -sim
# End time: 15:20:38 on Dec 23,2022, Elapsed time: 0:03:51
# Errors: 0, Warnings: 2
# Compile of ALU.v was successful.
# Compile of controlUnit.v was successful.
# Compile of defines.v was successful.
# Compile of forwarding-unit.v was successful.
# Compile of pc.v was successful.
# Compile of processor.v was successful.
# Compile of regfile.v was successful.
# Compile of writeBack.v was successful.
# Compile of controller.v was successful.
# Compile of dataMemory.v was successful.
# Compile of instructionMemory.v was successful.
# Compile of controllerTB.v was successful.
# Compile of DEBuffer.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 15:20:53 on Dec 23,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =    10,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     6,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     6,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =    24,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
quit -sim
# End time: 15:22:45 on Dec 23,2022, Elapsed time: 0:01:52
# Errors: 0, Warnings: 2
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 15:22:57 on Dec 23,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =    10,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     6,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     6,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =    24,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     3,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
quit -sim
# End time: 15:24:29 on Dec 23,2022, Elapsed time: 0:01:32
# Errors: 0, Warnings: 2
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 15:25:12 on Dec 23,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =    10,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     6,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     6,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =    24,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     1,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     1,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     1,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     1,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     1,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
quit -sim
# End time: 15:26:18 on Dec 23,2022, Elapsed time: 0:01:06
# Errors: 0, Warnings: 2
