module tb_mux_4x1();

reg in0, in1, in2, in3;
reg [1:0] select;
wire out;

mux_4x1 mux_4x1_tb
(
	.in0(in0),
	.in1(in1),
	.in2(in2),
	.in3(in3),
	.select(select),
	.out(out)
);

initial
begin
	in0 = 0;
	in1 = 0;
	in2 = 1;
	in3 = 0;
	select = 0;
end

always
begin
	#5 in0 = 1;
	#5 in0 = 0;
end

always
begin
	#50 in3 = 1;
	#50 in3 = 0;
end

always
begin
	#200 select = 1;
	#200 select = 2;
	#200 select = 3;
	#200 select = 0;
end

endmodule

	

