# Note: You can use # to add comments to the file.
# Please do not edit this file.
# The filelist*.txt is a manifest file that is synchronized to your workspace in DSim Cloud.
# The DSim simulator in DSim Cloud will consume this file.

# Order of files seems super-important and should be in dependency order. 
# Compilation passes regardless of the order, but elaboration fails if order is reversed.

# Beginning of the manifest file
# List of Design Files
../rtl/verilog/fp16/fp16_add.v
../rtl/verilog/fp16/fp16_classify.v

# List of UVM Lib Files
../verif/lib/fp_utils.sv
../verif/lib/fp_model_base.sv
../verif/lib/fp_scoreboard.sv
../verif/lib/fp_transaction_base.sv

# List of Testbench Files
../verif/tests/fp16_add/fp16_add_if.sv
# ../verif/tests/fp16_add/fp16_add_transaction.sv
# ../verif/tests/fp16_add/fp16_add_driver.sv
# ../verif/tests/fp16_add/fp16_add_monitor.sv
# ../verif/tests/fp16_add/fp16_add_agent.sv
# ../verif/tests/fp16_add/fp16_add_model.sv
# ../verif/tests/fp16_add/fp16_add_env.sv
# ../verif/tests/fp16_add/fp16_add_base_test.sv
# ../verif/tests/fp16_add/fp16_add_random_sequence.sv
# ../verif/tests/fp16_add/fp16_add_random_test.sv
# ../verif/tests/fp16_add/fp16_add_special_cases_sequence.sv
# ../verif/tests/fp16_add/fp16_add_special_cases_test.sv
# ../verif/tests/fp16_add/fp16_add_combined_sequence.sv
# ../verif/tests/fp16_add/fp16_add_combined_test.sv

# Only list the package file, the rest will be pulled in by includes.
../verif/tests/fp16_add/fp16_add_pkg.sv


# Testbench Top
../verif/tests/fp16_add/fp16_add_tb_top.sv

../verif/tests/fp16_classify/fp16_classify_if.sv
../verif/tests/fp16_classify/fp16_classify_pkg.sv
../verif/tests/fp16_classify/fp16_classify_tb_top.sv
