

================================================================
== Vivado HLS Report for 'shuffle_48_l_p'
================================================================
* Date:           Sun Dec 16 18:15:06 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub1x1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  21313|  30913|  21313|  30913|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+-----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+-----------+-----------+-----------+------+----------+
        |- Loop 1         |  21312|  30912| 222 ~ 322 |          -|          -|    96|    no    |
        | + Loop 1.1      |    220|    320|  22 ~ 32  |          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |     20|     30|   2 ~ 3   |          -|          -|    10|    no    |
        +-----------------+-------+-------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond & !tmp_536)
	6  / (!exitcond & tmp_536)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_7 (10)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:664
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (12)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_28, %.loopexit.loopexit ]

ST_2: tmp_536 (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.loopexit:1  %tmp_536 = trunc i7 %co to i1

ST_2: exitcond3 (14)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:664
.loopexit:2  %exitcond3 = icmp eq i7 %co, -32

ST_2: empty (15)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_28 (16)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:664
.loopexit:4  %co_28 = add i7 1, %co

ST_2: StgValue_13 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.loopexit:5  br i1 %exitcond3, label %3, label %.preheader4.preheader

ST_2: tmp_s (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4.preheader:0  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl2_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4.preheader:1  %p_shl2_cast = zext i10 %tmp_s to i11

ST_2: tmp_429 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4.preheader:2  %tmp_429 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl3_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader4.preheader:3  %p_shl3_cast = zext i8 %tmp_429 to i11

ST_2: tmp_430 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader4.preheader:4  %tmp_430 = add i11 %p_shl3_cast, %p_shl2_cast

ST_2: arrayNo (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4.preheader:5  %arrayNo = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %co, i32 1, i32 3)

ST_2: tmp_431 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4.preheader:6  %tmp_431 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %co, i32 4, i32 6)

ST_2: tmp_432 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4.preheader:7  %tmp_432 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_431, i3 0)

ST_2: p_shl_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4.preheader:8  %p_shl_cast = zext i6 %tmp_432 to i7

ST_2: tmp_433 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4.preheader:9  %tmp_433 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_431, i1 false)

ST_2: p_shl1_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4.preheader:10  %p_shl1_cast = zext i4 %tmp_433 to i7

ST_2: tmp_434 (30)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4.preheader:11  %tmp_434 = add i7 %p_shl1_cast, %p_shl_cast

ST_2: StgValue_26 (31)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader4.preheader:12  br label %.preheader4

ST_2: StgValue_27 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:672
:0  ret void


 <State 3>: 4.67ns
ST_3: h (33)  [1/1] 0.00ns
.preheader4:0  %h = phi i4 [ 0, %.preheader4.preheader ], [ %h_25, %.preheader4.loopexit ]

ST_3: exitcond2 (34)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader4:1  %exitcond2 = icmp eq i4 %h, -6

ST_3: empty_162 (35)  [1/1] 0.00ns
.preheader4:2  %empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_3: h_25 (36)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader4:3  %h_25 = add i4 %h, 1

ST_3: StgValue_32 (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader4:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast9 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:0  %tmp_cast9 = zext i4 %h to i7

ST_3: tmp_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:1  %tmp_cast = zext i4 %h to i11

ST_3: tmp_435 (41)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:2  %tmp_435 = add i11 %tmp_cast, %tmp_430

ST_3: tmp_537 (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:3  %tmp_537 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_435, i3 0)

ST_3: p_shl6_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:4  %p_shl6_cast = zext i14 %tmp_537 to i15

ST_3: tmp_540 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:5  %tmp_540 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_435, i1 false)

ST_3: p_shl7_cast (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:6  %p_shl7_cast = zext i12 %tmp_540 to i15

ST_3: tmp_436 (46)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:7  %tmp_436 = add i15 %p_shl6_cast, %p_shl7_cast

ST_3: tmp_437 (47)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:8  %tmp_437 = add i7 %tmp_cast9, %tmp_434

ST_3: tmp_541 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:9  %tmp_541 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_437, i3 0)

ST_3: p_shl4_cast (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:10  %p_shl4_cast = zext i10 %tmp_541 to i11

ST_3: tmp_545 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:11  %tmp_545 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_437, i1 false)

ST_3: p_shl5_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:12  %p_shl5_cast = zext i8 %tmp_545 to i11

ST_3: tmp_438 (52)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:667
.preheader.preheader:13  %tmp_438 = add i11 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_47 (53)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:14  br label %.preheader

ST_3: StgValue_48 (94)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.58ns
ST_4: w (55)  [1/1] 0.00ns
.preheader:0  %w = phi i4 [ %w_30, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_4: exitcond (56)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader:1  %exitcond = icmp eq i4 %w, -6

ST_4: empty_163 (57)  [1/1] 0.00ns
.preheader:2  %empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_4: w_30 (58)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader:3  %w_30 = add i4 %w, 1

ST_4: StgValue_53 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader:4  br i1 %exitcond, label %.preheader4.loopexit, label %1

ST_4: StgValue_54 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:0  br i1 %tmp_536, label %._crit_edge, label %2

ST_4: tmp_218_cast8 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:0  %tmp_218_cast8 = zext i4 %w to i11

ST_4: tmp_218_cast (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:1  %tmp_218_cast = zext i4 %w to i15

ST_4: tmp_439 (65)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:667
:2  %tmp_439 = add i15 %tmp_436, %tmp_218_cast

ST_4: tmp_440 (68)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:667
:5  %tmp_440 = add i11 %tmp_438, %tmp_218_cast8

ST_4: tmp_544_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:6  %tmp_544_cast = zext i11 %tmp_440 to i64

ST_4: buffer1_1_48_8x8_p_V (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:7  %buffer1_1_48_8x8_p_V = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_2, i64 0, i64 %tmp_544_cast

ST_4: buffer1_1_48_8x8_p_V_85 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:8  %buffer1_1_48_8x8_p_V_85 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_5, i64 0, i64 %tmp_544_cast

ST_4: buffer1_1_48_8x8_p_V_86 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:9  %buffer1_1_48_8x8_p_V_86 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_8, i64 0, i64 %tmp_544_cast

ST_4: buffer1_1_48_8x8_p_V_87 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:10  %buffer1_1_48_8x8_p_V_87 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_4, i64 0, i64 %tmp_544_cast

ST_4: buffer1_1_48_8x8_p_V_88 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:11  %buffer1_1_48_8x8_p_V_88 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_1, i64 0, i64 %tmp_544_cast

ST_4: buffer1_1_48_8x8_p_V_89 (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:12  %buffer1_1_48_8x8_p_V_89 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_3, i64 0, i64 %tmp_544_cast

ST_4: buffer1_1_48_8x8_p_V_90 (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:13  %buffer1_1_48_8x8_p_V_90 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_7, i64 0, i64 %tmp_544_cast

ST_4: buffer1_1_48_8x8_p_V_91 (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:14  %buffer1_1_48_8x8_p_V_91 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_6, i64 0, i64 %tmp_544_cast

ST_4: buffer1_1_48_8x8_p_V_92 (78)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:15  %buffer1_1_48_8x8_p_V_92 = load i8* %buffer1_1_48_8x8_p_V_86, align 1

ST_4: buffer1_1_48_8x8_p_V_93 (79)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:16  %buffer1_1_48_8x8_p_V_93 = load i8* %buffer1_1_48_8x8_p_V_88, align 1

ST_4: buffer1_1_48_8x8_p_V_94 (80)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:17  %buffer1_1_48_8x8_p_V_94 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_4: buffer1_1_48_8x8_p_V_95 (81)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:18  %buffer1_1_48_8x8_p_V_95 = load i8* %buffer1_1_48_8x8_p_V_89, align 1

ST_4: buffer1_1_48_8x8_p_V_96 (82)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:19  %buffer1_1_48_8x8_p_V_96 = load i8* %buffer1_1_48_8x8_p_V_87, align 1

ST_4: buffer1_1_48_8x8_p_V_97 (83)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:20  %buffer1_1_48_8x8_p_V_97 = load i8* %buffer1_1_48_8x8_p_V_85, align 1

ST_4: buffer1_1_48_8x8_p_V_98 (84)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:21  %buffer1_1_48_8x8_p_V_98 = load i8* %buffer1_1_48_8x8_p_V_91, align 1

ST_4: buffer1_1_48_8x8_p_V_99 (85)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:22  %buffer1_1_48_8x8_p_V_99 = load i8* %buffer1_1_48_8x8_p_V_90, align 1

ST_4: StgValue_76 (92)  [1/1] 0.00ns
.preheader4.loopexit:0  br label %.preheader4


 <State 5>: 5.73ns
ST_5: buffer1_1_48_8x8_p_V_92 (78)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:15  %buffer1_1_48_8x8_p_V_92 = load i8* %buffer1_1_48_8x8_p_V_86, align 1

ST_5: buffer1_1_48_8x8_p_V_93 (79)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:16  %buffer1_1_48_8x8_p_V_93 = load i8* %buffer1_1_48_8x8_p_V_88, align 1

ST_5: buffer1_1_48_8x8_p_V_94 (80)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:17  %buffer1_1_48_8x8_p_V_94 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_5: buffer1_1_48_8x8_p_V_95 (81)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:18  %buffer1_1_48_8x8_p_V_95 = load i8* %buffer1_1_48_8x8_p_V_89, align 1

ST_5: buffer1_1_48_8x8_p_V_96 (82)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:19  %buffer1_1_48_8x8_p_V_96 = load i8* %buffer1_1_48_8x8_p_V_87, align 1

ST_5: buffer1_1_48_8x8_p_V_97 (83)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:20  %buffer1_1_48_8x8_p_V_97 = load i8* %buffer1_1_48_8x8_p_V_85, align 1

ST_5: buffer1_1_48_8x8_p_V_98 (84)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:21  %buffer1_1_48_8x8_p_V_98 = load i8* %buffer1_1_48_8x8_p_V_91, align 1

ST_5: buffer1_1_48_8x8_p_V_99 (85)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:22  %buffer1_1_48_8x8_p_V_99 = load i8* %buffer1_1_48_8x8_p_V_90, align 1

ST_5: tmp (86)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:667
:23  %tmp = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_48_8x8_p_V_92, i8 %buffer1_1_48_8x8_p_V_93, i8 %buffer1_1_48_8x8_p_V_94, i8 %buffer1_1_48_8x8_p_V_95, i8 %buffer1_1_48_8x8_p_V_96, i8 %buffer1_1_48_8x8_p_V_97, i8 %buffer1_1_48_8x8_p_V_98, i8 %buffer1_1_48_8x8_p_V_99, i3 %arrayNo)


 <State 6>: 3.25ns
ST_6: tmp_543_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:3  %tmp_543_cast = zext i15 %tmp_439 to i64

ST_6: output_V_addr (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:4  %output_V_addr = getelementptr [9600 x i8]* %output_V, i64 0, i64 %tmp_543_cast

ST_6: StgValue_88 (87)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:667
:24  store i8 %tmp, i8* %output_V_addr, align 1

ST_6: StgValue_89 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:667
:25  br label %._crit_edge

ST_6: StgValue_90 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
._crit_edge:0  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:664) [12]  (1.59 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:664) [12]  (0 ns)
	'icmp' operation ('exitcond3', acceleartor_hls_padding/components.cpp:664) [14]  (2.91 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:665) [33]  (0 ns)
	'add' operation ('tmp_435', acceleartor_hls_padding/components.cpp:667) [41]  (2.33 ns)
	'add' operation ('tmp_436', acceleartor_hls_padding/components.cpp:667) [46]  (2.34 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:666) [55]  (0 ns)
	'add' operation ('tmp_440', acceleartor_hls_padding/components.cpp:667) [68]  (2.33 ns)
	'getelementptr' operation ('buffer1_1_48_8x8_p_V_86', acceleartor_hls_padding/components.cpp:667) [72]  (0 ns)
	'load' operation ('buffer1_1_48_8x8_p_V_92', acceleartor_hls_padding/components.cpp:667) on array 'buffer1_1_48_8x8_p_V_8' [78]  (3.25 ns)

 <State 5>: 5.73ns
The critical path consists of the following:
	'load' operation ('buffer1_1_48_8x8_p_V_92', acceleartor_hls_padding/components.cpp:667) on array 'buffer1_1_48_8x8_p_V_8' [78]  (3.25 ns)
	'mux' operation ('tmp', acceleartor_hls_padding/components.cpp:667) [86]  (2.48 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_V_addr', acceleartor_hls_padding/components.cpp:667) [67]  (0 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:667) of variable 'tmp', acceleartor_hls_padding/components.cpp:667 on array 'output_V' [87]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
