-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matchedfilter is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of matchedfilter is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matchedfilter,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.419000,HLS_SYN_LAT=2604,HLS_SYN_TPT=none,HLS_SYN_MEM=256,HLS_SYN_DSP=1280,HLS_SYN_FF=126833,HLS_SYN_LUT=100885,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln53_fu_2475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln67_fu_2687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal icmp_ln82_reg_3328 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal icmp_ln82_reg_3328_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i3_0_reg_2318 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln53_fu_2481_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal select_ln59_1_fu_2507_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_fu_2681_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln67_fu_2693_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal select_ln72_1_fu_2719_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_1_fu_2907_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal mulout_real_reg_3168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_DiagMul_fu_2329_ap_ready : STD_LOGIC;
    signal grp_DiagMul_fu_2329_ap_done : STD_LOGIC;
    signal mulout_real_0_1_reg_3173 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_1_reg_3178 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_1_1_reg_3183 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_2_reg_3188 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_2_1_reg_3193 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_3_reg_3198 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_3_1_reg_3203 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_4_reg_3208 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_4_1_reg_3213 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_5_reg_3218 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_5_1_reg_3223 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_6_reg_3228 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_6_1_reg_3233 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_7_reg_3238 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_real_7_1_reg_3243 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_reg_3248 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_0_1_reg_3253 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_1_reg_3258 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_1_1_reg_3263 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_2_reg_3268 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_2_1_reg_3273 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_3_reg_3278 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_3_1_reg_3283 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_4_reg_3288 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_4_1_reg_3293 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_5_reg_3298 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_5_1_reg_3303 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_6_reg_3308 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_6_1_reg_3313 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_7_reg_3318 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulout_imag_7_1_reg_3323 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln82_fu_3041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state7_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_state9_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal i_2_fu_3047_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal tmp_7_fu_3061_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_reg_3337 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_3083_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_reg_3342 : STD_LOGIC_VECTOR (31 downto 0);
    signal valOut_last_V_fu_3105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_V_reg_3347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state7 : STD_LOGIC;
    signal rxmat_real_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_0_ce0 : STD_LOGIC;
    signal rxmat_real_0_we0 : STD_LOGIC;
    signal rxmat_real_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_0_ce1 : STD_LOGIC;
    signal rxmat_real_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_1_ce0 : STD_LOGIC;
    signal rxmat_real_1_we0 : STD_LOGIC;
    signal rxmat_real_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_1_ce1 : STD_LOGIC;
    signal rxmat_real_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_2_ce0 : STD_LOGIC;
    signal rxmat_real_2_we0 : STD_LOGIC;
    signal rxmat_real_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_2_ce1 : STD_LOGIC;
    signal rxmat_real_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_3_ce0 : STD_LOGIC;
    signal rxmat_real_3_we0 : STD_LOGIC;
    signal rxmat_real_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_3_ce1 : STD_LOGIC;
    signal rxmat_real_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_4_ce0 : STD_LOGIC;
    signal rxmat_real_4_we0 : STD_LOGIC;
    signal rxmat_real_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_4_ce1 : STD_LOGIC;
    signal rxmat_real_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_5_ce0 : STD_LOGIC;
    signal rxmat_real_5_we0 : STD_LOGIC;
    signal rxmat_real_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_5_ce1 : STD_LOGIC;
    signal rxmat_real_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_6_ce0 : STD_LOGIC;
    signal rxmat_real_6_we0 : STD_LOGIC;
    signal rxmat_real_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_6_ce1 : STD_LOGIC;
    signal rxmat_real_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_7_ce0 : STD_LOGIC;
    signal rxmat_real_7_we0 : STD_LOGIC;
    signal rxmat_real_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_7_ce1 : STD_LOGIC;
    signal rxmat_real_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_8_ce0 : STD_LOGIC;
    signal rxmat_real_8_we0 : STD_LOGIC;
    signal rxmat_real_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_8_ce1 : STD_LOGIC;
    signal rxmat_real_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_9_ce0 : STD_LOGIC;
    signal rxmat_real_9_we0 : STD_LOGIC;
    signal rxmat_real_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_9_ce1 : STD_LOGIC;
    signal rxmat_real_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_10_ce0 : STD_LOGIC;
    signal rxmat_real_10_we0 : STD_LOGIC;
    signal rxmat_real_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_10_ce1 : STD_LOGIC;
    signal rxmat_real_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_11_ce0 : STD_LOGIC;
    signal rxmat_real_11_we0 : STD_LOGIC;
    signal rxmat_real_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_11_ce1 : STD_LOGIC;
    signal rxmat_real_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_12_ce0 : STD_LOGIC;
    signal rxmat_real_12_we0 : STD_LOGIC;
    signal rxmat_real_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_12_ce1 : STD_LOGIC;
    signal rxmat_real_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_13_ce0 : STD_LOGIC;
    signal rxmat_real_13_we0 : STD_LOGIC;
    signal rxmat_real_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_13_ce1 : STD_LOGIC;
    signal rxmat_real_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_14_ce0 : STD_LOGIC;
    signal rxmat_real_14_we0 : STD_LOGIC;
    signal rxmat_real_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_14_ce1 : STD_LOGIC;
    signal rxmat_real_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_15_ce0 : STD_LOGIC;
    signal rxmat_real_15_we0 : STD_LOGIC;
    signal rxmat_real_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_15_ce1 : STD_LOGIC;
    signal rxmat_real_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_16_ce0 : STD_LOGIC;
    signal rxmat_real_16_we0 : STD_LOGIC;
    signal rxmat_real_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_16_ce1 : STD_LOGIC;
    signal rxmat_real_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_17_ce0 : STD_LOGIC;
    signal rxmat_real_17_we0 : STD_LOGIC;
    signal rxmat_real_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_17_ce1 : STD_LOGIC;
    signal rxmat_real_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_18_ce0 : STD_LOGIC;
    signal rxmat_real_18_we0 : STD_LOGIC;
    signal rxmat_real_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_18_ce1 : STD_LOGIC;
    signal rxmat_real_18_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_19_ce0 : STD_LOGIC;
    signal rxmat_real_19_we0 : STD_LOGIC;
    signal rxmat_real_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_19_ce1 : STD_LOGIC;
    signal rxmat_real_19_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_20_ce0 : STD_LOGIC;
    signal rxmat_real_20_we0 : STD_LOGIC;
    signal rxmat_real_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_20_ce1 : STD_LOGIC;
    signal rxmat_real_20_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_21_ce0 : STD_LOGIC;
    signal rxmat_real_21_we0 : STD_LOGIC;
    signal rxmat_real_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_21_ce1 : STD_LOGIC;
    signal rxmat_real_21_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_22_ce0 : STD_LOGIC;
    signal rxmat_real_22_we0 : STD_LOGIC;
    signal rxmat_real_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_22_ce1 : STD_LOGIC;
    signal rxmat_real_22_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_23_ce0 : STD_LOGIC;
    signal rxmat_real_23_we0 : STD_LOGIC;
    signal rxmat_real_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_23_ce1 : STD_LOGIC;
    signal rxmat_real_23_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_24_ce0 : STD_LOGIC;
    signal rxmat_real_24_we0 : STD_LOGIC;
    signal rxmat_real_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_24_ce1 : STD_LOGIC;
    signal rxmat_real_24_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_25_ce0 : STD_LOGIC;
    signal rxmat_real_25_we0 : STD_LOGIC;
    signal rxmat_real_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_25_ce1 : STD_LOGIC;
    signal rxmat_real_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_26_ce0 : STD_LOGIC;
    signal rxmat_real_26_we0 : STD_LOGIC;
    signal rxmat_real_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_26_ce1 : STD_LOGIC;
    signal rxmat_real_26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_27_ce0 : STD_LOGIC;
    signal rxmat_real_27_we0 : STD_LOGIC;
    signal rxmat_real_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_27_ce1 : STD_LOGIC;
    signal rxmat_real_27_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_28_ce0 : STD_LOGIC;
    signal rxmat_real_28_we0 : STD_LOGIC;
    signal rxmat_real_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_28_ce1 : STD_LOGIC;
    signal rxmat_real_28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_29_ce0 : STD_LOGIC;
    signal rxmat_real_29_we0 : STD_LOGIC;
    signal rxmat_real_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_29_ce1 : STD_LOGIC;
    signal rxmat_real_29_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_30_ce0 : STD_LOGIC;
    signal rxmat_real_30_we0 : STD_LOGIC;
    signal rxmat_real_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_30_ce1 : STD_LOGIC;
    signal rxmat_real_30_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_real_31_ce0 : STD_LOGIC;
    signal rxmat_real_31_we0 : STD_LOGIC;
    signal rxmat_real_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_real_31_ce1 : STD_LOGIC;
    signal rxmat_real_31_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_0_ce0 : STD_LOGIC;
    signal rxmat_imag_0_we0 : STD_LOGIC;
    signal rxmat_imag_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_0_ce1 : STD_LOGIC;
    signal rxmat_imag_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_1_ce0 : STD_LOGIC;
    signal rxmat_imag_1_we0 : STD_LOGIC;
    signal rxmat_imag_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_1_ce1 : STD_LOGIC;
    signal rxmat_imag_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_2_ce0 : STD_LOGIC;
    signal rxmat_imag_2_we0 : STD_LOGIC;
    signal rxmat_imag_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_2_ce1 : STD_LOGIC;
    signal rxmat_imag_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_3_ce0 : STD_LOGIC;
    signal rxmat_imag_3_we0 : STD_LOGIC;
    signal rxmat_imag_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_3_ce1 : STD_LOGIC;
    signal rxmat_imag_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_4_ce0 : STD_LOGIC;
    signal rxmat_imag_4_we0 : STD_LOGIC;
    signal rxmat_imag_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_4_ce1 : STD_LOGIC;
    signal rxmat_imag_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_5_ce0 : STD_LOGIC;
    signal rxmat_imag_5_we0 : STD_LOGIC;
    signal rxmat_imag_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_5_ce1 : STD_LOGIC;
    signal rxmat_imag_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_6_ce0 : STD_LOGIC;
    signal rxmat_imag_6_we0 : STD_LOGIC;
    signal rxmat_imag_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_6_ce1 : STD_LOGIC;
    signal rxmat_imag_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_7_ce0 : STD_LOGIC;
    signal rxmat_imag_7_we0 : STD_LOGIC;
    signal rxmat_imag_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_7_ce1 : STD_LOGIC;
    signal rxmat_imag_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_8_ce0 : STD_LOGIC;
    signal rxmat_imag_8_we0 : STD_LOGIC;
    signal rxmat_imag_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_8_ce1 : STD_LOGIC;
    signal rxmat_imag_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_9_ce0 : STD_LOGIC;
    signal rxmat_imag_9_we0 : STD_LOGIC;
    signal rxmat_imag_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_9_ce1 : STD_LOGIC;
    signal rxmat_imag_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_10_ce0 : STD_LOGIC;
    signal rxmat_imag_10_we0 : STD_LOGIC;
    signal rxmat_imag_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_10_ce1 : STD_LOGIC;
    signal rxmat_imag_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_11_ce0 : STD_LOGIC;
    signal rxmat_imag_11_we0 : STD_LOGIC;
    signal rxmat_imag_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_11_ce1 : STD_LOGIC;
    signal rxmat_imag_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_12_ce0 : STD_LOGIC;
    signal rxmat_imag_12_we0 : STD_LOGIC;
    signal rxmat_imag_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_12_ce1 : STD_LOGIC;
    signal rxmat_imag_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_13_ce0 : STD_LOGIC;
    signal rxmat_imag_13_we0 : STD_LOGIC;
    signal rxmat_imag_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_13_ce1 : STD_LOGIC;
    signal rxmat_imag_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_14_ce0 : STD_LOGIC;
    signal rxmat_imag_14_we0 : STD_LOGIC;
    signal rxmat_imag_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_14_ce1 : STD_LOGIC;
    signal rxmat_imag_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_15_ce0 : STD_LOGIC;
    signal rxmat_imag_15_we0 : STD_LOGIC;
    signal rxmat_imag_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_15_ce1 : STD_LOGIC;
    signal rxmat_imag_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_16_ce0 : STD_LOGIC;
    signal rxmat_imag_16_we0 : STD_LOGIC;
    signal rxmat_imag_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_16_ce1 : STD_LOGIC;
    signal rxmat_imag_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_17_ce0 : STD_LOGIC;
    signal rxmat_imag_17_we0 : STD_LOGIC;
    signal rxmat_imag_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_17_ce1 : STD_LOGIC;
    signal rxmat_imag_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_18_ce0 : STD_LOGIC;
    signal rxmat_imag_18_we0 : STD_LOGIC;
    signal rxmat_imag_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_18_ce1 : STD_LOGIC;
    signal rxmat_imag_18_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_19_ce0 : STD_LOGIC;
    signal rxmat_imag_19_we0 : STD_LOGIC;
    signal rxmat_imag_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_19_ce1 : STD_LOGIC;
    signal rxmat_imag_19_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_20_ce0 : STD_LOGIC;
    signal rxmat_imag_20_we0 : STD_LOGIC;
    signal rxmat_imag_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_20_ce1 : STD_LOGIC;
    signal rxmat_imag_20_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_21_ce0 : STD_LOGIC;
    signal rxmat_imag_21_we0 : STD_LOGIC;
    signal rxmat_imag_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_21_ce1 : STD_LOGIC;
    signal rxmat_imag_21_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_22_ce0 : STD_LOGIC;
    signal rxmat_imag_22_we0 : STD_LOGIC;
    signal rxmat_imag_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_22_ce1 : STD_LOGIC;
    signal rxmat_imag_22_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_23_ce0 : STD_LOGIC;
    signal rxmat_imag_23_we0 : STD_LOGIC;
    signal rxmat_imag_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_23_ce1 : STD_LOGIC;
    signal rxmat_imag_23_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_24_ce0 : STD_LOGIC;
    signal rxmat_imag_24_we0 : STD_LOGIC;
    signal rxmat_imag_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_24_ce1 : STD_LOGIC;
    signal rxmat_imag_24_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_25_ce0 : STD_LOGIC;
    signal rxmat_imag_25_we0 : STD_LOGIC;
    signal rxmat_imag_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_25_ce1 : STD_LOGIC;
    signal rxmat_imag_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_26_ce0 : STD_LOGIC;
    signal rxmat_imag_26_we0 : STD_LOGIC;
    signal rxmat_imag_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_26_ce1 : STD_LOGIC;
    signal rxmat_imag_26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_27_ce0 : STD_LOGIC;
    signal rxmat_imag_27_we0 : STD_LOGIC;
    signal rxmat_imag_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_27_ce1 : STD_LOGIC;
    signal rxmat_imag_27_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_28_ce0 : STD_LOGIC;
    signal rxmat_imag_28_we0 : STD_LOGIC;
    signal rxmat_imag_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_28_ce1 : STD_LOGIC;
    signal rxmat_imag_28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_29_ce0 : STD_LOGIC;
    signal rxmat_imag_29_we0 : STD_LOGIC;
    signal rxmat_imag_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_29_ce1 : STD_LOGIC;
    signal rxmat_imag_29_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_30_ce0 : STD_LOGIC;
    signal rxmat_imag_30_we0 : STD_LOGIC;
    signal rxmat_imag_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_30_ce1 : STD_LOGIC;
    signal rxmat_imag_30_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_imag_31_ce0 : STD_LOGIC;
    signal rxmat_imag_31_we0 : STD_LOGIC;
    signal rxmat_imag_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_imag_31_ce1 : STD_LOGIC;
    signal rxmat_imag_31_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_0_ce0 : STD_LOGIC;
    signal xmat_real_0_we0 : STD_LOGIC;
    signal xmat_real_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_0_ce1 : STD_LOGIC;
    signal xmat_real_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_1_ce0 : STD_LOGIC;
    signal xmat_real_1_we0 : STD_LOGIC;
    signal xmat_real_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_1_ce1 : STD_LOGIC;
    signal xmat_real_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_2_ce0 : STD_LOGIC;
    signal xmat_real_2_we0 : STD_LOGIC;
    signal xmat_real_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_2_ce1 : STD_LOGIC;
    signal xmat_real_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_3_ce0 : STD_LOGIC;
    signal xmat_real_3_we0 : STD_LOGIC;
    signal xmat_real_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_3_ce1 : STD_LOGIC;
    signal xmat_real_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_4_ce0 : STD_LOGIC;
    signal xmat_real_4_we0 : STD_LOGIC;
    signal xmat_real_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_4_ce1 : STD_LOGIC;
    signal xmat_real_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_5_ce0 : STD_LOGIC;
    signal xmat_real_5_we0 : STD_LOGIC;
    signal xmat_real_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_5_ce1 : STD_LOGIC;
    signal xmat_real_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_6_ce0 : STD_LOGIC;
    signal xmat_real_6_we0 : STD_LOGIC;
    signal xmat_real_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_6_ce1 : STD_LOGIC;
    signal xmat_real_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_7_ce0 : STD_LOGIC;
    signal xmat_real_7_we0 : STD_LOGIC;
    signal xmat_real_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_7_ce1 : STD_LOGIC;
    signal xmat_real_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_8_ce0 : STD_LOGIC;
    signal xmat_real_8_we0 : STD_LOGIC;
    signal xmat_real_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_8_ce1 : STD_LOGIC;
    signal xmat_real_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_9_ce0 : STD_LOGIC;
    signal xmat_real_9_we0 : STD_LOGIC;
    signal xmat_real_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_9_ce1 : STD_LOGIC;
    signal xmat_real_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_10_ce0 : STD_LOGIC;
    signal xmat_real_10_we0 : STD_LOGIC;
    signal xmat_real_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_10_ce1 : STD_LOGIC;
    signal xmat_real_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_11_ce0 : STD_LOGIC;
    signal xmat_real_11_we0 : STD_LOGIC;
    signal xmat_real_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_11_ce1 : STD_LOGIC;
    signal xmat_real_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_12_ce0 : STD_LOGIC;
    signal xmat_real_12_we0 : STD_LOGIC;
    signal xmat_real_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_12_ce1 : STD_LOGIC;
    signal xmat_real_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_13_ce0 : STD_LOGIC;
    signal xmat_real_13_we0 : STD_LOGIC;
    signal xmat_real_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_13_ce1 : STD_LOGIC;
    signal xmat_real_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_14_ce0 : STD_LOGIC;
    signal xmat_real_14_we0 : STD_LOGIC;
    signal xmat_real_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_14_ce1 : STD_LOGIC;
    signal xmat_real_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_15_ce0 : STD_LOGIC;
    signal xmat_real_15_we0 : STD_LOGIC;
    signal xmat_real_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_15_ce1 : STD_LOGIC;
    signal xmat_real_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_16_ce0 : STD_LOGIC;
    signal xmat_real_16_we0 : STD_LOGIC;
    signal xmat_real_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_16_ce1 : STD_LOGIC;
    signal xmat_real_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_17_ce0 : STD_LOGIC;
    signal xmat_real_17_we0 : STD_LOGIC;
    signal xmat_real_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_17_ce1 : STD_LOGIC;
    signal xmat_real_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_18_ce0 : STD_LOGIC;
    signal xmat_real_18_we0 : STD_LOGIC;
    signal xmat_real_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_18_ce1 : STD_LOGIC;
    signal xmat_real_18_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_19_ce0 : STD_LOGIC;
    signal xmat_real_19_we0 : STD_LOGIC;
    signal xmat_real_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_19_ce1 : STD_LOGIC;
    signal xmat_real_19_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_20_ce0 : STD_LOGIC;
    signal xmat_real_20_we0 : STD_LOGIC;
    signal xmat_real_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_20_ce1 : STD_LOGIC;
    signal xmat_real_20_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_21_ce0 : STD_LOGIC;
    signal xmat_real_21_we0 : STD_LOGIC;
    signal xmat_real_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_21_ce1 : STD_LOGIC;
    signal xmat_real_21_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_22_ce0 : STD_LOGIC;
    signal xmat_real_22_we0 : STD_LOGIC;
    signal xmat_real_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_22_ce1 : STD_LOGIC;
    signal xmat_real_22_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_23_ce0 : STD_LOGIC;
    signal xmat_real_23_we0 : STD_LOGIC;
    signal xmat_real_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_23_ce1 : STD_LOGIC;
    signal xmat_real_23_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_24_ce0 : STD_LOGIC;
    signal xmat_real_24_we0 : STD_LOGIC;
    signal xmat_real_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_24_ce1 : STD_LOGIC;
    signal xmat_real_24_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_25_ce0 : STD_LOGIC;
    signal xmat_real_25_we0 : STD_LOGIC;
    signal xmat_real_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_25_ce1 : STD_LOGIC;
    signal xmat_real_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_26_ce0 : STD_LOGIC;
    signal xmat_real_26_we0 : STD_LOGIC;
    signal xmat_real_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_26_ce1 : STD_LOGIC;
    signal xmat_real_26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_27_ce0 : STD_LOGIC;
    signal xmat_real_27_we0 : STD_LOGIC;
    signal xmat_real_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_27_ce1 : STD_LOGIC;
    signal xmat_real_27_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_28_ce0 : STD_LOGIC;
    signal xmat_real_28_we0 : STD_LOGIC;
    signal xmat_real_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_28_ce1 : STD_LOGIC;
    signal xmat_real_28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_29_ce0 : STD_LOGIC;
    signal xmat_real_29_we0 : STD_LOGIC;
    signal xmat_real_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_29_ce1 : STD_LOGIC;
    signal xmat_real_29_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_30_ce0 : STD_LOGIC;
    signal xmat_real_30_we0 : STD_LOGIC;
    signal xmat_real_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_30_ce1 : STD_LOGIC;
    signal xmat_real_30_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_real_31_ce0 : STD_LOGIC;
    signal xmat_real_31_we0 : STD_LOGIC;
    signal xmat_real_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_real_31_ce1 : STD_LOGIC;
    signal xmat_real_31_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_0_ce0 : STD_LOGIC;
    signal xmat_imag_0_we0 : STD_LOGIC;
    signal xmat_imag_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_0_ce1 : STD_LOGIC;
    signal xmat_imag_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_1_ce0 : STD_LOGIC;
    signal xmat_imag_1_we0 : STD_LOGIC;
    signal xmat_imag_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_1_ce1 : STD_LOGIC;
    signal xmat_imag_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_2_ce0 : STD_LOGIC;
    signal xmat_imag_2_we0 : STD_LOGIC;
    signal xmat_imag_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_2_ce1 : STD_LOGIC;
    signal xmat_imag_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_3_ce0 : STD_LOGIC;
    signal xmat_imag_3_we0 : STD_LOGIC;
    signal xmat_imag_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_3_ce1 : STD_LOGIC;
    signal xmat_imag_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_4_ce0 : STD_LOGIC;
    signal xmat_imag_4_we0 : STD_LOGIC;
    signal xmat_imag_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_4_ce1 : STD_LOGIC;
    signal xmat_imag_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_5_ce0 : STD_LOGIC;
    signal xmat_imag_5_we0 : STD_LOGIC;
    signal xmat_imag_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_5_ce1 : STD_LOGIC;
    signal xmat_imag_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_6_ce0 : STD_LOGIC;
    signal xmat_imag_6_we0 : STD_LOGIC;
    signal xmat_imag_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_6_ce1 : STD_LOGIC;
    signal xmat_imag_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_7_ce0 : STD_LOGIC;
    signal xmat_imag_7_we0 : STD_LOGIC;
    signal xmat_imag_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_7_ce1 : STD_LOGIC;
    signal xmat_imag_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_8_ce0 : STD_LOGIC;
    signal xmat_imag_8_we0 : STD_LOGIC;
    signal xmat_imag_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_8_ce1 : STD_LOGIC;
    signal xmat_imag_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_9_ce0 : STD_LOGIC;
    signal xmat_imag_9_we0 : STD_LOGIC;
    signal xmat_imag_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_9_ce1 : STD_LOGIC;
    signal xmat_imag_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_10_ce0 : STD_LOGIC;
    signal xmat_imag_10_we0 : STD_LOGIC;
    signal xmat_imag_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_10_ce1 : STD_LOGIC;
    signal xmat_imag_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_11_ce0 : STD_LOGIC;
    signal xmat_imag_11_we0 : STD_LOGIC;
    signal xmat_imag_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_11_ce1 : STD_LOGIC;
    signal xmat_imag_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_12_ce0 : STD_LOGIC;
    signal xmat_imag_12_we0 : STD_LOGIC;
    signal xmat_imag_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_12_ce1 : STD_LOGIC;
    signal xmat_imag_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_13_ce0 : STD_LOGIC;
    signal xmat_imag_13_we0 : STD_LOGIC;
    signal xmat_imag_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_13_ce1 : STD_LOGIC;
    signal xmat_imag_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_14_ce0 : STD_LOGIC;
    signal xmat_imag_14_we0 : STD_LOGIC;
    signal xmat_imag_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_14_ce1 : STD_LOGIC;
    signal xmat_imag_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_15_ce0 : STD_LOGIC;
    signal xmat_imag_15_we0 : STD_LOGIC;
    signal xmat_imag_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_15_ce1 : STD_LOGIC;
    signal xmat_imag_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_16_ce0 : STD_LOGIC;
    signal xmat_imag_16_we0 : STD_LOGIC;
    signal xmat_imag_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_16_ce1 : STD_LOGIC;
    signal xmat_imag_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_17_ce0 : STD_LOGIC;
    signal xmat_imag_17_we0 : STD_LOGIC;
    signal xmat_imag_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_17_ce1 : STD_LOGIC;
    signal xmat_imag_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_18_ce0 : STD_LOGIC;
    signal xmat_imag_18_we0 : STD_LOGIC;
    signal xmat_imag_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_18_ce1 : STD_LOGIC;
    signal xmat_imag_18_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_19_ce0 : STD_LOGIC;
    signal xmat_imag_19_we0 : STD_LOGIC;
    signal xmat_imag_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_19_ce1 : STD_LOGIC;
    signal xmat_imag_19_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_20_ce0 : STD_LOGIC;
    signal xmat_imag_20_we0 : STD_LOGIC;
    signal xmat_imag_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_20_ce1 : STD_LOGIC;
    signal xmat_imag_20_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_21_ce0 : STD_LOGIC;
    signal xmat_imag_21_we0 : STD_LOGIC;
    signal xmat_imag_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_21_ce1 : STD_LOGIC;
    signal xmat_imag_21_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_22_ce0 : STD_LOGIC;
    signal xmat_imag_22_we0 : STD_LOGIC;
    signal xmat_imag_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_22_ce1 : STD_LOGIC;
    signal xmat_imag_22_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_23_ce0 : STD_LOGIC;
    signal xmat_imag_23_we0 : STD_LOGIC;
    signal xmat_imag_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_23_ce1 : STD_LOGIC;
    signal xmat_imag_23_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_24_ce0 : STD_LOGIC;
    signal xmat_imag_24_we0 : STD_LOGIC;
    signal xmat_imag_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_24_ce1 : STD_LOGIC;
    signal xmat_imag_24_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_25_ce0 : STD_LOGIC;
    signal xmat_imag_25_we0 : STD_LOGIC;
    signal xmat_imag_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_25_ce1 : STD_LOGIC;
    signal xmat_imag_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_26_ce0 : STD_LOGIC;
    signal xmat_imag_26_we0 : STD_LOGIC;
    signal xmat_imag_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_26_ce1 : STD_LOGIC;
    signal xmat_imag_26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_27_ce0 : STD_LOGIC;
    signal xmat_imag_27_we0 : STD_LOGIC;
    signal xmat_imag_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_27_ce1 : STD_LOGIC;
    signal xmat_imag_27_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_28_ce0 : STD_LOGIC;
    signal xmat_imag_28_we0 : STD_LOGIC;
    signal xmat_imag_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_28_ce1 : STD_LOGIC;
    signal xmat_imag_28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_29_ce0 : STD_LOGIC;
    signal xmat_imag_29_we0 : STD_LOGIC;
    signal xmat_imag_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_29_ce1 : STD_LOGIC;
    signal xmat_imag_29_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_30_ce0 : STD_LOGIC;
    signal xmat_imag_30_we0 : STD_LOGIC;
    signal xmat_imag_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_30_ce1 : STD_LOGIC;
    signal xmat_imag_30_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_imag_31_ce0 : STD_LOGIC;
    signal xmat_imag_31_we0 : STD_LOGIC;
    signal xmat_imag_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_imag_31_ce1 : STD_LOGIC;
    signal xmat_imag_31_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_start : STD_LOGIC;
    signal grp_DiagMul_fu_2329_ap_idle : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_0_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_0_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_1_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_1_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_2_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_2_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_3_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_3_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_4_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_4_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_5_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_5_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_6_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_6_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_7_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_7_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_8_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_8_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_9_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_9_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_10_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_10_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_11_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_11_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_12_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_12_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_13_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_13_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_14_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_14_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_15_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_15_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_16_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_16_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_16_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_17_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_17_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_17_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_18_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_18_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_18_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_19_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_19_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_19_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_20_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_20_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_20_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_21_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_21_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_21_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_22_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_22_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_22_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_23_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_23_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_23_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_24_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_24_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_24_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_25_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_25_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_25_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_26_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_26_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_26_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_27_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_27_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_27_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_28_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_28_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_28_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_29_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_29_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_29_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_30_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_30_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_30_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_31_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_real_31_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_real_31_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_0_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_0_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_1_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_1_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_2_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_2_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_3_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_3_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_4_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_4_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_5_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_5_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_6_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_6_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_7_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_7_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_8_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_8_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_9_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_9_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_10_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_10_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_11_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_11_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_12_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_12_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_13_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_13_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_14_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_14_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_15_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_15_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_16_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_16_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_16_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_17_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_17_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_17_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_18_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_18_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_18_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_19_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_19_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_19_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_20_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_20_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_20_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_21_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_21_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_21_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_22_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_22_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_22_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_23_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_23_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_23_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_24_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_24_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_24_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_25_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_25_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_25_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_26_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_26_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_26_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_27_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_27_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_27_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_28_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_28_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_28_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_29_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_29_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_29_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_30_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_30_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_30_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_31_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_A_imag_31_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_A_imag_31_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_0_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_0_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_1_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_1_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_2_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_2_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_3_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_3_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_4_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_4_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_5_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_5_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_6_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_6_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_7_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_7_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_8_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_8_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_9_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_9_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_10_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_10_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_11_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_11_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_12_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_12_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_13_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_13_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_14_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_14_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_15_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_15_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_16_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_16_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_16_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_17_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_17_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_17_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_18_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_18_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_18_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_19_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_19_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_19_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_20_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_20_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_20_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_21_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_21_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_21_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_22_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_22_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_22_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_23_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_23_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_23_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_24_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_24_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_24_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_25_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_25_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_25_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_26_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_26_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_26_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_27_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_27_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_27_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_28_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_28_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_28_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_29_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_29_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_29_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_30_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_30_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_30_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_31_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_real_31_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_real_31_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_0_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_0_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_1_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_1_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_2_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_2_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_3_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_3_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_4_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_4_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_5_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_5_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_6_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_6_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_7_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_7_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_8_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_8_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_9_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_9_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_10_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_10_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_11_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_11_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_12_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_12_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_13_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_13_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_14_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_14_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_15_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_15_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_16_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_16_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_16_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_17_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_17_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_17_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_18_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_18_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_18_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_19_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_19_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_19_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_20_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_20_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_20_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_21_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_21_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_21_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_22_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_22_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_22_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_23_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_23_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_23_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_24_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_24_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_24_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_25_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_25_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_25_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_26_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_26_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_26_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_27_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_27_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_27_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_28_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_28_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_28_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_29_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_29_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_29_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_30_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_30_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_30_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_31_ce0 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_B_imag_31_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMul_fu_2329_B_imag_31_ce1 : STD_LOGIC;
    signal grp_DiagMul_fu_2329_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_12 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_13 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_17 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_18 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_19 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_20 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_21 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_23 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_24 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_28 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_29 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_30 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMul_fu_2329_ap_return_31 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_reg_2252 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_0_reg_2263 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_0_reg_2274 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten11_reg_2285 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i1_0_reg_2296 : STD_LOGIC_VECTOR (4 downto 0);
    signal j2_0_reg_2307 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DiagMul_fu_2329_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln62_fu_2573_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln75_1_fu_2799_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal trunc_ln59_1_fu_2551_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln59_fu_2515_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln62_fu_2645_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln72_1_fu_2767_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln72_fu_2731_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln75_fu_2871_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln54_fu_2493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_2487_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_2465_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln59_fu_2499_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln59_fu_2561_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_2565_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln681_fu_2641_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln68_fu_2705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_2699_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln72_fu_2711_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln75_fu_2777_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_2781_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln75_fu_2789_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln68_fu_2727_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln75_fu_2793_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln681_1_fu_2867_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln85_fu_3053_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln85_fu_3057_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal bitcast_ln85_fu_3111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_fu_3114_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal regslice_both_out_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int : STD_LOGIC_VECTOR (63 downto 0);
    signal in_stream_TVALID_int : STD_LOGIC;
    signal in_stream_TREADY_int : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TKEEP_int : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_in_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TSTRB_int : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_in_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal out_stream_TDATA_int : STD_LOGIC_VECTOR (63 downto 0);
    signal out_stream_TVALID_int : STD_LOGIC;
    signal out_stream_TREADY_int : STD_LOGIC;
    signal regslice_both_out_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_vld_out : STD_LOGIC;

    component DiagMul IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_real_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_0_ce0 : OUT STD_LOGIC;
        A_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_0_ce1 : OUT STD_LOGIC;
        A_real_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_1_ce0 : OUT STD_LOGIC;
        A_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_1_ce1 : OUT STD_LOGIC;
        A_real_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_2_ce0 : OUT STD_LOGIC;
        A_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_2_ce1 : OUT STD_LOGIC;
        A_real_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_3_ce0 : OUT STD_LOGIC;
        A_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_3_ce1 : OUT STD_LOGIC;
        A_real_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_4_ce0 : OUT STD_LOGIC;
        A_real_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_4_ce1 : OUT STD_LOGIC;
        A_real_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_5_ce0 : OUT STD_LOGIC;
        A_real_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_5_ce1 : OUT STD_LOGIC;
        A_real_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_6_ce0 : OUT STD_LOGIC;
        A_real_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_6_ce1 : OUT STD_LOGIC;
        A_real_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_7_ce0 : OUT STD_LOGIC;
        A_real_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_7_ce1 : OUT STD_LOGIC;
        A_real_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_8_ce0 : OUT STD_LOGIC;
        A_real_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_8_ce1 : OUT STD_LOGIC;
        A_real_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_9_ce0 : OUT STD_LOGIC;
        A_real_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_9_ce1 : OUT STD_LOGIC;
        A_real_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_10_ce0 : OUT STD_LOGIC;
        A_real_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_10_ce1 : OUT STD_LOGIC;
        A_real_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_11_ce0 : OUT STD_LOGIC;
        A_real_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_11_ce1 : OUT STD_LOGIC;
        A_real_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_12_ce0 : OUT STD_LOGIC;
        A_real_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_12_ce1 : OUT STD_LOGIC;
        A_real_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_13_ce0 : OUT STD_LOGIC;
        A_real_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_13_ce1 : OUT STD_LOGIC;
        A_real_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_14_ce0 : OUT STD_LOGIC;
        A_real_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_14_ce1 : OUT STD_LOGIC;
        A_real_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_15_ce0 : OUT STD_LOGIC;
        A_real_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_15_ce1 : OUT STD_LOGIC;
        A_real_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_16_ce0 : OUT STD_LOGIC;
        A_real_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_16_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_16_ce1 : OUT STD_LOGIC;
        A_real_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_17_ce0 : OUT STD_LOGIC;
        A_real_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_17_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_17_ce1 : OUT STD_LOGIC;
        A_real_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_18_ce0 : OUT STD_LOGIC;
        A_real_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_18_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_18_ce1 : OUT STD_LOGIC;
        A_real_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_19_ce0 : OUT STD_LOGIC;
        A_real_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_19_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_19_ce1 : OUT STD_LOGIC;
        A_real_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_20_ce0 : OUT STD_LOGIC;
        A_real_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_20_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_20_ce1 : OUT STD_LOGIC;
        A_real_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_21_ce0 : OUT STD_LOGIC;
        A_real_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_21_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_21_ce1 : OUT STD_LOGIC;
        A_real_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_22_ce0 : OUT STD_LOGIC;
        A_real_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_22_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_22_ce1 : OUT STD_LOGIC;
        A_real_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_23_ce0 : OUT STD_LOGIC;
        A_real_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_23_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_23_ce1 : OUT STD_LOGIC;
        A_real_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_24_ce0 : OUT STD_LOGIC;
        A_real_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_24_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_24_ce1 : OUT STD_LOGIC;
        A_real_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_25_ce0 : OUT STD_LOGIC;
        A_real_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_25_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_25_ce1 : OUT STD_LOGIC;
        A_real_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_26_ce0 : OUT STD_LOGIC;
        A_real_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_26_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_26_ce1 : OUT STD_LOGIC;
        A_real_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_27_ce0 : OUT STD_LOGIC;
        A_real_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_27_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_27_ce1 : OUT STD_LOGIC;
        A_real_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_28_ce0 : OUT STD_LOGIC;
        A_real_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_28_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_28_ce1 : OUT STD_LOGIC;
        A_real_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_29_ce0 : OUT STD_LOGIC;
        A_real_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_29_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_29_ce1 : OUT STD_LOGIC;
        A_real_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_30_ce0 : OUT STD_LOGIC;
        A_real_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_30_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_30_ce1 : OUT STD_LOGIC;
        A_real_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_31_ce0 : OUT STD_LOGIC;
        A_real_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_real_31_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_real_31_ce1 : OUT STD_LOGIC;
        A_real_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_0_ce0 : OUT STD_LOGIC;
        A_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_0_ce1 : OUT STD_LOGIC;
        A_imag_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_1_ce0 : OUT STD_LOGIC;
        A_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_1_ce1 : OUT STD_LOGIC;
        A_imag_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_2_ce0 : OUT STD_LOGIC;
        A_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_2_ce1 : OUT STD_LOGIC;
        A_imag_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_3_ce0 : OUT STD_LOGIC;
        A_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_3_ce1 : OUT STD_LOGIC;
        A_imag_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_4_ce0 : OUT STD_LOGIC;
        A_imag_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_4_ce1 : OUT STD_LOGIC;
        A_imag_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_5_ce0 : OUT STD_LOGIC;
        A_imag_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_5_ce1 : OUT STD_LOGIC;
        A_imag_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_6_ce0 : OUT STD_LOGIC;
        A_imag_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_6_ce1 : OUT STD_LOGIC;
        A_imag_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_7_ce0 : OUT STD_LOGIC;
        A_imag_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_7_ce1 : OUT STD_LOGIC;
        A_imag_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_8_ce0 : OUT STD_LOGIC;
        A_imag_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_8_ce1 : OUT STD_LOGIC;
        A_imag_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_9_ce0 : OUT STD_LOGIC;
        A_imag_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_9_ce1 : OUT STD_LOGIC;
        A_imag_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_10_ce0 : OUT STD_LOGIC;
        A_imag_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_10_ce1 : OUT STD_LOGIC;
        A_imag_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_11_ce0 : OUT STD_LOGIC;
        A_imag_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_11_ce1 : OUT STD_LOGIC;
        A_imag_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_12_ce0 : OUT STD_LOGIC;
        A_imag_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_12_ce1 : OUT STD_LOGIC;
        A_imag_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_13_ce0 : OUT STD_LOGIC;
        A_imag_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_13_ce1 : OUT STD_LOGIC;
        A_imag_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_14_ce0 : OUT STD_LOGIC;
        A_imag_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_14_ce1 : OUT STD_LOGIC;
        A_imag_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_15_ce0 : OUT STD_LOGIC;
        A_imag_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_15_ce1 : OUT STD_LOGIC;
        A_imag_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_16_ce0 : OUT STD_LOGIC;
        A_imag_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_16_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_16_ce1 : OUT STD_LOGIC;
        A_imag_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_17_ce0 : OUT STD_LOGIC;
        A_imag_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_17_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_17_ce1 : OUT STD_LOGIC;
        A_imag_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_18_ce0 : OUT STD_LOGIC;
        A_imag_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_18_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_18_ce1 : OUT STD_LOGIC;
        A_imag_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_19_ce0 : OUT STD_LOGIC;
        A_imag_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_19_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_19_ce1 : OUT STD_LOGIC;
        A_imag_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_20_ce0 : OUT STD_LOGIC;
        A_imag_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_20_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_20_ce1 : OUT STD_LOGIC;
        A_imag_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_21_ce0 : OUT STD_LOGIC;
        A_imag_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_21_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_21_ce1 : OUT STD_LOGIC;
        A_imag_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_22_ce0 : OUT STD_LOGIC;
        A_imag_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_22_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_22_ce1 : OUT STD_LOGIC;
        A_imag_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_23_ce0 : OUT STD_LOGIC;
        A_imag_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_23_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_23_ce1 : OUT STD_LOGIC;
        A_imag_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_24_ce0 : OUT STD_LOGIC;
        A_imag_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_24_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_24_ce1 : OUT STD_LOGIC;
        A_imag_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_25_ce0 : OUT STD_LOGIC;
        A_imag_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_25_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_25_ce1 : OUT STD_LOGIC;
        A_imag_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_26_ce0 : OUT STD_LOGIC;
        A_imag_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_26_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_26_ce1 : OUT STD_LOGIC;
        A_imag_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_27_ce0 : OUT STD_LOGIC;
        A_imag_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_27_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_27_ce1 : OUT STD_LOGIC;
        A_imag_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_28_ce0 : OUT STD_LOGIC;
        A_imag_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_28_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_28_ce1 : OUT STD_LOGIC;
        A_imag_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_29_ce0 : OUT STD_LOGIC;
        A_imag_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_29_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_29_ce1 : OUT STD_LOGIC;
        A_imag_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_30_ce0 : OUT STD_LOGIC;
        A_imag_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_30_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_30_ce1 : OUT STD_LOGIC;
        A_imag_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_31_ce0 : OUT STD_LOGIC;
        A_imag_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_imag_31_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        A_imag_31_ce1 : OUT STD_LOGIC;
        A_imag_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_0_ce0 : OUT STD_LOGIC;
        B_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_0_ce1 : OUT STD_LOGIC;
        B_real_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_1_ce0 : OUT STD_LOGIC;
        B_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_1_ce1 : OUT STD_LOGIC;
        B_real_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_2_ce0 : OUT STD_LOGIC;
        B_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_2_ce1 : OUT STD_LOGIC;
        B_real_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_3_ce0 : OUT STD_LOGIC;
        B_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_3_ce1 : OUT STD_LOGIC;
        B_real_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_4_ce0 : OUT STD_LOGIC;
        B_real_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_4_ce1 : OUT STD_LOGIC;
        B_real_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_5_ce0 : OUT STD_LOGIC;
        B_real_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_5_ce1 : OUT STD_LOGIC;
        B_real_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_6_ce0 : OUT STD_LOGIC;
        B_real_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_6_ce1 : OUT STD_LOGIC;
        B_real_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_7_ce0 : OUT STD_LOGIC;
        B_real_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_7_ce1 : OUT STD_LOGIC;
        B_real_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_8_ce0 : OUT STD_LOGIC;
        B_real_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_8_ce1 : OUT STD_LOGIC;
        B_real_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_9_ce0 : OUT STD_LOGIC;
        B_real_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_9_ce1 : OUT STD_LOGIC;
        B_real_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_10_ce0 : OUT STD_LOGIC;
        B_real_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_10_ce1 : OUT STD_LOGIC;
        B_real_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_11_ce0 : OUT STD_LOGIC;
        B_real_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_11_ce1 : OUT STD_LOGIC;
        B_real_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_12_ce0 : OUT STD_LOGIC;
        B_real_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_12_ce1 : OUT STD_LOGIC;
        B_real_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_13_ce0 : OUT STD_LOGIC;
        B_real_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_13_ce1 : OUT STD_LOGIC;
        B_real_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_14_ce0 : OUT STD_LOGIC;
        B_real_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_14_ce1 : OUT STD_LOGIC;
        B_real_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_15_ce0 : OUT STD_LOGIC;
        B_real_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_15_ce1 : OUT STD_LOGIC;
        B_real_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_16_ce0 : OUT STD_LOGIC;
        B_real_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_16_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_16_ce1 : OUT STD_LOGIC;
        B_real_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_17_ce0 : OUT STD_LOGIC;
        B_real_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_17_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_17_ce1 : OUT STD_LOGIC;
        B_real_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_18_ce0 : OUT STD_LOGIC;
        B_real_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_18_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_18_ce1 : OUT STD_LOGIC;
        B_real_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_19_ce0 : OUT STD_LOGIC;
        B_real_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_19_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_19_ce1 : OUT STD_LOGIC;
        B_real_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_20_ce0 : OUT STD_LOGIC;
        B_real_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_20_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_20_ce1 : OUT STD_LOGIC;
        B_real_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_21_ce0 : OUT STD_LOGIC;
        B_real_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_21_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_21_ce1 : OUT STD_LOGIC;
        B_real_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_22_ce0 : OUT STD_LOGIC;
        B_real_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_22_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_22_ce1 : OUT STD_LOGIC;
        B_real_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_23_ce0 : OUT STD_LOGIC;
        B_real_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_23_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_23_ce1 : OUT STD_LOGIC;
        B_real_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_24_ce0 : OUT STD_LOGIC;
        B_real_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_24_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_24_ce1 : OUT STD_LOGIC;
        B_real_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_25_ce0 : OUT STD_LOGIC;
        B_real_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_25_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_25_ce1 : OUT STD_LOGIC;
        B_real_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_26_ce0 : OUT STD_LOGIC;
        B_real_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_26_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_26_ce1 : OUT STD_LOGIC;
        B_real_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_27_ce0 : OUT STD_LOGIC;
        B_real_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_27_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_27_ce1 : OUT STD_LOGIC;
        B_real_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_28_ce0 : OUT STD_LOGIC;
        B_real_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_28_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_28_ce1 : OUT STD_LOGIC;
        B_real_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_29_ce0 : OUT STD_LOGIC;
        B_real_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_29_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_29_ce1 : OUT STD_LOGIC;
        B_real_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_30_ce0 : OUT STD_LOGIC;
        B_real_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_30_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_30_ce1 : OUT STD_LOGIC;
        B_real_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_31_ce0 : OUT STD_LOGIC;
        B_real_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_real_31_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_real_31_ce1 : OUT STD_LOGIC;
        B_real_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_0_ce0 : OUT STD_LOGIC;
        B_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_0_ce1 : OUT STD_LOGIC;
        B_imag_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_1_ce0 : OUT STD_LOGIC;
        B_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_1_ce1 : OUT STD_LOGIC;
        B_imag_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_2_ce0 : OUT STD_LOGIC;
        B_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_2_ce1 : OUT STD_LOGIC;
        B_imag_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_3_ce0 : OUT STD_LOGIC;
        B_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_3_ce1 : OUT STD_LOGIC;
        B_imag_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_4_ce0 : OUT STD_LOGIC;
        B_imag_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_4_ce1 : OUT STD_LOGIC;
        B_imag_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_5_ce0 : OUT STD_LOGIC;
        B_imag_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_5_ce1 : OUT STD_LOGIC;
        B_imag_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_6_ce0 : OUT STD_LOGIC;
        B_imag_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_6_ce1 : OUT STD_LOGIC;
        B_imag_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_7_ce0 : OUT STD_LOGIC;
        B_imag_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_7_ce1 : OUT STD_LOGIC;
        B_imag_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_8_ce0 : OUT STD_LOGIC;
        B_imag_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_8_ce1 : OUT STD_LOGIC;
        B_imag_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_9_ce0 : OUT STD_LOGIC;
        B_imag_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_9_ce1 : OUT STD_LOGIC;
        B_imag_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_10_ce0 : OUT STD_LOGIC;
        B_imag_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_10_ce1 : OUT STD_LOGIC;
        B_imag_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_11_ce0 : OUT STD_LOGIC;
        B_imag_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_11_ce1 : OUT STD_LOGIC;
        B_imag_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_12_ce0 : OUT STD_LOGIC;
        B_imag_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_12_ce1 : OUT STD_LOGIC;
        B_imag_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_13_ce0 : OUT STD_LOGIC;
        B_imag_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_13_ce1 : OUT STD_LOGIC;
        B_imag_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_14_ce0 : OUT STD_LOGIC;
        B_imag_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_14_ce1 : OUT STD_LOGIC;
        B_imag_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_15_ce0 : OUT STD_LOGIC;
        B_imag_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_15_ce1 : OUT STD_LOGIC;
        B_imag_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_16_ce0 : OUT STD_LOGIC;
        B_imag_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_16_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_16_ce1 : OUT STD_LOGIC;
        B_imag_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_17_ce0 : OUT STD_LOGIC;
        B_imag_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_17_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_17_ce1 : OUT STD_LOGIC;
        B_imag_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_18_ce0 : OUT STD_LOGIC;
        B_imag_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_18_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_18_ce1 : OUT STD_LOGIC;
        B_imag_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_19_ce0 : OUT STD_LOGIC;
        B_imag_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_19_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_19_ce1 : OUT STD_LOGIC;
        B_imag_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_20_ce0 : OUT STD_LOGIC;
        B_imag_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_20_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_20_ce1 : OUT STD_LOGIC;
        B_imag_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_21_ce0 : OUT STD_LOGIC;
        B_imag_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_21_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_21_ce1 : OUT STD_LOGIC;
        B_imag_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_22_ce0 : OUT STD_LOGIC;
        B_imag_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_22_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_22_ce1 : OUT STD_LOGIC;
        B_imag_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_23_ce0 : OUT STD_LOGIC;
        B_imag_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_23_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_23_ce1 : OUT STD_LOGIC;
        B_imag_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_24_ce0 : OUT STD_LOGIC;
        B_imag_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_24_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_24_ce1 : OUT STD_LOGIC;
        B_imag_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_25_ce0 : OUT STD_LOGIC;
        B_imag_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_25_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_25_ce1 : OUT STD_LOGIC;
        B_imag_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_26_ce0 : OUT STD_LOGIC;
        B_imag_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_26_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_26_ce1 : OUT STD_LOGIC;
        B_imag_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_27_ce0 : OUT STD_LOGIC;
        B_imag_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_27_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_27_ce1 : OUT STD_LOGIC;
        B_imag_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_28_ce0 : OUT STD_LOGIC;
        B_imag_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_28_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_28_ce1 : OUT STD_LOGIC;
        B_imag_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_29_ce0 : OUT STD_LOGIC;
        B_imag_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_29_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_29_ce1 : OUT STD_LOGIC;
        B_imag_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_30_ce0 : OUT STD_LOGIC;
        B_imag_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_30_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_30_ce1 : OUT STD_LOGIC;
        B_imag_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_31_ce0 : OUT STD_LOGIC;
        B_imag_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_imag_31_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_imag_31_ce1 : OUT STD_LOGIC;
        B_imag_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matchedfilter_muxchv IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matchedfilter_rxmdEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    rxmat_real_0_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_0_address0,
        ce0 => rxmat_real_0_ce0,
        we0 => rxmat_real_0_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_0_q0,
        address1 => grp_DiagMul_fu_2329_A_real_0_address1,
        ce1 => rxmat_real_0_ce1,
        q1 => rxmat_real_0_q1);

    rxmat_real_1_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_1_address0,
        ce0 => rxmat_real_1_ce0,
        we0 => rxmat_real_1_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_1_q0,
        address1 => grp_DiagMul_fu_2329_A_real_1_address1,
        ce1 => rxmat_real_1_ce1,
        q1 => rxmat_real_1_q1);

    rxmat_real_2_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_2_address0,
        ce0 => rxmat_real_2_ce0,
        we0 => rxmat_real_2_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_2_q0,
        address1 => grp_DiagMul_fu_2329_A_real_2_address1,
        ce1 => rxmat_real_2_ce1,
        q1 => rxmat_real_2_q1);

    rxmat_real_3_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_3_address0,
        ce0 => rxmat_real_3_ce0,
        we0 => rxmat_real_3_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_3_q0,
        address1 => grp_DiagMul_fu_2329_A_real_3_address1,
        ce1 => rxmat_real_3_ce1,
        q1 => rxmat_real_3_q1);

    rxmat_real_4_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_4_address0,
        ce0 => rxmat_real_4_ce0,
        we0 => rxmat_real_4_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_4_q0,
        address1 => grp_DiagMul_fu_2329_A_real_4_address1,
        ce1 => rxmat_real_4_ce1,
        q1 => rxmat_real_4_q1);

    rxmat_real_5_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_5_address0,
        ce0 => rxmat_real_5_ce0,
        we0 => rxmat_real_5_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_5_q0,
        address1 => grp_DiagMul_fu_2329_A_real_5_address1,
        ce1 => rxmat_real_5_ce1,
        q1 => rxmat_real_5_q1);

    rxmat_real_6_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_6_address0,
        ce0 => rxmat_real_6_ce0,
        we0 => rxmat_real_6_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_6_q0,
        address1 => grp_DiagMul_fu_2329_A_real_6_address1,
        ce1 => rxmat_real_6_ce1,
        q1 => rxmat_real_6_q1);

    rxmat_real_7_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_7_address0,
        ce0 => rxmat_real_7_ce0,
        we0 => rxmat_real_7_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_7_q0,
        address1 => grp_DiagMul_fu_2329_A_real_7_address1,
        ce1 => rxmat_real_7_ce1,
        q1 => rxmat_real_7_q1);

    rxmat_real_8_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_8_address0,
        ce0 => rxmat_real_8_ce0,
        we0 => rxmat_real_8_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_8_q0,
        address1 => grp_DiagMul_fu_2329_A_real_8_address1,
        ce1 => rxmat_real_8_ce1,
        q1 => rxmat_real_8_q1);

    rxmat_real_9_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_9_address0,
        ce0 => rxmat_real_9_ce0,
        we0 => rxmat_real_9_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_9_q0,
        address1 => grp_DiagMul_fu_2329_A_real_9_address1,
        ce1 => rxmat_real_9_ce1,
        q1 => rxmat_real_9_q1);

    rxmat_real_10_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_10_address0,
        ce0 => rxmat_real_10_ce0,
        we0 => rxmat_real_10_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_10_q0,
        address1 => grp_DiagMul_fu_2329_A_real_10_address1,
        ce1 => rxmat_real_10_ce1,
        q1 => rxmat_real_10_q1);

    rxmat_real_11_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_11_address0,
        ce0 => rxmat_real_11_ce0,
        we0 => rxmat_real_11_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_11_q0,
        address1 => grp_DiagMul_fu_2329_A_real_11_address1,
        ce1 => rxmat_real_11_ce1,
        q1 => rxmat_real_11_q1);

    rxmat_real_12_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_12_address0,
        ce0 => rxmat_real_12_ce0,
        we0 => rxmat_real_12_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_12_q0,
        address1 => grp_DiagMul_fu_2329_A_real_12_address1,
        ce1 => rxmat_real_12_ce1,
        q1 => rxmat_real_12_q1);

    rxmat_real_13_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_13_address0,
        ce0 => rxmat_real_13_ce0,
        we0 => rxmat_real_13_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_13_q0,
        address1 => grp_DiagMul_fu_2329_A_real_13_address1,
        ce1 => rxmat_real_13_ce1,
        q1 => rxmat_real_13_q1);

    rxmat_real_14_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_14_address0,
        ce0 => rxmat_real_14_ce0,
        we0 => rxmat_real_14_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_14_q0,
        address1 => grp_DiagMul_fu_2329_A_real_14_address1,
        ce1 => rxmat_real_14_ce1,
        q1 => rxmat_real_14_q1);

    rxmat_real_15_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_15_address0,
        ce0 => rxmat_real_15_ce0,
        we0 => rxmat_real_15_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_15_q0,
        address1 => grp_DiagMul_fu_2329_A_real_15_address1,
        ce1 => rxmat_real_15_ce1,
        q1 => rxmat_real_15_q1);

    rxmat_real_16_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_16_address0,
        ce0 => rxmat_real_16_ce0,
        we0 => rxmat_real_16_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_16_q0,
        address1 => grp_DiagMul_fu_2329_A_real_16_address1,
        ce1 => rxmat_real_16_ce1,
        q1 => rxmat_real_16_q1);

    rxmat_real_17_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_17_address0,
        ce0 => rxmat_real_17_ce0,
        we0 => rxmat_real_17_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_17_q0,
        address1 => grp_DiagMul_fu_2329_A_real_17_address1,
        ce1 => rxmat_real_17_ce1,
        q1 => rxmat_real_17_q1);

    rxmat_real_18_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_18_address0,
        ce0 => rxmat_real_18_ce0,
        we0 => rxmat_real_18_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_18_q0,
        address1 => grp_DiagMul_fu_2329_A_real_18_address1,
        ce1 => rxmat_real_18_ce1,
        q1 => rxmat_real_18_q1);

    rxmat_real_19_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_19_address0,
        ce0 => rxmat_real_19_ce0,
        we0 => rxmat_real_19_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_19_q0,
        address1 => grp_DiagMul_fu_2329_A_real_19_address1,
        ce1 => rxmat_real_19_ce1,
        q1 => rxmat_real_19_q1);

    rxmat_real_20_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_20_address0,
        ce0 => rxmat_real_20_ce0,
        we0 => rxmat_real_20_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_20_q0,
        address1 => grp_DiagMul_fu_2329_A_real_20_address1,
        ce1 => rxmat_real_20_ce1,
        q1 => rxmat_real_20_q1);

    rxmat_real_21_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_21_address0,
        ce0 => rxmat_real_21_ce0,
        we0 => rxmat_real_21_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_21_q0,
        address1 => grp_DiagMul_fu_2329_A_real_21_address1,
        ce1 => rxmat_real_21_ce1,
        q1 => rxmat_real_21_q1);

    rxmat_real_22_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_22_address0,
        ce0 => rxmat_real_22_ce0,
        we0 => rxmat_real_22_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_22_q0,
        address1 => grp_DiagMul_fu_2329_A_real_22_address1,
        ce1 => rxmat_real_22_ce1,
        q1 => rxmat_real_22_q1);

    rxmat_real_23_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_23_address0,
        ce0 => rxmat_real_23_ce0,
        we0 => rxmat_real_23_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_23_q0,
        address1 => grp_DiagMul_fu_2329_A_real_23_address1,
        ce1 => rxmat_real_23_ce1,
        q1 => rxmat_real_23_q1);

    rxmat_real_24_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_24_address0,
        ce0 => rxmat_real_24_ce0,
        we0 => rxmat_real_24_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_24_q0,
        address1 => grp_DiagMul_fu_2329_A_real_24_address1,
        ce1 => rxmat_real_24_ce1,
        q1 => rxmat_real_24_q1);

    rxmat_real_25_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_25_address0,
        ce0 => rxmat_real_25_ce0,
        we0 => rxmat_real_25_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_25_q0,
        address1 => grp_DiagMul_fu_2329_A_real_25_address1,
        ce1 => rxmat_real_25_ce1,
        q1 => rxmat_real_25_q1);

    rxmat_real_26_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_26_address0,
        ce0 => rxmat_real_26_ce0,
        we0 => rxmat_real_26_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_26_q0,
        address1 => grp_DiagMul_fu_2329_A_real_26_address1,
        ce1 => rxmat_real_26_ce1,
        q1 => rxmat_real_26_q1);

    rxmat_real_27_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_27_address0,
        ce0 => rxmat_real_27_ce0,
        we0 => rxmat_real_27_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_27_q0,
        address1 => grp_DiagMul_fu_2329_A_real_27_address1,
        ce1 => rxmat_real_27_ce1,
        q1 => rxmat_real_27_q1);

    rxmat_real_28_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_28_address0,
        ce0 => rxmat_real_28_ce0,
        we0 => rxmat_real_28_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_28_q0,
        address1 => grp_DiagMul_fu_2329_A_real_28_address1,
        ce1 => rxmat_real_28_ce1,
        q1 => rxmat_real_28_q1);

    rxmat_real_29_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_29_address0,
        ce0 => rxmat_real_29_ce0,
        we0 => rxmat_real_29_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_29_q0,
        address1 => grp_DiagMul_fu_2329_A_real_29_address1,
        ce1 => rxmat_real_29_ce1,
        q1 => rxmat_real_29_q1);

    rxmat_real_30_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_30_address0,
        ce0 => rxmat_real_30_ce0,
        we0 => rxmat_real_30_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_30_q0,
        address1 => grp_DiagMul_fu_2329_A_real_30_address1,
        ce1 => rxmat_real_30_ce1,
        q1 => rxmat_real_30_q1);

    rxmat_real_31_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_real_31_address0,
        ce0 => rxmat_real_31_ce0,
        we0 => rxmat_real_31_we0,
        d0 => bitcast_ln62_fu_2645_p1,
        q0 => rxmat_real_31_q0,
        address1 => grp_DiagMul_fu_2329_A_real_31_address1,
        ce1 => rxmat_real_31_ce1,
        q1 => rxmat_real_31_q1);

    rxmat_imag_0_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_0_address0,
        ce0 => rxmat_imag_0_ce0,
        we0 => rxmat_imag_0_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_0_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_0_address1,
        ce1 => rxmat_imag_0_ce1,
        q1 => rxmat_imag_0_q1);

    rxmat_imag_1_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_1_address0,
        ce0 => rxmat_imag_1_ce0,
        we0 => rxmat_imag_1_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_1_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_1_address1,
        ce1 => rxmat_imag_1_ce1,
        q1 => rxmat_imag_1_q1);

    rxmat_imag_2_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_2_address0,
        ce0 => rxmat_imag_2_ce0,
        we0 => rxmat_imag_2_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_2_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_2_address1,
        ce1 => rxmat_imag_2_ce1,
        q1 => rxmat_imag_2_q1);

    rxmat_imag_3_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_3_address0,
        ce0 => rxmat_imag_3_ce0,
        we0 => rxmat_imag_3_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_3_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_3_address1,
        ce1 => rxmat_imag_3_ce1,
        q1 => rxmat_imag_3_q1);

    rxmat_imag_4_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_4_address0,
        ce0 => rxmat_imag_4_ce0,
        we0 => rxmat_imag_4_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_4_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_4_address1,
        ce1 => rxmat_imag_4_ce1,
        q1 => rxmat_imag_4_q1);

    rxmat_imag_5_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_5_address0,
        ce0 => rxmat_imag_5_ce0,
        we0 => rxmat_imag_5_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_5_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_5_address1,
        ce1 => rxmat_imag_5_ce1,
        q1 => rxmat_imag_5_q1);

    rxmat_imag_6_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_6_address0,
        ce0 => rxmat_imag_6_ce0,
        we0 => rxmat_imag_6_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_6_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_6_address1,
        ce1 => rxmat_imag_6_ce1,
        q1 => rxmat_imag_6_q1);

    rxmat_imag_7_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_7_address0,
        ce0 => rxmat_imag_7_ce0,
        we0 => rxmat_imag_7_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_7_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_7_address1,
        ce1 => rxmat_imag_7_ce1,
        q1 => rxmat_imag_7_q1);

    rxmat_imag_8_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_8_address0,
        ce0 => rxmat_imag_8_ce0,
        we0 => rxmat_imag_8_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_8_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_8_address1,
        ce1 => rxmat_imag_8_ce1,
        q1 => rxmat_imag_8_q1);

    rxmat_imag_9_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_9_address0,
        ce0 => rxmat_imag_9_ce0,
        we0 => rxmat_imag_9_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_9_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_9_address1,
        ce1 => rxmat_imag_9_ce1,
        q1 => rxmat_imag_9_q1);

    rxmat_imag_10_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_10_address0,
        ce0 => rxmat_imag_10_ce0,
        we0 => rxmat_imag_10_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_10_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_10_address1,
        ce1 => rxmat_imag_10_ce1,
        q1 => rxmat_imag_10_q1);

    rxmat_imag_11_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_11_address0,
        ce0 => rxmat_imag_11_ce0,
        we0 => rxmat_imag_11_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_11_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_11_address1,
        ce1 => rxmat_imag_11_ce1,
        q1 => rxmat_imag_11_q1);

    rxmat_imag_12_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_12_address0,
        ce0 => rxmat_imag_12_ce0,
        we0 => rxmat_imag_12_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_12_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_12_address1,
        ce1 => rxmat_imag_12_ce1,
        q1 => rxmat_imag_12_q1);

    rxmat_imag_13_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_13_address0,
        ce0 => rxmat_imag_13_ce0,
        we0 => rxmat_imag_13_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_13_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_13_address1,
        ce1 => rxmat_imag_13_ce1,
        q1 => rxmat_imag_13_q1);

    rxmat_imag_14_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_14_address0,
        ce0 => rxmat_imag_14_ce0,
        we0 => rxmat_imag_14_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_14_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_14_address1,
        ce1 => rxmat_imag_14_ce1,
        q1 => rxmat_imag_14_q1);

    rxmat_imag_15_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_15_address0,
        ce0 => rxmat_imag_15_ce0,
        we0 => rxmat_imag_15_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_15_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_15_address1,
        ce1 => rxmat_imag_15_ce1,
        q1 => rxmat_imag_15_q1);

    rxmat_imag_16_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_16_address0,
        ce0 => rxmat_imag_16_ce0,
        we0 => rxmat_imag_16_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_16_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_16_address1,
        ce1 => rxmat_imag_16_ce1,
        q1 => rxmat_imag_16_q1);

    rxmat_imag_17_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_17_address0,
        ce0 => rxmat_imag_17_ce0,
        we0 => rxmat_imag_17_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_17_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_17_address1,
        ce1 => rxmat_imag_17_ce1,
        q1 => rxmat_imag_17_q1);

    rxmat_imag_18_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_18_address0,
        ce0 => rxmat_imag_18_ce0,
        we0 => rxmat_imag_18_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_18_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_18_address1,
        ce1 => rxmat_imag_18_ce1,
        q1 => rxmat_imag_18_q1);

    rxmat_imag_19_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_19_address0,
        ce0 => rxmat_imag_19_ce0,
        we0 => rxmat_imag_19_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_19_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_19_address1,
        ce1 => rxmat_imag_19_ce1,
        q1 => rxmat_imag_19_q1);

    rxmat_imag_20_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_20_address0,
        ce0 => rxmat_imag_20_ce0,
        we0 => rxmat_imag_20_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_20_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_20_address1,
        ce1 => rxmat_imag_20_ce1,
        q1 => rxmat_imag_20_q1);

    rxmat_imag_21_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_21_address0,
        ce0 => rxmat_imag_21_ce0,
        we0 => rxmat_imag_21_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_21_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_21_address1,
        ce1 => rxmat_imag_21_ce1,
        q1 => rxmat_imag_21_q1);

    rxmat_imag_22_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_22_address0,
        ce0 => rxmat_imag_22_ce0,
        we0 => rxmat_imag_22_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_22_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_22_address1,
        ce1 => rxmat_imag_22_ce1,
        q1 => rxmat_imag_22_q1);

    rxmat_imag_23_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_23_address0,
        ce0 => rxmat_imag_23_ce0,
        we0 => rxmat_imag_23_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_23_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_23_address1,
        ce1 => rxmat_imag_23_ce1,
        q1 => rxmat_imag_23_q1);

    rxmat_imag_24_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_24_address0,
        ce0 => rxmat_imag_24_ce0,
        we0 => rxmat_imag_24_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_24_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_24_address1,
        ce1 => rxmat_imag_24_ce1,
        q1 => rxmat_imag_24_q1);

    rxmat_imag_25_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_25_address0,
        ce0 => rxmat_imag_25_ce0,
        we0 => rxmat_imag_25_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_25_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_25_address1,
        ce1 => rxmat_imag_25_ce1,
        q1 => rxmat_imag_25_q1);

    rxmat_imag_26_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_26_address0,
        ce0 => rxmat_imag_26_ce0,
        we0 => rxmat_imag_26_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_26_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_26_address1,
        ce1 => rxmat_imag_26_ce1,
        q1 => rxmat_imag_26_q1);

    rxmat_imag_27_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_27_address0,
        ce0 => rxmat_imag_27_ce0,
        we0 => rxmat_imag_27_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_27_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_27_address1,
        ce1 => rxmat_imag_27_ce1,
        q1 => rxmat_imag_27_q1);

    rxmat_imag_28_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_28_address0,
        ce0 => rxmat_imag_28_ce0,
        we0 => rxmat_imag_28_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_28_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_28_address1,
        ce1 => rxmat_imag_28_ce1,
        q1 => rxmat_imag_28_q1);

    rxmat_imag_29_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_29_address0,
        ce0 => rxmat_imag_29_ce0,
        we0 => rxmat_imag_29_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_29_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_29_address1,
        ce1 => rxmat_imag_29_ce1,
        q1 => rxmat_imag_29_q1);

    rxmat_imag_30_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_30_address0,
        ce0 => rxmat_imag_30_ce0,
        we0 => rxmat_imag_30_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_30_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_30_address1,
        ce1 => rxmat_imag_30_ce1,
        q1 => rxmat_imag_30_q1);

    rxmat_imag_31_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_imag_31_address0,
        ce0 => rxmat_imag_31_ce0,
        we0 => rxmat_imag_31_we0,
        d0 => bitcast_ln59_fu_2515_p1,
        q0 => rxmat_imag_31_q0,
        address1 => grp_DiagMul_fu_2329_A_imag_31_address1,
        ce1 => rxmat_imag_31_ce1,
        q1 => rxmat_imag_31_q1);

    xmat_real_0_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_0_address0,
        ce0 => xmat_real_0_ce0,
        we0 => xmat_real_0_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_0_q0,
        address1 => grp_DiagMul_fu_2329_B_real_0_address1,
        ce1 => xmat_real_0_ce1,
        q1 => xmat_real_0_q1);

    xmat_real_1_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_1_address0,
        ce0 => xmat_real_1_ce0,
        we0 => xmat_real_1_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_1_q0,
        address1 => grp_DiagMul_fu_2329_B_real_1_address1,
        ce1 => xmat_real_1_ce1,
        q1 => xmat_real_1_q1);

    xmat_real_2_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_2_address0,
        ce0 => xmat_real_2_ce0,
        we0 => xmat_real_2_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_2_q0,
        address1 => grp_DiagMul_fu_2329_B_real_2_address1,
        ce1 => xmat_real_2_ce1,
        q1 => xmat_real_2_q1);

    xmat_real_3_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_3_address0,
        ce0 => xmat_real_3_ce0,
        we0 => xmat_real_3_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_3_q0,
        address1 => grp_DiagMul_fu_2329_B_real_3_address1,
        ce1 => xmat_real_3_ce1,
        q1 => xmat_real_3_q1);

    xmat_real_4_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_4_address0,
        ce0 => xmat_real_4_ce0,
        we0 => xmat_real_4_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_4_q0,
        address1 => grp_DiagMul_fu_2329_B_real_4_address1,
        ce1 => xmat_real_4_ce1,
        q1 => xmat_real_4_q1);

    xmat_real_5_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_5_address0,
        ce0 => xmat_real_5_ce0,
        we0 => xmat_real_5_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_5_q0,
        address1 => grp_DiagMul_fu_2329_B_real_5_address1,
        ce1 => xmat_real_5_ce1,
        q1 => xmat_real_5_q1);

    xmat_real_6_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_6_address0,
        ce0 => xmat_real_6_ce0,
        we0 => xmat_real_6_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_6_q0,
        address1 => grp_DiagMul_fu_2329_B_real_6_address1,
        ce1 => xmat_real_6_ce1,
        q1 => xmat_real_6_q1);

    xmat_real_7_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_7_address0,
        ce0 => xmat_real_7_ce0,
        we0 => xmat_real_7_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_7_q0,
        address1 => grp_DiagMul_fu_2329_B_real_7_address1,
        ce1 => xmat_real_7_ce1,
        q1 => xmat_real_7_q1);

    xmat_real_8_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_8_address0,
        ce0 => xmat_real_8_ce0,
        we0 => xmat_real_8_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_8_q0,
        address1 => grp_DiagMul_fu_2329_B_real_8_address1,
        ce1 => xmat_real_8_ce1,
        q1 => xmat_real_8_q1);

    xmat_real_9_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_9_address0,
        ce0 => xmat_real_9_ce0,
        we0 => xmat_real_9_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_9_q0,
        address1 => grp_DiagMul_fu_2329_B_real_9_address1,
        ce1 => xmat_real_9_ce1,
        q1 => xmat_real_9_q1);

    xmat_real_10_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_10_address0,
        ce0 => xmat_real_10_ce0,
        we0 => xmat_real_10_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_10_q0,
        address1 => grp_DiagMul_fu_2329_B_real_10_address1,
        ce1 => xmat_real_10_ce1,
        q1 => xmat_real_10_q1);

    xmat_real_11_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_11_address0,
        ce0 => xmat_real_11_ce0,
        we0 => xmat_real_11_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_11_q0,
        address1 => grp_DiagMul_fu_2329_B_real_11_address1,
        ce1 => xmat_real_11_ce1,
        q1 => xmat_real_11_q1);

    xmat_real_12_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_12_address0,
        ce0 => xmat_real_12_ce0,
        we0 => xmat_real_12_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_12_q0,
        address1 => grp_DiagMul_fu_2329_B_real_12_address1,
        ce1 => xmat_real_12_ce1,
        q1 => xmat_real_12_q1);

    xmat_real_13_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_13_address0,
        ce0 => xmat_real_13_ce0,
        we0 => xmat_real_13_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_13_q0,
        address1 => grp_DiagMul_fu_2329_B_real_13_address1,
        ce1 => xmat_real_13_ce1,
        q1 => xmat_real_13_q1);

    xmat_real_14_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_14_address0,
        ce0 => xmat_real_14_ce0,
        we0 => xmat_real_14_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_14_q0,
        address1 => grp_DiagMul_fu_2329_B_real_14_address1,
        ce1 => xmat_real_14_ce1,
        q1 => xmat_real_14_q1);

    xmat_real_15_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_15_address0,
        ce0 => xmat_real_15_ce0,
        we0 => xmat_real_15_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_15_q0,
        address1 => grp_DiagMul_fu_2329_B_real_15_address1,
        ce1 => xmat_real_15_ce1,
        q1 => xmat_real_15_q1);

    xmat_real_16_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_16_address0,
        ce0 => xmat_real_16_ce0,
        we0 => xmat_real_16_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_16_q0,
        address1 => grp_DiagMul_fu_2329_B_real_16_address1,
        ce1 => xmat_real_16_ce1,
        q1 => xmat_real_16_q1);

    xmat_real_17_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_17_address0,
        ce0 => xmat_real_17_ce0,
        we0 => xmat_real_17_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_17_q0,
        address1 => grp_DiagMul_fu_2329_B_real_17_address1,
        ce1 => xmat_real_17_ce1,
        q1 => xmat_real_17_q1);

    xmat_real_18_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_18_address0,
        ce0 => xmat_real_18_ce0,
        we0 => xmat_real_18_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_18_q0,
        address1 => grp_DiagMul_fu_2329_B_real_18_address1,
        ce1 => xmat_real_18_ce1,
        q1 => xmat_real_18_q1);

    xmat_real_19_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_19_address0,
        ce0 => xmat_real_19_ce0,
        we0 => xmat_real_19_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_19_q0,
        address1 => grp_DiagMul_fu_2329_B_real_19_address1,
        ce1 => xmat_real_19_ce1,
        q1 => xmat_real_19_q1);

    xmat_real_20_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_20_address0,
        ce0 => xmat_real_20_ce0,
        we0 => xmat_real_20_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_20_q0,
        address1 => grp_DiagMul_fu_2329_B_real_20_address1,
        ce1 => xmat_real_20_ce1,
        q1 => xmat_real_20_q1);

    xmat_real_21_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_21_address0,
        ce0 => xmat_real_21_ce0,
        we0 => xmat_real_21_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_21_q0,
        address1 => grp_DiagMul_fu_2329_B_real_21_address1,
        ce1 => xmat_real_21_ce1,
        q1 => xmat_real_21_q1);

    xmat_real_22_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_22_address0,
        ce0 => xmat_real_22_ce0,
        we0 => xmat_real_22_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_22_q0,
        address1 => grp_DiagMul_fu_2329_B_real_22_address1,
        ce1 => xmat_real_22_ce1,
        q1 => xmat_real_22_q1);

    xmat_real_23_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_23_address0,
        ce0 => xmat_real_23_ce0,
        we0 => xmat_real_23_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_23_q0,
        address1 => grp_DiagMul_fu_2329_B_real_23_address1,
        ce1 => xmat_real_23_ce1,
        q1 => xmat_real_23_q1);

    xmat_real_24_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_24_address0,
        ce0 => xmat_real_24_ce0,
        we0 => xmat_real_24_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_24_q0,
        address1 => grp_DiagMul_fu_2329_B_real_24_address1,
        ce1 => xmat_real_24_ce1,
        q1 => xmat_real_24_q1);

    xmat_real_25_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_25_address0,
        ce0 => xmat_real_25_ce0,
        we0 => xmat_real_25_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_25_q0,
        address1 => grp_DiagMul_fu_2329_B_real_25_address1,
        ce1 => xmat_real_25_ce1,
        q1 => xmat_real_25_q1);

    xmat_real_26_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_26_address0,
        ce0 => xmat_real_26_ce0,
        we0 => xmat_real_26_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_26_q0,
        address1 => grp_DiagMul_fu_2329_B_real_26_address1,
        ce1 => xmat_real_26_ce1,
        q1 => xmat_real_26_q1);

    xmat_real_27_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_27_address0,
        ce0 => xmat_real_27_ce0,
        we0 => xmat_real_27_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_27_q0,
        address1 => grp_DiagMul_fu_2329_B_real_27_address1,
        ce1 => xmat_real_27_ce1,
        q1 => xmat_real_27_q1);

    xmat_real_28_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_28_address0,
        ce0 => xmat_real_28_ce0,
        we0 => xmat_real_28_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_28_q0,
        address1 => grp_DiagMul_fu_2329_B_real_28_address1,
        ce1 => xmat_real_28_ce1,
        q1 => xmat_real_28_q1);

    xmat_real_29_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_29_address0,
        ce0 => xmat_real_29_ce0,
        we0 => xmat_real_29_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_29_q0,
        address1 => grp_DiagMul_fu_2329_B_real_29_address1,
        ce1 => xmat_real_29_ce1,
        q1 => xmat_real_29_q1);

    xmat_real_30_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_30_address0,
        ce0 => xmat_real_30_ce0,
        we0 => xmat_real_30_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_30_q0,
        address1 => grp_DiagMul_fu_2329_B_real_30_address1,
        ce1 => xmat_real_30_ce1,
        q1 => xmat_real_30_q1);

    xmat_real_31_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_real_31_address0,
        ce0 => xmat_real_31_ce0,
        we0 => xmat_real_31_we0,
        d0 => bitcast_ln75_fu_2871_p1,
        q0 => xmat_real_31_q0,
        address1 => grp_DiagMul_fu_2329_B_real_31_address1,
        ce1 => xmat_real_31_ce1,
        q1 => xmat_real_31_q1);

    xmat_imag_0_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_0_address0,
        ce0 => xmat_imag_0_ce0,
        we0 => xmat_imag_0_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_0_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_0_address1,
        ce1 => xmat_imag_0_ce1,
        q1 => xmat_imag_0_q1);

    xmat_imag_1_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_1_address0,
        ce0 => xmat_imag_1_ce0,
        we0 => xmat_imag_1_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_1_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_1_address1,
        ce1 => xmat_imag_1_ce1,
        q1 => xmat_imag_1_q1);

    xmat_imag_2_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_2_address0,
        ce0 => xmat_imag_2_ce0,
        we0 => xmat_imag_2_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_2_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_2_address1,
        ce1 => xmat_imag_2_ce1,
        q1 => xmat_imag_2_q1);

    xmat_imag_3_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_3_address0,
        ce0 => xmat_imag_3_ce0,
        we0 => xmat_imag_3_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_3_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_3_address1,
        ce1 => xmat_imag_3_ce1,
        q1 => xmat_imag_3_q1);

    xmat_imag_4_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_4_address0,
        ce0 => xmat_imag_4_ce0,
        we0 => xmat_imag_4_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_4_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_4_address1,
        ce1 => xmat_imag_4_ce1,
        q1 => xmat_imag_4_q1);

    xmat_imag_5_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_5_address0,
        ce0 => xmat_imag_5_ce0,
        we0 => xmat_imag_5_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_5_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_5_address1,
        ce1 => xmat_imag_5_ce1,
        q1 => xmat_imag_5_q1);

    xmat_imag_6_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_6_address0,
        ce0 => xmat_imag_6_ce0,
        we0 => xmat_imag_6_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_6_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_6_address1,
        ce1 => xmat_imag_6_ce1,
        q1 => xmat_imag_6_q1);

    xmat_imag_7_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_7_address0,
        ce0 => xmat_imag_7_ce0,
        we0 => xmat_imag_7_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_7_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_7_address1,
        ce1 => xmat_imag_7_ce1,
        q1 => xmat_imag_7_q1);

    xmat_imag_8_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_8_address0,
        ce0 => xmat_imag_8_ce0,
        we0 => xmat_imag_8_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_8_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_8_address1,
        ce1 => xmat_imag_8_ce1,
        q1 => xmat_imag_8_q1);

    xmat_imag_9_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_9_address0,
        ce0 => xmat_imag_9_ce0,
        we0 => xmat_imag_9_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_9_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_9_address1,
        ce1 => xmat_imag_9_ce1,
        q1 => xmat_imag_9_q1);

    xmat_imag_10_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_10_address0,
        ce0 => xmat_imag_10_ce0,
        we0 => xmat_imag_10_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_10_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_10_address1,
        ce1 => xmat_imag_10_ce1,
        q1 => xmat_imag_10_q1);

    xmat_imag_11_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_11_address0,
        ce0 => xmat_imag_11_ce0,
        we0 => xmat_imag_11_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_11_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_11_address1,
        ce1 => xmat_imag_11_ce1,
        q1 => xmat_imag_11_q1);

    xmat_imag_12_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_12_address0,
        ce0 => xmat_imag_12_ce0,
        we0 => xmat_imag_12_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_12_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_12_address1,
        ce1 => xmat_imag_12_ce1,
        q1 => xmat_imag_12_q1);

    xmat_imag_13_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_13_address0,
        ce0 => xmat_imag_13_ce0,
        we0 => xmat_imag_13_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_13_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_13_address1,
        ce1 => xmat_imag_13_ce1,
        q1 => xmat_imag_13_q1);

    xmat_imag_14_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_14_address0,
        ce0 => xmat_imag_14_ce0,
        we0 => xmat_imag_14_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_14_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_14_address1,
        ce1 => xmat_imag_14_ce1,
        q1 => xmat_imag_14_q1);

    xmat_imag_15_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_15_address0,
        ce0 => xmat_imag_15_ce0,
        we0 => xmat_imag_15_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_15_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_15_address1,
        ce1 => xmat_imag_15_ce1,
        q1 => xmat_imag_15_q1);

    xmat_imag_16_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_16_address0,
        ce0 => xmat_imag_16_ce0,
        we0 => xmat_imag_16_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_16_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_16_address1,
        ce1 => xmat_imag_16_ce1,
        q1 => xmat_imag_16_q1);

    xmat_imag_17_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_17_address0,
        ce0 => xmat_imag_17_ce0,
        we0 => xmat_imag_17_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_17_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_17_address1,
        ce1 => xmat_imag_17_ce1,
        q1 => xmat_imag_17_q1);

    xmat_imag_18_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_18_address0,
        ce0 => xmat_imag_18_ce0,
        we0 => xmat_imag_18_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_18_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_18_address1,
        ce1 => xmat_imag_18_ce1,
        q1 => xmat_imag_18_q1);

    xmat_imag_19_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_19_address0,
        ce0 => xmat_imag_19_ce0,
        we0 => xmat_imag_19_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_19_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_19_address1,
        ce1 => xmat_imag_19_ce1,
        q1 => xmat_imag_19_q1);

    xmat_imag_20_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_20_address0,
        ce0 => xmat_imag_20_ce0,
        we0 => xmat_imag_20_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_20_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_20_address1,
        ce1 => xmat_imag_20_ce1,
        q1 => xmat_imag_20_q1);

    xmat_imag_21_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_21_address0,
        ce0 => xmat_imag_21_ce0,
        we0 => xmat_imag_21_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_21_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_21_address1,
        ce1 => xmat_imag_21_ce1,
        q1 => xmat_imag_21_q1);

    xmat_imag_22_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_22_address0,
        ce0 => xmat_imag_22_ce0,
        we0 => xmat_imag_22_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_22_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_22_address1,
        ce1 => xmat_imag_22_ce1,
        q1 => xmat_imag_22_q1);

    xmat_imag_23_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_23_address0,
        ce0 => xmat_imag_23_ce0,
        we0 => xmat_imag_23_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_23_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_23_address1,
        ce1 => xmat_imag_23_ce1,
        q1 => xmat_imag_23_q1);

    xmat_imag_24_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_24_address0,
        ce0 => xmat_imag_24_ce0,
        we0 => xmat_imag_24_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_24_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_24_address1,
        ce1 => xmat_imag_24_ce1,
        q1 => xmat_imag_24_q1);

    xmat_imag_25_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_25_address0,
        ce0 => xmat_imag_25_ce0,
        we0 => xmat_imag_25_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_25_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_25_address1,
        ce1 => xmat_imag_25_ce1,
        q1 => xmat_imag_25_q1);

    xmat_imag_26_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_26_address0,
        ce0 => xmat_imag_26_ce0,
        we0 => xmat_imag_26_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_26_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_26_address1,
        ce1 => xmat_imag_26_ce1,
        q1 => xmat_imag_26_q1);

    xmat_imag_27_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_27_address0,
        ce0 => xmat_imag_27_ce0,
        we0 => xmat_imag_27_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_27_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_27_address1,
        ce1 => xmat_imag_27_ce1,
        q1 => xmat_imag_27_q1);

    xmat_imag_28_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_28_address0,
        ce0 => xmat_imag_28_ce0,
        we0 => xmat_imag_28_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_28_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_28_address1,
        ce1 => xmat_imag_28_ce1,
        q1 => xmat_imag_28_q1);

    xmat_imag_29_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_29_address0,
        ce0 => xmat_imag_29_ce0,
        we0 => xmat_imag_29_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_29_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_29_address1,
        ce1 => xmat_imag_29_ce1,
        q1 => xmat_imag_29_q1);

    xmat_imag_30_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_30_address0,
        ce0 => xmat_imag_30_ce0,
        we0 => xmat_imag_30_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_30_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_30_address1,
        ce1 => xmat_imag_30_ce1,
        q1 => xmat_imag_30_q1);

    xmat_imag_31_U : component matchedfilter_rxmdEe
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_imag_31_address0,
        ce0 => xmat_imag_31_ce0,
        we0 => xmat_imag_31_we0,
        d0 => bitcast_ln72_fu_2731_p1,
        q0 => xmat_imag_31_q0,
        address1 => grp_DiagMul_fu_2329_B_imag_31_address1,
        ce1 => xmat_imag_31_ce1,
        q1 => xmat_imag_31_q1);

    grp_DiagMul_fu_2329 : component DiagMul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_DiagMul_fu_2329_ap_start,
        ap_done => grp_DiagMul_fu_2329_ap_done,
        ap_idle => grp_DiagMul_fu_2329_ap_idle,
        ap_ready => grp_DiagMul_fu_2329_ap_ready,
        A_real_0_address0 => grp_DiagMul_fu_2329_A_real_0_address0,
        A_real_0_ce0 => grp_DiagMul_fu_2329_A_real_0_ce0,
        A_real_0_q0 => rxmat_real_0_q0,
        A_real_0_address1 => grp_DiagMul_fu_2329_A_real_0_address1,
        A_real_0_ce1 => grp_DiagMul_fu_2329_A_real_0_ce1,
        A_real_0_q1 => rxmat_real_0_q1,
        A_real_1_address0 => grp_DiagMul_fu_2329_A_real_1_address0,
        A_real_1_ce0 => grp_DiagMul_fu_2329_A_real_1_ce0,
        A_real_1_q0 => rxmat_real_1_q0,
        A_real_1_address1 => grp_DiagMul_fu_2329_A_real_1_address1,
        A_real_1_ce1 => grp_DiagMul_fu_2329_A_real_1_ce1,
        A_real_1_q1 => rxmat_real_1_q1,
        A_real_2_address0 => grp_DiagMul_fu_2329_A_real_2_address0,
        A_real_2_ce0 => grp_DiagMul_fu_2329_A_real_2_ce0,
        A_real_2_q0 => rxmat_real_2_q0,
        A_real_2_address1 => grp_DiagMul_fu_2329_A_real_2_address1,
        A_real_2_ce1 => grp_DiagMul_fu_2329_A_real_2_ce1,
        A_real_2_q1 => rxmat_real_2_q1,
        A_real_3_address0 => grp_DiagMul_fu_2329_A_real_3_address0,
        A_real_3_ce0 => grp_DiagMul_fu_2329_A_real_3_ce0,
        A_real_3_q0 => rxmat_real_3_q0,
        A_real_3_address1 => grp_DiagMul_fu_2329_A_real_3_address1,
        A_real_3_ce1 => grp_DiagMul_fu_2329_A_real_3_ce1,
        A_real_3_q1 => rxmat_real_3_q1,
        A_real_4_address0 => grp_DiagMul_fu_2329_A_real_4_address0,
        A_real_4_ce0 => grp_DiagMul_fu_2329_A_real_4_ce0,
        A_real_4_q0 => rxmat_real_4_q0,
        A_real_4_address1 => grp_DiagMul_fu_2329_A_real_4_address1,
        A_real_4_ce1 => grp_DiagMul_fu_2329_A_real_4_ce1,
        A_real_4_q1 => rxmat_real_4_q1,
        A_real_5_address0 => grp_DiagMul_fu_2329_A_real_5_address0,
        A_real_5_ce0 => grp_DiagMul_fu_2329_A_real_5_ce0,
        A_real_5_q0 => rxmat_real_5_q0,
        A_real_5_address1 => grp_DiagMul_fu_2329_A_real_5_address1,
        A_real_5_ce1 => grp_DiagMul_fu_2329_A_real_5_ce1,
        A_real_5_q1 => rxmat_real_5_q1,
        A_real_6_address0 => grp_DiagMul_fu_2329_A_real_6_address0,
        A_real_6_ce0 => grp_DiagMul_fu_2329_A_real_6_ce0,
        A_real_6_q0 => rxmat_real_6_q0,
        A_real_6_address1 => grp_DiagMul_fu_2329_A_real_6_address1,
        A_real_6_ce1 => grp_DiagMul_fu_2329_A_real_6_ce1,
        A_real_6_q1 => rxmat_real_6_q1,
        A_real_7_address0 => grp_DiagMul_fu_2329_A_real_7_address0,
        A_real_7_ce0 => grp_DiagMul_fu_2329_A_real_7_ce0,
        A_real_7_q0 => rxmat_real_7_q0,
        A_real_7_address1 => grp_DiagMul_fu_2329_A_real_7_address1,
        A_real_7_ce1 => grp_DiagMul_fu_2329_A_real_7_ce1,
        A_real_7_q1 => rxmat_real_7_q1,
        A_real_8_address0 => grp_DiagMul_fu_2329_A_real_8_address0,
        A_real_8_ce0 => grp_DiagMul_fu_2329_A_real_8_ce0,
        A_real_8_q0 => rxmat_real_8_q0,
        A_real_8_address1 => grp_DiagMul_fu_2329_A_real_8_address1,
        A_real_8_ce1 => grp_DiagMul_fu_2329_A_real_8_ce1,
        A_real_8_q1 => rxmat_real_8_q1,
        A_real_9_address0 => grp_DiagMul_fu_2329_A_real_9_address0,
        A_real_9_ce0 => grp_DiagMul_fu_2329_A_real_9_ce0,
        A_real_9_q0 => rxmat_real_9_q0,
        A_real_9_address1 => grp_DiagMul_fu_2329_A_real_9_address1,
        A_real_9_ce1 => grp_DiagMul_fu_2329_A_real_9_ce1,
        A_real_9_q1 => rxmat_real_9_q1,
        A_real_10_address0 => grp_DiagMul_fu_2329_A_real_10_address0,
        A_real_10_ce0 => grp_DiagMul_fu_2329_A_real_10_ce0,
        A_real_10_q0 => rxmat_real_10_q0,
        A_real_10_address1 => grp_DiagMul_fu_2329_A_real_10_address1,
        A_real_10_ce1 => grp_DiagMul_fu_2329_A_real_10_ce1,
        A_real_10_q1 => rxmat_real_10_q1,
        A_real_11_address0 => grp_DiagMul_fu_2329_A_real_11_address0,
        A_real_11_ce0 => grp_DiagMul_fu_2329_A_real_11_ce0,
        A_real_11_q0 => rxmat_real_11_q0,
        A_real_11_address1 => grp_DiagMul_fu_2329_A_real_11_address1,
        A_real_11_ce1 => grp_DiagMul_fu_2329_A_real_11_ce1,
        A_real_11_q1 => rxmat_real_11_q1,
        A_real_12_address0 => grp_DiagMul_fu_2329_A_real_12_address0,
        A_real_12_ce0 => grp_DiagMul_fu_2329_A_real_12_ce0,
        A_real_12_q0 => rxmat_real_12_q0,
        A_real_12_address1 => grp_DiagMul_fu_2329_A_real_12_address1,
        A_real_12_ce1 => grp_DiagMul_fu_2329_A_real_12_ce1,
        A_real_12_q1 => rxmat_real_12_q1,
        A_real_13_address0 => grp_DiagMul_fu_2329_A_real_13_address0,
        A_real_13_ce0 => grp_DiagMul_fu_2329_A_real_13_ce0,
        A_real_13_q0 => rxmat_real_13_q0,
        A_real_13_address1 => grp_DiagMul_fu_2329_A_real_13_address1,
        A_real_13_ce1 => grp_DiagMul_fu_2329_A_real_13_ce1,
        A_real_13_q1 => rxmat_real_13_q1,
        A_real_14_address0 => grp_DiagMul_fu_2329_A_real_14_address0,
        A_real_14_ce0 => grp_DiagMul_fu_2329_A_real_14_ce0,
        A_real_14_q0 => rxmat_real_14_q0,
        A_real_14_address1 => grp_DiagMul_fu_2329_A_real_14_address1,
        A_real_14_ce1 => grp_DiagMul_fu_2329_A_real_14_ce1,
        A_real_14_q1 => rxmat_real_14_q1,
        A_real_15_address0 => grp_DiagMul_fu_2329_A_real_15_address0,
        A_real_15_ce0 => grp_DiagMul_fu_2329_A_real_15_ce0,
        A_real_15_q0 => rxmat_real_15_q0,
        A_real_15_address1 => grp_DiagMul_fu_2329_A_real_15_address1,
        A_real_15_ce1 => grp_DiagMul_fu_2329_A_real_15_ce1,
        A_real_15_q1 => rxmat_real_15_q1,
        A_real_16_address0 => grp_DiagMul_fu_2329_A_real_16_address0,
        A_real_16_ce0 => grp_DiagMul_fu_2329_A_real_16_ce0,
        A_real_16_q0 => rxmat_real_16_q0,
        A_real_16_address1 => grp_DiagMul_fu_2329_A_real_16_address1,
        A_real_16_ce1 => grp_DiagMul_fu_2329_A_real_16_ce1,
        A_real_16_q1 => rxmat_real_16_q1,
        A_real_17_address0 => grp_DiagMul_fu_2329_A_real_17_address0,
        A_real_17_ce0 => grp_DiagMul_fu_2329_A_real_17_ce0,
        A_real_17_q0 => rxmat_real_17_q0,
        A_real_17_address1 => grp_DiagMul_fu_2329_A_real_17_address1,
        A_real_17_ce1 => grp_DiagMul_fu_2329_A_real_17_ce1,
        A_real_17_q1 => rxmat_real_17_q1,
        A_real_18_address0 => grp_DiagMul_fu_2329_A_real_18_address0,
        A_real_18_ce0 => grp_DiagMul_fu_2329_A_real_18_ce0,
        A_real_18_q0 => rxmat_real_18_q0,
        A_real_18_address1 => grp_DiagMul_fu_2329_A_real_18_address1,
        A_real_18_ce1 => grp_DiagMul_fu_2329_A_real_18_ce1,
        A_real_18_q1 => rxmat_real_18_q1,
        A_real_19_address0 => grp_DiagMul_fu_2329_A_real_19_address0,
        A_real_19_ce0 => grp_DiagMul_fu_2329_A_real_19_ce0,
        A_real_19_q0 => rxmat_real_19_q0,
        A_real_19_address1 => grp_DiagMul_fu_2329_A_real_19_address1,
        A_real_19_ce1 => grp_DiagMul_fu_2329_A_real_19_ce1,
        A_real_19_q1 => rxmat_real_19_q1,
        A_real_20_address0 => grp_DiagMul_fu_2329_A_real_20_address0,
        A_real_20_ce0 => grp_DiagMul_fu_2329_A_real_20_ce0,
        A_real_20_q0 => rxmat_real_20_q0,
        A_real_20_address1 => grp_DiagMul_fu_2329_A_real_20_address1,
        A_real_20_ce1 => grp_DiagMul_fu_2329_A_real_20_ce1,
        A_real_20_q1 => rxmat_real_20_q1,
        A_real_21_address0 => grp_DiagMul_fu_2329_A_real_21_address0,
        A_real_21_ce0 => grp_DiagMul_fu_2329_A_real_21_ce0,
        A_real_21_q0 => rxmat_real_21_q0,
        A_real_21_address1 => grp_DiagMul_fu_2329_A_real_21_address1,
        A_real_21_ce1 => grp_DiagMul_fu_2329_A_real_21_ce1,
        A_real_21_q1 => rxmat_real_21_q1,
        A_real_22_address0 => grp_DiagMul_fu_2329_A_real_22_address0,
        A_real_22_ce0 => grp_DiagMul_fu_2329_A_real_22_ce0,
        A_real_22_q0 => rxmat_real_22_q0,
        A_real_22_address1 => grp_DiagMul_fu_2329_A_real_22_address1,
        A_real_22_ce1 => grp_DiagMul_fu_2329_A_real_22_ce1,
        A_real_22_q1 => rxmat_real_22_q1,
        A_real_23_address0 => grp_DiagMul_fu_2329_A_real_23_address0,
        A_real_23_ce0 => grp_DiagMul_fu_2329_A_real_23_ce0,
        A_real_23_q0 => rxmat_real_23_q0,
        A_real_23_address1 => grp_DiagMul_fu_2329_A_real_23_address1,
        A_real_23_ce1 => grp_DiagMul_fu_2329_A_real_23_ce1,
        A_real_23_q1 => rxmat_real_23_q1,
        A_real_24_address0 => grp_DiagMul_fu_2329_A_real_24_address0,
        A_real_24_ce0 => grp_DiagMul_fu_2329_A_real_24_ce0,
        A_real_24_q0 => rxmat_real_24_q0,
        A_real_24_address1 => grp_DiagMul_fu_2329_A_real_24_address1,
        A_real_24_ce1 => grp_DiagMul_fu_2329_A_real_24_ce1,
        A_real_24_q1 => rxmat_real_24_q1,
        A_real_25_address0 => grp_DiagMul_fu_2329_A_real_25_address0,
        A_real_25_ce0 => grp_DiagMul_fu_2329_A_real_25_ce0,
        A_real_25_q0 => rxmat_real_25_q0,
        A_real_25_address1 => grp_DiagMul_fu_2329_A_real_25_address1,
        A_real_25_ce1 => grp_DiagMul_fu_2329_A_real_25_ce1,
        A_real_25_q1 => rxmat_real_25_q1,
        A_real_26_address0 => grp_DiagMul_fu_2329_A_real_26_address0,
        A_real_26_ce0 => grp_DiagMul_fu_2329_A_real_26_ce0,
        A_real_26_q0 => rxmat_real_26_q0,
        A_real_26_address1 => grp_DiagMul_fu_2329_A_real_26_address1,
        A_real_26_ce1 => grp_DiagMul_fu_2329_A_real_26_ce1,
        A_real_26_q1 => rxmat_real_26_q1,
        A_real_27_address0 => grp_DiagMul_fu_2329_A_real_27_address0,
        A_real_27_ce0 => grp_DiagMul_fu_2329_A_real_27_ce0,
        A_real_27_q0 => rxmat_real_27_q0,
        A_real_27_address1 => grp_DiagMul_fu_2329_A_real_27_address1,
        A_real_27_ce1 => grp_DiagMul_fu_2329_A_real_27_ce1,
        A_real_27_q1 => rxmat_real_27_q1,
        A_real_28_address0 => grp_DiagMul_fu_2329_A_real_28_address0,
        A_real_28_ce0 => grp_DiagMul_fu_2329_A_real_28_ce0,
        A_real_28_q0 => rxmat_real_28_q0,
        A_real_28_address1 => grp_DiagMul_fu_2329_A_real_28_address1,
        A_real_28_ce1 => grp_DiagMul_fu_2329_A_real_28_ce1,
        A_real_28_q1 => rxmat_real_28_q1,
        A_real_29_address0 => grp_DiagMul_fu_2329_A_real_29_address0,
        A_real_29_ce0 => grp_DiagMul_fu_2329_A_real_29_ce0,
        A_real_29_q0 => rxmat_real_29_q0,
        A_real_29_address1 => grp_DiagMul_fu_2329_A_real_29_address1,
        A_real_29_ce1 => grp_DiagMul_fu_2329_A_real_29_ce1,
        A_real_29_q1 => rxmat_real_29_q1,
        A_real_30_address0 => grp_DiagMul_fu_2329_A_real_30_address0,
        A_real_30_ce0 => grp_DiagMul_fu_2329_A_real_30_ce0,
        A_real_30_q0 => rxmat_real_30_q0,
        A_real_30_address1 => grp_DiagMul_fu_2329_A_real_30_address1,
        A_real_30_ce1 => grp_DiagMul_fu_2329_A_real_30_ce1,
        A_real_30_q1 => rxmat_real_30_q1,
        A_real_31_address0 => grp_DiagMul_fu_2329_A_real_31_address0,
        A_real_31_ce0 => grp_DiagMul_fu_2329_A_real_31_ce0,
        A_real_31_q0 => rxmat_real_31_q0,
        A_real_31_address1 => grp_DiagMul_fu_2329_A_real_31_address1,
        A_real_31_ce1 => grp_DiagMul_fu_2329_A_real_31_ce1,
        A_real_31_q1 => rxmat_real_31_q1,
        A_imag_0_address0 => grp_DiagMul_fu_2329_A_imag_0_address0,
        A_imag_0_ce0 => grp_DiagMul_fu_2329_A_imag_0_ce0,
        A_imag_0_q0 => rxmat_imag_0_q0,
        A_imag_0_address1 => grp_DiagMul_fu_2329_A_imag_0_address1,
        A_imag_0_ce1 => grp_DiagMul_fu_2329_A_imag_0_ce1,
        A_imag_0_q1 => rxmat_imag_0_q1,
        A_imag_1_address0 => grp_DiagMul_fu_2329_A_imag_1_address0,
        A_imag_1_ce0 => grp_DiagMul_fu_2329_A_imag_1_ce0,
        A_imag_1_q0 => rxmat_imag_1_q0,
        A_imag_1_address1 => grp_DiagMul_fu_2329_A_imag_1_address1,
        A_imag_1_ce1 => grp_DiagMul_fu_2329_A_imag_1_ce1,
        A_imag_1_q1 => rxmat_imag_1_q1,
        A_imag_2_address0 => grp_DiagMul_fu_2329_A_imag_2_address0,
        A_imag_2_ce0 => grp_DiagMul_fu_2329_A_imag_2_ce0,
        A_imag_2_q0 => rxmat_imag_2_q0,
        A_imag_2_address1 => grp_DiagMul_fu_2329_A_imag_2_address1,
        A_imag_2_ce1 => grp_DiagMul_fu_2329_A_imag_2_ce1,
        A_imag_2_q1 => rxmat_imag_2_q1,
        A_imag_3_address0 => grp_DiagMul_fu_2329_A_imag_3_address0,
        A_imag_3_ce0 => grp_DiagMul_fu_2329_A_imag_3_ce0,
        A_imag_3_q0 => rxmat_imag_3_q0,
        A_imag_3_address1 => grp_DiagMul_fu_2329_A_imag_3_address1,
        A_imag_3_ce1 => grp_DiagMul_fu_2329_A_imag_3_ce1,
        A_imag_3_q1 => rxmat_imag_3_q1,
        A_imag_4_address0 => grp_DiagMul_fu_2329_A_imag_4_address0,
        A_imag_4_ce0 => grp_DiagMul_fu_2329_A_imag_4_ce0,
        A_imag_4_q0 => rxmat_imag_4_q0,
        A_imag_4_address1 => grp_DiagMul_fu_2329_A_imag_4_address1,
        A_imag_4_ce1 => grp_DiagMul_fu_2329_A_imag_4_ce1,
        A_imag_4_q1 => rxmat_imag_4_q1,
        A_imag_5_address0 => grp_DiagMul_fu_2329_A_imag_5_address0,
        A_imag_5_ce0 => grp_DiagMul_fu_2329_A_imag_5_ce0,
        A_imag_5_q0 => rxmat_imag_5_q0,
        A_imag_5_address1 => grp_DiagMul_fu_2329_A_imag_5_address1,
        A_imag_5_ce1 => grp_DiagMul_fu_2329_A_imag_5_ce1,
        A_imag_5_q1 => rxmat_imag_5_q1,
        A_imag_6_address0 => grp_DiagMul_fu_2329_A_imag_6_address0,
        A_imag_6_ce0 => grp_DiagMul_fu_2329_A_imag_6_ce0,
        A_imag_6_q0 => rxmat_imag_6_q0,
        A_imag_6_address1 => grp_DiagMul_fu_2329_A_imag_6_address1,
        A_imag_6_ce1 => grp_DiagMul_fu_2329_A_imag_6_ce1,
        A_imag_6_q1 => rxmat_imag_6_q1,
        A_imag_7_address0 => grp_DiagMul_fu_2329_A_imag_7_address0,
        A_imag_7_ce0 => grp_DiagMul_fu_2329_A_imag_7_ce0,
        A_imag_7_q0 => rxmat_imag_7_q0,
        A_imag_7_address1 => grp_DiagMul_fu_2329_A_imag_7_address1,
        A_imag_7_ce1 => grp_DiagMul_fu_2329_A_imag_7_ce1,
        A_imag_7_q1 => rxmat_imag_7_q1,
        A_imag_8_address0 => grp_DiagMul_fu_2329_A_imag_8_address0,
        A_imag_8_ce0 => grp_DiagMul_fu_2329_A_imag_8_ce0,
        A_imag_8_q0 => rxmat_imag_8_q0,
        A_imag_8_address1 => grp_DiagMul_fu_2329_A_imag_8_address1,
        A_imag_8_ce1 => grp_DiagMul_fu_2329_A_imag_8_ce1,
        A_imag_8_q1 => rxmat_imag_8_q1,
        A_imag_9_address0 => grp_DiagMul_fu_2329_A_imag_9_address0,
        A_imag_9_ce0 => grp_DiagMul_fu_2329_A_imag_9_ce0,
        A_imag_9_q0 => rxmat_imag_9_q0,
        A_imag_9_address1 => grp_DiagMul_fu_2329_A_imag_9_address1,
        A_imag_9_ce1 => grp_DiagMul_fu_2329_A_imag_9_ce1,
        A_imag_9_q1 => rxmat_imag_9_q1,
        A_imag_10_address0 => grp_DiagMul_fu_2329_A_imag_10_address0,
        A_imag_10_ce0 => grp_DiagMul_fu_2329_A_imag_10_ce0,
        A_imag_10_q0 => rxmat_imag_10_q0,
        A_imag_10_address1 => grp_DiagMul_fu_2329_A_imag_10_address1,
        A_imag_10_ce1 => grp_DiagMul_fu_2329_A_imag_10_ce1,
        A_imag_10_q1 => rxmat_imag_10_q1,
        A_imag_11_address0 => grp_DiagMul_fu_2329_A_imag_11_address0,
        A_imag_11_ce0 => grp_DiagMul_fu_2329_A_imag_11_ce0,
        A_imag_11_q0 => rxmat_imag_11_q0,
        A_imag_11_address1 => grp_DiagMul_fu_2329_A_imag_11_address1,
        A_imag_11_ce1 => grp_DiagMul_fu_2329_A_imag_11_ce1,
        A_imag_11_q1 => rxmat_imag_11_q1,
        A_imag_12_address0 => grp_DiagMul_fu_2329_A_imag_12_address0,
        A_imag_12_ce0 => grp_DiagMul_fu_2329_A_imag_12_ce0,
        A_imag_12_q0 => rxmat_imag_12_q0,
        A_imag_12_address1 => grp_DiagMul_fu_2329_A_imag_12_address1,
        A_imag_12_ce1 => grp_DiagMul_fu_2329_A_imag_12_ce1,
        A_imag_12_q1 => rxmat_imag_12_q1,
        A_imag_13_address0 => grp_DiagMul_fu_2329_A_imag_13_address0,
        A_imag_13_ce0 => grp_DiagMul_fu_2329_A_imag_13_ce0,
        A_imag_13_q0 => rxmat_imag_13_q0,
        A_imag_13_address1 => grp_DiagMul_fu_2329_A_imag_13_address1,
        A_imag_13_ce1 => grp_DiagMul_fu_2329_A_imag_13_ce1,
        A_imag_13_q1 => rxmat_imag_13_q1,
        A_imag_14_address0 => grp_DiagMul_fu_2329_A_imag_14_address0,
        A_imag_14_ce0 => grp_DiagMul_fu_2329_A_imag_14_ce0,
        A_imag_14_q0 => rxmat_imag_14_q0,
        A_imag_14_address1 => grp_DiagMul_fu_2329_A_imag_14_address1,
        A_imag_14_ce1 => grp_DiagMul_fu_2329_A_imag_14_ce1,
        A_imag_14_q1 => rxmat_imag_14_q1,
        A_imag_15_address0 => grp_DiagMul_fu_2329_A_imag_15_address0,
        A_imag_15_ce0 => grp_DiagMul_fu_2329_A_imag_15_ce0,
        A_imag_15_q0 => rxmat_imag_15_q0,
        A_imag_15_address1 => grp_DiagMul_fu_2329_A_imag_15_address1,
        A_imag_15_ce1 => grp_DiagMul_fu_2329_A_imag_15_ce1,
        A_imag_15_q1 => rxmat_imag_15_q1,
        A_imag_16_address0 => grp_DiagMul_fu_2329_A_imag_16_address0,
        A_imag_16_ce0 => grp_DiagMul_fu_2329_A_imag_16_ce0,
        A_imag_16_q0 => rxmat_imag_16_q0,
        A_imag_16_address1 => grp_DiagMul_fu_2329_A_imag_16_address1,
        A_imag_16_ce1 => grp_DiagMul_fu_2329_A_imag_16_ce1,
        A_imag_16_q1 => rxmat_imag_16_q1,
        A_imag_17_address0 => grp_DiagMul_fu_2329_A_imag_17_address0,
        A_imag_17_ce0 => grp_DiagMul_fu_2329_A_imag_17_ce0,
        A_imag_17_q0 => rxmat_imag_17_q0,
        A_imag_17_address1 => grp_DiagMul_fu_2329_A_imag_17_address1,
        A_imag_17_ce1 => grp_DiagMul_fu_2329_A_imag_17_ce1,
        A_imag_17_q1 => rxmat_imag_17_q1,
        A_imag_18_address0 => grp_DiagMul_fu_2329_A_imag_18_address0,
        A_imag_18_ce0 => grp_DiagMul_fu_2329_A_imag_18_ce0,
        A_imag_18_q0 => rxmat_imag_18_q0,
        A_imag_18_address1 => grp_DiagMul_fu_2329_A_imag_18_address1,
        A_imag_18_ce1 => grp_DiagMul_fu_2329_A_imag_18_ce1,
        A_imag_18_q1 => rxmat_imag_18_q1,
        A_imag_19_address0 => grp_DiagMul_fu_2329_A_imag_19_address0,
        A_imag_19_ce0 => grp_DiagMul_fu_2329_A_imag_19_ce0,
        A_imag_19_q0 => rxmat_imag_19_q0,
        A_imag_19_address1 => grp_DiagMul_fu_2329_A_imag_19_address1,
        A_imag_19_ce1 => grp_DiagMul_fu_2329_A_imag_19_ce1,
        A_imag_19_q1 => rxmat_imag_19_q1,
        A_imag_20_address0 => grp_DiagMul_fu_2329_A_imag_20_address0,
        A_imag_20_ce0 => grp_DiagMul_fu_2329_A_imag_20_ce0,
        A_imag_20_q0 => rxmat_imag_20_q0,
        A_imag_20_address1 => grp_DiagMul_fu_2329_A_imag_20_address1,
        A_imag_20_ce1 => grp_DiagMul_fu_2329_A_imag_20_ce1,
        A_imag_20_q1 => rxmat_imag_20_q1,
        A_imag_21_address0 => grp_DiagMul_fu_2329_A_imag_21_address0,
        A_imag_21_ce0 => grp_DiagMul_fu_2329_A_imag_21_ce0,
        A_imag_21_q0 => rxmat_imag_21_q0,
        A_imag_21_address1 => grp_DiagMul_fu_2329_A_imag_21_address1,
        A_imag_21_ce1 => grp_DiagMul_fu_2329_A_imag_21_ce1,
        A_imag_21_q1 => rxmat_imag_21_q1,
        A_imag_22_address0 => grp_DiagMul_fu_2329_A_imag_22_address0,
        A_imag_22_ce0 => grp_DiagMul_fu_2329_A_imag_22_ce0,
        A_imag_22_q0 => rxmat_imag_22_q0,
        A_imag_22_address1 => grp_DiagMul_fu_2329_A_imag_22_address1,
        A_imag_22_ce1 => grp_DiagMul_fu_2329_A_imag_22_ce1,
        A_imag_22_q1 => rxmat_imag_22_q1,
        A_imag_23_address0 => grp_DiagMul_fu_2329_A_imag_23_address0,
        A_imag_23_ce0 => grp_DiagMul_fu_2329_A_imag_23_ce0,
        A_imag_23_q0 => rxmat_imag_23_q0,
        A_imag_23_address1 => grp_DiagMul_fu_2329_A_imag_23_address1,
        A_imag_23_ce1 => grp_DiagMul_fu_2329_A_imag_23_ce1,
        A_imag_23_q1 => rxmat_imag_23_q1,
        A_imag_24_address0 => grp_DiagMul_fu_2329_A_imag_24_address0,
        A_imag_24_ce0 => grp_DiagMul_fu_2329_A_imag_24_ce0,
        A_imag_24_q0 => rxmat_imag_24_q0,
        A_imag_24_address1 => grp_DiagMul_fu_2329_A_imag_24_address1,
        A_imag_24_ce1 => grp_DiagMul_fu_2329_A_imag_24_ce1,
        A_imag_24_q1 => rxmat_imag_24_q1,
        A_imag_25_address0 => grp_DiagMul_fu_2329_A_imag_25_address0,
        A_imag_25_ce0 => grp_DiagMul_fu_2329_A_imag_25_ce0,
        A_imag_25_q0 => rxmat_imag_25_q0,
        A_imag_25_address1 => grp_DiagMul_fu_2329_A_imag_25_address1,
        A_imag_25_ce1 => grp_DiagMul_fu_2329_A_imag_25_ce1,
        A_imag_25_q1 => rxmat_imag_25_q1,
        A_imag_26_address0 => grp_DiagMul_fu_2329_A_imag_26_address0,
        A_imag_26_ce0 => grp_DiagMul_fu_2329_A_imag_26_ce0,
        A_imag_26_q0 => rxmat_imag_26_q0,
        A_imag_26_address1 => grp_DiagMul_fu_2329_A_imag_26_address1,
        A_imag_26_ce1 => grp_DiagMul_fu_2329_A_imag_26_ce1,
        A_imag_26_q1 => rxmat_imag_26_q1,
        A_imag_27_address0 => grp_DiagMul_fu_2329_A_imag_27_address0,
        A_imag_27_ce0 => grp_DiagMul_fu_2329_A_imag_27_ce0,
        A_imag_27_q0 => rxmat_imag_27_q0,
        A_imag_27_address1 => grp_DiagMul_fu_2329_A_imag_27_address1,
        A_imag_27_ce1 => grp_DiagMul_fu_2329_A_imag_27_ce1,
        A_imag_27_q1 => rxmat_imag_27_q1,
        A_imag_28_address0 => grp_DiagMul_fu_2329_A_imag_28_address0,
        A_imag_28_ce0 => grp_DiagMul_fu_2329_A_imag_28_ce0,
        A_imag_28_q0 => rxmat_imag_28_q0,
        A_imag_28_address1 => grp_DiagMul_fu_2329_A_imag_28_address1,
        A_imag_28_ce1 => grp_DiagMul_fu_2329_A_imag_28_ce1,
        A_imag_28_q1 => rxmat_imag_28_q1,
        A_imag_29_address0 => grp_DiagMul_fu_2329_A_imag_29_address0,
        A_imag_29_ce0 => grp_DiagMul_fu_2329_A_imag_29_ce0,
        A_imag_29_q0 => rxmat_imag_29_q0,
        A_imag_29_address1 => grp_DiagMul_fu_2329_A_imag_29_address1,
        A_imag_29_ce1 => grp_DiagMul_fu_2329_A_imag_29_ce1,
        A_imag_29_q1 => rxmat_imag_29_q1,
        A_imag_30_address0 => grp_DiagMul_fu_2329_A_imag_30_address0,
        A_imag_30_ce0 => grp_DiagMul_fu_2329_A_imag_30_ce0,
        A_imag_30_q0 => rxmat_imag_30_q0,
        A_imag_30_address1 => grp_DiagMul_fu_2329_A_imag_30_address1,
        A_imag_30_ce1 => grp_DiagMul_fu_2329_A_imag_30_ce1,
        A_imag_30_q1 => rxmat_imag_30_q1,
        A_imag_31_address0 => grp_DiagMul_fu_2329_A_imag_31_address0,
        A_imag_31_ce0 => grp_DiagMul_fu_2329_A_imag_31_ce0,
        A_imag_31_q0 => rxmat_imag_31_q0,
        A_imag_31_address1 => grp_DiagMul_fu_2329_A_imag_31_address1,
        A_imag_31_ce1 => grp_DiagMul_fu_2329_A_imag_31_ce1,
        A_imag_31_q1 => rxmat_imag_31_q1,
        B_real_0_address0 => grp_DiagMul_fu_2329_B_real_0_address0,
        B_real_0_ce0 => grp_DiagMul_fu_2329_B_real_0_ce0,
        B_real_0_q0 => xmat_real_0_q0,
        B_real_0_address1 => grp_DiagMul_fu_2329_B_real_0_address1,
        B_real_0_ce1 => grp_DiagMul_fu_2329_B_real_0_ce1,
        B_real_0_q1 => xmat_real_0_q1,
        B_real_1_address0 => grp_DiagMul_fu_2329_B_real_1_address0,
        B_real_1_ce0 => grp_DiagMul_fu_2329_B_real_1_ce0,
        B_real_1_q0 => xmat_real_1_q0,
        B_real_1_address1 => grp_DiagMul_fu_2329_B_real_1_address1,
        B_real_1_ce1 => grp_DiagMul_fu_2329_B_real_1_ce1,
        B_real_1_q1 => xmat_real_1_q1,
        B_real_2_address0 => grp_DiagMul_fu_2329_B_real_2_address0,
        B_real_2_ce0 => grp_DiagMul_fu_2329_B_real_2_ce0,
        B_real_2_q0 => xmat_real_2_q0,
        B_real_2_address1 => grp_DiagMul_fu_2329_B_real_2_address1,
        B_real_2_ce1 => grp_DiagMul_fu_2329_B_real_2_ce1,
        B_real_2_q1 => xmat_real_2_q1,
        B_real_3_address0 => grp_DiagMul_fu_2329_B_real_3_address0,
        B_real_3_ce0 => grp_DiagMul_fu_2329_B_real_3_ce0,
        B_real_3_q0 => xmat_real_3_q0,
        B_real_3_address1 => grp_DiagMul_fu_2329_B_real_3_address1,
        B_real_3_ce1 => grp_DiagMul_fu_2329_B_real_3_ce1,
        B_real_3_q1 => xmat_real_3_q1,
        B_real_4_address0 => grp_DiagMul_fu_2329_B_real_4_address0,
        B_real_4_ce0 => grp_DiagMul_fu_2329_B_real_4_ce0,
        B_real_4_q0 => xmat_real_4_q0,
        B_real_4_address1 => grp_DiagMul_fu_2329_B_real_4_address1,
        B_real_4_ce1 => grp_DiagMul_fu_2329_B_real_4_ce1,
        B_real_4_q1 => xmat_real_4_q1,
        B_real_5_address0 => grp_DiagMul_fu_2329_B_real_5_address0,
        B_real_5_ce0 => grp_DiagMul_fu_2329_B_real_5_ce0,
        B_real_5_q0 => xmat_real_5_q0,
        B_real_5_address1 => grp_DiagMul_fu_2329_B_real_5_address1,
        B_real_5_ce1 => grp_DiagMul_fu_2329_B_real_5_ce1,
        B_real_5_q1 => xmat_real_5_q1,
        B_real_6_address0 => grp_DiagMul_fu_2329_B_real_6_address0,
        B_real_6_ce0 => grp_DiagMul_fu_2329_B_real_6_ce0,
        B_real_6_q0 => xmat_real_6_q0,
        B_real_6_address1 => grp_DiagMul_fu_2329_B_real_6_address1,
        B_real_6_ce1 => grp_DiagMul_fu_2329_B_real_6_ce1,
        B_real_6_q1 => xmat_real_6_q1,
        B_real_7_address0 => grp_DiagMul_fu_2329_B_real_7_address0,
        B_real_7_ce0 => grp_DiagMul_fu_2329_B_real_7_ce0,
        B_real_7_q0 => xmat_real_7_q0,
        B_real_7_address1 => grp_DiagMul_fu_2329_B_real_7_address1,
        B_real_7_ce1 => grp_DiagMul_fu_2329_B_real_7_ce1,
        B_real_7_q1 => xmat_real_7_q1,
        B_real_8_address0 => grp_DiagMul_fu_2329_B_real_8_address0,
        B_real_8_ce0 => grp_DiagMul_fu_2329_B_real_8_ce0,
        B_real_8_q0 => xmat_real_8_q0,
        B_real_8_address1 => grp_DiagMul_fu_2329_B_real_8_address1,
        B_real_8_ce1 => grp_DiagMul_fu_2329_B_real_8_ce1,
        B_real_8_q1 => xmat_real_8_q1,
        B_real_9_address0 => grp_DiagMul_fu_2329_B_real_9_address0,
        B_real_9_ce0 => grp_DiagMul_fu_2329_B_real_9_ce0,
        B_real_9_q0 => xmat_real_9_q0,
        B_real_9_address1 => grp_DiagMul_fu_2329_B_real_9_address1,
        B_real_9_ce1 => grp_DiagMul_fu_2329_B_real_9_ce1,
        B_real_9_q1 => xmat_real_9_q1,
        B_real_10_address0 => grp_DiagMul_fu_2329_B_real_10_address0,
        B_real_10_ce0 => grp_DiagMul_fu_2329_B_real_10_ce0,
        B_real_10_q0 => xmat_real_10_q0,
        B_real_10_address1 => grp_DiagMul_fu_2329_B_real_10_address1,
        B_real_10_ce1 => grp_DiagMul_fu_2329_B_real_10_ce1,
        B_real_10_q1 => xmat_real_10_q1,
        B_real_11_address0 => grp_DiagMul_fu_2329_B_real_11_address0,
        B_real_11_ce0 => grp_DiagMul_fu_2329_B_real_11_ce0,
        B_real_11_q0 => xmat_real_11_q0,
        B_real_11_address1 => grp_DiagMul_fu_2329_B_real_11_address1,
        B_real_11_ce1 => grp_DiagMul_fu_2329_B_real_11_ce1,
        B_real_11_q1 => xmat_real_11_q1,
        B_real_12_address0 => grp_DiagMul_fu_2329_B_real_12_address0,
        B_real_12_ce0 => grp_DiagMul_fu_2329_B_real_12_ce0,
        B_real_12_q0 => xmat_real_12_q0,
        B_real_12_address1 => grp_DiagMul_fu_2329_B_real_12_address1,
        B_real_12_ce1 => grp_DiagMul_fu_2329_B_real_12_ce1,
        B_real_12_q1 => xmat_real_12_q1,
        B_real_13_address0 => grp_DiagMul_fu_2329_B_real_13_address0,
        B_real_13_ce0 => grp_DiagMul_fu_2329_B_real_13_ce0,
        B_real_13_q0 => xmat_real_13_q0,
        B_real_13_address1 => grp_DiagMul_fu_2329_B_real_13_address1,
        B_real_13_ce1 => grp_DiagMul_fu_2329_B_real_13_ce1,
        B_real_13_q1 => xmat_real_13_q1,
        B_real_14_address0 => grp_DiagMul_fu_2329_B_real_14_address0,
        B_real_14_ce0 => grp_DiagMul_fu_2329_B_real_14_ce0,
        B_real_14_q0 => xmat_real_14_q0,
        B_real_14_address1 => grp_DiagMul_fu_2329_B_real_14_address1,
        B_real_14_ce1 => grp_DiagMul_fu_2329_B_real_14_ce1,
        B_real_14_q1 => xmat_real_14_q1,
        B_real_15_address0 => grp_DiagMul_fu_2329_B_real_15_address0,
        B_real_15_ce0 => grp_DiagMul_fu_2329_B_real_15_ce0,
        B_real_15_q0 => xmat_real_15_q0,
        B_real_15_address1 => grp_DiagMul_fu_2329_B_real_15_address1,
        B_real_15_ce1 => grp_DiagMul_fu_2329_B_real_15_ce1,
        B_real_15_q1 => xmat_real_15_q1,
        B_real_16_address0 => grp_DiagMul_fu_2329_B_real_16_address0,
        B_real_16_ce0 => grp_DiagMul_fu_2329_B_real_16_ce0,
        B_real_16_q0 => xmat_real_16_q0,
        B_real_16_address1 => grp_DiagMul_fu_2329_B_real_16_address1,
        B_real_16_ce1 => grp_DiagMul_fu_2329_B_real_16_ce1,
        B_real_16_q1 => xmat_real_16_q1,
        B_real_17_address0 => grp_DiagMul_fu_2329_B_real_17_address0,
        B_real_17_ce0 => grp_DiagMul_fu_2329_B_real_17_ce0,
        B_real_17_q0 => xmat_real_17_q0,
        B_real_17_address1 => grp_DiagMul_fu_2329_B_real_17_address1,
        B_real_17_ce1 => grp_DiagMul_fu_2329_B_real_17_ce1,
        B_real_17_q1 => xmat_real_17_q1,
        B_real_18_address0 => grp_DiagMul_fu_2329_B_real_18_address0,
        B_real_18_ce0 => grp_DiagMul_fu_2329_B_real_18_ce0,
        B_real_18_q0 => xmat_real_18_q0,
        B_real_18_address1 => grp_DiagMul_fu_2329_B_real_18_address1,
        B_real_18_ce1 => grp_DiagMul_fu_2329_B_real_18_ce1,
        B_real_18_q1 => xmat_real_18_q1,
        B_real_19_address0 => grp_DiagMul_fu_2329_B_real_19_address0,
        B_real_19_ce0 => grp_DiagMul_fu_2329_B_real_19_ce0,
        B_real_19_q0 => xmat_real_19_q0,
        B_real_19_address1 => grp_DiagMul_fu_2329_B_real_19_address1,
        B_real_19_ce1 => grp_DiagMul_fu_2329_B_real_19_ce1,
        B_real_19_q1 => xmat_real_19_q1,
        B_real_20_address0 => grp_DiagMul_fu_2329_B_real_20_address0,
        B_real_20_ce0 => grp_DiagMul_fu_2329_B_real_20_ce0,
        B_real_20_q0 => xmat_real_20_q0,
        B_real_20_address1 => grp_DiagMul_fu_2329_B_real_20_address1,
        B_real_20_ce1 => grp_DiagMul_fu_2329_B_real_20_ce1,
        B_real_20_q1 => xmat_real_20_q1,
        B_real_21_address0 => grp_DiagMul_fu_2329_B_real_21_address0,
        B_real_21_ce0 => grp_DiagMul_fu_2329_B_real_21_ce0,
        B_real_21_q0 => xmat_real_21_q0,
        B_real_21_address1 => grp_DiagMul_fu_2329_B_real_21_address1,
        B_real_21_ce1 => grp_DiagMul_fu_2329_B_real_21_ce1,
        B_real_21_q1 => xmat_real_21_q1,
        B_real_22_address0 => grp_DiagMul_fu_2329_B_real_22_address0,
        B_real_22_ce0 => grp_DiagMul_fu_2329_B_real_22_ce0,
        B_real_22_q0 => xmat_real_22_q0,
        B_real_22_address1 => grp_DiagMul_fu_2329_B_real_22_address1,
        B_real_22_ce1 => grp_DiagMul_fu_2329_B_real_22_ce1,
        B_real_22_q1 => xmat_real_22_q1,
        B_real_23_address0 => grp_DiagMul_fu_2329_B_real_23_address0,
        B_real_23_ce0 => grp_DiagMul_fu_2329_B_real_23_ce0,
        B_real_23_q0 => xmat_real_23_q0,
        B_real_23_address1 => grp_DiagMul_fu_2329_B_real_23_address1,
        B_real_23_ce1 => grp_DiagMul_fu_2329_B_real_23_ce1,
        B_real_23_q1 => xmat_real_23_q1,
        B_real_24_address0 => grp_DiagMul_fu_2329_B_real_24_address0,
        B_real_24_ce0 => grp_DiagMul_fu_2329_B_real_24_ce0,
        B_real_24_q0 => xmat_real_24_q0,
        B_real_24_address1 => grp_DiagMul_fu_2329_B_real_24_address1,
        B_real_24_ce1 => grp_DiagMul_fu_2329_B_real_24_ce1,
        B_real_24_q1 => xmat_real_24_q1,
        B_real_25_address0 => grp_DiagMul_fu_2329_B_real_25_address0,
        B_real_25_ce0 => grp_DiagMul_fu_2329_B_real_25_ce0,
        B_real_25_q0 => xmat_real_25_q0,
        B_real_25_address1 => grp_DiagMul_fu_2329_B_real_25_address1,
        B_real_25_ce1 => grp_DiagMul_fu_2329_B_real_25_ce1,
        B_real_25_q1 => xmat_real_25_q1,
        B_real_26_address0 => grp_DiagMul_fu_2329_B_real_26_address0,
        B_real_26_ce0 => grp_DiagMul_fu_2329_B_real_26_ce0,
        B_real_26_q0 => xmat_real_26_q0,
        B_real_26_address1 => grp_DiagMul_fu_2329_B_real_26_address1,
        B_real_26_ce1 => grp_DiagMul_fu_2329_B_real_26_ce1,
        B_real_26_q1 => xmat_real_26_q1,
        B_real_27_address0 => grp_DiagMul_fu_2329_B_real_27_address0,
        B_real_27_ce0 => grp_DiagMul_fu_2329_B_real_27_ce0,
        B_real_27_q0 => xmat_real_27_q0,
        B_real_27_address1 => grp_DiagMul_fu_2329_B_real_27_address1,
        B_real_27_ce1 => grp_DiagMul_fu_2329_B_real_27_ce1,
        B_real_27_q1 => xmat_real_27_q1,
        B_real_28_address0 => grp_DiagMul_fu_2329_B_real_28_address0,
        B_real_28_ce0 => grp_DiagMul_fu_2329_B_real_28_ce0,
        B_real_28_q0 => xmat_real_28_q0,
        B_real_28_address1 => grp_DiagMul_fu_2329_B_real_28_address1,
        B_real_28_ce1 => grp_DiagMul_fu_2329_B_real_28_ce1,
        B_real_28_q1 => xmat_real_28_q1,
        B_real_29_address0 => grp_DiagMul_fu_2329_B_real_29_address0,
        B_real_29_ce0 => grp_DiagMul_fu_2329_B_real_29_ce0,
        B_real_29_q0 => xmat_real_29_q0,
        B_real_29_address1 => grp_DiagMul_fu_2329_B_real_29_address1,
        B_real_29_ce1 => grp_DiagMul_fu_2329_B_real_29_ce1,
        B_real_29_q1 => xmat_real_29_q1,
        B_real_30_address0 => grp_DiagMul_fu_2329_B_real_30_address0,
        B_real_30_ce0 => grp_DiagMul_fu_2329_B_real_30_ce0,
        B_real_30_q0 => xmat_real_30_q0,
        B_real_30_address1 => grp_DiagMul_fu_2329_B_real_30_address1,
        B_real_30_ce1 => grp_DiagMul_fu_2329_B_real_30_ce1,
        B_real_30_q1 => xmat_real_30_q1,
        B_real_31_address0 => grp_DiagMul_fu_2329_B_real_31_address0,
        B_real_31_ce0 => grp_DiagMul_fu_2329_B_real_31_ce0,
        B_real_31_q0 => xmat_real_31_q0,
        B_real_31_address1 => grp_DiagMul_fu_2329_B_real_31_address1,
        B_real_31_ce1 => grp_DiagMul_fu_2329_B_real_31_ce1,
        B_real_31_q1 => xmat_real_31_q1,
        B_imag_0_address0 => grp_DiagMul_fu_2329_B_imag_0_address0,
        B_imag_0_ce0 => grp_DiagMul_fu_2329_B_imag_0_ce0,
        B_imag_0_q0 => xmat_imag_0_q0,
        B_imag_0_address1 => grp_DiagMul_fu_2329_B_imag_0_address1,
        B_imag_0_ce1 => grp_DiagMul_fu_2329_B_imag_0_ce1,
        B_imag_0_q1 => xmat_imag_0_q1,
        B_imag_1_address0 => grp_DiagMul_fu_2329_B_imag_1_address0,
        B_imag_1_ce0 => grp_DiagMul_fu_2329_B_imag_1_ce0,
        B_imag_1_q0 => xmat_imag_1_q0,
        B_imag_1_address1 => grp_DiagMul_fu_2329_B_imag_1_address1,
        B_imag_1_ce1 => grp_DiagMul_fu_2329_B_imag_1_ce1,
        B_imag_1_q1 => xmat_imag_1_q1,
        B_imag_2_address0 => grp_DiagMul_fu_2329_B_imag_2_address0,
        B_imag_2_ce0 => grp_DiagMul_fu_2329_B_imag_2_ce0,
        B_imag_2_q0 => xmat_imag_2_q0,
        B_imag_2_address1 => grp_DiagMul_fu_2329_B_imag_2_address1,
        B_imag_2_ce1 => grp_DiagMul_fu_2329_B_imag_2_ce1,
        B_imag_2_q1 => xmat_imag_2_q1,
        B_imag_3_address0 => grp_DiagMul_fu_2329_B_imag_3_address0,
        B_imag_3_ce0 => grp_DiagMul_fu_2329_B_imag_3_ce0,
        B_imag_3_q0 => xmat_imag_3_q0,
        B_imag_3_address1 => grp_DiagMul_fu_2329_B_imag_3_address1,
        B_imag_3_ce1 => grp_DiagMul_fu_2329_B_imag_3_ce1,
        B_imag_3_q1 => xmat_imag_3_q1,
        B_imag_4_address0 => grp_DiagMul_fu_2329_B_imag_4_address0,
        B_imag_4_ce0 => grp_DiagMul_fu_2329_B_imag_4_ce0,
        B_imag_4_q0 => xmat_imag_4_q0,
        B_imag_4_address1 => grp_DiagMul_fu_2329_B_imag_4_address1,
        B_imag_4_ce1 => grp_DiagMul_fu_2329_B_imag_4_ce1,
        B_imag_4_q1 => xmat_imag_4_q1,
        B_imag_5_address0 => grp_DiagMul_fu_2329_B_imag_5_address0,
        B_imag_5_ce0 => grp_DiagMul_fu_2329_B_imag_5_ce0,
        B_imag_5_q0 => xmat_imag_5_q0,
        B_imag_5_address1 => grp_DiagMul_fu_2329_B_imag_5_address1,
        B_imag_5_ce1 => grp_DiagMul_fu_2329_B_imag_5_ce1,
        B_imag_5_q1 => xmat_imag_5_q1,
        B_imag_6_address0 => grp_DiagMul_fu_2329_B_imag_6_address0,
        B_imag_6_ce0 => grp_DiagMul_fu_2329_B_imag_6_ce0,
        B_imag_6_q0 => xmat_imag_6_q0,
        B_imag_6_address1 => grp_DiagMul_fu_2329_B_imag_6_address1,
        B_imag_6_ce1 => grp_DiagMul_fu_2329_B_imag_6_ce1,
        B_imag_6_q1 => xmat_imag_6_q1,
        B_imag_7_address0 => grp_DiagMul_fu_2329_B_imag_7_address0,
        B_imag_7_ce0 => grp_DiagMul_fu_2329_B_imag_7_ce0,
        B_imag_7_q0 => xmat_imag_7_q0,
        B_imag_7_address1 => grp_DiagMul_fu_2329_B_imag_7_address1,
        B_imag_7_ce1 => grp_DiagMul_fu_2329_B_imag_7_ce1,
        B_imag_7_q1 => xmat_imag_7_q1,
        B_imag_8_address0 => grp_DiagMul_fu_2329_B_imag_8_address0,
        B_imag_8_ce0 => grp_DiagMul_fu_2329_B_imag_8_ce0,
        B_imag_8_q0 => xmat_imag_8_q0,
        B_imag_8_address1 => grp_DiagMul_fu_2329_B_imag_8_address1,
        B_imag_8_ce1 => grp_DiagMul_fu_2329_B_imag_8_ce1,
        B_imag_8_q1 => xmat_imag_8_q1,
        B_imag_9_address0 => grp_DiagMul_fu_2329_B_imag_9_address0,
        B_imag_9_ce0 => grp_DiagMul_fu_2329_B_imag_9_ce0,
        B_imag_9_q0 => xmat_imag_9_q0,
        B_imag_9_address1 => grp_DiagMul_fu_2329_B_imag_9_address1,
        B_imag_9_ce1 => grp_DiagMul_fu_2329_B_imag_9_ce1,
        B_imag_9_q1 => xmat_imag_9_q1,
        B_imag_10_address0 => grp_DiagMul_fu_2329_B_imag_10_address0,
        B_imag_10_ce0 => grp_DiagMul_fu_2329_B_imag_10_ce0,
        B_imag_10_q0 => xmat_imag_10_q0,
        B_imag_10_address1 => grp_DiagMul_fu_2329_B_imag_10_address1,
        B_imag_10_ce1 => grp_DiagMul_fu_2329_B_imag_10_ce1,
        B_imag_10_q1 => xmat_imag_10_q1,
        B_imag_11_address0 => grp_DiagMul_fu_2329_B_imag_11_address0,
        B_imag_11_ce0 => grp_DiagMul_fu_2329_B_imag_11_ce0,
        B_imag_11_q0 => xmat_imag_11_q0,
        B_imag_11_address1 => grp_DiagMul_fu_2329_B_imag_11_address1,
        B_imag_11_ce1 => grp_DiagMul_fu_2329_B_imag_11_ce1,
        B_imag_11_q1 => xmat_imag_11_q1,
        B_imag_12_address0 => grp_DiagMul_fu_2329_B_imag_12_address0,
        B_imag_12_ce0 => grp_DiagMul_fu_2329_B_imag_12_ce0,
        B_imag_12_q0 => xmat_imag_12_q0,
        B_imag_12_address1 => grp_DiagMul_fu_2329_B_imag_12_address1,
        B_imag_12_ce1 => grp_DiagMul_fu_2329_B_imag_12_ce1,
        B_imag_12_q1 => xmat_imag_12_q1,
        B_imag_13_address0 => grp_DiagMul_fu_2329_B_imag_13_address0,
        B_imag_13_ce0 => grp_DiagMul_fu_2329_B_imag_13_ce0,
        B_imag_13_q0 => xmat_imag_13_q0,
        B_imag_13_address1 => grp_DiagMul_fu_2329_B_imag_13_address1,
        B_imag_13_ce1 => grp_DiagMul_fu_2329_B_imag_13_ce1,
        B_imag_13_q1 => xmat_imag_13_q1,
        B_imag_14_address0 => grp_DiagMul_fu_2329_B_imag_14_address0,
        B_imag_14_ce0 => grp_DiagMul_fu_2329_B_imag_14_ce0,
        B_imag_14_q0 => xmat_imag_14_q0,
        B_imag_14_address1 => grp_DiagMul_fu_2329_B_imag_14_address1,
        B_imag_14_ce1 => grp_DiagMul_fu_2329_B_imag_14_ce1,
        B_imag_14_q1 => xmat_imag_14_q1,
        B_imag_15_address0 => grp_DiagMul_fu_2329_B_imag_15_address0,
        B_imag_15_ce0 => grp_DiagMul_fu_2329_B_imag_15_ce0,
        B_imag_15_q0 => xmat_imag_15_q0,
        B_imag_15_address1 => grp_DiagMul_fu_2329_B_imag_15_address1,
        B_imag_15_ce1 => grp_DiagMul_fu_2329_B_imag_15_ce1,
        B_imag_15_q1 => xmat_imag_15_q1,
        B_imag_16_address0 => grp_DiagMul_fu_2329_B_imag_16_address0,
        B_imag_16_ce0 => grp_DiagMul_fu_2329_B_imag_16_ce0,
        B_imag_16_q0 => xmat_imag_16_q0,
        B_imag_16_address1 => grp_DiagMul_fu_2329_B_imag_16_address1,
        B_imag_16_ce1 => grp_DiagMul_fu_2329_B_imag_16_ce1,
        B_imag_16_q1 => xmat_imag_16_q1,
        B_imag_17_address0 => grp_DiagMul_fu_2329_B_imag_17_address0,
        B_imag_17_ce0 => grp_DiagMul_fu_2329_B_imag_17_ce0,
        B_imag_17_q0 => xmat_imag_17_q0,
        B_imag_17_address1 => grp_DiagMul_fu_2329_B_imag_17_address1,
        B_imag_17_ce1 => grp_DiagMul_fu_2329_B_imag_17_ce1,
        B_imag_17_q1 => xmat_imag_17_q1,
        B_imag_18_address0 => grp_DiagMul_fu_2329_B_imag_18_address0,
        B_imag_18_ce0 => grp_DiagMul_fu_2329_B_imag_18_ce0,
        B_imag_18_q0 => xmat_imag_18_q0,
        B_imag_18_address1 => grp_DiagMul_fu_2329_B_imag_18_address1,
        B_imag_18_ce1 => grp_DiagMul_fu_2329_B_imag_18_ce1,
        B_imag_18_q1 => xmat_imag_18_q1,
        B_imag_19_address0 => grp_DiagMul_fu_2329_B_imag_19_address0,
        B_imag_19_ce0 => grp_DiagMul_fu_2329_B_imag_19_ce0,
        B_imag_19_q0 => xmat_imag_19_q0,
        B_imag_19_address1 => grp_DiagMul_fu_2329_B_imag_19_address1,
        B_imag_19_ce1 => grp_DiagMul_fu_2329_B_imag_19_ce1,
        B_imag_19_q1 => xmat_imag_19_q1,
        B_imag_20_address0 => grp_DiagMul_fu_2329_B_imag_20_address0,
        B_imag_20_ce0 => grp_DiagMul_fu_2329_B_imag_20_ce0,
        B_imag_20_q0 => xmat_imag_20_q0,
        B_imag_20_address1 => grp_DiagMul_fu_2329_B_imag_20_address1,
        B_imag_20_ce1 => grp_DiagMul_fu_2329_B_imag_20_ce1,
        B_imag_20_q1 => xmat_imag_20_q1,
        B_imag_21_address0 => grp_DiagMul_fu_2329_B_imag_21_address0,
        B_imag_21_ce0 => grp_DiagMul_fu_2329_B_imag_21_ce0,
        B_imag_21_q0 => xmat_imag_21_q0,
        B_imag_21_address1 => grp_DiagMul_fu_2329_B_imag_21_address1,
        B_imag_21_ce1 => grp_DiagMul_fu_2329_B_imag_21_ce1,
        B_imag_21_q1 => xmat_imag_21_q1,
        B_imag_22_address0 => grp_DiagMul_fu_2329_B_imag_22_address0,
        B_imag_22_ce0 => grp_DiagMul_fu_2329_B_imag_22_ce0,
        B_imag_22_q0 => xmat_imag_22_q0,
        B_imag_22_address1 => grp_DiagMul_fu_2329_B_imag_22_address1,
        B_imag_22_ce1 => grp_DiagMul_fu_2329_B_imag_22_ce1,
        B_imag_22_q1 => xmat_imag_22_q1,
        B_imag_23_address0 => grp_DiagMul_fu_2329_B_imag_23_address0,
        B_imag_23_ce0 => grp_DiagMul_fu_2329_B_imag_23_ce0,
        B_imag_23_q0 => xmat_imag_23_q0,
        B_imag_23_address1 => grp_DiagMul_fu_2329_B_imag_23_address1,
        B_imag_23_ce1 => grp_DiagMul_fu_2329_B_imag_23_ce1,
        B_imag_23_q1 => xmat_imag_23_q1,
        B_imag_24_address0 => grp_DiagMul_fu_2329_B_imag_24_address0,
        B_imag_24_ce0 => grp_DiagMul_fu_2329_B_imag_24_ce0,
        B_imag_24_q0 => xmat_imag_24_q0,
        B_imag_24_address1 => grp_DiagMul_fu_2329_B_imag_24_address1,
        B_imag_24_ce1 => grp_DiagMul_fu_2329_B_imag_24_ce1,
        B_imag_24_q1 => xmat_imag_24_q1,
        B_imag_25_address0 => grp_DiagMul_fu_2329_B_imag_25_address0,
        B_imag_25_ce0 => grp_DiagMul_fu_2329_B_imag_25_ce0,
        B_imag_25_q0 => xmat_imag_25_q0,
        B_imag_25_address1 => grp_DiagMul_fu_2329_B_imag_25_address1,
        B_imag_25_ce1 => grp_DiagMul_fu_2329_B_imag_25_ce1,
        B_imag_25_q1 => xmat_imag_25_q1,
        B_imag_26_address0 => grp_DiagMul_fu_2329_B_imag_26_address0,
        B_imag_26_ce0 => grp_DiagMul_fu_2329_B_imag_26_ce0,
        B_imag_26_q0 => xmat_imag_26_q0,
        B_imag_26_address1 => grp_DiagMul_fu_2329_B_imag_26_address1,
        B_imag_26_ce1 => grp_DiagMul_fu_2329_B_imag_26_ce1,
        B_imag_26_q1 => xmat_imag_26_q1,
        B_imag_27_address0 => grp_DiagMul_fu_2329_B_imag_27_address0,
        B_imag_27_ce0 => grp_DiagMul_fu_2329_B_imag_27_ce0,
        B_imag_27_q0 => xmat_imag_27_q0,
        B_imag_27_address1 => grp_DiagMul_fu_2329_B_imag_27_address1,
        B_imag_27_ce1 => grp_DiagMul_fu_2329_B_imag_27_ce1,
        B_imag_27_q1 => xmat_imag_27_q1,
        B_imag_28_address0 => grp_DiagMul_fu_2329_B_imag_28_address0,
        B_imag_28_ce0 => grp_DiagMul_fu_2329_B_imag_28_ce0,
        B_imag_28_q0 => xmat_imag_28_q0,
        B_imag_28_address1 => grp_DiagMul_fu_2329_B_imag_28_address1,
        B_imag_28_ce1 => grp_DiagMul_fu_2329_B_imag_28_ce1,
        B_imag_28_q1 => xmat_imag_28_q1,
        B_imag_29_address0 => grp_DiagMul_fu_2329_B_imag_29_address0,
        B_imag_29_ce0 => grp_DiagMul_fu_2329_B_imag_29_ce0,
        B_imag_29_q0 => xmat_imag_29_q0,
        B_imag_29_address1 => grp_DiagMul_fu_2329_B_imag_29_address1,
        B_imag_29_ce1 => grp_DiagMul_fu_2329_B_imag_29_ce1,
        B_imag_29_q1 => xmat_imag_29_q1,
        B_imag_30_address0 => grp_DiagMul_fu_2329_B_imag_30_address0,
        B_imag_30_ce0 => grp_DiagMul_fu_2329_B_imag_30_ce0,
        B_imag_30_q0 => xmat_imag_30_q0,
        B_imag_30_address1 => grp_DiagMul_fu_2329_B_imag_30_address1,
        B_imag_30_ce1 => grp_DiagMul_fu_2329_B_imag_30_ce1,
        B_imag_30_q1 => xmat_imag_30_q1,
        B_imag_31_address0 => grp_DiagMul_fu_2329_B_imag_31_address0,
        B_imag_31_ce0 => grp_DiagMul_fu_2329_B_imag_31_ce0,
        B_imag_31_q0 => xmat_imag_31_q0,
        B_imag_31_address1 => grp_DiagMul_fu_2329_B_imag_31_address1,
        B_imag_31_ce1 => grp_DiagMul_fu_2329_B_imag_31_ce1,
        B_imag_31_q1 => xmat_imag_31_q1,
        ap_return_0 => grp_DiagMul_fu_2329_ap_return_0,
        ap_return_1 => grp_DiagMul_fu_2329_ap_return_1,
        ap_return_2 => grp_DiagMul_fu_2329_ap_return_2,
        ap_return_3 => grp_DiagMul_fu_2329_ap_return_3,
        ap_return_4 => grp_DiagMul_fu_2329_ap_return_4,
        ap_return_5 => grp_DiagMul_fu_2329_ap_return_5,
        ap_return_6 => grp_DiagMul_fu_2329_ap_return_6,
        ap_return_7 => grp_DiagMul_fu_2329_ap_return_7,
        ap_return_8 => grp_DiagMul_fu_2329_ap_return_8,
        ap_return_9 => grp_DiagMul_fu_2329_ap_return_9,
        ap_return_10 => grp_DiagMul_fu_2329_ap_return_10,
        ap_return_11 => grp_DiagMul_fu_2329_ap_return_11,
        ap_return_12 => grp_DiagMul_fu_2329_ap_return_12,
        ap_return_13 => grp_DiagMul_fu_2329_ap_return_13,
        ap_return_14 => grp_DiagMul_fu_2329_ap_return_14,
        ap_return_15 => grp_DiagMul_fu_2329_ap_return_15,
        ap_return_16 => grp_DiagMul_fu_2329_ap_return_16,
        ap_return_17 => grp_DiagMul_fu_2329_ap_return_17,
        ap_return_18 => grp_DiagMul_fu_2329_ap_return_18,
        ap_return_19 => grp_DiagMul_fu_2329_ap_return_19,
        ap_return_20 => grp_DiagMul_fu_2329_ap_return_20,
        ap_return_21 => grp_DiagMul_fu_2329_ap_return_21,
        ap_return_22 => grp_DiagMul_fu_2329_ap_return_22,
        ap_return_23 => grp_DiagMul_fu_2329_ap_return_23,
        ap_return_24 => grp_DiagMul_fu_2329_ap_return_24,
        ap_return_25 => grp_DiagMul_fu_2329_ap_return_25,
        ap_return_26 => grp_DiagMul_fu_2329_ap_return_26,
        ap_return_27 => grp_DiagMul_fu_2329_ap_return_27,
        ap_return_28 => grp_DiagMul_fu_2329_ap_return_28,
        ap_return_29 => grp_DiagMul_fu_2329_ap_return_29,
        ap_return_30 => grp_DiagMul_fu_2329_ap_return_30,
        ap_return_31 => grp_DiagMul_fu_2329_ap_return_31);

    matchedfilter_muxchv_U643 : component matchedfilter_muxchv
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => mulout_imag_reg_3248,
        din1 => mulout_imag_0_1_reg_3253,
        din2 => mulout_imag_1_reg_3258,
        din3 => mulout_imag_1_1_reg_3263,
        din4 => mulout_imag_2_reg_3268,
        din5 => mulout_imag_2_1_reg_3273,
        din6 => mulout_imag_3_reg_3278,
        din7 => mulout_imag_3_1_reg_3283,
        din8 => mulout_imag_4_reg_3288,
        din9 => mulout_imag_4_1_reg_3293,
        din10 => mulout_imag_5_reg_3298,
        din11 => mulout_imag_5_1_reg_3303,
        din12 => mulout_imag_6_reg_3308,
        din13 => mulout_imag_6_1_reg_3313,
        din14 => mulout_imag_7_reg_3318,
        din15 => mulout_imag_7_1_reg_3323,
        din16 => zext_ln85_fu_3057_p1,
        dout => tmp_7_fu_3061_p18);

    matchedfilter_muxchv_U644 : component matchedfilter_muxchv
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => mulout_real_reg_3168,
        din1 => mulout_real_0_1_reg_3173,
        din2 => mulout_real_1_reg_3178,
        din3 => mulout_real_1_1_reg_3183,
        din4 => mulout_real_2_reg_3188,
        din5 => mulout_real_2_1_reg_3193,
        din6 => mulout_real_3_reg_3198,
        din7 => mulout_real_3_1_reg_3203,
        din8 => mulout_real_4_reg_3208,
        din9 => mulout_real_4_1_reg_3213,
        din10 => mulout_real_5_reg_3218,
        din11 => mulout_real_5_1_reg_3223,
        din12 => mulout_real_6_reg_3228,
        din13 => mulout_real_6_1_reg_3233,
        din14 => mulout_real_7_reg_3238,
        din15 => mulout_real_7_1_reg_3243,
        din16 => zext_ln85_fu_3057_p1,
        dout => tmp_8_fu_3083_p18);

    regslice_both_in_stream_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_data_V_U_ack_in,
        data_out => in_stream_TDATA_int,
        vld_out => in_stream_TVALID_int,
        ack_out => in_stream_TREADY_int,
        apdone_blk => regslice_both_in_stream_V_data_V_U_apdone_blk);

    regslice_both_in_stream_V_keep_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TKEEP,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_keep_V_U_ack_in,
        data_out => in_stream_TKEEP_int,
        vld_out => regslice_both_in_stream_V_keep_V_U_vld_out,
        ack_out => in_stream_TREADY_int,
        apdone_blk => regslice_both_in_stream_V_keep_V_U_apdone_blk);

    regslice_both_in_stream_V_strb_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TSTRB,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_strb_V_U_ack_in,
        data_out => in_stream_TSTRB_int,
        vld_out => regslice_both_in_stream_V_strb_V_U_vld_out,
        ack_out => in_stream_TREADY_int,
        apdone_blk => regslice_both_in_stream_V_strb_V_U_apdone_blk);

    regslice_both_in_stream_V_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TLAST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_last_V_U_ack_in,
        data_out => in_stream_TLAST_int,
        vld_out => regslice_both_in_stream_V_last_V_U_vld_out,
        ack_out => in_stream_TREADY_int,
        apdone_blk => regslice_both_in_stream_V_last_V_U_apdone_blk);

    regslice_both_out_stream_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TDATA_int,
        vld_in => out_stream_TVALID_int,
        ack_in => out_stream_TREADY_int,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_V_data_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_data_V_U_apdone_blk);

    regslice_both_out_stream_V_keep_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv8_FF,
        vld_in => out_stream_TVALID_int,
        ack_in => regslice_both_out_stream_V_keep_V_U_ack_in_dummy,
        data_out => out_stream_TKEEP,
        vld_out => regslice_both_out_stream_V_keep_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_keep_V_U_apdone_blk);

    regslice_both_out_stream_V_strb_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv8_FF,
        vld_in => out_stream_TVALID_int,
        ack_in => regslice_both_out_stream_V_strb_V_U_ack_in_dummy,
        data_out => out_stream_TSTRB,
        vld_out => regslice_both_out_stream_V_strb_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_strb_V_U_apdone_blk);

    regslice_both_out_stream_V_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => valOut_last_V_reg_3347,
        vld_in => out_stream_TVALID_int,
        ack_in => regslice_both_out_stream_V_last_V_U_ack_in_dummy,
        data_out => out_stream_TLAST,
        vld_out => regslice_both_out_stream_V_last_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state7))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_DiagMul_fu_2329_ap_done = ap_const_logic_1))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state7)) then 
                        ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state7);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_DiagMul_fu_2329_ap_done = ap_const_logic_1))) then 
                    ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DiagMul_fu_2329_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_DiagMul_fu_2329_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_DiagMul_fu_2329_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DiagMul_fu_2329_ap_ready = ap_const_logic_1)) then 
                    grp_DiagMul_fu_2329_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i1_0_reg_2296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i1_0_reg_2296 <= ap_const_lv5_0;
            elsif ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i1_0_reg_2296 <= select_ln72_1_fu_2719_p3;
            end if; 
        end if;
    end process;

    i3_0_reg_2318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln82_fu_3041_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                i3_0_reg_2318 <= i_2_fu_3047_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_DiagMul_fu_2329_ap_done = ap_const_logic_1))) then 
                i3_0_reg_2318 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_0_reg_2263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_0_reg_2263 <= select_ln59_1_fu_2507_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_0_reg_2263 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten11_reg_2285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                indvar_flatten11_reg_2285 <= ap_const_lv11_0;
            elsif ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                indvar_flatten11_reg_2285 <= add_ln67_fu_2693_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_2252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten_reg_2252 <= add_ln53_fu_2481_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_2252 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    j2_0_reg_2307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                j2_0_reg_2307 <= ap_const_lv7_0;
            elsif ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                j2_0_reg_2307 <= j_1_fu_2907_p2;
            end if; 
        end if;
    end process;

    j_0_reg_2274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_0_reg_2274 <= j_fu_2681_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_0_reg_2274 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                icmp_ln82_reg_3328 <= icmp_ln82_fu_3041_p2;
                icmp_ln82_reg_3328_pp2_iter1_reg <= icmp_ln82_reg_3328;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_DiagMul_fu_2329_ap_done = ap_const_logic_1))) then
                mulout_imag_0_1_reg_3253 <= grp_DiagMul_fu_2329_ap_return_17;
                mulout_imag_1_1_reg_3263 <= grp_DiagMul_fu_2329_ap_return_19;
                mulout_imag_1_reg_3258 <= grp_DiagMul_fu_2329_ap_return_18;
                mulout_imag_2_1_reg_3273 <= grp_DiagMul_fu_2329_ap_return_21;
                mulout_imag_2_reg_3268 <= grp_DiagMul_fu_2329_ap_return_20;
                mulout_imag_3_1_reg_3283 <= grp_DiagMul_fu_2329_ap_return_23;
                mulout_imag_3_reg_3278 <= grp_DiagMul_fu_2329_ap_return_22;
                mulout_imag_4_1_reg_3293 <= grp_DiagMul_fu_2329_ap_return_25;
                mulout_imag_4_reg_3288 <= grp_DiagMul_fu_2329_ap_return_24;
                mulout_imag_5_1_reg_3303 <= grp_DiagMul_fu_2329_ap_return_27;
                mulout_imag_5_reg_3298 <= grp_DiagMul_fu_2329_ap_return_26;
                mulout_imag_6_1_reg_3313 <= grp_DiagMul_fu_2329_ap_return_29;
                mulout_imag_6_reg_3308 <= grp_DiagMul_fu_2329_ap_return_28;
                mulout_imag_7_1_reg_3323 <= grp_DiagMul_fu_2329_ap_return_31;
                mulout_imag_7_reg_3318 <= grp_DiagMul_fu_2329_ap_return_30;
                mulout_imag_reg_3248 <= grp_DiagMul_fu_2329_ap_return_16;
                mulout_real_0_1_reg_3173 <= grp_DiagMul_fu_2329_ap_return_1;
                mulout_real_1_1_reg_3183 <= grp_DiagMul_fu_2329_ap_return_3;
                mulout_real_1_reg_3178 <= grp_DiagMul_fu_2329_ap_return_2;
                mulout_real_2_1_reg_3193 <= grp_DiagMul_fu_2329_ap_return_5;
                mulout_real_2_reg_3188 <= grp_DiagMul_fu_2329_ap_return_4;
                mulout_real_3_1_reg_3203 <= grp_DiagMul_fu_2329_ap_return_7;
                mulout_real_3_reg_3198 <= grp_DiagMul_fu_2329_ap_return_6;
                mulout_real_4_1_reg_3213 <= grp_DiagMul_fu_2329_ap_return_9;
                mulout_real_4_reg_3208 <= grp_DiagMul_fu_2329_ap_return_8;
                mulout_real_5_1_reg_3223 <= grp_DiagMul_fu_2329_ap_return_11;
                mulout_real_5_reg_3218 <= grp_DiagMul_fu_2329_ap_return_10;
                mulout_real_6_1_reg_3233 <= grp_DiagMul_fu_2329_ap_return_13;
                mulout_real_6_reg_3228 <= grp_DiagMul_fu_2329_ap_return_12;
                mulout_real_7_1_reg_3243 <= grp_DiagMul_fu_2329_ap_return_15;
                mulout_real_7_reg_3238 <= grp_DiagMul_fu_2329_ap_return_14;
                mulout_real_reg_3168 <= grp_DiagMul_fu_2329_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln82_fu_3041_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                tmp_7_reg_3337 <= tmp_7_fu_3061_p18;
                tmp_8_reg_3342 <= tmp_8_fu_3083_p18;
                valOut_last_V_reg_3347 <= valOut_last_V_fu_3105_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_ap_done, icmp_ln82_fu_3041_p2, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_subdone, ap_CS_fsm_state10, regslice_both_out_stream_V_data_V_U_apdone_blk, in_stream_TVALID_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_DiagMul_fu_2329_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln82_fu_3041_p2 = ap_const_lv1_1))) and not(((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (icmp_ln82_fu_3041_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln53_fu_2481_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_2252) + unsigned(ap_const_lv11_1));
    add_ln67_fu_2693_p2 <= std_logic_vector(unsigned(indvar_flatten11_reg_2285) + unsigned(ap_const_lv11_1));
    add_ln75_fu_2793_p2 <= std_logic_vector(unsigned(zext_ln75_fu_2789_p1) + unsigned(zext_ln68_fu_2727_p1));
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(6);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(7);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, ap_block_state8_io, ap_block_state9_io)
    begin
                ap_block_pp2_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state9_io) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state8_io) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, ap_block_state8_io, ap_block_state9_io)
    begin
                ap_block_pp2_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state9_io) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state8_io) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state2_assign_proc : process(icmp_ln53_fu_2475_p2, in_stream_TVALID_int)
    begin
                ap_block_state2 <= ((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(icmp_ln67_fu_2687_p2, in_stream_TVALID_int)
    begin
                ap_block_state4 <= ((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0));
    end process;

        ap_block_state7_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_io_assign_proc : process(icmp_ln82_reg_3328, out_stream_TREADY_int)
    begin
                ap_block_state8_io <= ((icmp_ln82_reg_3328 = ap_const_lv1_0) and (out_stream_TREADY_int = ap_const_logic_0));
    end process;

        ap_block_state8_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_io_assign_proc : process(icmp_ln82_reg_3328_pp2_iter1_reg, out_stream_TREADY_int)
    begin
                ap_block_state9_io <= ((icmp_ln82_reg_3328_pp2_iter1_reg = ap_const_lv1_0) and (out_stream_TREADY_int = ap_const_logic_0));
    end process;

        ap_block_state9_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp2_exit_iter0_state7_assign_proc : process(icmp_ln82_fu_3041_p2)
    begin
        if ((icmp_ln82_fu_3041_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state10, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state10, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln59_fu_2515_p1 <= grp_fu_2465_p4;
    bitcast_ln62_fu_2645_p1 <= trunc_ln681_fu_2641_p1;
    bitcast_ln72_fu_2731_p1 <= grp_fu_2465_p4;
    bitcast_ln75_fu_2871_p1 <= trunc_ln681_1_fu_2867_p1;
    bitcast_ln85_fu_3111_p1 <= tmp_7_reg_3337;
    bitcast_ln88_fu_3114_p1 <= tmp_8_reg_3342;
    grp_DiagMul_fu_2329_ap_start <= grp_DiagMul_fu_2329_ap_start_reg;
    grp_fu_2465_p4 <= in_stream_TDATA_int(63 downto 32);
    i_1_fu_2699_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(i1_0_reg_2296));
    i_2_fu_3047_p2 <= std_logic_vector(unsigned(i3_0_reg_2318) + unsigned(ap_const_lv5_1));
    i_fu_2487_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(i_0_reg_2263));
    icmp_ln53_fu_2475_p2 <= "1" when (indvar_flatten_reg_2252 = ap_const_lv11_400) else "0";
    icmp_ln54_fu_2493_p2 <= "1" when (j_0_reg_2274 = ap_const_lv7_40) else "0";
    icmp_ln67_fu_2687_p2 <= "1" when (indvar_flatten11_reg_2285 = ap_const_lv11_400) else "0";
    icmp_ln68_fu_2705_p2 <= "1" when (j2_0_reg_2307 = ap_const_lv7_40) else "0";
    icmp_ln82_fu_3041_p2 <= "1" when (i3_0_reg_2318 = ap_const_lv5_10) else "0";

    in_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, in_stream_TVALID_int)
    begin
        if ((((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            in_stream_TDATA_blk_n <= in_stream_TVALID_int;
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_TREADY_assign_proc : process(in_stream_TVALID, regslice_both_in_stream_V_data_V_U_ack_in)
    begin
        if (((regslice_both_in_stream_V_data_V_U_ack_in = ap_const_logic_1) and (in_stream_TVALID = ap_const_logic_1))) then 
            in_stream_TREADY <= ap_const_logic_1;
        else 
            in_stream_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    in_stream_TREADY_int_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, in_stream_TVALID_int)
    begin
        if (((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            in_stream_TREADY_int <= ap_const_logic_1;
        else 
            in_stream_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;

    j_1_fu_2907_p2 <= std_logic_vector(unsigned(select_ln72_fu_2711_p3) + unsigned(ap_const_lv7_1));
    j_fu_2681_p2 <= std_logic_vector(unsigned(select_ln59_fu_2499_p3) + unsigned(ap_const_lv7_1));

    out_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, icmp_ln82_reg_3328, ap_enable_reg_pp2_iter2, icmp_ln82_reg_3328_pp2_iter1_reg, out_stream_TREADY_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln82_reg_3328_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln82_reg_3328 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY_int;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_stream_TDATA_int <= (bitcast_ln85_fu_3111_p1 & bitcast_ln88_fu_3114_p1);
    out_stream_TVALID <= regslice_both_out_stream_V_data_V_U_vld_out;

    out_stream_TVALID_int_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, icmp_ln82_reg_3328, ap_block_pp2_stage0_11001)
    begin
        if (((icmp_ln82_reg_3328 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
            out_stream_TVALID_int <= ap_const_logic_1;
        else 
            out_stream_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_0_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_0_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_0_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_0_address0 <= grp_DiagMul_fu_2329_A_imag_0_address0;
        else 
            rxmat_imag_0_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_0_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_0_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_0_ce0 <= grp_DiagMul_fu_2329_A_imag_0_ce0;
        else 
            rxmat_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_0_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_0_ce1 <= grp_DiagMul_fu_2329_A_imag_0_ce1;
        else 
            rxmat_imag_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_0_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_0_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_10_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_10_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_10_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_10_address0 <= grp_DiagMul_fu_2329_A_imag_10_address0;
        else 
            rxmat_imag_10_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_10_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_10_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_10_ce0 <= grp_DiagMul_fu_2329_A_imag_10_ce0;
        else 
            rxmat_imag_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_10_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_10_ce1 <= grp_DiagMul_fu_2329_A_imag_10_ce1;
        else 
            rxmat_imag_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_10_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_10_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_11_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_11_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_11_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_11_address0 <= grp_DiagMul_fu_2329_A_imag_11_address0;
        else 
            rxmat_imag_11_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_11_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_11_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_11_ce0 <= grp_DiagMul_fu_2329_A_imag_11_ce0;
        else 
            rxmat_imag_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_11_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_11_ce1 <= grp_DiagMul_fu_2329_A_imag_11_ce1;
        else 
            rxmat_imag_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_11_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_11_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_12_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_12_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_12_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_12_address0 <= grp_DiagMul_fu_2329_A_imag_12_address0;
        else 
            rxmat_imag_12_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_12_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_12_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_12_ce0 <= grp_DiagMul_fu_2329_A_imag_12_ce0;
        else 
            rxmat_imag_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_12_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_12_ce1 <= grp_DiagMul_fu_2329_A_imag_12_ce1;
        else 
            rxmat_imag_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_12_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_12_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_13_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_13_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_13_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_13_address0 <= grp_DiagMul_fu_2329_A_imag_13_address0;
        else 
            rxmat_imag_13_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_13_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_13_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_13_ce0 <= grp_DiagMul_fu_2329_A_imag_13_ce0;
        else 
            rxmat_imag_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_13_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_13_ce1 <= grp_DiagMul_fu_2329_A_imag_13_ce1;
        else 
            rxmat_imag_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_13_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_13_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_14_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_14_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_14_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_14_address0 <= grp_DiagMul_fu_2329_A_imag_14_address0;
        else 
            rxmat_imag_14_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_14_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_14_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_14_ce0 <= grp_DiagMul_fu_2329_A_imag_14_ce0;
        else 
            rxmat_imag_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_14_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_14_ce1 <= grp_DiagMul_fu_2329_A_imag_14_ce1;
        else 
            rxmat_imag_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_14_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_14_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_15_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_15_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_15_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_15_address0 <= grp_DiagMul_fu_2329_A_imag_15_address0;
        else 
            rxmat_imag_15_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_15_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_15_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_15_ce0 <= grp_DiagMul_fu_2329_A_imag_15_ce0;
        else 
            rxmat_imag_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_15_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_15_ce1 <= grp_DiagMul_fu_2329_A_imag_15_ce1;
        else 
            rxmat_imag_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_15_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_15_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_16_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_16_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_16_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_16_address0 <= grp_DiagMul_fu_2329_A_imag_16_address0;
        else 
            rxmat_imag_16_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_16_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_16_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_16_ce0 <= grp_DiagMul_fu_2329_A_imag_16_ce0;
        else 
            rxmat_imag_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_16_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_16_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_16_ce1 <= grp_DiagMul_fu_2329_A_imag_16_ce1;
        else 
            rxmat_imag_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_16_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_16_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_17_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_17_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_17_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_17_address0 <= grp_DiagMul_fu_2329_A_imag_17_address0;
        else 
            rxmat_imag_17_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_17_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_17_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_17_ce0 <= grp_DiagMul_fu_2329_A_imag_17_ce0;
        else 
            rxmat_imag_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_17_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_17_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_17_ce1 <= grp_DiagMul_fu_2329_A_imag_17_ce1;
        else 
            rxmat_imag_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_17_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_17_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_18_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_18_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_18_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_18_address0 <= grp_DiagMul_fu_2329_A_imag_18_address0;
        else 
            rxmat_imag_18_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_18_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_18_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_18_ce0 <= grp_DiagMul_fu_2329_A_imag_18_ce0;
        else 
            rxmat_imag_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_18_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_18_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_18_ce1 <= grp_DiagMul_fu_2329_A_imag_18_ce1;
        else 
            rxmat_imag_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_18_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_18_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_19_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_19_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_19_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_19_address0 <= grp_DiagMul_fu_2329_A_imag_19_address0;
        else 
            rxmat_imag_19_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_19_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_19_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_19_ce0 <= grp_DiagMul_fu_2329_A_imag_19_ce0;
        else 
            rxmat_imag_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_19_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_19_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_19_ce1 <= grp_DiagMul_fu_2329_A_imag_19_ce1;
        else 
            rxmat_imag_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_19_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_19_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_1_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_1_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_1_address0 <= grp_DiagMul_fu_2329_A_imag_1_address0;
        else 
            rxmat_imag_1_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_1_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_1_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_1_ce0 <= grp_DiagMul_fu_2329_A_imag_1_ce0;
        else 
            rxmat_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_1_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_1_ce1 <= grp_DiagMul_fu_2329_A_imag_1_ce1;
        else 
            rxmat_imag_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_1_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_1_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_20_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_20_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_20_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_20_address0 <= grp_DiagMul_fu_2329_A_imag_20_address0;
        else 
            rxmat_imag_20_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_20_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_20_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_20_ce0 <= grp_DiagMul_fu_2329_A_imag_20_ce0;
        else 
            rxmat_imag_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_20_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_20_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_20_ce1 <= grp_DiagMul_fu_2329_A_imag_20_ce1;
        else 
            rxmat_imag_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_20_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_20_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_21_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_21_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_21_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_21_address0 <= grp_DiagMul_fu_2329_A_imag_21_address0;
        else 
            rxmat_imag_21_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_21_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_21_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_21_ce0 <= grp_DiagMul_fu_2329_A_imag_21_ce0;
        else 
            rxmat_imag_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_21_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_21_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_21_ce1 <= grp_DiagMul_fu_2329_A_imag_21_ce1;
        else 
            rxmat_imag_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_21_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_21_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_22_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_22_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_22_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_22_address0 <= grp_DiagMul_fu_2329_A_imag_22_address0;
        else 
            rxmat_imag_22_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_22_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_22_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_22_ce0 <= grp_DiagMul_fu_2329_A_imag_22_ce0;
        else 
            rxmat_imag_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_22_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_22_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_22_ce1 <= grp_DiagMul_fu_2329_A_imag_22_ce1;
        else 
            rxmat_imag_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_22_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_22_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_23_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_23_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_23_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_23_address0 <= grp_DiagMul_fu_2329_A_imag_23_address0;
        else 
            rxmat_imag_23_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_23_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_23_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_23_ce0 <= grp_DiagMul_fu_2329_A_imag_23_ce0;
        else 
            rxmat_imag_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_23_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_23_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_23_ce1 <= grp_DiagMul_fu_2329_A_imag_23_ce1;
        else 
            rxmat_imag_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_23_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_23_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_24_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_24_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_24_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_24_address0 <= grp_DiagMul_fu_2329_A_imag_24_address0;
        else 
            rxmat_imag_24_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_24_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_24_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_24_ce0 <= grp_DiagMul_fu_2329_A_imag_24_ce0;
        else 
            rxmat_imag_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_24_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_24_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_24_ce1 <= grp_DiagMul_fu_2329_A_imag_24_ce1;
        else 
            rxmat_imag_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_24_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_24_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_25_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_25_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_25_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_25_address0 <= grp_DiagMul_fu_2329_A_imag_25_address0;
        else 
            rxmat_imag_25_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_25_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_25_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_25_ce0 <= grp_DiagMul_fu_2329_A_imag_25_ce0;
        else 
            rxmat_imag_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_25_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_25_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_25_ce1 <= grp_DiagMul_fu_2329_A_imag_25_ce1;
        else 
            rxmat_imag_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_25_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_25_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_26_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_26_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_26_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_26_address0 <= grp_DiagMul_fu_2329_A_imag_26_address0;
        else 
            rxmat_imag_26_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_26_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_26_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_26_ce0 <= grp_DiagMul_fu_2329_A_imag_26_ce0;
        else 
            rxmat_imag_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_26_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_26_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_26_ce1 <= grp_DiagMul_fu_2329_A_imag_26_ce1;
        else 
            rxmat_imag_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_26_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_26_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_27_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_27_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_27_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_27_address0 <= grp_DiagMul_fu_2329_A_imag_27_address0;
        else 
            rxmat_imag_27_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_27_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_27_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_27_ce0 <= grp_DiagMul_fu_2329_A_imag_27_ce0;
        else 
            rxmat_imag_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_27_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_27_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_27_ce1 <= grp_DiagMul_fu_2329_A_imag_27_ce1;
        else 
            rxmat_imag_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_27_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_27_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_28_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_28_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_28_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_28_address0 <= grp_DiagMul_fu_2329_A_imag_28_address0;
        else 
            rxmat_imag_28_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_28_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_28_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_28_ce0 <= grp_DiagMul_fu_2329_A_imag_28_ce0;
        else 
            rxmat_imag_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_28_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_28_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_28_ce1 <= grp_DiagMul_fu_2329_A_imag_28_ce1;
        else 
            rxmat_imag_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_28_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_28_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_29_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_29_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_29_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_29_address0 <= grp_DiagMul_fu_2329_A_imag_29_address0;
        else 
            rxmat_imag_29_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_29_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_29_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_29_ce0 <= grp_DiagMul_fu_2329_A_imag_29_ce0;
        else 
            rxmat_imag_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_29_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_29_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_29_ce1 <= grp_DiagMul_fu_2329_A_imag_29_ce1;
        else 
            rxmat_imag_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_29_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_29_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_2_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_2_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_2_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_2_address0 <= grp_DiagMul_fu_2329_A_imag_2_address0;
        else 
            rxmat_imag_2_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_2_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_2_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_2_ce0 <= grp_DiagMul_fu_2329_A_imag_2_ce0;
        else 
            rxmat_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_2_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_2_ce1 <= grp_DiagMul_fu_2329_A_imag_2_ce1;
        else 
            rxmat_imag_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_2_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_2_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_30_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_30_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_30_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_30_address0 <= grp_DiagMul_fu_2329_A_imag_30_address0;
        else 
            rxmat_imag_30_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_30_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_30_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_30_ce0 <= grp_DiagMul_fu_2329_A_imag_30_ce0;
        else 
            rxmat_imag_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_30_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_30_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_30_ce1 <= grp_DiagMul_fu_2329_A_imag_30_ce1;
        else 
            rxmat_imag_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_30_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_30_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_31_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_31_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_31_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_31_address0 <= grp_DiagMul_fu_2329_A_imag_31_address0;
        else 
            rxmat_imag_31_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_31_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_31_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_31_ce0 <= grp_DiagMul_fu_2329_A_imag_31_ce0;
        else 
            rxmat_imag_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_31_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_31_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_31_ce1 <= grp_DiagMul_fu_2329_A_imag_31_ce1;
        else 
            rxmat_imag_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_31_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_0)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_2)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_3)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_4)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_5)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_6)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_7)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_8)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_9)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_A)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_B)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_C)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_D)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_E)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_F)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_10)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_11)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_12)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_13)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_14)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_15)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_16)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_17)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_18)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_19)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1A)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1B)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1C)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1D)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1E)) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_31_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_3_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_3_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_3_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_3_address0 <= grp_DiagMul_fu_2329_A_imag_3_address0;
        else 
            rxmat_imag_3_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_3_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_3_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_3_ce0 <= grp_DiagMul_fu_2329_A_imag_3_ce0;
        else 
            rxmat_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_3_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_3_ce1 <= grp_DiagMul_fu_2329_A_imag_3_ce1;
        else 
            rxmat_imag_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_3_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_3_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_4_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_4_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_4_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_4_address0 <= grp_DiagMul_fu_2329_A_imag_4_address0;
        else 
            rxmat_imag_4_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_4_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_4_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_4_ce0 <= grp_DiagMul_fu_2329_A_imag_4_ce0;
        else 
            rxmat_imag_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_4_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_4_ce1 <= grp_DiagMul_fu_2329_A_imag_4_ce1;
        else 
            rxmat_imag_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_4_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_4_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_5_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_5_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_5_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_5_address0 <= grp_DiagMul_fu_2329_A_imag_5_address0;
        else 
            rxmat_imag_5_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_5_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_5_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_5_ce0 <= grp_DiagMul_fu_2329_A_imag_5_ce0;
        else 
            rxmat_imag_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_5_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_5_ce1 <= grp_DiagMul_fu_2329_A_imag_5_ce1;
        else 
            rxmat_imag_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_5_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_5_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_6_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_6_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_6_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_6_address0 <= grp_DiagMul_fu_2329_A_imag_6_address0;
        else 
            rxmat_imag_6_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_6_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_6_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_6_ce0 <= grp_DiagMul_fu_2329_A_imag_6_ce0;
        else 
            rxmat_imag_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_6_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_6_ce1 <= grp_DiagMul_fu_2329_A_imag_6_ce1;
        else 
            rxmat_imag_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_6_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_6_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_7_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_7_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_7_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_7_address0 <= grp_DiagMul_fu_2329_A_imag_7_address0;
        else 
            rxmat_imag_7_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_7_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_7_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_7_ce0 <= grp_DiagMul_fu_2329_A_imag_7_ce0;
        else 
            rxmat_imag_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_7_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_7_ce1 <= grp_DiagMul_fu_2329_A_imag_7_ce1;
        else 
            rxmat_imag_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_7_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_7_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_8_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_8_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_8_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_8_address0 <= grp_DiagMul_fu_2329_A_imag_8_address0;
        else 
            rxmat_imag_8_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_8_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_8_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_8_ce0 <= grp_DiagMul_fu_2329_A_imag_8_ce0;
        else 
            rxmat_imag_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_8_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_8_ce1 <= grp_DiagMul_fu_2329_A_imag_8_ce1;
        else 
            rxmat_imag_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_8_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_8_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_9_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_9_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_imag_9_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_9_address0 <= grp_DiagMul_fu_2329_A_imag_9_address0;
        else 
            rxmat_imag_9_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_imag_9_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_9_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_9_ce0 <= grp_DiagMul_fu_2329_A_imag_9_ce0;
        else 
            rxmat_imag_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_9_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_imag_9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_imag_9_ce1 <= grp_DiagMul_fu_2329_A_imag_9_ce1;
        else 
            rxmat_imag_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_imag_9_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_imag_9_we0 <= ap_const_logic_1;
        else 
            rxmat_imag_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_0_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_0_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_0_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_0_address0 <= grp_DiagMul_fu_2329_A_real_0_address0;
        else 
            rxmat_real_0_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_0_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_0_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_0_ce0 <= grp_DiagMul_fu_2329_A_real_0_ce0;
        else 
            rxmat_real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_0_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_0_ce1 <= grp_DiagMul_fu_2329_A_real_0_ce1;
        else 
            rxmat_real_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_0_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_0_we0 <= ap_const_logic_1;
        else 
            rxmat_real_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_10_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_10_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_10_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_10_address0 <= grp_DiagMul_fu_2329_A_real_10_address0;
        else 
            rxmat_real_10_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_10_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_10_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_10_ce0 <= grp_DiagMul_fu_2329_A_real_10_ce0;
        else 
            rxmat_real_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_10_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_10_ce1 <= grp_DiagMul_fu_2329_A_real_10_ce1;
        else 
            rxmat_real_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_10_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_10_we0 <= ap_const_logic_1;
        else 
            rxmat_real_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_11_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_11_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_11_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_11_address0 <= grp_DiagMul_fu_2329_A_real_11_address0;
        else 
            rxmat_real_11_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_11_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_11_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_11_ce0 <= grp_DiagMul_fu_2329_A_real_11_ce0;
        else 
            rxmat_real_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_11_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_11_ce1 <= grp_DiagMul_fu_2329_A_real_11_ce1;
        else 
            rxmat_real_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_11_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_11_we0 <= ap_const_logic_1;
        else 
            rxmat_real_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_12_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_12_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_12_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_12_address0 <= grp_DiagMul_fu_2329_A_real_12_address0;
        else 
            rxmat_real_12_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_12_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_12_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_12_ce0 <= grp_DiagMul_fu_2329_A_real_12_ce0;
        else 
            rxmat_real_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_12_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_12_ce1 <= grp_DiagMul_fu_2329_A_real_12_ce1;
        else 
            rxmat_real_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_12_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_12_we0 <= ap_const_logic_1;
        else 
            rxmat_real_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_13_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_13_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_13_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_13_address0 <= grp_DiagMul_fu_2329_A_real_13_address0;
        else 
            rxmat_real_13_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_13_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_13_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_13_ce0 <= grp_DiagMul_fu_2329_A_real_13_ce0;
        else 
            rxmat_real_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_13_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_13_ce1 <= grp_DiagMul_fu_2329_A_real_13_ce1;
        else 
            rxmat_real_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_13_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_13_we0 <= ap_const_logic_1;
        else 
            rxmat_real_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_14_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_14_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_14_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_14_address0 <= grp_DiagMul_fu_2329_A_real_14_address0;
        else 
            rxmat_real_14_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_14_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_14_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_14_ce0 <= grp_DiagMul_fu_2329_A_real_14_ce0;
        else 
            rxmat_real_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_14_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_14_ce1 <= grp_DiagMul_fu_2329_A_real_14_ce1;
        else 
            rxmat_real_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_14_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_14_we0 <= ap_const_logic_1;
        else 
            rxmat_real_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_15_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_15_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_15_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_15_address0 <= grp_DiagMul_fu_2329_A_real_15_address0;
        else 
            rxmat_real_15_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_15_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_15_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_15_ce0 <= grp_DiagMul_fu_2329_A_real_15_ce0;
        else 
            rxmat_real_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_15_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_15_ce1 <= grp_DiagMul_fu_2329_A_real_15_ce1;
        else 
            rxmat_real_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_15_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_15_we0 <= ap_const_logic_1;
        else 
            rxmat_real_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_16_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_16_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_16_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_16_address0 <= grp_DiagMul_fu_2329_A_real_16_address0;
        else 
            rxmat_real_16_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_16_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_16_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_16_ce0 <= grp_DiagMul_fu_2329_A_real_16_ce0;
        else 
            rxmat_real_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_16_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_16_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_16_ce1 <= grp_DiagMul_fu_2329_A_real_16_ce1;
        else 
            rxmat_real_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_16_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_16_we0 <= ap_const_logic_1;
        else 
            rxmat_real_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_17_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_17_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_17_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_17_address0 <= grp_DiagMul_fu_2329_A_real_17_address0;
        else 
            rxmat_real_17_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_17_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_17_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_17_ce0 <= grp_DiagMul_fu_2329_A_real_17_ce0;
        else 
            rxmat_real_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_17_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_17_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_17_ce1 <= grp_DiagMul_fu_2329_A_real_17_ce1;
        else 
            rxmat_real_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_17_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_17_we0 <= ap_const_logic_1;
        else 
            rxmat_real_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_18_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_18_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_18_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_18_address0 <= grp_DiagMul_fu_2329_A_real_18_address0;
        else 
            rxmat_real_18_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_18_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_18_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_18_ce0 <= grp_DiagMul_fu_2329_A_real_18_ce0;
        else 
            rxmat_real_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_18_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_18_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_18_ce1 <= grp_DiagMul_fu_2329_A_real_18_ce1;
        else 
            rxmat_real_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_18_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_18_we0 <= ap_const_logic_1;
        else 
            rxmat_real_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_19_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_19_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_19_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_19_address0 <= grp_DiagMul_fu_2329_A_real_19_address0;
        else 
            rxmat_real_19_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_19_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_19_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_19_ce0 <= grp_DiagMul_fu_2329_A_real_19_ce0;
        else 
            rxmat_real_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_19_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_19_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_19_ce1 <= grp_DiagMul_fu_2329_A_real_19_ce1;
        else 
            rxmat_real_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_19_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_19_we0 <= ap_const_logic_1;
        else 
            rxmat_real_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_1_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_1_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_1_address0 <= grp_DiagMul_fu_2329_A_real_1_address0;
        else 
            rxmat_real_1_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_1_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_1_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_1_ce0 <= grp_DiagMul_fu_2329_A_real_1_ce0;
        else 
            rxmat_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_1_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_1_ce1 <= grp_DiagMul_fu_2329_A_real_1_ce1;
        else 
            rxmat_real_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_1_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_1_we0 <= ap_const_logic_1;
        else 
            rxmat_real_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_20_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_20_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_20_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_20_address0 <= grp_DiagMul_fu_2329_A_real_20_address0;
        else 
            rxmat_real_20_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_20_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_20_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_20_ce0 <= grp_DiagMul_fu_2329_A_real_20_ce0;
        else 
            rxmat_real_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_20_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_20_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_20_ce1 <= grp_DiagMul_fu_2329_A_real_20_ce1;
        else 
            rxmat_real_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_20_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_20_we0 <= ap_const_logic_1;
        else 
            rxmat_real_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_21_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_21_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_21_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_21_address0 <= grp_DiagMul_fu_2329_A_real_21_address0;
        else 
            rxmat_real_21_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_21_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_21_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_21_ce0 <= grp_DiagMul_fu_2329_A_real_21_ce0;
        else 
            rxmat_real_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_21_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_21_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_21_ce1 <= grp_DiagMul_fu_2329_A_real_21_ce1;
        else 
            rxmat_real_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_21_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_21_we0 <= ap_const_logic_1;
        else 
            rxmat_real_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_22_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_22_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_22_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_22_address0 <= grp_DiagMul_fu_2329_A_real_22_address0;
        else 
            rxmat_real_22_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_22_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_22_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_22_ce0 <= grp_DiagMul_fu_2329_A_real_22_ce0;
        else 
            rxmat_real_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_22_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_22_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_22_ce1 <= grp_DiagMul_fu_2329_A_real_22_ce1;
        else 
            rxmat_real_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_22_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_22_we0 <= ap_const_logic_1;
        else 
            rxmat_real_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_23_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_23_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_23_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_23_address0 <= grp_DiagMul_fu_2329_A_real_23_address0;
        else 
            rxmat_real_23_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_23_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_23_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_23_ce0 <= grp_DiagMul_fu_2329_A_real_23_ce0;
        else 
            rxmat_real_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_23_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_23_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_23_ce1 <= grp_DiagMul_fu_2329_A_real_23_ce1;
        else 
            rxmat_real_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_23_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_23_we0 <= ap_const_logic_1;
        else 
            rxmat_real_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_24_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_24_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_24_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_24_address0 <= grp_DiagMul_fu_2329_A_real_24_address0;
        else 
            rxmat_real_24_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_24_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_24_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_24_ce0 <= grp_DiagMul_fu_2329_A_real_24_ce0;
        else 
            rxmat_real_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_24_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_24_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_24_ce1 <= grp_DiagMul_fu_2329_A_real_24_ce1;
        else 
            rxmat_real_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_24_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_24_we0 <= ap_const_logic_1;
        else 
            rxmat_real_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_25_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_25_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_25_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_25_address0 <= grp_DiagMul_fu_2329_A_real_25_address0;
        else 
            rxmat_real_25_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_25_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_25_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_25_ce0 <= grp_DiagMul_fu_2329_A_real_25_ce0;
        else 
            rxmat_real_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_25_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_25_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_25_ce1 <= grp_DiagMul_fu_2329_A_real_25_ce1;
        else 
            rxmat_real_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_25_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_25_we0 <= ap_const_logic_1;
        else 
            rxmat_real_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_26_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_26_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_26_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_26_address0 <= grp_DiagMul_fu_2329_A_real_26_address0;
        else 
            rxmat_real_26_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_26_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_26_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_26_ce0 <= grp_DiagMul_fu_2329_A_real_26_ce0;
        else 
            rxmat_real_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_26_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_26_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_26_ce1 <= grp_DiagMul_fu_2329_A_real_26_ce1;
        else 
            rxmat_real_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_26_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_26_we0 <= ap_const_logic_1;
        else 
            rxmat_real_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_27_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_27_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_27_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_27_address0 <= grp_DiagMul_fu_2329_A_real_27_address0;
        else 
            rxmat_real_27_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_27_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_27_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_27_ce0 <= grp_DiagMul_fu_2329_A_real_27_ce0;
        else 
            rxmat_real_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_27_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_27_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_27_ce1 <= grp_DiagMul_fu_2329_A_real_27_ce1;
        else 
            rxmat_real_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_27_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_27_we0 <= ap_const_logic_1;
        else 
            rxmat_real_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_28_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_28_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_28_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_28_address0 <= grp_DiagMul_fu_2329_A_real_28_address0;
        else 
            rxmat_real_28_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_28_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_28_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_28_ce0 <= grp_DiagMul_fu_2329_A_real_28_ce0;
        else 
            rxmat_real_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_28_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_28_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_28_ce1 <= grp_DiagMul_fu_2329_A_real_28_ce1;
        else 
            rxmat_real_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_28_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_28_we0 <= ap_const_logic_1;
        else 
            rxmat_real_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_29_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_29_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_29_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_29_address0 <= grp_DiagMul_fu_2329_A_real_29_address0;
        else 
            rxmat_real_29_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_29_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_29_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_29_ce0 <= grp_DiagMul_fu_2329_A_real_29_ce0;
        else 
            rxmat_real_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_29_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_29_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_29_ce1 <= grp_DiagMul_fu_2329_A_real_29_ce1;
        else 
            rxmat_real_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_29_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_29_we0 <= ap_const_logic_1;
        else 
            rxmat_real_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_2_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_2_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_2_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_2_address0 <= grp_DiagMul_fu_2329_A_real_2_address0;
        else 
            rxmat_real_2_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_2_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_2_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_2_ce0 <= grp_DiagMul_fu_2329_A_real_2_ce0;
        else 
            rxmat_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_2_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_2_ce1 <= grp_DiagMul_fu_2329_A_real_2_ce1;
        else 
            rxmat_real_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_2_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_2_we0 <= ap_const_logic_1;
        else 
            rxmat_real_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_30_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_30_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_30_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_30_address0 <= grp_DiagMul_fu_2329_A_real_30_address0;
        else 
            rxmat_real_30_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_30_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_30_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_30_ce0 <= grp_DiagMul_fu_2329_A_real_30_ce0;
        else 
            rxmat_real_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_30_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_30_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_30_ce1 <= grp_DiagMul_fu_2329_A_real_30_ce1;
        else 
            rxmat_real_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_30_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_30_we0 <= ap_const_logic_1;
        else 
            rxmat_real_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_31_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_31_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_31_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_31_address0 <= grp_DiagMul_fu_2329_A_real_31_address0;
        else 
            rxmat_real_31_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_31_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_31_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_31_ce0 <= grp_DiagMul_fu_2329_A_real_31_ce0;
        else 
            rxmat_real_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_31_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_31_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_31_ce1 <= grp_DiagMul_fu_2329_A_real_31_ce1;
        else 
            rxmat_real_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_31_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_0)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_2)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_3)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_4)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_5)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_6)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_7)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_8)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_9)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_A)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_B)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_C)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_D)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_E)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_F)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_10)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_11)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_12)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_13)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_14)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_15)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_16)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_17)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_18)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_19)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1A)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1B)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1C)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1D)) and not((trunc_ln59_1_fu_2551_p4 = ap_const_lv6_1E)) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_31_we0 <= ap_const_logic_1;
        else 
            rxmat_real_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_3_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_3_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_3_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_3_address0 <= grp_DiagMul_fu_2329_A_real_3_address0;
        else 
            rxmat_real_3_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_3_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_3_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_3_ce0 <= grp_DiagMul_fu_2329_A_real_3_ce0;
        else 
            rxmat_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_3_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_3_ce1 <= grp_DiagMul_fu_2329_A_real_3_ce1;
        else 
            rxmat_real_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_3_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_3_we0 <= ap_const_logic_1;
        else 
            rxmat_real_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_4_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_4_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_4_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_4_address0 <= grp_DiagMul_fu_2329_A_real_4_address0;
        else 
            rxmat_real_4_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_4_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_4_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_4_ce0 <= grp_DiagMul_fu_2329_A_real_4_ce0;
        else 
            rxmat_real_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_4_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_4_ce1 <= grp_DiagMul_fu_2329_A_real_4_ce1;
        else 
            rxmat_real_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_4_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_4_we0 <= ap_const_logic_1;
        else 
            rxmat_real_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_5_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_5_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_5_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_5_address0 <= grp_DiagMul_fu_2329_A_real_5_address0;
        else 
            rxmat_real_5_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_5_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_5_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_5_ce0 <= grp_DiagMul_fu_2329_A_real_5_ce0;
        else 
            rxmat_real_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_5_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_5_ce1 <= grp_DiagMul_fu_2329_A_real_5_ce1;
        else 
            rxmat_real_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_5_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_5_we0 <= ap_const_logic_1;
        else 
            rxmat_real_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_6_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_6_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_6_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_6_address0 <= grp_DiagMul_fu_2329_A_real_6_address0;
        else 
            rxmat_real_6_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_6_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_6_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_6_ce0 <= grp_DiagMul_fu_2329_A_real_6_ce0;
        else 
            rxmat_real_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_6_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_6_ce1 <= grp_DiagMul_fu_2329_A_real_6_ce1;
        else 
            rxmat_real_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_6_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_6_we0 <= ap_const_logic_1;
        else 
            rxmat_real_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_7_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_7_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_7_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_7_address0 <= grp_DiagMul_fu_2329_A_real_7_address0;
        else 
            rxmat_real_7_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_7_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_7_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_7_ce0 <= grp_DiagMul_fu_2329_A_real_7_ce0;
        else 
            rxmat_real_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_7_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_7_ce1 <= grp_DiagMul_fu_2329_A_real_7_ce1;
        else 
            rxmat_real_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_7_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_7_we0 <= ap_const_logic_1;
        else 
            rxmat_real_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_8_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_8_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_8_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_8_address0 <= grp_DiagMul_fu_2329_A_real_8_address0;
        else 
            rxmat_real_8_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_8_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_8_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_8_ce0 <= grp_DiagMul_fu_2329_A_real_8_ce0;
        else 
            rxmat_real_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_8_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_8_ce1 <= grp_DiagMul_fu_2329_A_real_8_ce1;
        else 
            rxmat_real_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_8_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_8_we0 <= ap_const_logic_1;
        else 
            rxmat_real_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_9_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_9_address0, zext_ln62_fu_2573_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rxmat_real_9_address0 <= zext_ln62_fu_2573_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_9_address0 <= grp_DiagMul_fu_2329_A_real_9_address0;
        else 
            rxmat_real_9_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_real_9_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_9_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_9_ce0 <= grp_DiagMul_fu_2329_A_real_9_ce0;
        else 
            rxmat_real_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_9_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_A_real_9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rxmat_real_9_ce1 <= grp_DiagMul_fu_2329_A_real_9_ce1;
        else 
            rxmat_real_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_real_9_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln53_fu_2475_p2, trunc_ln59_1_fu_2551_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln53_fu_2475_p2 = ap_const_lv1_0) and (trunc_ln59_1_fu_2551_p4 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rxmat_real_9_we0 <= ap_const_logic_1;
        else 
            rxmat_real_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln59_1_fu_2507_p3 <= 
        i_fu_2487_p2 when (icmp_ln54_fu_2493_p2(0) = '1') else 
        i_0_reg_2263;
    select_ln59_fu_2499_p3 <= 
        ap_const_lv7_0 when (icmp_ln54_fu_2493_p2(0) = '1') else 
        j_0_reg_2274;
    select_ln72_1_fu_2719_p3 <= 
        i_1_fu_2699_p2 when (icmp_ln68_fu_2705_p2(0) = '1') else 
        i1_0_reg_2296;
    select_ln72_fu_2711_p3 <= 
        ap_const_lv7_0 when (icmp_ln68_fu_2705_p2(0) = '1') else 
        j2_0_reg_2307;
    tmp_4_fu_2781_p3 <= (trunc_ln75_fu_2777_p1 & ap_const_lv4_0);
    tmp_fu_2565_p3 <= (select_ln59_1_fu_2507_p3 & trunc_ln59_fu_2561_p1);
    trunc_ln59_1_fu_2551_p4 <= select_ln59_fu_2499_p3(6 downto 1);
    trunc_ln59_fu_2561_p1 <= select_ln59_fu_2499_p3(1 - 1 downto 0);
    trunc_ln681_1_fu_2867_p1 <= in_stream_TDATA_int(32 - 1 downto 0);
    trunc_ln681_fu_2641_p1 <= in_stream_TDATA_int(32 - 1 downto 0);
    trunc_ln72_1_fu_2767_p4 <= select_ln72_fu_2711_p3(6 downto 1);
    trunc_ln75_fu_2777_p1 <= select_ln72_fu_2711_p3(1 - 1 downto 0);
    trunc_ln85_fu_3053_p1 <= i3_0_reg_2318(4 - 1 downto 0);
    valOut_last_V_fu_3105_p2 <= "1" when (i3_0_reg_2318 = ap_const_lv5_F) else "0";

    xmat_imag_0_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_0_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_0_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_0_address0 <= grp_DiagMul_fu_2329_B_imag_0_address0;
        else 
            xmat_imag_0_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_0_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_0_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_0_ce0 <= grp_DiagMul_fu_2329_B_imag_0_ce0;
        else 
            xmat_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_0_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_0_ce1 <= grp_DiagMul_fu_2329_B_imag_0_ce1;
        else 
            xmat_imag_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_0_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_0_we0 <= ap_const_logic_1;
        else 
            xmat_imag_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_10_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_10_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_10_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_10_address0 <= grp_DiagMul_fu_2329_B_imag_10_address0;
        else 
            xmat_imag_10_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_10_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_10_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_10_ce0 <= grp_DiagMul_fu_2329_B_imag_10_ce0;
        else 
            xmat_imag_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_10_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_10_ce1 <= grp_DiagMul_fu_2329_B_imag_10_ce1;
        else 
            xmat_imag_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_10_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_10_we0 <= ap_const_logic_1;
        else 
            xmat_imag_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_11_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_11_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_11_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_11_address0 <= grp_DiagMul_fu_2329_B_imag_11_address0;
        else 
            xmat_imag_11_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_11_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_11_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_11_ce0 <= grp_DiagMul_fu_2329_B_imag_11_ce0;
        else 
            xmat_imag_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_11_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_11_ce1 <= grp_DiagMul_fu_2329_B_imag_11_ce1;
        else 
            xmat_imag_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_11_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_11_we0 <= ap_const_logic_1;
        else 
            xmat_imag_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_12_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_12_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_12_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_12_address0 <= grp_DiagMul_fu_2329_B_imag_12_address0;
        else 
            xmat_imag_12_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_12_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_12_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_12_ce0 <= grp_DiagMul_fu_2329_B_imag_12_ce0;
        else 
            xmat_imag_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_12_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_12_ce1 <= grp_DiagMul_fu_2329_B_imag_12_ce1;
        else 
            xmat_imag_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_12_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_12_we0 <= ap_const_logic_1;
        else 
            xmat_imag_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_13_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_13_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_13_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_13_address0 <= grp_DiagMul_fu_2329_B_imag_13_address0;
        else 
            xmat_imag_13_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_13_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_13_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_13_ce0 <= grp_DiagMul_fu_2329_B_imag_13_ce0;
        else 
            xmat_imag_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_13_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_13_ce1 <= grp_DiagMul_fu_2329_B_imag_13_ce1;
        else 
            xmat_imag_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_13_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_13_we0 <= ap_const_logic_1;
        else 
            xmat_imag_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_14_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_14_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_14_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_14_address0 <= grp_DiagMul_fu_2329_B_imag_14_address0;
        else 
            xmat_imag_14_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_14_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_14_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_14_ce0 <= grp_DiagMul_fu_2329_B_imag_14_ce0;
        else 
            xmat_imag_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_14_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_14_ce1 <= grp_DiagMul_fu_2329_B_imag_14_ce1;
        else 
            xmat_imag_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_14_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_14_we0 <= ap_const_logic_1;
        else 
            xmat_imag_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_15_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_15_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_15_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_15_address0 <= grp_DiagMul_fu_2329_B_imag_15_address0;
        else 
            xmat_imag_15_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_15_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_15_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_15_ce0 <= grp_DiagMul_fu_2329_B_imag_15_ce0;
        else 
            xmat_imag_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_15_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_15_ce1 <= grp_DiagMul_fu_2329_B_imag_15_ce1;
        else 
            xmat_imag_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_15_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_15_we0 <= ap_const_logic_1;
        else 
            xmat_imag_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_16_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_16_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_16_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_16_address0 <= grp_DiagMul_fu_2329_B_imag_16_address0;
        else 
            xmat_imag_16_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_16_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_16_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_16_ce0 <= grp_DiagMul_fu_2329_B_imag_16_ce0;
        else 
            xmat_imag_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_16_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_16_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_16_ce1 <= grp_DiagMul_fu_2329_B_imag_16_ce1;
        else 
            xmat_imag_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_16_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_16_we0 <= ap_const_logic_1;
        else 
            xmat_imag_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_17_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_17_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_17_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_17_address0 <= grp_DiagMul_fu_2329_B_imag_17_address0;
        else 
            xmat_imag_17_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_17_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_17_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_17_ce0 <= grp_DiagMul_fu_2329_B_imag_17_ce0;
        else 
            xmat_imag_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_17_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_17_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_17_ce1 <= grp_DiagMul_fu_2329_B_imag_17_ce1;
        else 
            xmat_imag_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_17_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_17_we0 <= ap_const_logic_1;
        else 
            xmat_imag_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_18_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_18_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_18_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_18_address0 <= grp_DiagMul_fu_2329_B_imag_18_address0;
        else 
            xmat_imag_18_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_18_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_18_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_18_ce0 <= grp_DiagMul_fu_2329_B_imag_18_ce0;
        else 
            xmat_imag_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_18_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_18_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_18_ce1 <= grp_DiagMul_fu_2329_B_imag_18_ce1;
        else 
            xmat_imag_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_18_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_18_we0 <= ap_const_logic_1;
        else 
            xmat_imag_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_19_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_19_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_19_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_19_address0 <= grp_DiagMul_fu_2329_B_imag_19_address0;
        else 
            xmat_imag_19_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_19_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_19_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_19_ce0 <= grp_DiagMul_fu_2329_B_imag_19_ce0;
        else 
            xmat_imag_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_19_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_19_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_19_ce1 <= grp_DiagMul_fu_2329_B_imag_19_ce1;
        else 
            xmat_imag_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_19_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_19_we0 <= ap_const_logic_1;
        else 
            xmat_imag_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_1_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_1_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_1_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_1_address0 <= grp_DiagMul_fu_2329_B_imag_1_address0;
        else 
            xmat_imag_1_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_1_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_1_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_1_ce0 <= grp_DiagMul_fu_2329_B_imag_1_ce0;
        else 
            xmat_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_1_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_1_ce1 <= grp_DiagMul_fu_2329_B_imag_1_ce1;
        else 
            xmat_imag_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_1_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_1_we0 <= ap_const_logic_1;
        else 
            xmat_imag_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_20_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_20_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_20_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_20_address0 <= grp_DiagMul_fu_2329_B_imag_20_address0;
        else 
            xmat_imag_20_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_20_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_20_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_20_ce0 <= grp_DiagMul_fu_2329_B_imag_20_ce0;
        else 
            xmat_imag_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_20_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_20_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_20_ce1 <= grp_DiagMul_fu_2329_B_imag_20_ce1;
        else 
            xmat_imag_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_20_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_20_we0 <= ap_const_logic_1;
        else 
            xmat_imag_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_21_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_21_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_21_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_21_address0 <= grp_DiagMul_fu_2329_B_imag_21_address0;
        else 
            xmat_imag_21_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_21_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_21_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_21_ce0 <= grp_DiagMul_fu_2329_B_imag_21_ce0;
        else 
            xmat_imag_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_21_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_21_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_21_ce1 <= grp_DiagMul_fu_2329_B_imag_21_ce1;
        else 
            xmat_imag_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_21_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_21_we0 <= ap_const_logic_1;
        else 
            xmat_imag_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_22_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_22_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_22_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_22_address0 <= grp_DiagMul_fu_2329_B_imag_22_address0;
        else 
            xmat_imag_22_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_22_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_22_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_22_ce0 <= grp_DiagMul_fu_2329_B_imag_22_ce0;
        else 
            xmat_imag_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_22_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_22_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_22_ce1 <= grp_DiagMul_fu_2329_B_imag_22_ce1;
        else 
            xmat_imag_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_22_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_22_we0 <= ap_const_logic_1;
        else 
            xmat_imag_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_23_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_23_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_23_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_23_address0 <= grp_DiagMul_fu_2329_B_imag_23_address0;
        else 
            xmat_imag_23_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_23_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_23_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_23_ce0 <= grp_DiagMul_fu_2329_B_imag_23_ce0;
        else 
            xmat_imag_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_23_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_23_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_23_ce1 <= grp_DiagMul_fu_2329_B_imag_23_ce1;
        else 
            xmat_imag_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_23_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_23_we0 <= ap_const_logic_1;
        else 
            xmat_imag_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_24_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_24_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_24_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_24_address0 <= grp_DiagMul_fu_2329_B_imag_24_address0;
        else 
            xmat_imag_24_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_24_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_24_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_24_ce0 <= grp_DiagMul_fu_2329_B_imag_24_ce0;
        else 
            xmat_imag_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_24_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_24_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_24_ce1 <= grp_DiagMul_fu_2329_B_imag_24_ce1;
        else 
            xmat_imag_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_24_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_24_we0 <= ap_const_logic_1;
        else 
            xmat_imag_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_25_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_25_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_25_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_25_address0 <= grp_DiagMul_fu_2329_B_imag_25_address0;
        else 
            xmat_imag_25_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_25_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_25_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_25_ce0 <= grp_DiagMul_fu_2329_B_imag_25_ce0;
        else 
            xmat_imag_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_25_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_25_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_25_ce1 <= grp_DiagMul_fu_2329_B_imag_25_ce1;
        else 
            xmat_imag_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_25_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_25_we0 <= ap_const_logic_1;
        else 
            xmat_imag_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_26_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_26_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_26_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_26_address0 <= grp_DiagMul_fu_2329_B_imag_26_address0;
        else 
            xmat_imag_26_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_26_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_26_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_26_ce0 <= grp_DiagMul_fu_2329_B_imag_26_ce0;
        else 
            xmat_imag_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_26_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_26_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_26_ce1 <= grp_DiagMul_fu_2329_B_imag_26_ce1;
        else 
            xmat_imag_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_26_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_26_we0 <= ap_const_logic_1;
        else 
            xmat_imag_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_27_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_27_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_27_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_27_address0 <= grp_DiagMul_fu_2329_B_imag_27_address0;
        else 
            xmat_imag_27_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_27_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_27_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_27_ce0 <= grp_DiagMul_fu_2329_B_imag_27_ce0;
        else 
            xmat_imag_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_27_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_27_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_27_ce1 <= grp_DiagMul_fu_2329_B_imag_27_ce1;
        else 
            xmat_imag_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_27_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_27_we0 <= ap_const_logic_1;
        else 
            xmat_imag_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_28_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_28_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_28_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_28_address0 <= grp_DiagMul_fu_2329_B_imag_28_address0;
        else 
            xmat_imag_28_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_28_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_28_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_28_ce0 <= grp_DiagMul_fu_2329_B_imag_28_ce0;
        else 
            xmat_imag_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_28_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_28_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_28_ce1 <= grp_DiagMul_fu_2329_B_imag_28_ce1;
        else 
            xmat_imag_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_28_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_28_we0 <= ap_const_logic_1;
        else 
            xmat_imag_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_29_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_29_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_29_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_29_address0 <= grp_DiagMul_fu_2329_B_imag_29_address0;
        else 
            xmat_imag_29_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_29_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_29_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_29_ce0 <= grp_DiagMul_fu_2329_B_imag_29_ce0;
        else 
            xmat_imag_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_29_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_29_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_29_ce1 <= grp_DiagMul_fu_2329_B_imag_29_ce1;
        else 
            xmat_imag_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_29_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_29_we0 <= ap_const_logic_1;
        else 
            xmat_imag_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_2_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_2_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_2_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_2_address0 <= grp_DiagMul_fu_2329_B_imag_2_address0;
        else 
            xmat_imag_2_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_2_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_2_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_2_ce0 <= grp_DiagMul_fu_2329_B_imag_2_ce0;
        else 
            xmat_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_2_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_2_ce1 <= grp_DiagMul_fu_2329_B_imag_2_ce1;
        else 
            xmat_imag_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_2_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_2_we0 <= ap_const_logic_1;
        else 
            xmat_imag_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_30_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_30_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_30_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_30_address0 <= grp_DiagMul_fu_2329_B_imag_30_address0;
        else 
            xmat_imag_30_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_30_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_30_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_30_ce0 <= grp_DiagMul_fu_2329_B_imag_30_ce0;
        else 
            xmat_imag_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_30_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_30_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_30_ce1 <= grp_DiagMul_fu_2329_B_imag_30_ce1;
        else 
            xmat_imag_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_30_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_30_we0 <= ap_const_logic_1;
        else 
            xmat_imag_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_31_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_31_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_31_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_31_address0 <= grp_DiagMul_fu_2329_B_imag_31_address0;
        else 
            xmat_imag_31_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_31_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_31_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_31_ce0 <= grp_DiagMul_fu_2329_B_imag_31_ce0;
        else 
            xmat_imag_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_31_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_31_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_31_ce1 <= grp_DiagMul_fu_2329_B_imag_31_ce1;
        else 
            xmat_imag_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_31_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_0)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_2)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_3)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_4)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_5)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_6)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_7)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_8)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_9)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_A)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_B)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_C)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_D)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_E)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_F)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_10)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_11)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_12)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_13)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_14)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_15)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_16)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_17)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_18)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_19)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1A)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1B)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1C)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1D)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1E)) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_31_we0 <= ap_const_logic_1;
        else 
            xmat_imag_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_3_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_3_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_3_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_3_address0 <= grp_DiagMul_fu_2329_B_imag_3_address0;
        else 
            xmat_imag_3_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_3_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_3_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_3_ce0 <= grp_DiagMul_fu_2329_B_imag_3_ce0;
        else 
            xmat_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_3_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_3_ce1 <= grp_DiagMul_fu_2329_B_imag_3_ce1;
        else 
            xmat_imag_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_3_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_3_we0 <= ap_const_logic_1;
        else 
            xmat_imag_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_4_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_4_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_4_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_4_address0 <= grp_DiagMul_fu_2329_B_imag_4_address0;
        else 
            xmat_imag_4_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_4_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_4_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_4_ce0 <= grp_DiagMul_fu_2329_B_imag_4_ce0;
        else 
            xmat_imag_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_4_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_4_ce1 <= grp_DiagMul_fu_2329_B_imag_4_ce1;
        else 
            xmat_imag_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_4_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_4_we0 <= ap_const_logic_1;
        else 
            xmat_imag_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_5_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_5_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_5_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_5_address0 <= grp_DiagMul_fu_2329_B_imag_5_address0;
        else 
            xmat_imag_5_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_5_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_5_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_5_ce0 <= grp_DiagMul_fu_2329_B_imag_5_ce0;
        else 
            xmat_imag_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_5_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_5_ce1 <= grp_DiagMul_fu_2329_B_imag_5_ce1;
        else 
            xmat_imag_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_5_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_5_we0 <= ap_const_logic_1;
        else 
            xmat_imag_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_6_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_6_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_6_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_6_address0 <= grp_DiagMul_fu_2329_B_imag_6_address0;
        else 
            xmat_imag_6_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_6_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_6_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_6_ce0 <= grp_DiagMul_fu_2329_B_imag_6_ce0;
        else 
            xmat_imag_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_6_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_6_ce1 <= grp_DiagMul_fu_2329_B_imag_6_ce1;
        else 
            xmat_imag_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_6_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_6_we0 <= ap_const_logic_1;
        else 
            xmat_imag_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_7_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_7_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_7_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_7_address0 <= grp_DiagMul_fu_2329_B_imag_7_address0;
        else 
            xmat_imag_7_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_7_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_7_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_7_ce0 <= grp_DiagMul_fu_2329_B_imag_7_ce0;
        else 
            xmat_imag_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_7_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_7_ce1 <= grp_DiagMul_fu_2329_B_imag_7_ce1;
        else 
            xmat_imag_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_7_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_7_we0 <= ap_const_logic_1;
        else 
            xmat_imag_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_8_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_8_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_8_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_8_address0 <= grp_DiagMul_fu_2329_B_imag_8_address0;
        else 
            xmat_imag_8_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_8_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_8_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_8_ce0 <= grp_DiagMul_fu_2329_B_imag_8_ce0;
        else 
            xmat_imag_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_8_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_8_ce1 <= grp_DiagMul_fu_2329_B_imag_8_ce1;
        else 
            xmat_imag_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_8_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_8_we0 <= ap_const_logic_1;
        else 
            xmat_imag_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_9_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_9_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_imag_9_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_9_address0 <= grp_DiagMul_fu_2329_B_imag_9_address0;
        else 
            xmat_imag_9_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_imag_9_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_9_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_9_ce0 <= grp_DiagMul_fu_2329_B_imag_9_ce0;
        else 
            xmat_imag_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_9_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_imag_9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_imag_9_ce1 <= grp_DiagMul_fu_2329_B_imag_9_ce1;
        else 
            xmat_imag_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_imag_9_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_imag_9_we0 <= ap_const_logic_1;
        else 
            xmat_imag_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_0_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_0_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_0_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_0_address0 <= grp_DiagMul_fu_2329_B_real_0_address0;
        else 
            xmat_real_0_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_0_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_0_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_0_ce0 <= grp_DiagMul_fu_2329_B_real_0_ce0;
        else 
            xmat_real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_0_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_0_ce1 <= grp_DiagMul_fu_2329_B_real_0_ce1;
        else 
            xmat_real_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_0_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_0_we0 <= ap_const_logic_1;
        else 
            xmat_real_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_10_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_10_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_10_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_10_address0 <= grp_DiagMul_fu_2329_B_real_10_address0;
        else 
            xmat_real_10_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_10_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_10_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_10_ce0 <= grp_DiagMul_fu_2329_B_real_10_ce0;
        else 
            xmat_real_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_10_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_10_ce1 <= grp_DiagMul_fu_2329_B_real_10_ce1;
        else 
            xmat_real_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_10_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_10_we0 <= ap_const_logic_1;
        else 
            xmat_real_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_11_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_11_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_11_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_11_address0 <= grp_DiagMul_fu_2329_B_real_11_address0;
        else 
            xmat_real_11_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_11_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_11_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_11_ce0 <= grp_DiagMul_fu_2329_B_real_11_ce0;
        else 
            xmat_real_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_11_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_11_ce1 <= grp_DiagMul_fu_2329_B_real_11_ce1;
        else 
            xmat_real_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_11_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_11_we0 <= ap_const_logic_1;
        else 
            xmat_real_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_12_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_12_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_12_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_12_address0 <= grp_DiagMul_fu_2329_B_real_12_address0;
        else 
            xmat_real_12_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_12_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_12_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_12_ce0 <= grp_DiagMul_fu_2329_B_real_12_ce0;
        else 
            xmat_real_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_12_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_12_ce1 <= grp_DiagMul_fu_2329_B_real_12_ce1;
        else 
            xmat_real_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_12_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_12_we0 <= ap_const_logic_1;
        else 
            xmat_real_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_13_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_13_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_13_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_13_address0 <= grp_DiagMul_fu_2329_B_real_13_address0;
        else 
            xmat_real_13_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_13_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_13_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_13_ce0 <= grp_DiagMul_fu_2329_B_real_13_ce0;
        else 
            xmat_real_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_13_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_13_ce1 <= grp_DiagMul_fu_2329_B_real_13_ce1;
        else 
            xmat_real_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_13_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_13_we0 <= ap_const_logic_1;
        else 
            xmat_real_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_14_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_14_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_14_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_14_address0 <= grp_DiagMul_fu_2329_B_real_14_address0;
        else 
            xmat_real_14_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_14_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_14_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_14_ce0 <= grp_DiagMul_fu_2329_B_real_14_ce0;
        else 
            xmat_real_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_14_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_14_ce1 <= grp_DiagMul_fu_2329_B_real_14_ce1;
        else 
            xmat_real_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_14_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_14_we0 <= ap_const_logic_1;
        else 
            xmat_real_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_15_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_15_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_15_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_15_address0 <= grp_DiagMul_fu_2329_B_real_15_address0;
        else 
            xmat_real_15_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_15_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_15_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_15_ce0 <= grp_DiagMul_fu_2329_B_real_15_ce0;
        else 
            xmat_real_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_15_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_15_ce1 <= grp_DiagMul_fu_2329_B_real_15_ce1;
        else 
            xmat_real_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_15_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_15_we0 <= ap_const_logic_1;
        else 
            xmat_real_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_16_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_16_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_16_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_16_address0 <= grp_DiagMul_fu_2329_B_real_16_address0;
        else 
            xmat_real_16_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_16_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_16_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_16_ce0 <= grp_DiagMul_fu_2329_B_real_16_ce0;
        else 
            xmat_real_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_16_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_16_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_16_ce1 <= grp_DiagMul_fu_2329_B_real_16_ce1;
        else 
            xmat_real_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_16_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_16_we0 <= ap_const_logic_1;
        else 
            xmat_real_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_17_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_17_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_17_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_17_address0 <= grp_DiagMul_fu_2329_B_real_17_address0;
        else 
            xmat_real_17_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_17_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_17_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_17_ce0 <= grp_DiagMul_fu_2329_B_real_17_ce0;
        else 
            xmat_real_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_17_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_17_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_17_ce1 <= grp_DiagMul_fu_2329_B_real_17_ce1;
        else 
            xmat_real_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_17_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_17_we0 <= ap_const_logic_1;
        else 
            xmat_real_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_18_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_18_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_18_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_18_address0 <= grp_DiagMul_fu_2329_B_real_18_address0;
        else 
            xmat_real_18_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_18_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_18_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_18_ce0 <= grp_DiagMul_fu_2329_B_real_18_ce0;
        else 
            xmat_real_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_18_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_18_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_18_ce1 <= grp_DiagMul_fu_2329_B_real_18_ce1;
        else 
            xmat_real_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_18_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_18_we0 <= ap_const_logic_1;
        else 
            xmat_real_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_19_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_19_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_19_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_19_address0 <= grp_DiagMul_fu_2329_B_real_19_address0;
        else 
            xmat_real_19_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_19_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_19_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_19_ce0 <= grp_DiagMul_fu_2329_B_real_19_ce0;
        else 
            xmat_real_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_19_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_19_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_19_ce1 <= grp_DiagMul_fu_2329_B_real_19_ce1;
        else 
            xmat_real_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_19_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_19_we0 <= ap_const_logic_1;
        else 
            xmat_real_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_1_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_1_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_1_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_1_address0 <= grp_DiagMul_fu_2329_B_real_1_address0;
        else 
            xmat_real_1_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_1_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_1_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_1_ce0 <= grp_DiagMul_fu_2329_B_real_1_ce0;
        else 
            xmat_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_1_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_1_ce1 <= grp_DiagMul_fu_2329_B_real_1_ce1;
        else 
            xmat_real_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_1_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_1_we0 <= ap_const_logic_1;
        else 
            xmat_real_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_20_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_20_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_20_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_20_address0 <= grp_DiagMul_fu_2329_B_real_20_address0;
        else 
            xmat_real_20_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_20_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_20_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_20_ce0 <= grp_DiagMul_fu_2329_B_real_20_ce0;
        else 
            xmat_real_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_20_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_20_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_20_ce1 <= grp_DiagMul_fu_2329_B_real_20_ce1;
        else 
            xmat_real_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_20_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_20_we0 <= ap_const_logic_1;
        else 
            xmat_real_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_21_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_21_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_21_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_21_address0 <= grp_DiagMul_fu_2329_B_real_21_address0;
        else 
            xmat_real_21_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_21_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_21_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_21_ce0 <= grp_DiagMul_fu_2329_B_real_21_ce0;
        else 
            xmat_real_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_21_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_21_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_21_ce1 <= grp_DiagMul_fu_2329_B_real_21_ce1;
        else 
            xmat_real_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_21_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_21_we0 <= ap_const_logic_1;
        else 
            xmat_real_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_22_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_22_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_22_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_22_address0 <= grp_DiagMul_fu_2329_B_real_22_address0;
        else 
            xmat_real_22_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_22_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_22_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_22_ce0 <= grp_DiagMul_fu_2329_B_real_22_ce0;
        else 
            xmat_real_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_22_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_22_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_22_ce1 <= grp_DiagMul_fu_2329_B_real_22_ce1;
        else 
            xmat_real_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_22_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_22_we0 <= ap_const_logic_1;
        else 
            xmat_real_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_23_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_23_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_23_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_23_address0 <= grp_DiagMul_fu_2329_B_real_23_address0;
        else 
            xmat_real_23_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_23_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_23_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_23_ce0 <= grp_DiagMul_fu_2329_B_real_23_ce0;
        else 
            xmat_real_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_23_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_23_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_23_ce1 <= grp_DiagMul_fu_2329_B_real_23_ce1;
        else 
            xmat_real_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_23_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_23_we0 <= ap_const_logic_1;
        else 
            xmat_real_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_24_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_24_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_24_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_24_address0 <= grp_DiagMul_fu_2329_B_real_24_address0;
        else 
            xmat_real_24_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_24_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_24_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_24_ce0 <= grp_DiagMul_fu_2329_B_real_24_ce0;
        else 
            xmat_real_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_24_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_24_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_24_ce1 <= grp_DiagMul_fu_2329_B_real_24_ce1;
        else 
            xmat_real_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_24_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_24_we0 <= ap_const_logic_1;
        else 
            xmat_real_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_25_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_25_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_25_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_25_address0 <= grp_DiagMul_fu_2329_B_real_25_address0;
        else 
            xmat_real_25_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_25_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_25_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_25_ce0 <= grp_DiagMul_fu_2329_B_real_25_ce0;
        else 
            xmat_real_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_25_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_25_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_25_ce1 <= grp_DiagMul_fu_2329_B_real_25_ce1;
        else 
            xmat_real_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_25_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_25_we0 <= ap_const_logic_1;
        else 
            xmat_real_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_26_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_26_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_26_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_26_address0 <= grp_DiagMul_fu_2329_B_real_26_address0;
        else 
            xmat_real_26_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_26_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_26_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_26_ce0 <= grp_DiagMul_fu_2329_B_real_26_ce0;
        else 
            xmat_real_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_26_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_26_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_26_ce1 <= grp_DiagMul_fu_2329_B_real_26_ce1;
        else 
            xmat_real_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_26_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_26_we0 <= ap_const_logic_1;
        else 
            xmat_real_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_27_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_27_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_27_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_27_address0 <= grp_DiagMul_fu_2329_B_real_27_address0;
        else 
            xmat_real_27_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_27_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_27_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_27_ce0 <= grp_DiagMul_fu_2329_B_real_27_ce0;
        else 
            xmat_real_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_27_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_27_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_27_ce1 <= grp_DiagMul_fu_2329_B_real_27_ce1;
        else 
            xmat_real_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_27_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_27_we0 <= ap_const_logic_1;
        else 
            xmat_real_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_28_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_28_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_28_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_28_address0 <= grp_DiagMul_fu_2329_B_real_28_address0;
        else 
            xmat_real_28_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_28_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_28_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_28_ce0 <= grp_DiagMul_fu_2329_B_real_28_ce0;
        else 
            xmat_real_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_28_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_28_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_28_ce1 <= grp_DiagMul_fu_2329_B_real_28_ce1;
        else 
            xmat_real_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_28_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_28_we0 <= ap_const_logic_1;
        else 
            xmat_real_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_29_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_29_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_29_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_29_address0 <= grp_DiagMul_fu_2329_B_real_29_address0;
        else 
            xmat_real_29_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_29_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_29_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_29_ce0 <= grp_DiagMul_fu_2329_B_real_29_ce0;
        else 
            xmat_real_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_29_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_29_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_29_ce1 <= grp_DiagMul_fu_2329_B_real_29_ce1;
        else 
            xmat_real_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_29_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_29_we0 <= ap_const_logic_1;
        else 
            xmat_real_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_2_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_2_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_2_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_2_address0 <= grp_DiagMul_fu_2329_B_real_2_address0;
        else 
            xmat_real_2_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_2_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_2_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_2_ce0 <= grp_DiagMul_fu_2329_B_real_2_ce0;
        else 
            xmat_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_2_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_2_ce1 <= grp_DiagMul_fu_2329_B_real_2_ce1;
        else 
            xmat_real_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_2_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_2_we0 <= ap_const_logic_1;
        else 
            xmat_real_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_30_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_30_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_30_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_30_address0 <= grp_DiagMul_fu_2329_B_real_30_address0;
        else 
            xmat_real_30_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_30_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_30_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_30_ce0 <= grp_DiagMul_fu_2329_B_real_30_ce0;
        else 
            xmat_real_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_30_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_30_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_30_ce1 <= grp_DiagMul_fu_2329_B_real_30_ce1;
        else 
            xmat_real_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_30_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_30_we0 <= ap_const_logic_1;
        else 
            xmat_real_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_31_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_31_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_31_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_31_address0 <= grp_DiagMul_fu_2329_B_real_31_address0;
        else 
            xmat_real_31_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_31_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_31_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_31_ce0 <= grp_DiagMul_fu_2329_B_real_31_ce0;
        else 
            xmat_real_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_31_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_31_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_31_ce1 <= grp_DiagMul_fu_2329_B_real_31_ce1;
        else 
            xmat_real_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_31_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_0)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_2)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_3)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_4)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_5)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_6)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_7)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_8)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_9)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_A)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_B)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_C)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_D)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_E)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_F)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_10)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_11)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_12)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_13)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_14)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_15)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_16)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_17)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_18)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_19)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1A)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1B)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1C)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1D)) and not((trunc_ln72_1_fu_2767_p4 = ap_const_lv6_1E)) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_31_we0 <= ap_const_logic_1;
        else 
            xmat_real_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_3_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_3_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_3_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_3_address0 <= grp_DiagMul_fu_2329_B_real_3_address0;
        else 
            xmat_real_3_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_3_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_3_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_3_ce0 <= grp_DiagMul_fu_2329_B_real_3_ce0;
        else 
            xmat_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_3_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_3_ce1 <= grp_DiagMul_fu_2329_B_real_3_ce1;
        else 
            xmat_real_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_3_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_3_we0 <= ap_const_logic_1;
        else 
            xmat_real_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_4_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_4_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_4_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_4_address0 <= grp_DiagMul_fu_2329_B_real_4_address0;
        else 
            xmat_real_4_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_4_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_4_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_4_ce0 <= grp_DiagMul_fu_2329_B_real_4_ce0;
        else 
            xmat_real_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_4_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_4_ce1 <= grp_DiagMul_fu_2329_B_real_4_ce1;
        else 
            xmat_real_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_4_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_4_we0 <= ap_const_logic_1;
        else 
            xmat_real_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_5_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_5_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_5_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_5_address0 <= grp_DiagMul_fu_2329_B_real_5_address0;
        else 
            xmat_real_5_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_5_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_5_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_5_ce0 <= grp_DiagMul_fu_2329_B_real_5_ce0;
        else 
            xmat_real_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_5_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_5_ce1 <= grp_DiagMul_fu_2329_B_real_5_ce1;
        else 
            xmat_real_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_5_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_5_we0 <= ap_const_logic_1;
        else 
            xmat_real_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_6_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_6_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_6_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_6_address0 <= grp_DiagMul_fu_2329_B_real_6_address0;
        else 
            xmat_real_6_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_6_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_6_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_6_ce0 <= grp_DiagMul_fu_2329_B_real_6_ce0;
        else 
            xmat_real_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_6_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_6_ce1 <= grp_DiagMul_fu_2329_B_real_6_ce1;
        else 
            xmat_real_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_6_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_6_we0 <= ap_const_logic_1;
        else 
            xmat_real_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_7_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_7_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_7_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_7_address0 <= grp_DiagMul_fu_2329_B_real_7_address0;
        else 
            xmat_real_7_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_7_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_7_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_7_ce0 <= grp_DiagMul_fu_2329_B_real_7_ce0;
        else 
            xmat_real_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_7_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_7_ce1 <= grp_DiagMul_fu_2329_B_real_7_ce1;
        else 
            xmat_real_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_7_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_7_we0 <= ap_const_logic_1;
        else 
            xmat_real_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_8_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_8_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_8_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_8_address0 <= grp_DiagMul_fu_2329_B_real_8_address0;
        else 
            xmat_real_8_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_8_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_8_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_8_ce0 <= grp_DiagMul_fu_2329_B_real_8_ce0;
        else 
            xmat_real_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_8_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_8_ce1 <= grp_DiagMul_fu_2329_B_real_8_ce1;
        else 
            xmat_real_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_8_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_8_we0 <= ap_const_logic_1;
        else 
            xmat_real_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_9_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_9_address0, zext_ln75_1_fu_2799_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            xmat_real_9_address0 <= zext_ln75_1_fu_2799_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_9_address0 <= grp_DiagMul_fu_2329_B_real_9_address0;
        else 
            xmat_real_9_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_real_9_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_9_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_9_ce0 <= grp_DiagMul_fu_2329_B_real_9_ce0;
        else 
            xmat_real_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_9_ce1_assign_proc : process(ap_CS_fsm_state6, grp_DiagMul_fu_2329_B_real_9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_real_9_ce1 <= grp_DiagMul_fu_2329_B_real_9_ce1;
        else 
            xmat_real_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_real_9_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln67_fu_2687_p2, trunc_ln72_1_fu_2767_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln67_fu_2687_p2 = ap_const_lv1_0) and (trunc_ln72_1_fu_2767_p4 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            xmat_real_9_we0 <= ap_const_logic_1;
        else 
            xmat_real_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln62_fu_2573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_2565_p3),64));
    zext_ln68_fu_2727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln72_1_fu_2719_p3),6));
    zext_ln75_1_fu_2799_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln75_fu_2793_p2),64));
    zext_ln75_fu_2789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_2781_p3),6));
    zext_ln85_fu_3057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln85_fu_3053_p1),5));
end behav;
