{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717252060937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717252060937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  1 15:27:40 2024 " "Processing started: Sat Jun  1 15:27:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717252060937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252060937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactTime -c ReactTime " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactTime -c ReactTime" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252060937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717252061167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717252061167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reacttimefsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reacttimefsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReactTimeFSM-Behavioral " "Found design unit 1: ReactTimeFSM-Behavioral" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067220 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReactTimeFSM " "Found entity 1: ReactTimeFSM" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067222 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freerun.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freerun.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreeRun-Behavioral " "Found design unit 1: FreeRun-Behavioral" {  } { { "FreeRun.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/FreeRun.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067223 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreeRun " "Found entity 1: FreeRun" {  } { { "FreeRun.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/FreeRun.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomDownCounter-Behavioral " "Found design unit 1: RandomDownCounter-Behavioral" {  } { { "RandomDownCounter.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/RandomDownCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067224 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomDownCounter " "Found entity 1: RandomDownCounter" {  } { { "RandomDownCounter.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/RandomDownCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "treact.vhd 2 1 " "Found 2 design units, including 1 entities, in source file treact.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TReact-Behavioral " "Found design unit 1: TReact-Behavioral" {  } { { "TReact.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/TReact.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067225 ""} { "Info" "ISGN_ENTITY_NAME" "1 TReact " "Found entity 1: TReact" {  } { { "TReact.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/TReact.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrounds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nrounds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NRounds-Behavioral " "Found design unit 1: NRounds-Behavioral" {  } { { "NRounds.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/NRounds.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067226 ""} { "Info" "ISGN_ENTITY_NAME" "1 NRounds " "Found entity 1: NRounds" {  } { { "NRounds.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/NRounds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reacttimetop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reacttimetop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReactTimeTop-Shell " "Found design unit 1: ReactTimeTop-Shell" {  } { { "ReactTimeTop.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067227 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReactTimeTop " "Found entity 1: ReactTimeTop" {  } { { "ReactTimeTop.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDivider-Behavioral " "Found design unit 1: ClkDivider-Behavioral" {  } { { "ClkDivider.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ClkDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067228 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "ClkDivider.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ClkDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roundcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roundcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RoundCount-Behavioral " "Found design unit 1: RoundCount-Behavioral" {  } { { "RoundCount.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/RoundCount.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067229 ""} { "Info" "ISGN_ENTITY_NAME" "1 RoundCount " "Found entity 1: RoundCount" {  } { { "RoundCount.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/RoundCount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccN-Behavioral " "Found design unit 1: AccN-Behavioral" {  } { { "AccN.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/AccN.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067230 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccN " "Found entity 1: AccN" {  } { { "AccN.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/AccN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blink_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blink_gen-Behavioral " "Found design unit 1: blink_gen-Behavioral" {  } { { "blink_gen.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/blink_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067231 ""} { "Info" "ISGN_ENTITY_NAME" "1 blink_gen " "Found entity 1: blink_gen" {  } { { "blink_gen.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/blink_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin2BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067232 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN-Behavioral " "Found design unit 1: TimerN-Behavioral" {  } { { "TimerN.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/TimerN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067233 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN " "Found entity 1: TimerN" {  } { { "TimerN.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/TimerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoderext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoderext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoderExt-RTL " "Found design unit 1: Bin7SegDecoderExt-RTL" {  } { { "Bin7SegDecoderExt.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin7SegDecoderExt.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067234 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoderExt " "Found entity 1: Bin7SegDecoderExt" {  } { { "Bin7SegDecoderExt.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin7SegDecoderExt.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reacttimepack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file reacttimepack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReactTimePack " "Found design unit 1: ReactTimePack" {  } { { "ReactTimePack.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimePack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067235 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ReactTimePack-body " "Found design unit 2: ReactTimePack-body" {  } { { "ReactTimePack.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimePack.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717252067235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReactTimeTop " "Elaborating entity \"ReactTimeTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717252067256 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_maxTReactA ReactTimeTop.vhd(48) " "Verilog HDL or VHDL warning at ReactTimeTop.vhd(48): object \"s_maxTReactA\" assigned a value but never read" {  } { { "ReactTimeTop.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717252067257 "|ReactTimeTop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_maxTReactB ReactTimeTop.vhd(48) " "Verilog HDL or VHDL warning at ReactTimeTop.vhd(48): object \"s_maxTReactB\" assigned a value but never read" {  } { { "ReactTimeTop.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717252067257 "|ReactTimeTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDivider ClkDivider:clk_1Kz A:behavioral " "Elaborating entity \"ClkDivider\" using architecture \"A:behavioral\" for hierarchy \"ClkDivider:clk_1Kz\"" {  } { { "ReactTimeTop.vhd" "clk_1Kz" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Debouncer Debouncer:Debounce_plyrA A:behavioral " "Elaborating entity \"Debouncer\" using architecture \"A:behavioral\" for hierarchy \"Debouncer:Debounce_plyrA\"" {  } { { "ReactTimeTop.vhd" "Debounce_plyrA" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ReactTimeFSM ReactTimeFSM:ReactTimeFSM A:behavioral " "Elaborating entity \"ReactTimeFSM\" using architecture \"A:behavioral\" for hierarchy \"ReactTimeFSM:ReactTimeFSM\"" {  } { { "ReactTimeTop.vhd" "ReactTimeFSM" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067337 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NRounds ReactTimeFSM.vhd(95) " "VHDL Process Statement warning at ReactTimeFSM.vhd(95): signal \"NRounds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067339 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PresentRounds ReactTimeFSM.vhd(95) " "VHDL Process Statement warning at ReactTimeFSM.vhd(95): signal \"PresentRounds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067339 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_RoundsMissing ReactTimeFSM.vhd(96) " "VHDL Process Statement warning at ReactTimeFSM.vhd(96): signal \"s_RoundsMissing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067339 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_RoundsMissing ReactTimeFSM.vhd(97) " "VHDL Process Statement warning at ReactTimeFSM.vhd(97): signal \"s_RoundsMissing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067339 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_RoundsMissing ReactTimeFSM.vhd(98) " "VHDL Process Statement warning at ReactTimeFSM.vhd(98): signal \"s_RoundsMissing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067339 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerBDeb ReactTimeFSM.vhd(120) " "VHDL Process Statement warning at ReactTimeFSM.vhd(120): signal \"playerBDeb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067339 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PresentRounds ReactTimeFSM.vhd(131) " "VHDL Process Statement warning at ReactTimeFSM.vhd(131): signal \"PresentRounds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerADeb ReactTimeFSM.vhd(136) " "VHDL Process Statement warning at ReactTimeFSM.vhd(136): signal \"playerADeb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerBDeb ReactTimeFSM.vhd(139) " "VHDL Process Statement warning at ReactTimeFSM.vhd(139): signal \"playerBDeb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerBDeb ReactTimeFSM.vhd(147) " "VHDL Process Statement warning at ReactTimeFSM.vhd(147): signal \"playerBDeb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerADeb ReactTimeFSM.vhd(156) " "VHDL Process Statement warning at ReactTimeFSM.vhd(156): signal \"playerADeb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stimulus ReactTimeFSM.vhd(165) " "VHDL Process Statement warning at ReactTimeFSM.vhd(165): signal \"stimulus\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerA ReactTimeFSM.vhd(169) " "VHDL Process Statement warning at ReactTimeFSM.vhd(169): signal \"playerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerB ReactTimeFSM.vhd(171) " "VHDL Process Statement warning at ReactTimeFSM.vhd(171): signal \"playerB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerB ReactTimeFSM.vhd(178) " "VHDL Process Statement warning at ReactTimeFSM.vhd(178): signal \"playerB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stimulus ReactTimeFSM.vhd(181) " "VHDL Process Statement warning at ReactTimeFSM.vhd(181): signal \"stimulus\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timerDesqOut ReactTimeFSM.vhd(186) " "VHDL Process Statement warning at ReactTimeFSM.vhd(186): signal \"timerDesqOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerA ReactTimeFSM.vhd(194) " "VHDL Process Statement warning at ReactTimeFSM.vhd(194): signal \"playerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stimulus ReactTimeFSM.vhd(197) " "VHDL Process Statement warning at ReactTimeFSM.vhd(197): signal \"stimulus\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timerDesqOut ReactTimeFSM.vhd(202) " "VHDL Process Statement warning at ReactTimeFSM.vhd(202): signal \"timerDesqOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerA ReactTimeFSM.vhd(212) " "VHDL Process Statement warning at ReactTimeFSM.vhd(212): signal \"playerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067340 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerB ReactTimeFSM.vhd(212) " "VHDL Process Statement warning at ReactTimeFSM.vhd(212): signal \"playerB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerA ReactTimeFSM.vhd(215) " "VHDL Process Statement warning at ReactTimeFSM.vhd(215): signal \"playerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerB ReactTimeFSM.vhd(218) " "VHDL Process Statement warning at ReactTimeFSM.vhd(218): signal \"playerB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerB ReactTimeFSM.vhd(225) " "VHDL Process Statement warning at ReactTimeFSM.vhd(225): signal \"playerB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "playerA ReactTimeFSM.vhd(233) " "VHDL Process Statement warning at ReactTimeFSM.vhd(233): signal \"playerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timerScoreOut ReactTimeFSM.vhd(250) " "VHDL Process Statement warning at ReactTimeFSM.vhd(250): signal \"timerScoreOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PresentRounds ReactTimeFSM.vhd(251) " "VHDL Process Statement warning at ReactTimeFSM.vhd(251): signal \"PresentRounds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NRounds ReactTimeFSM.vhd(251) " "VHDL Process Statement warning at ReactTimeFSM.vhd(251): signal \"NRounds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tie ReactTimeFSM.vhd(261) " "VHDL Process Statement warning at ReactTimeFSM.vhd(261): signal \"tie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink10Hz ReactTimeFSM.vhd(263) " "VHDL Process Statement warning at ReactTimeFSM.vhd(263): signal \"blink10Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "winnerA ReactTimeFSM.vhd(267) " "VHDL Process Statement warning at ReactTimeFSM.vhd(267): signal \"winnerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink10Hz ReactTimeFSM.vhd(268) " "VHDL Process Statement warning at ReactTimeFSM.vhd(268): signal \"blink10Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "winnerA ReactTimeFSM.vhd(271) " "VHDL Process Statement warning at ReactTimeFSM.vhd(271): signal \"winnerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blink10Hz ReactTimeFSM.vhd(272) " "VHDL Process Statement warning at ReactTimeFSM.vhd(272): signal \"blink10Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timerConclsnOut ReactTimeFSM.vhd(277) " "VHDL Process Statement warning at ReactTimeFSM.vhd(277): signal \"timerConclsnOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717252067341 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDRed ReactTimeFSM.vhd(68) " "VHDL Process Statement warning at ReactTimeFSM.vhd(68): inferring latch(es) for signal or variable \"LEDRed\", which holds its previous value in one or more paths through the process" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717252067342 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDGreen ReactTimeFSM.vhd(68) " "VHDL Process Statement warning at ReactTimeFSM.vhd(68): inferring latch(es) for signal or variable \"LEDGreen\", which holds its previous value in one or more paths through the process" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717252067342 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DesQA ReactTimeFSM.vhd(68) " "VHDL Process Statement warning at ReactTimeFSM.vhd(68): inferring latch(es) for signal or variable \"DesQA\", which holds its previous value in one or more paths through the process" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717252067342 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DesQB ReactTimeFSM.vhd(68) " "VHDL Process Statement warning at ReactTimeFSM.vhd(68): inferring latch(es) for signal or variable \"DesQB\", which holds its previous value in one or more paths through the process" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717252067342 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DesQB ReactTimeFSM.vhd(68) " "Inferred latch for \"DesQB\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067344 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DesQA ReactTimeFSM.vhd(68) " "Inferred latch for \"DesQA\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067344 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDGreen\[0\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDGreen\[0\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067344 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDGreen\[1\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDGreen\[1\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067344 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDGreen\[2\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDGreen\[2\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067344 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDGreen\[3\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDGreen\[3\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067344 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDGreen\[4\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDGreen\[4\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067344 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDGreen\[5\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDGreen\[5\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067344 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDGreen\[6\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDGreen\[6\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067344 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDGreen\[7\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDGreen\[7\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067344 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[0\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[0\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067344 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[1\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[1\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067344 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[2\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[2\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067344 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[3\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[3\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067345 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[4\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[4\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067345 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[5\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[5\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067345 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[6\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[6\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067345 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[7\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[7\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067345 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[8\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[8\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067345 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[9\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[9\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067345 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[10\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[10\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067345 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[11\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[11\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067345 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[12\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[12\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067345 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[13\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[13\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067345 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[14\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[14\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067345 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRed\[15\] ReactTimeFSM.vhd(68) " "Inferred latch for \"LEDRed\[15\]\" at ReactTimeFSM.vhd(68)" {  } { { "ReactTimeFSM.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067345 "|ReactTimeTop|ReactTimeFSM:ReactTimeFSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "NRounds NRounds:NRoundsSave A:behavioral " "Elaborating entity \"NRounds\" using architecture \"A:behavioral\" for hierarchy \"NRounds:NRoundsSave\"" {  } { { "ReactTimeTop.vhd" "NRoundsSave" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RoundCount RoundCount:RoundCount A:behavioral " "Elaborating entity \"RoundCount\" using architecture \"A:behavioral\" for hierarchy \"RoundCount:RoundCount\"" {  } { { "ReactTimeTop.vhd" "RoundCount" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 152 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreeRun FreeRun:FreeRun A:behavioral " "Elaborating entity \"FreeRun\" using architecture \"A:behavioral\" for hierarchy \"FreeRun:FreeRun\"" {  } { { "ReactTimeTop.vhd" "FreeRun" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 160 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RandomDownCounter RandomDownCounter:RandomDownCounter A:behavioral " "Elaborating entity \"RandomDownCounter\" using architecture \"A:behavioral\" for hierarchy \"RandomDownCounter:RandomDownCounter\"" {  } { { "ReactTimeTop.vhd" "RandomDownCounter" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 166 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TReact TReact:TReactCountA A:behavioral " "Elaborating entity \"TReact\" using architecture \"A:behavioral\" for hierarchy \"TReact:TReactCountA\"" {  } { { "ReactTimeTop.vhd" "TReactCountA" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 175 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AccN AccN:SumTReactA A:behavioral " "Elaborating entity \"AccN\" using architecture \"A:behavioral\" for hierarchy \"AccN:SumTReactA\"" {  } { { "ReactTimeTop.vhd" "SumTReactA" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 201 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerN TimerN:TimerN_Scores A:behavioral " "Elaborating entity \"TimerN\" using architecture \"A:behavioral\" for hierarchy \"TimerN:TimerN_Scores\"" {  } { { "ReactTimeTop.vhd" "TimerN_Scores" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 259 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerN TimerN:TimerN_Conclsn A:behavioral " "Elaborating entity \"TimerN\" using architecture \"A:behavioral\" for hierarchy \"TimerN:TimerN_Conclsn\"" {  } { { "ReactTimeTop.vhd" "TimerN_Conclsn" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 271 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerN TimerN:TimerN_Desq A:behavioral " "Elaborating entity \"TimerN\" using architecture \"A:behavioral\" for hierarchy \"TimerN:TimerN_Desq\"" {  } { { "ReactTimeTop.vhd" "TimerN_Desq" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "blink_gen blink_gen:blink_gen_10Hz A:behavioral " "Elaborating entity \"blink_gen\" using architecture \"A:behavioral\" for hierarchy \"blink_gen:blink_gen_10Hz\"" {  } { { "ReactTimeTop.vhd" "blink_gen_10Hz" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 296 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCD Bin2BCD:Bin2BCD_A A:behavioral " "Elaborating entity \"Bin2BCD\" using architecture \"A:behavioral\" for hierarchy \"Bin2BCD:Bin2BCD_A\"" {  } { { "ReactTimeTop.vhd" "Bin2BCD_A" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 306 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067538 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "16 4 Bin2BCD.vhd(24) " "VHDL expression error at Bin2BCD.vhd(24): expression has 16 elements, but must have 4 elements" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin2BCD.vhd" 24 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1717252067538 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Bin2BCD:Bin2BCD_A " "Can't elaborate user hierarchy \"Bin2BCD:Bin2BCD_A\"" {  } { { "ReactTimeTop.vhd" "Bin2BCD_A" { Text "C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd" 306 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717252067539 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717252067700 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun  1 15:27:47 2024 " "Processing ended: Sat Jun  1 15:27:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717252067700 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717252067700 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717252067700 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717252067700 ""}
