Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jul 29 18:48:45 2022
| Host         : 9b3282d6ad1d running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file tutorial_wrapper_timing_summary_routed.rpt -pb tutorial_wrapper_timing_summary_routed.pb -rpx tutorial_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : tutorial_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.827        0.000                      0                22878        0.021        0.000                      0                22878        3.750        0.000                       0                  8452  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.181        0.000                      0                 9759        0.024        0.000                      0                 9759        3.750        0.000                       0                  3154  
clk_fpga_1          0.862        0.000                      0                13023        0.021        0.000                      0                13023        3.750        0.000                       0                  5298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          4.413        0.000                      0                  473        0.048        0.000                      0                  473  
clk_fpga_0    clk_fpga_1          0.827        0.000                      0                  148        0.024        0.000                      0                  148  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               6.707        0.000                      0                   96        0.582        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        7.080ns  (logic 0.583ns (8.234%)  route 6.497ns (91.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 17.741 - 15.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         5.840    14.328    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_0
    SLICE_X78Y47         LUT3 (Prop_lut3_I0_O)        0.124    14.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/internal_data[15]_i_1__4/O
                         net (fo=16, routed)          0.657    15.109    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[15]_0
    SLICE_X80Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.562    17.741    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X80Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.129    17.870    
                         clock uncertainty           -0.154    17.716    
    SLICE_X80Y46         FDRE (Setup_fdre_C_R)       -0.426    17.290    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[2]
  -------------------------------------------------------------------
                         required time                         17.290    
                         arrival time                         -15.109    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        7.080ns  (logic 0.583ns (8.234%)  route 6.497ns (91.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 17.741 - 15.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         5.840    14.328    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_0
    SLICE_X78Y47         LUT3 (Prop_lut3_I0_O)        0.124    14.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/internal_data[15]_i_1__4/O
                         net (fo=16, routed)          0.657    15.109    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[15]_0
    SLICE_X80Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.562    17.741    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X80Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.129    17.870    
                         clock uncertainty           -0.154    17.716    
    SLICE_X80Y46         FDRE (Setup_fdre_C_R)       -0.426    17.290    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[7]
  -------------------------------------------------------------------
                         required time                         17.290    
                         arrival time                         -15.109    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        7.066ns  (logic 0.583ns (8.250%)  route 6.483ns (91.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 17.740 - 15.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         5.840    14.328    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_0
    SLICE_X78Y47         LUT3 (Prop_lut3_I0_O)        0.124    14.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/internal_data[15]_i_1__4/O
                         net (fo=16, routed)          0.644    15.095    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[15]_0
    SLICE_X78Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.561    17.740    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X78Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.129    17.869    
                         clock uncertainty           -0.154    17.715    
    SLICE_X78Y46         FDRE (Setup_fdre_C_R)       -0.426    17.289    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[10]
  -------------------------------------------------------------------
                         required time                         17.289    
                         arrival time                         -15.095    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        7.066ns  (logic 0.583ns (8.250%)  route 6.483ns (91.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 17.740 - 15.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         5.840    14.328    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_0
    SLICE_X78Y47         LUT3 (Prop_lut3_I0_O)        0.124    14.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/internal_data[15]_i_1__4/O
                         net (fo=16, routed)          0.644    15.095    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[15]_0
    SLICE_X78Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.561    17.740    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X78Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.129    17.869    
                         clock uncertainty           -0.154    17.715    
    SLICE_X78Y46         FDRE (Setup_fdre_C_R)       -0.426    17.289    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[11]
  -------------------------------------------------------------------
                         required time                         17.289    
                         arrival time                         -15.095    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        7.066ns  (logic 0.583ns (8.250%)  route 6.483ns (91.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 17.740 - 15.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         5.840    14.328    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_0
    SLICE_X78Y47         LUT3 (Prop_lut3_I0_O)        0.124    14.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/internal_data[15]_i_1__4/O
                         net (fo=16, routed)          0.644    15.095    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[15]_0
    SLICE_X78Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.561    17.740    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X78Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.129    17.869    
                         clock uncertainty           -0.154    17.715    
    SLICE_X78Y46         FDRE (Setup_fdre_C_R)       -0.426    17.289    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[8]
  -------------------------------------------------------------------
                         required time                         17.289    
                         arrival time                         -15.095    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        7.066ns  (logic 0.583ns (8.250%)  route 6.483ns (91.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 17.740 - 15.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         5.840    14.328    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_0
    SLICE_X78Y47         LUT3 (Prop_lut3_I0_O)        0.124    14.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/internal_data[15]_i_1__4/O
                         net (fo=16, routed)          0.644    15.095    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[15]_0
    SLICE_X78Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.561    17.740    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X78Y46         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.129    17.869    
                         clock uncertainty           -0.154    17.715    
    SLICE_X78Y46         FDRE (Setup_fdre_C_R)       -0.426    17.289    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[9]
  -------------------------------------------------------------------
                         required time                         17.289    
                         arrival time                         -15.095    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/sum_reg/RSTB
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        7.042ns  (logic 0.583ns (8.278%)  route 6.459ns (91.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 17.884 - 15.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         2.222    10.710    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_0
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.834 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/out_b[7]_i_1/O
                         net (fo=1918, routed)        4.237    15.071    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/sum_reg_0
    DSP48_X3Y6           DSP48E1                                      r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/sum_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.705    17.884    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/lopt
    DSP48_X3Y6           DSP48E1                                      r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/sum_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.129    18.013    
                         clock uncertainty           -0.154    17.859    
    DSP48_X3Y6           DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    17.316    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/sum_reg
  -------------------------------------------------------------------
                         required time                         17.316    
                         arrival time                         -15.071    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        7.021ns  (logic 0.611ns (8.703%)  route 6.410ns (91.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 17.740 - 15.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         5.840    14.328    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_0
    SLICE_X78Y47         LUT3 (Prop_lut3_I0_O)        0.152    14.480 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/internal_data[15]_i_2__4/O
                         net (fo=16, routed)          0.570    15.050    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/I63_49
    SLICE_X79Y45         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.561    17.740    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X79Y45         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.129    17.869    
                         clock uncertainty           -0.154    17.715    
    SLICE_X79Y45         FDRE (Setup_fdre_C_CE)      -0.404    17.311    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[0]
  -------------------------------------------------------------------
                         required time                         17.311    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        7.021ns  (logic 0.611ns (8.703%)  route 6.410ns (91.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 17.740 - 15.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         5.840    14.328    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_0
    SLICE_X78Y47         LUT3 (Prop_lut3_I0_O)        0.152    14.480 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/internal_data[15]_i_2__4/O
                         net (fo=16, routed)          0.570    15.050    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/I63_49
    SLICE_X79Y45         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.561    17.740    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X79Y45         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.129    17.869    
                         clock uncertainty           -0.154    17.715    
    SLICE_X79Y45         FDRE (Setup_fdre_C_CE)      -0.404    17.311    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[1]
  -------------------------------------------------------------------
                         required time                         17.311    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        7.021ns  (logic 0.611ns (8.703%)  route 6.410ns (91.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 17.740 - 15.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         5.840    14.328    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_0
    SLICE_X78Y47         LUT3 (Prop_lut3_I0_O)        0.152    14.480 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/internal_data[15]_i_2__4/O
                         net (fo=16, routed)          0.570    15.050    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/I63_49
    SLICE_X79Y45         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.561    17.740    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X79Y45         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.129    17.869    
                         clock uncertainty           -0.154    17.715    
    SLICE_X79Y45         FDRE (Setup_fdre_C_CE)      -0.404    17.311    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[7].genblk1[2].pe_inst/internal_data_reg[3]
  -------------------------------------------------------------------
                         required time                         17.311    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                  2.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/out_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.342ns  (logic 0.146ns (42.727%)  route 0.196ns (57.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 6.185 - 5.000 ) 
    Source Clock Delay      (SCD):    0.887ns = ( 5.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.551     5.886    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/fclk
    SLICE_X52Y18         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/out_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.146     6.032 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/out_data_reg[2]/Q
                         net (fo=1, routed)           0.196     6.228    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[15]_1[2]
    SLICE_X49Y19         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.819     6.185    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/fclk
    SLICE_X49Y19         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.035     6.150    
    SLICE_X49Y19         FDRE (Hold_fdre_C_D)         0.054     6.204    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.204    
                         arrival time                           6.228    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/out_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.341ns  (logic 0.146ns (42.824%)  route 0.195ns (57.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 6.185 - 5.000 ) 
    Source Clock Delay      (SCD):    0.887ns = ( 5.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.551     5.886    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/fclk
    SLICE_X52Y18         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/out_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.146     6.032 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/out_data_reg[0]/Q
                         net (fo=1, routed)           0.195     6.227    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[15]_1[0]
    SLICE_X49Y19         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.819     6.185    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/fclk
    SLICE_X49Y19         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.035     6.150    
    SLICE_X49Y19         FDRE (Hold_fdre_C_D)         0.053     6.203    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.203    
                         arrival time                           6.227    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/out_data_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.296ns  (logic 0.133ns (44.939%)  route 0.163ns (55.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 6.185 - 5.000 ) 
    Source Clock Delay      (SCD):    0.887ns = ( 5.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.551     5.886    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/fclk
    SLICE_X52Y18         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/out_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.133     6.019 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/out_data_reg[3]/Q
                         net (fo=1, routed)           0.163     6.182    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[15]_1[3]
    SLICE_X49Y19         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.819     6.185    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/fclk
    SLICE_X49Y19         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.035     6.150    
    SLICE_X49Y19         FDRE (Hold_fdre_C_D)         0.001     6.151    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.151    
                         arrival time                           6.182    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/out_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.296ns  (logic 0.133ns (44.905%)  route 0.163ns (55.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 6.185 - 5.000 ) 
    Source Clock Delay      (SCD):    0.887ns = ( 5.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.551     5.886    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/fclk
    SLICE_X52Y18         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/out_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.133     6.019 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/out_data_reg[1]/Q
                         net (fo=1, routed)           0.163     6.183    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[15]_1[1]
    SLICE_X49Y19         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.819     6.185    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/fclk
    SLICE_X49Y19         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.035     6.150    
    SLICE_X49Y19         FDRE (Hold_fdre_C_D)         0.000     6.150    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[3].pe_inst/internal_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.150    
                         arrival time                           6.183    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[0].pe_inst/out_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/internal_data_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.146ns (40.942%)  route 0.211ns (59.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 6.183 - 5.000 ) 
    Source Clock Delay      (SCD):    0.890ns = ( 5.890 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.554     5.889    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[0].pe_inst/fclk
    SLICE_X48Y18         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[0].pe_inst/out_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.146     6.035 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[0].pe_inst/out_data_reg[15]/Q
                         net (fo=1, routed)           0.211     6.246    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/internal_data_reg[15]_1[15]
    SLICE_X50Y17         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/internal_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.817     6.183    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/fclk
    SLICE_X50Y17         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/internal_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.035     6.148    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.063     6.211    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[1].pe_inst/internal_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.211    
                         arrival time                           6.246    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.182%)  route 0.217ns (59.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 6.227 - 5.000 ) 
    Source Clock Delay      (SCD):    0.929ns = ( 5.929 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.593     5.928    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X11Y37         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.146     6.074 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/Q
                         net (fo=27, routed)          0.217     6.292    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/ADDRD0
    SLICE_X10Y37         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.861     6.227    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X10Y37         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.285     5.941    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.255    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -6.256    
                         arrival time                           6.292    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.182%)  route 0.217ns (59.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 6.227 - 5.000 ) 
    Source Clock Delay      (SCD):    0.929ns = ( 5.929 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.593     5.928    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X11Y37         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.146     6.074 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/Q
                         net (fo=27, routed)          0.217     6.292    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/ADDRD0
    SLICE_X10Y37         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.861     6.227    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X10Y37         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.285     5.941    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.255    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -6.256    
                         arrival time                           6.292    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.182%)  route 0.217ns (59.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 6.227 - 5.000 ) 
    Source Clock Delay      (SCD):    0.929ns = ( 5.929 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.593     5.928    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X11Y37         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.146     6.074 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/Q
                         net (fo=27, routed)          0.217     6.292    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/ADDRD0
    SLICE_X10Y37         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.861     6.227    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X10Y37         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism             -0.285     5.941    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.255    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -6.256    
                         arrival time                           6.292    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.182%)  route 0.217ns (59.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 6.227 - 5.000 ) 
    Source Clock Delay      (SCD):    0.929ns = ( 5.929 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.593     5.928    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X11Y37         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.146     6.074 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/Q
                         net (fo=27, routed)          0.217     6.292    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/ADDRD0
    SLICE_X10Y37         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.861     6.227    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X10Y37         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.285     5.941    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.255    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -6.256    
                         arrival time                           6.292    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.182%)  route 0.217ns (59.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 6.227 - 5.000 ) 
    Source Clock Delay      (SCD):    0.929ns = ( 5.929 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.593     5.928    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X11Y37         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.146     6.074 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/Q
                         net (fo=27, routed)          0.217     6.292    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/ADDRD0
    SLICE_X10Y37         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.861     6.227    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X10Y37         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism             -0.285     5.941    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.255    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -6.256    
                         arrival time                           6.292    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y2    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[0].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y8    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[4].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y3    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[1].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y13   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[1].genblk1[6].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y5    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[2].genblk1[3].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y9    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[5].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y7    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[2].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y13   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[4].genblk1[7].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y12   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[4].pe_inst/sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y14   tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[6].genblk1[1].pe_inst/sum_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y38  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y38  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y38  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y38  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y38  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y38  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y38  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y38  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y38  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y38  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y34  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y34  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y34  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y34  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y34  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y34  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y34  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y34  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y34  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y34  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_data_D_reg[2][4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.456ns (12.291%)  route 3.254ns (87.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 7.756 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.649     2.943    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y60         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=205, routed)         3.254     6.653    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X13Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_data_D_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.577     7.757    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X13Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_data_D_reg[2][4]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.871    
                         clock uncertainty           -0.154     7.717    
    SLICE_X13Y38         FDRE (Setup_fdre_C_CE)      -0.202     7.515    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_data_D_reg[2][4]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_data_D_reg[2][5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.456ns (12.291%)  route 3.254ns (87.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 7.756 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.649     2.943    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y60         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=205, routed)         3.254     6.653    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X13Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_data_D_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.577     7.757    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X13Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_data_D_reg[2][5]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.871    
                         clock uncertainty           -0.154     7.717    
    SLICE_X13Y38         FDRE (Setup_fdre_C_CE)      -0.202     7.515    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_data_D_reg[2][5]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.456ns (12.291%)  route 3.254ns (87.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 7.756 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.649     2.943    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y60         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=205, routed)         3.254     6.653    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X13Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.577     7.757    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X13Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.871    
                         clock uncertainty           -0.154     7.717    
    SLICE_X13Y38         FDRE (Setup_fdre_C_CE)      -0.202     7.515    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][0]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.456ns (12.291%)  route 3.254ns (87.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 7.756 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.649     2.943    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y60         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=205, routed)         3.254     6.653    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X13Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.577     7.757    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X13Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][1]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.871    
                         clock uncertainty           -0.154     7.717    
    SLICE_X13Y38         FDRE (Setup_fdre_C_CE)      -0.202     7.515    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][1]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.456ns (12.291%)  route 3.254ns (87.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 7.756 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.649     2.943    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y60         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=205, routed)         3.254     6.653    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X13Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.577     7.757    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X13Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.871    
                         clock uncertainty           -0.154     7.717    
    SLICE_X13Y38         FDRE (Setup_fdre_C_CE)      -0.202     7.515    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][2]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.456ns (12.291%)  route 3.254ns (87.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 7.756 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.649     2.943    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y60         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=205, routed)         3.254     6.653    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X12Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.577     7.757    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X12Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][11]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.871    
                         clock uncertainty           -0.154     7.717    
    SLICE_X12Y38         FDRE (Setup_fdre_C_CE)      -0.164     7.553    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.456ns (12.291%)  route 3.254ns (87.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 7.756 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.649     2.943    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y60         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=205, routed)         3.254     6.653    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X12Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.577     7.757    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X12Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][3]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.871    
                         clock uncertainty           -0.154     7.717    
    SLICE_X12Y38         FDRE (Setup_fdre_C_CE)      -0.164     7.553    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_data_D_reg[1][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.456ns (12.291%)  route 3.254ns (87.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 7.756 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.649     2.943    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y60         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=205, routed)         3.254     6.653    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X12Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_data_D_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.577     7.757    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X12Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_data_D_reg[1][10]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.871    
                         clock uncertainty           -0.154     7.717    
    SLICE_X12Y38         FDRE (Setup_fdre_C_CE)      -0.164     7.553    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_data_D_reg[1][10]
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_data_D_reg[1][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.456ns (12.291%)  route 3.254ns (87.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 7.756 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.649     2.943    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y60         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=205, routed)         3.254     6.653    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X12Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_data_D_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.577     7.757    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X12Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_data_D_reg[1][11]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.871    
                         clock uncertainty           -0.154     7.717    
    SLICE_X12Y38         FDRE (Setup_fdre_C_CE)      -0.164     7.553    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_data_D_reg[1][11]
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_data_D_reg[1][2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.456ns (12.291%)  route 3.254ns (87.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 7.756 - 5.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.649     2.943    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y60         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=205, routed)         3.254     6.653    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X12Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_data_D_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.577     7.757    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X12Y38         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_data_D_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism              0.115     7.871    
                         clock uncertainty           -0.154     7.717    
    SLICE_X12Y38         FDRE (Setup_fdre_C_CE)      -0.164     7.553    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].reg_banked_data_D_reg[1][2]
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  0.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.621%)  route 0.173ns (51.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.548     0.884    tutorial_i/mm_eval/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y84         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  tutorial_i/mm_eval/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[53]/Q
                         net (fo=1, routed)           0.173     1.221    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[43]
    SLICE_X46Y83         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.817     1.183    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X46Y83         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.052     1.200    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.159%)  route 0.173ns (53.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.548     0.884    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X50Y85         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/Q
                         net (fo=2, routed)           0.173     1.204    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[47]
    SLICE_X49Y85         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.819     1.185    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X49Y85         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[22]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.019     1.169    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.062%)  route 0.218ns (59.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 5.921 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.585     5.920    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/CLK
    SLICE_X31Y16         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.146     6.066 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/Q
                         net (fo=17, routed)          0.218     6.285    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.851     6.217    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.283     5.934    
    SLICE_X30Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.248    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -6.248    
                         arrival time                           6.285    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.062%)  route 0.218ns (59.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 5.921 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.585     5.920    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/CLK
    SLICE_X31Y16         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.146     6.066 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/Q
                         net (fo=17, routed)          0.218     6.285    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.851     6.217    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.283     5.934    
    SLICE_X30Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.248    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -6.248    
                         arrival time                           6.285    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.062%)  route 0.218ns (59.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 5.921 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.585     5.920    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/CLK
    SLICE_X31Y16         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.146     6.066 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/Q
                         net (fo=17, routed)          0.218     6.285    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.851     6.217    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism             -0.283     5.934    
    SLICE_X30Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.248    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -6.248    
                         arrival time                           6.285    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.062%)  route 0.218ns (59.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 5.921 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.585     5.920    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/CLK
    SLICE_X31Y16         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.146     6.066 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/Q
                         net (fo=17, routed)          0.218     6.285    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.851     6.217    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.283     5.934    
    SLICE_X30Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.248    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -6.248    
                         arrival time                           6.285    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.062%)  route 0.218ns (59.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 5.921 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.585     5.920    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/CLK
    SLICE_X31Y16         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.146     6.066 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/Q
                         net (fo=17, routed)          0.218     6.285    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.851     6.217    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism             -0.283     5.934    
    SLICE_X30Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.248    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -6.248    
                         arrival time                           6.285    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.062%)  route 0.218ns (59.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 5.921 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.585     5.920    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/CLK
    SLICE_X31Y16         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.146     6.066 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/Q
                         net (fo=17, routed)          0.218     6.285    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.851     6.217    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.283     5.934    
    SLICE_X30Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.248    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -6.248    
                         arrival time                           6.285    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.062%)  route 0.218ns (59.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 5.921 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.585     5.920    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/CLK
    SLICE_X31Y16         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.146     6.066 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/Q
                         net (fo=17, routed)          0.218     6.285    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMS32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.851     6.217    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMS32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMD/CLK  (IS_INVERTED)
                         clock pessimism             -0.283     5.934    
    SLICE_X30Y16         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     6.248    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -6.248    
                         arrival time                           6.285    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMD_D1/ADR0
                            (falling edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.062%)  route 0.218ns (59.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 5.921 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.585     5.920    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/CLK
    SLICE_X31Y16         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.146     6.066 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].reg_banked_write_addr_A_reg[0][0]/Q
                         net (fo=17, routed)          0.218     6.285    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/ADDRD0
    SLICE_X30Y16         RAMS32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.851     6.217    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMS32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.283     5.934    
    SLICE_X30Y16         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     6.248    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -6.248    
                         arrival time                           6.285    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y79    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y84    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y83    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y84    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y84    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[13]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y66    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y66    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y66    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y66    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y66    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y66    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y66    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y66    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y67    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y14    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y14    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y14    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y14    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y14    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y14    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y14    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y14    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y59    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.554ns  (logic 0.583ns (12.801%)  route 3.971ns (87.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 17.754 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X24Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.459     8.503 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          3.028    11.531    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.655 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.944    12.598    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WE
    SLICE_X14Y35         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.575    17.754    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X14Y35         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000    17.754    
                         clock uncertainty           -0.215    17.539    
    SLICE_X14Y35         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    17.011    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         17.011    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.554ns  (logic 0.583ns (12.801%)  route 3.971ns (87.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 17.754 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X24Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.459     8.503 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          3.028    11.531    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.655 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.944    12.598    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WE
    SLICE_X14Y35         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.575    17.754    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X14Y35         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    17.754    
                         clock uncertainty           -0.215    17.539    
    SLICE_X14Y35         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    17.011    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.011    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMB/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.554ns  (logic 0.583ns (12.801%)  route 3.971ns (87.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 17.754 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X24Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.459     8.503 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          3.028    11.531    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.655 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.944    12.598    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WE
    SLICE_X14Y35         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.575    17.754    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X14Y35         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.000    17.754    
                         clock uncertainty           -0.215    17.539    
    SLICE_X14Y35         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    17.011    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         17.011    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMB_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.554ns  (logic 0.583ns (12.801%)  route 3.971ns (87.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 17.754 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X24Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.459     8.503 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          3.028    11.531    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.655 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.944    12.598    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WE
    SLICE_X14Y35         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.575    17.754    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X14Y35         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    17.754    
                         clock uncertainty           -0.215    17.539    
    SLICE_X14Y35         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    17.011    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.011    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMC/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.554ns  (logic 0.583ns (12.801%)  route 3.971ns (87.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 17.754 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X24Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.459     8.503 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          3.028    11.531    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.655 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.944    12.598    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WE
    SLICE_X14Y35         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.575    17.754    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X14Y35         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.000    17.754    
                         clock uncertainty           -0.215    17.539    
    SLICE_X14Y35         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    17.011    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         17.011    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMC_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.554ns  (logic 0.583ns (12.801%)  route 3.971ns (87.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 17.754 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X24Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.459     8.503 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          3.028    11.531    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.655 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.944    12.598    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WE
    SLICE_X14Y35         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.575    17.754    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X14Y35         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    17.754    
                         clock uncertainty           -0.215    17.539    
    SLICE_X14Y35         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    17.011    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.011    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMD/WE
                            (falling edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.554ns  (logic 0.583ns (12.801%)  route 3.971ns (87.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 17.754 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X24Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.459     8.503 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          3.028    11.531    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.655 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.944    12.598    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WE
    SLICE_X14Y35         RAMS32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.575    17.754    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X14Y35         RAMS32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.000    17.754    
                         clock uncertainty           -0.215    17.539    
    SLICE_X14Y35         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    17.011    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         17.011    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMD_D1/WE
                            (falling edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.554ns  (logic 0.583ns (12.801%)  route 3.971ns (87.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 17.754 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X24Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.459     8.503 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          3.028    11.531    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.655 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.944    12.598    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WE
    SLICE_X14Y35         RAMS32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.575    17.754    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X14Y35         RAMS32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    17.754    
                         clock uncertainty           -0.215    17.539    
    SLICE_X14Y35         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    17.011    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         17.011    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.248ns  (logic 0.583ns (13.724%)  route 3.665ns (86.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 17.753 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X24Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.459     8.503 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          3.028    11.531    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.655 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.637    12.292    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/WE
    SLICE_X14Y34         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.574    17.753    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X14Y34         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000    17.753    
                         clock uncertainty           -0.215    17.538    
    SLICE_X14Y34         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    17.010    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        4.248ns  (logic 0.583ns (13.724%)  route 3.665ns (86.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 17.753 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X24Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.459     8.503 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          3.028    11.531    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124    11.655 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.637    12.292    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/WE
    SLICE_X14Y34         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.574    17.753    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X14Y34         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    17.753    
                         clock uncertainty           -0.215    17.538    
    SLICE_X14Y34         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    17.010    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  4.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.560ns  (logic 0.393ns (70.147%)  route 0.167ns (29.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 6.220 - 5.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 5.922 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.586     5.921    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_0_5/WCLK
    SLICE_X18Y20         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.314 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_0_5/RAMC/O
                         net (fo=2, routed)           0.167     6.482    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/ram_B[4].reg_banked_data_B_reg[4][7][4]
    SLICE_X16Y20         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.854     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/fclk
    SLICE_X16Y20         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.220    
                         clock uncertainty            0.215     6.435    
    SLICE_X16Y20         FDRE (Hold_fdre_C_D)        -0.001     6.434    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.434    
                         arrival time                           6.482    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_7_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.634ns  (logic 0.391ns (61.679%)  route 0.243ns (38.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.894ns = ( 5.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.558     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_7_0_5/WCLK
    SLICE_X38Y15         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_7_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     6.284 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/mem_reg_0_7_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.243     6.527    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/ram_A[3].reg_banked_data_A_reg[3][7][3]
    SLICE_X38Y12         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.825     6.191    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/fclk
    SLICE_X38Y12         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.191    
                         clock uncertainty            0.215     6.406    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.063     6.469    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[3].read_ram_A/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.469    
                         arrival time                           6.527    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[4].read_ram_A/mem_reg_0_7_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[4].read_ram_A/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.577ns  (logic 0.397ns (68.807%)  route 0.180ns (31.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 6.188 - 5.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 5.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.556     5.891    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[4].read_ram_A/mem_reg_0_7_0_5/WCLK
    SLICE_X42Y17         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[4].read_ram_A/mem_reg_0_7_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.288 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[4].read_ram_A/mem_reg_0_7_0_5/RAMB/O
                         net (fo=2, routed)           0.180     6.468    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[4].read_ram_A/ram_A[4].reg_banked_data_A_reg[4][7][2]
    SLICE_X42Y16         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[4].read_ram_A/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.822     6.188    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[4].read_ram_A/fclk
    SLICE_X42Y16         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[4].read_ram_A/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.188    
                         clock uncertainty            0.215     6.403    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.007     6.410    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[4].read_ram_A/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.410    
                         arrival time                           6.468    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.638ns  (logic 0.389ns (61.018%)  route 0.249ns (38.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 6.220 - 5.000 ) 
    Source Clock Delay      (SCD):    0.918ns = ( 5.918 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.582     5.918    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/mem_reg_0_7_0_5/WCLK
    SLICE_X18Y25         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     6.306 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.249     6.555    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/ram_B[6].reg_banked_data_B_reg[6][7][5]
    SLICE_X12Y29         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.854     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/fclk
    SLICE_X12Y29         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.220    
                         clock uncertainty            0.215     6.435    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.057     6.492    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.492    
                         arrival time                           6.555    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.568ns  (logic 0.397ns (69.918%)  route 0.171ns (30.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 6.220 - 5.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 5.922 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.586     5.921    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_0_5/WCLK
    SLICE_X18Y20         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.318 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_0_5/RAMB/O
                         net (fo=2, routed)           0.171     6.489    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/ram_B[4].reg_banked_data_B_reg[4][7][2]
    SLICE_X16Y20         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.854     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/fclk
    SLICE_X16Y20         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.220    
                         clock uncertainty            0.215     6.435    
    SLICE_X16Y20         FDRE (Hold_fdre_C_D)        -0.010     6.425    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.425    
                         arrival time                           6.489    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_7_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[3].read_ram_B/doutB_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.661ns  (logic 0.481ns (72.733%)  route 0.180ns (27.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 6.222 - 5.000 ) 
    Source Clock Delay      (SCD):    0.923ns = ( 5.923 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.587     5.922    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_7_6_11/WCLK
    SLICE_X22Y19         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_7_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481     6.403 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_7_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.180     6.584    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[3].read_ram_B/ram_B[3].reg_banked_data_B_reg[3][7][7]
    SLICE_X21Y17         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[3].read_ram_B/doutB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.856     6.222    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[3].read_ram_B/fclk
    SLICE_X21Y17         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[3].read_ram_B/doutB_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.222    
                         clock uncertainty            0.215     6.437    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.079     6.516    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[3].read_ram_B/doutB_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.516    
                         arrival time                           6.584    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.644ns  (logic 0.389ns (60.450%)  route 0.255ns (39.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 6.222 - 5.000 ) 
    Source Clock Delay      (SCD):    0.919ns = ( 5.919 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.583     5.918    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/mem_reg_0_7_0_5/WCLK
    SLICE_X16Y26         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y26         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     6.307 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.255     6.562    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/ram_B[7].reg_banked_data_B_reg[7][7][5]
    SLICE_X16Y31         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.856     6.222    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/fclk
    SLICE_X16Y31         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.222    
                         clock uncertainty            0.215     6.437    
    SLICE_X16Y31         FDRE (Hold_fdre_C_D)         0.056     6.493    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[7].read_ram_B/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.493    
                         arrival time                           6.562    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/mem_reg_0_7_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.596ns  (logic 0.397ns (66.640%)  route 0.199ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 6.220 - 5.000 ) 
    Source Clock Delay      (SCD):    0.918ns = ( 5.918 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.582     5.918    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/mem_reg_0_7_0_5/WCLK
    SLICE_X18Y25         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/mem_reg_0_7_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.314 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/mem_reg_0_7_0_5/RAMB/O
                         net (fo=2, routed)           0.199     6.513    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/ram_B[6].reg_banked_data_B_reg[6][7][2]
    SLICE_X12Y29         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.854     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/fclk
    SLICE_X12Y29         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.220    
                         clock uncertainty            0.215     6.435    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.007     6.442    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.442    
                         arrival time                           6.513    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.668ns  (logic 0.391ns (58.564%)  route 0.277ns (41.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 6.220 - 5.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 5.921 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.585     5.920    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/WCLK
    SLICE_X30Y16         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     6.311 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.277     6.588    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/ram_A[0].reg_banked_data_A_reg[0][7][3]
    SLICE_X29Y12         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.854     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/fclk
    SLICE_X29Y12         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.220    
                         clock uncertainty            0.215     6.435    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.079     6.514    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[0].read_ram_A/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.514    
                         arrival time                           6.588    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/mem_reg_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.589ns  (logic 0.393ns (66.688%)  route 0.196ns (33.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 6.220 - 5.000 ) 
    Source Clock Delay      (SCD):    0.918ns = ( 5.918 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.582     5.918    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/mem_reg_0_7_0_5/WCLK
    SLICE_X18Y25         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/mem_reg_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.311 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/mem_reg_0_7_0_5/RAMC/O
                         net (fo=2, routed)           0.196     6.507    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/ram_B[6].reg_banked_data_B_reg[6][7][4]
    SLICE_X12Y29         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.854     6.220    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/fclk
    SLICE_X12Y29         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.220    
                         clock uncertainty            0.215     6.435    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)        -0.004     6.431    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[6].read_ram_B/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.431    
                         arrival time                           6.507    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.518ns  (logic 0.707ns (20.097%)  route 2.811ns (79.903%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         1.715    10.203    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.124    10.327 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_3/O
                         net (fo=1, routed)           0.601    10.929    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_3_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I4_O)        0.124    11.053 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1/O
                         net (fo=2, routed)           0.494    11.547    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.477    12.656    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X39Y59         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.215    12.441    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)       -0.067    12.374    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.374ns  (logic 0.707ns (20.955%)  route 2.667ns (79.045%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         1.715    10.203    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.124    10.327 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_3/O
                         net (fo=1, routed)           0.601    10.929    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_3_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I4_O)        0.124    11.053 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1/O
                         net (fo=2, routed)           0.350    11.403    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.476    12.655    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X39Y61         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/C
                         clock pessimism              0.000    12.655    
                         clock uncertainty           -0.215    12.440    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)       -0.067    12.373    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.358ns  (logic 0.707ns (21.053%)  route 2.651ns (78.947%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         1.716    10.204    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.328 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_2/O
                         net (fo=1, routed)           0.452    10.780    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_reg
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.124    10.904 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_i_1/O
                         net (fo=2, routed)           0.483    11.387    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X42Y63         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.474    12.653    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X42Y63         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.000    12.653    
                         clock uncertainty           -0.215    12.438    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)       -0.016    12.422    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.217ns  (logic 0.707ns (21.975%)  route 2.510ns (78.025%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         1.716    10.204    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.328 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_2/O
                         net (fo=1, routed)           0.452    10.780    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_reg
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.124    10.904 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_i_1/O
                         net (fo=2, routed)           0.342    11.246    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X42Y62         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.475    12.654    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X42Y62         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/C
                         clock pessimism              0.000    12.654    
                         clock uncertainty           -0.215    12.439    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)       -0.031    12.408    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.583ns (20.384%)  route 2.277ns (79.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         1.776    10.264    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.388 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.501    10.889    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X33Y58         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.478    12.657    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X33Y58         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.215    12.442    
    SLICE_X33Y58         FDRE (Setup_fdre_C_CE)      -0.205    12.237    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.850ns  (logic 0.583ns (20.453%)  route 2.267ns (79.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         1.776    10.264    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.388 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.491    10.879    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X33Y59         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.477    12.656    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X33Y59         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.215    12.441    
    SLICE_X33Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.236    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.850ns  (logic 0.583ns (20.453%)  route 2.267ns (79.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         1.776    10.264    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.388 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.491    10.879    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X33Y59         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.477    12.656    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X33Y59         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.215    12.441    
    SLICE_X33Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.236    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.850ns  (logic 0.583ns (20.453%)  route 2.267ns (79.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         1.776    10.264    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.388 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.491    10.879    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X33Y59         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.477    12.656    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X33Y59         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.215    12.441    
    SLICE_X33Y59         FDRE (Setup_fdre_C_CE)      -0.205    12.236    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.583ns (20.384%)  route 2.277ns (79.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         1.776    10.264    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.388 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.501    10.889    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X32Y58         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.478    12.657    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y58         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.215    12.442    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.169    12.273    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.860ns  (logic 0.583ns (20.384%)  route 2.277ns (79.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 8.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        1.735     8.029    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X23Y26         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     8.488 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=139, routed)         1.776    10.264    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.388 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.501    10.889    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X32Y58         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.478    12.657    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X32Y58         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.215    12.442    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.169    12.273    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  1.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/mem_reg_0_7_12_15/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/doutB_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.546ns  (logic 0.397ns (72.689%)  route 0.149ns (27.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 6.226 - 5.000 ) 
    Source Clock Delay      (SCD):    0.928ns = ( 5.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.592     5.927    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X26Y49         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/mem_reg_0_7_12_15/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.324 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/mem_reg_0_7_12_15/RAMB/O
                         net (fo=1, routed)           0.149     6.474    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/doutB0__21[14]
    SLICE_X27Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/doutB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.860     6.226    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/CLK
    SLICE_X27Y49         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/doutB_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.226    
                         clock uncertainty            0.215     6.441    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.009     6.450    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/doutB_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.450    
                         arrival time                           6.474    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.598ns  (logic 0.481ns (80.460%)  route 0.117ns (19.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 6.226 - 5.000 ) 
    Source Clock Delay      (SCD):    0.927ns = ( 5.927 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.591     5.926    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X16Y36         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481     6.407 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.117     6.524    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB0__15[7]
    SLICE_X14Y36         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.860     6.226    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X14Y36         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.226    
                         clock uncertainty            0.215     6.441    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.056     6.497    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.497    
                         arrival time                           6.524    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.614ns  (logic 0.391ns (63.695%)  route 0.223ns (36.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 6.230 - 5.000 ) 
    Source Clock Delay      (SCD):    0.929ns = ( 5.929 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.593     5.928    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X16Y38         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     6.319 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.223     6.542    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB0__15[15]
    SLICE_X14Y40         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.864     6.230    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X14Y40         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.230    
                         clock uncertainty            0.215     6.445    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.067     6.512    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.512    
                         arrival time                           6.542    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_6_11/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.614ns  (logic 0.391ns (63.662%)  route 0.223ns (36.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 6.227 - 5.000 ) 
    Source Clock Delay      (SCD):    0.927ns = ( 5.927 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.591     5.926    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X16Y36         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_6_11/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     6.317 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.223     6.541    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB0__15[9]
    SLICE_X14Y37         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.861     6.227    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X14Y37         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.227    
                         clock uncertainty            0.215     6.442    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.067     6.509    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/doutB_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.509    
                         arrival time                           6.541    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.554ns  (logic 0.397ns (71.624%)  route 0.157ns (28.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 6.226 - 5.000 ) 
    Source Clock Delay      (SCD):    0.928ns = ( 5.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.592     5.927    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X14Y34         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.324 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.157     6.482    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB0__14[2]
    SLICE_X12Y36         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.860     6.226    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X12Y36         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.226    
                         clock uncertainty            0.215     6.441    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.007     6.448    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.448    
                         arrival time                           6.482    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.557ns  (logic 0.397ns (71.212%)  route 0.160ns (28.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 6.226 - 5.000 ) 
    Source Clock Delay      (SCD):    0.928ns = ( 5.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.592     5.927    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X14Y35         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.324 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMB/O
                         net (fo=1, routed)           0.160     6.485    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB0__14[14]
    SLICE_X12Y35         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.860     6.226    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X12Y35         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.226    
                         clock uncertainty            0.215     6.441    
    SLICE_X12Y35         FDRE (Hold_fdre_C_D)         0.007     6.448    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.448    
                         arrival time                           6.485    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.643ns  (logic 0.481ns (74.855%)  route 0.162ns (25.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 6.224 - 5.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 5.925 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.590     5.925    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X26Y40         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481     6.406 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.162     6.568    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB0__19[7]
    SLICE_X25Y40         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.858     6.224    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/CLK
    SLICE_X25Y40         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.224    
                         clock uncertainty            0.215     6.439    
    SLICE_X25Y40         FDRE (Hold_fdre_C_D)         0.083     6.522    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.522    
                         arrival time                           6.568    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.558ns  (logic 0.393ns (70.480%)  route 0.165ns (29.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 6.226 - 5.000 ) 
    Source Clock Delay      (SCD):    0.928ns = ( 5.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.592     5.927    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X14Y34         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.320 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.165     6.485    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB0__14[4]
    SLICE_X12Y36         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.860     6.226    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X12Y36         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.226    
                         clock uncertainty            0.215     6.441    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)        -0.004     6.437    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.437    
                         arrival time                           6.485    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.574ns  (logic 0.397ns (69.194%)  route 0.177ns (30.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 6.227 - 5.000 ) 
    Source Clock Delay      (SCD):    0.928ns = ( 5.928 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.592     5.927    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X22Y37         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.324 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.177     6.501    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/doutB0__18[2]
    SLICE_X22Y39         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.861     6.227    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/CLK
    SLICE_X22Y39         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.227    
                         clock uncertainty            0.215     6.442    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.007     6.449    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.449    
                         arrival time                           6.501    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.567ns  (logic 0.393ns (69.361%)  route 0.174ns (30.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 6.229 - 5.000 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 5.930 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3153, routed)        0.594     5.929    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X22Y41         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.322 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.174     6.496    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB0__17[4]
    SLICE_X22Y43         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.863     6.229    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X22Y43         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.229    
                         clock uncertainty            0.215     6.444    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)        -0.001     6.443    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.443    
                         arrival time                           6.496    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.773ns (28.461%)  route 1.943ns (71.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.647     2.941    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y63         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDPE (Prop_fdpe_C_Q)         0.478     3.419 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.832     4.251    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.295     4.546 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.111     5.657    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y67         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.471    12.650    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y67         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X32Y67         FDCE (Recov_fdce_C_CLR)     -0.361    12.364    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.773ns (28.461%)  route 1.943ns (71.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.647     2.941    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y63         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDPE (Prop_fdpe_C_Q)         0.478     3.419 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.832     4.251    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.295     4.546 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.111     5.657    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y67         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.471    12.650    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y67         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X32Y67         FDCE (Recov_fdce_C_CLR)     -0.361    12.364    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.773ns (28.461%)  route 1.943ns (71.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.647     2.941    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y63         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDPE (Prop_fdpe_C_Q)         0.478     3.419 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.832     4.251    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.295     4.546 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.111     5.657    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y67         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.471    12.650    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y67         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X32Y67         FDPE (Recov_fdpe_C_PRE)     -0.361    12.364    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.773ns (28.461%)  route 1.943ns (71.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.647     2.941    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y63         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDPE (Prop_fdpe_C_Q)         0.478     3.419 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.832     4.251    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.295     4.546 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.111     5.657    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y67         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.471    12.650    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y67         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X32Y67         FDCE (Recov_fdce_C_CLR)     -0.361    12.364    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.773ns (28.461%)  route 1.943ns (71.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.647     2.941    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y63         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDPE (Prop_fdpe_C_Q)         0.478     3.419 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.832     4.251    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.295     4.546 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.111     5.657    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y67         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.471    12.650    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y67         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X32Y67         FDCE (Recov_fdce_C_CLR)     -0.319    12.406    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.773ns (28.461%)  route 1.943ns (71.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.647     2.941    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y63         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDPE (Prop_fdpe_C_Q)         0.478     3.419 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.832     4.251    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.295     4.546 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.111     5.657    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y67         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.471    12.650    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y67         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X32Y67         FDCE (Recov_fdce_C_CLR)     -0.319    12.406    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.773ns (31.870%)  route 1.652ns (68.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.647     2.941    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y63         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDPE (Prop_fdpe_C_Q)         0.478     3.419 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.832     4.251    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.295     4.546 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.821     5.366    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y66         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.472    12.651    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y66         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X32Y66         FDCE (Recov_fdce_C_CLR)     -0.319    12.407    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.773ns (31.870%)  route 1.652ns (68.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.647     2.941    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y63         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDPE (Prop_fdpe_C_Q)         0.478     3.419 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.832     4.251    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.295     4.546 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.821     5.366    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y66         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.472    12.651    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y66         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X32Y66         FDCE (Recov_fdce_C_CLR)     -0.319    12.407    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.773ns (31.870%)  route 1.652ns (68.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.647     2.941    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y63         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDPE (Prop_fdpe_C_Q)         0.478     3.419 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.832     4.251    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.295     4.546 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.821     5.366    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y66         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.472    12.651    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y66         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X32Y66         FDCE (Recov_fdce_C_CLR)     -0.319    12.407    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.773ns (31.870%)  route 1.652ns (68.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.647     2.941    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y63         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDPE (Prop_fdpe_C_Q)         0.478     3.419 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.832     4.251    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y63         LUT3 (Prop_lut3_I2_O)        0.295     4.546 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.821     5.366    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y66         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        1.472    12.651    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y66         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X32Y66         FDCE (Recov_fdce_C_CLR)     -0.319    12.407    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  7.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.973%)  route 0.361ns (66.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.554     0.890    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y63         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.155     1.186    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.207     1.437    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y64         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.820     1.186    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y64         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.973%)  route 0.361ns (66.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.554     0.890    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y63         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.155     1.186    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.207     1.437    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y64         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.820     1.186    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y64         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.264     0.922    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.973%)  route 0.361ns (66.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.554     0.890    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y63         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.155     1.186    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.207     1.437    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X32Y64         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.820     1.186    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X32Y64         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.264     0.922    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.973%)  route 0.361ns (66.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.554     0.890    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y63         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.155     1.186    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.207     1.437    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X32Y64         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.820     1.186    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X32Y64         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.264     0.922    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.973%)  route 0.361ns (66.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.554     0.890    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y63         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.155     1.186    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.231 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.207     1.437    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y64         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.820     1.186    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y64         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.264     0.922    
    SLICE_X32Y64         FDPE (Remov_fdpe_C_PRE)     -0.071     0.851    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.226ns (41.520%)  route 0.318ns (58.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.571     0.907    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y61         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.120    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y61         LUT3 (Prop_lut3_I0_O)        0.098     1.218 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.233     1.451    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y60         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.841     1.207    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y60         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y60         FDCE (Remov_fdce_C_CLR)     -0.067     0.856    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.226ns (41.520%)  route 0.318ns (58.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.571     0.907    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y61         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.120    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y61         LUT3 (Prop_lut3_I0_O)        0.098     1.218 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.233     1.451    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y60         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.841     1.207    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y60         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y60         FDPE (Remov_fdpe_C_PRE)     -0.071     0.852    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.226ns (41.520%)  route 0.318ns (58.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.571     0.907    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y61         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.120    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y61         LUT3 (Prop_lut3_I0_O)        0.098     1.218 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.233     1.451    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X26Y60         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.841     1.207    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y60         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y60         FDPE (Remov_fdpe_C_PRE)     -0.071     0.852    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.226ns (41.520%)  route 0.318ns (58.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.571     0.907    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y61         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.120    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y61         LUT3 (Prop_lut3_I0_O)        0.098     1.218 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.233     1.451    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X26Y60         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.841     1.207    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y60         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y60         FDPE (Remov_fdpe_C_PRE)     -0.071     0.852    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.226ns (42.479%)  route 0.306ns (57.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.571     0.907    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y61         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.120    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y61         LUT3 (Prop_lut3_I0_O)        0.098     1.218 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.220     1.439    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y59         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=5299, routed)        0.842     1.208    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y59         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.924    
    SLICE_X27Y59         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.607    





