
ProjetoPI2_FreeRTOS_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001de5c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000101c  0801e100  0801e100  0001f100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f11c  0801f11c  00021294  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801f11c  0801f11c  0002011c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f124  0801f124  00021294  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f124  0801f124  00020124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801f128  0801f128  00020128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000294  24000000  0801f12c  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00052c88  24000294  0801f3c0  00021294  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24052f1c  0801f3c0  00021f1c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00021294  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003d42a  00000000  00000000  000212c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007a6e  00000000  00000000  0005e6ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002890  00000000  00000000  00066160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001f66  00000000  00000000  000689f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00046bbe  00000000  00000000  0006a956  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000435f0  00000000  00000000  000b1514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001b23b0  00000000  00000000  000f4b04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002a6eb4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b7ac  00000000  00000000  002a6ef8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  002b26a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000294 	.word	0x24000294
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801e0e4 	.word	0x0801e0e4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000298 	.word	0x24000298
 80002dc:	0801e0e4 	.word	0x0801e0e4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <SystemInit+0x12c>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <SystemInit+0x12c>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <SystemInit+0x12c>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a44      	ldr	r2, [pc, #272]	@ (80007e8 <SystemInit+0x12c>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b43      	ldr	r3, [pc, #268]	@ (80007ec <SystemInit+0x130>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <SystemInit+0x130>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a3e      	ldr	r2, [pc, #248]	@ (80007ec <SystemInit+0x130>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b3d      	ldr	r3, [pc, #244]	@ (80007f0 <SystemInit+0x134>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	@ (80007f0 <SystemInit+0x134>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <SystemInit+0x134>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <SystemInit+0x134>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4938      	ldr	r1, [pc, #224]	@ (80007f0 <SystemInit+0x134>)
 8000710:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <SystemInit+0x138>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <SystemInit+0x130>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <SystemInit+0x130>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <SystemInit+0x130>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <SystemInit+0x134>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <SystemInit+0x134>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <SystemInit+0x134>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <SystemInit+0x134>)
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <SystemInit+0x13c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemInit+0x134>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <SystemInit+0x140>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <SystemInit+0x134>)
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <SystemInit+0x144>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemInit+0x134>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <SystemInit+0x134>)
 800075e:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <SystemInit+0x144>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemInit+0x134>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <SystemInit+0x134>)
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <SystemInit+0x144>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <SystemInit+0x134>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <SystemInit+0x134>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <SystemInit+0x134>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <SystemInit+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <SystemInit+0x148>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <SystemInit+0x148>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemInit+0x14c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemInit+0x150>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <SystemInit+0x154>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <SystemInit+0x134>)
 80007a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d113      	bne.n	80007dc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <SystemInit+0x134>)
 80007b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ba:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <SystemInit+0x134>)
 80007bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <SystemInit+0x158>)
 80007c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <SystemInit+0x134>)
 80007ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d2:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <SystemInit+0x134>)
 80007d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00
 80007ec:	52002000 	.word	0x52002000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007f8:	02020200 	.word	0x02020200
 80007fc:	01ff0000 	.word	0x01ff0000
 8000800:	01010280 	.word	0x01010280
 8000804:	580000c0 	.word	0x580000c0
 8000808:	5c001000 	.word	0x5c001000
 800080c:	ffff0000 	.word	0xffff0000
 8000810:	51008108 	.word	0x51008108
 8000814:	52004000 	.word	0x52004000

08000818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <ExitRun0Mode+0x2c>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <ExitRun0Mode+0x2c>)
 8000822:	f023 0302 	bic.w	r3, r3, #2
 8000826:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000828:	bf00      	nop
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <ExitRun0Mode+0x2c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f9      	beq.n	800082a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <set_On_Off>:

/*
 * void set_On_Off (GPIO_TypeDef *port, uint16_t pin)
 * 	- Sets the port and pin related to system's On/Off
 */
void set_On_Off (GPIO_TypeDef *port, uint16_t pin){
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	460b      	mov	r3, r1
 8000852:	807b      	strh	r3, [r7, #2]
	ON_OFF_Port = port;
 8000854:	4a0e      	ldr	r2, [pc, #56]	@ (8000890 <set_On_Off+0x48>)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	6013      	str	r3, [r2, #0]
	ON_OFF_Pin = pin;
 800085a:	4a0e      	ldr	r2, [pc, #56]	@ (8000894 <set_On_Off+0x4c>)
 800085c:	887b      	ldrh	r3, [r7, #2]
 800085e:	8013      	strh	r3, [r2, #0]

	for(int i = 0; i < 4; i++)
 8000860:	2300      	movs	r3, #0
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	e00a      	b.n	800087c <set_On_Off+0x34>
		motors[i].state = OFF;
 8000866:	4a0c      	ldr	r2, [pc, #48]	@ (8000898 <set_On_Off+0x50>)
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	215c      	movs	r1, #92	@ 0x5c
 800086c:	fb01 f303 	mul.w	r3, r1, r3
 8000870:	4413      	add	r3, r2
 8000872:	2200      	movs	r2, #0
 8000874:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 4; i++)
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	3301      	adds	r3, #1
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	2b03      	cmp	r3, #3
 8000880:	ddf1      	ble.n	8000866 <set_On_Off+0x1e>
}
 8000882:	bf00      	nop
 8000884:	bf00      	nop
 8000886:	3714      	adds	r7, #20
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr
 8000890:	2400093c 	.word	0x2400093c
 8000894:	24000940 	.word	0x24000940
 8000898:	240007c4 	.word	0x240007c4

0800089c <set_Ports>:

/*
 * void set_Ports (motor_num M, GPIO_TypeDef *forward, GPIO_TypeDef *reverse)
 * 	- Sets the ports related to each motor
 */
void set_Ports (motor_num M, GPIO_TypeDef *forward, GPIO_TypeDef *reverse){
 800089c:	b480      	push	{r7}
 800089e:	b087      	sub	sp, #28
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	4603      	mov	r3, r0
 80008a4:	60b9      	str	r1, [r7, #8]
 80008a6:	607a      	str	r2, [r7, #4]
 80008a8:	73fb      	strb	r3, [r7, #15]
	motors_id *Motor = &motors[(M-1)&0x03];
 80008aa:	7bfb      	ldrb	r3, [r7, #15]
 80008ac:	3b01      	subs	r3, #1
 80008ae:	f003 0303 	and.w	r3, r3, #3
 80008b2:	225c      	movs	r2, #92	@ 0x5c
 80008b4:	fb02 f303 	mul.w	r3, r2, r3
 80008b8:	4a07      	ldr	r2, [pc, #28]	@ (80008d8 <set_Ports+0x3c>)
 80008ba:	4413      	add	r3, r2
 80008bc:	617b      	str	r3, [r7, #20]
	Motor->FORWARD_DRIVE.GPIO_Port = forward;
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	68ba      	ldr	r2, [r7, #8]
 80008c2:	605a      	str	r2, [r3, #4]
	Motor->REVERSE_DRIVE.GPIO_Port = reverse;
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	687a      	ldr	r2, [r7, #4]
 80008c8:	60da      	str	r2, [r3, #12]
}
 80008ca:	bf00      	nop
 80008cc:	371c      	adds	r7, #28
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	240007c4 	.word	0x240007c4

080008dc <set_Pins>:

/*
 * void set_Pins (motor_num M, uint16_t forward, uint16_t reverse)
 * 	- Sets the pins related to each motor
 */
void set_Pins (motor_num M, uint16_t forward, uint16_t reverse){
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	71fb      	strb	r3, [r7, #7]
 80008e6:	460b      	mov	r3, r1
 80008e8:	80bb      	strh	r3, [r7, #4]
 80008ea:	4613      	mov	r3, r2
 80008ec:	807b      	strh	r3, [r7, #2]
	motors_id *Motor = &motors[(M-1)&0x03];
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	3b01      	subs	r3, #1
 80008f2:	f003 0303 	and.w	r3, r3, #3
 80008f6:	225c      	movs	r2, #92	@ 0x5c
 80008f8:	fb02 f303 	mul.w	r3, r2, r3
 80008fc:	4a07      	ldr	r2, [pc, #28]	@ (800091c <set_Pins+0x40>)
 80008fe:	4413      	add	r3, r2
 8000900:	60fb      	str	r3, [r7, #12]
	Motor->FORWARD_DRIVE.Pin = forward;
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	88ba      	ldrh	r2, [r7, #4]
 8000906:	811a      	strh	r2, [r3, #8]
	Motor->REVERSE_DRIVE.Pin = reverse;
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	887a      	ldrh	r2, [r7, #2]
 800090c:	821a      	strh	r2, [r3, #16]
}
 800090e:	bf00      	nop
 8000910:	3714      	adds	r7, #20
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	240007c4 	.word	0x240007c4

08000920 <set_PWM_parameters>:

/*
 * int set_PWM_parameters(motor_num M,TIM_HandleTypeDef *htim, uint32_t TIM_Channel, uint16_t ppr, uint16_t freq)
 * 	- Sets the PWM related parameters on each motor
 */
void set_PWM_parameters (motor_num M,TIM_HandleTypeDef *htim, uint32_t TIM_Channel, uint16_t ppr, uint16_t freq){
 8000920:	b580      	push	{r7, lr}
 8000922:	b086      	sub	sp, #24
 8000924:	af00      	add	r7, sp, #0
 8000926:	60b9      	str	r1, [r7, #8]
 8000928:	607a      	str	r2, [r7, #4]
 800092a:	461a      	mov	r2, r3
 800092c:	4603      	mov	r3, r0
 800092e:	73fb      	strb	r3, [r7, #15]
 8000930:	4613      	mov	r3, r2
 8000932:	81bb      	strh	r3, [r7, #12]
	motors_id *Motor = &motors[(M-1)&0x03];
 8000934:	7bfb      	ldrb	r3, [r7, #15]
 8000936:	3b01      	subs	r3, #1
 8000938:	f003 0303 	and.w	r3, r3, #3
 800093c:	225c      	movs	r2, #92	@ 0x5c
 800093e:	fb02 f303 	mul.w	r3, r2, r3
 8000942:	4a19      	ldr	r2, [pc, #100]	@ (80009a8 <set_PWM_parameters+0x88>)
 8000944:	4413      	add	r3, r2
 8000946:	617b      	str	r3, [r7, #20]
	Motor->pTim.htim_pwm = htim;
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	68ba      	ldr	r2, [r7, #8]
 800094c:	649a      	str	r2, [r3, #72]	@ 0x48
	Motor->pTim.HTIM_PWM_CHANNEL=TIM_Channel;
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	687a      	ldr	r2, [r7, #4]
 8000952:	64da      	str	r2, [r3, #76]	@ 0x4c
	PULSES = ppr;
 8000954:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000958:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <set_PWM_parameters+0x8c>)
 800095a:	801a      	strh	r2, [r3, #0]
	PWM_FREQ = freq;
 800095c:	4a14      	ldr	r2, [pc, #80]	@ (80009b0 <set_PWM_parameters+0x90>)
 800095e:	8c3b      	ldrh	r3, [r7, #32]
 8000960:	8013      	strh	r3, [r2, #0]
	ARR_value = ((SystemCoreClock/(Motor->pTim.htim_pwm->Init.Prescaler + 1))/((int)PWM_FREQ))-1;  //equivale ao n√∫mero de ticks
 8000962:	4b14      	ldr	r3, [pc, #80]	@ (80009b4 <set_PWM_parameters+0x94>)
 8000964:	681a      	ldr	r2, [r3, #0]
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	3301      	adds	r3, #1
 800096e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000972:	4a0f      	ldr	r2, [pc, #60]	@ (80009b0 <set_PWM_parameters+0x90>)
 8000974:	8812      	ldrh	r2, [r2, #0]
 8000976:	fbb3 f3f2 	udiv	r3, r3, r2
 800097a:	3b01      	subs	r3, #1
 800097c:	4a0e      	ldr	r2, [pc, #56]	@ (80009b8 <set_PWM_parameters+0x98>)
 800097e:	6013      	str	r3, [r2, #0]
	__HAL_TIM_SET_AUTORELOAD(Motor->pTim.htim_pwm, ARR_value);
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a0c      	ldr	r2, [pc, #48]	@ (80009b8 <set_PWM_parameters+0x98>)
 8000988:	6812      	ldr	r2, [r2, #0]
 800098a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000990:	4a09      	ldr	r2, [pc, #36]	@ (80009b8 <set_PWM_parameters+0x98>)
 8000992:	6812      	ldr	r2, [r2, #0]
 8000994:	60da      	str	r2, [r3, #12]

	HAL_TIM_PWM_Init(Motor->pTim.htim_pwm);
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800099a:	4618      	mov	r0, r3
 800099c:	f012 f882 	bl	8012aa4 <HAL_TIM_PWM_Init>
}
 80009a0:	bf00      	nop
 80009a2:	3718      	adds	r7, #24
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	240007c4 	.word	0x240007c4
 80009ac:	2400000a 	.word	0x2400000a
 80009b0:	2400000c 	.word	0x2400000c
 80009b4:	24000000 	.word	0x24000000
 80009b8:	240002b0 	.word	0x240002b0
 80009bc:	00000000 	.word	0x00000000

080009c0 <set_sampling_parameters>:
/*
 * int set_sampling_period(void)
 * 	- Sets the sampling period desired by the user on the register
 */
void set_sampling_parameters(TIM_HandleTypeDef *htim, TIM_TypeDef* TIM, uint16_t value)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	60f8      	str	r0, [r7, #12]
 80009c8:	60b9      	str	r1, [r7, #8]
 80009ca:	4613      	mov	r3, r2
 80009cc:	80fb      	strh	r3, [r7, #6]
	htim_sampling = htim;
 80009ce:	4a20      	ldr	r2, [pc, #128]	@ (8000a50 <set_sampling_parameters+0x90>)
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	6013      	str	r3, [r2, #0]
	TIM_sampling = TIM;
 80009d4:	4a1f      	ldr	r2, [pc, #124]	@ (8000a54 <set_sampling_parameters+0x94>)
 80009d6:	68bb      	ldr	r3, [r7, #8]
 80009d8:	6013      	str	r3, [r2, #0]
	SAMPLING_PERIOD = value;
 80009da:	4a1f      	ldr	r2, [pc, #124]	@ (8000a58 <set_sampling_parameters+0x98>)
 80009dc:	88fb      	ldrh	r3, [r7, #6]
 80009de:	8013      	strh	r3, [r2, #0]

	/*f_timer = SYS / ( (PSC+1)*(ARR+1) )*/
	uint32_t Sampling_Register = (uint32_t)(((SAMPLING_PERIOD * ms * SystemCoreClock) / (htim_sampling->Init.Period + 1)) - 1);
 80009e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a58 <set_sampling_parameters+0x98>)
 80009e2:	881b      	ldrh	r3, [r3, #0]
 80009e4:	ee07 3a90 	vmov	s15, r3
 80009e8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80009ec:	ed9f 6b16 	vldr	d6, [pc, #88]	@ 8000a48 <set_sampling_parameters+0x88>
 80009f0:	ee27 6b06 	vmul.f64	d6, d7, d6
 80009f4:	4b19      	ldr	r3, [pc, #100]	@ (8000a5c <set_sampling_parameters+0x9c>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	ee07 3a90 	vmov	s15, r3
 80009fc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000a00:	ee26 5b07 	vmul.f64	d5, d6, d7
 8000a04:	4b12      	ldr	r3, [pc, #72]	@ (8000a50 <set_sampling_parameters+0x90>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	68db      	ldr	r3, [r3, #12]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	ee07 3a90 	vmov	s15, r3
 8000a10:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000a14:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000a18:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8000a1c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000a20:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000a24:	ee17 3a90 	vmov	r3, s15
 8000a28:	617b      	str	r3, [r7, #20]
	htim_sampling->Init.Prescaler = Sampling_Register;
 8000a2a:	4b09      	ldr	r3, [pc, #36]	@ (8000a50 <set_sampling_parameters+0x90>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	697a      	ldr	r2, [r7, #20]
 8000a30:	605a      	str	r2, [r3, #4]
	HAL_TIM_Base_Init(htim_sampling);
 8000a32:	4b07      	ldr	r3, [pc, #28]	@ (8000a50 <set_sampling_parameters+0x90>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4618      	mov	r0, r3
 8000a38:	f011 fdb2 	bl	80125a0 <HAL_TIM_Base_Init>
}
 8000a3c:	bf00      	nop
 8000a3e:	3718      	adds	r7, #24
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	f3af 8000 	nop.w
 8000a48:	d2f1a9fc 	.word	0xd2f1a9fc
 8000a4c:	3f50624d 	.word	0x3f50624d
 8000a50:	24000934 	.word	0x24000934
 8000a54:	24000938 	.word	0x24000938
 8000a58:	24000008 	.word	0x24000008
 8000a5c:	24000000 	.word	0x24000000

08000a60 <set_encoder_parameters>:
/*
 * void set_encoder_parameters(motor_num M, TIM_HandleTypeDef *htim, uint32_t TIM_CHANNEL_A, uint32_t TIM_CHANNEL_B)
 * 	- Sets encoder parameters on each motor
 */
void set_encoder_parameters(motor_num M, TIM_HandleTypeDef *htim, uint32_t TIM_CHANNEL_A, uint32_t TIM_CHANNEL_B)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	60b9      	str	r1, [r7, #8]
 8000a68:	607a      	str	r2, [r7, #4]
 8000a6a:	603b      	str	r3, [r7, #0]
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	73fb      	strb	r3, [r7, #15]
	motors_id *Motor = &motors[(M-1)&0x03];
 8000a70:	7bfb      	ldrb	r3, [r7, #15]
 8000a72:	3b01      	subs	r3, #1
 8000a74:	f003 0303 	and.w	r3, r3, #3
 8000a78:	225c      	movs	r2, #92	@ 0x5c
 8000a7a:	fb02 f303 	mul.w	r3, r2, r3
 8000a7e:	4a0d      	ldr	r2, [pc, #52]	@ (8000ab4 <set_encoder_parameters+0x54>)
 8000a80:	4413      	add	r3, r2
 8000a82:	617b      	str	r3, [r7, #20]
	Motor->eTim.htim_encoder = htim;
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	68ba      	ldr	r2, [r7, #8]
 8000a88:	651a      	str	r2, [r3, #80]	@ 0x50
	Motor->eTim.SENSOR_A_CHANNEL = TIM_CHANNEL_A;
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	655a      	str	r2, [r3, #84]	@ 0x54
	Motor->eTim.SENSOR_B_CHANNEL = TIM_CHANNEL_B;
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	683a      	ldr	r2, [r7, #0]
 8000a94:	659a      	str	r2, [r3, #88]	@ 0x58
	HAL_TIM_Encoder_Start(Motor->eTim.htim_encoder, Motor->eTim.SENSOR_A_CHANNEL | Motor->eTim.SENSOR_B_CHANNEL);
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	f012 fe17 	bl	80136d8 <HAL_TIM_Encoder_Start>
}
 8000aaa:	bf00      	nop
 8000aac:	3718      	adds	r7, #24
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	240007c4 	.word	0x240007c4

08000ab8 <set_pid>:
/*
 * void set_pid(void* p_argument)
 * 	- Sets the PID controller parameters based on the users input
 */
void set_pid(motor_num M, float k_p, float k_i, float k_d, float low_pass)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b089      	sub	sp, #36	@ 0x24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	ed87 0a04 	vstr	s0, [r7, #16]
 8000ac4:	edc7 0a03 	vstr	s1, [r7, #12]
 8000ac8:	ed87 1a02 	vstr	s2, [r7, #8]
 8000acc:	edc7 1a01 	vstr	s3, [r7, #4]
 8000ad0:	75fb      	strb	r3, [r7, #23]
	motors_id *Motor = &motors[(M-1)&0x03];
 8000ad2:	7dfb      	ldrb	r3, [r7, #23]
 8000ad4:	3b01      	subs	r3, #1
 8000ad6:	f003 0303 	and.w	r3, r3, #3
 8000ada:	225c      	movs	r2, #92	@ 0x5c
 8000adc:	fb02 f303 	mul.w	r3, r2, r3
 8000ae0:	4a19      	ldr	r2, [pc, #100]	@ (8000b48 <set_pid+0x90>)
 8000ae2:	4413      	add	r3, r2
 8000ae4:	61fb      	str	r3, [r7, #28]

	Motor->PID.Kp = k_p;
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	693a      	ldr	r2, [r7, #16]
 8000aea:	615a      	str	r2, [r3, #20]
	Motor->PID.Ki = k_i;
 8000aec:	69fb      	ldr	r3, [r7, #28]
 8000aee:	68fa      	ldr	r2, [r7, #12]
 8000af0:	619a      	str	r2, [r3, #24]
	Motor->PID.a = low_pass;
 8000af2:	69fb      	ldr	r3, [r7, #28]
 8000af4:	687a      	ldr	r2, [r7, #4]
 8000af6:	621a      	str	r2, [r3, #32]
	Motor->PID.Kd_h = (k_d * (1-Motor->PID.a))/(SAMPLING_PERIOD * ms);
 8000af8:	69fb      	ldr	r3, [r7, #28]
 8000afa:	edd3 7a08 	vldr	s15, [r3, #32]
 8000afe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b02:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000b06:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b0e:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000b12:	4b0e      	ldr	r3, [pc, #56]	@ (8000b4c <set_pid+0x94>)
 8000b14:	881b      	ldrh	r3, [r3, #0]
 8000b16:	ee07 3a90 	vmov	s15, r3
 8000b1a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000b1e:	ed9f 6b08 	vldr	d6, [pc, #32]	@ 8000b40 <set_pid+0x88>
 8000b22:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000b26:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000b2a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b2e:	69fb      	ldr	r3, [r7, #28]
 8000b30:	edc3 7a07 	vstr	s15, [r3, #28]
}
 8000b34:	bf00      	nop
 8000b36:	3724      	adds	r7, #36	@ 0x24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	d2f1a9fc 	.word	0xd2f1a9fc
 8000b44:	3f50624d 	.word	0x3f50624d
 8000b48:	240007c4 	.word	0x240007c4
 8000b4c:	24000008 	.word	0x24000008

08000b50 <update_pwm_ind>:
 * 	- Updates its individual PWM value and State
 * 	- Must receive a value between 0 - 100 for P
 */

void update_pwm_ind(motors_id *Motor, float value)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	ed87 0a00 	vstr	s0, [r7]

	Motor->var.PWM_value = value;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	683a      	ldr	r2, [r7, #0]
 8000b60:	625a      	str	r2, [r3, #36]	@ 0x24
	//PWM_FREQ = (45 * PWM_value) - 350;
	//ARR_value = ((SystemCoreClock/(motors[i].pTim.htim_pwm->Init.Prescaler + 1))/((int)PWM_FREQ))-1;

	switch (Motor->state){
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	2b02      	cmp	r3, #2
 8000b68:	d02c      	beq.n	8000bc4 <update_pwm_ind+0x74>
 8000b6a:	2b02      	cmp	r3, #2
 8000b6c:	dc3b      	bgt.n	8000be6 <update_pwm_ind+0x96>
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d002      	beq.n	8000b78 <update_pwm_ind+0x28>
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d015      	beq.n	8000ba2 <update_pwm_ind+0x52>
	case REVERSE:
		HAL_GPIO_WritePin(Motor->FORWARD_DRIVE.GPIO_Port, Motor->FORWARD_DRIVE.Pin, RESET);
		HAL_GPIO_WritePin(Motor->REVERSE_DRIVE.GPIO_Port, Motor->REVERSE_DRIVE.Pin, SET);
		break;
	default:
		break;
 8000b76:	e036      	b.n	8000be6 <update_pwm_ind+0x96>
		Motor->var.PWM_value = 0;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	f04f 0200 	mov.w	r2, #0
 8000b7e:	625a      	str	r2, [r3, #36]	@ 0x24
		HAL_GPIO_WritePin(Motor->FORWARD_DRIVE.GPIO_Port, Motor->FORWARD_DRIVE.Pin, RESET);
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	6858      	ldr	r0, [r3, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	891b      	ldrh	r3, [r3, #8]
 8000b88:	2200      	movs	r2, #0
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	f009 fe70 	bl	800a870 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->REVERSE_DRIVE.GPIO_Port, Motor->REVERSE_DRIVE.Pin, RESET);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	68d8      	ldr	r0, [r3, #12]
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	8a1b      	ldrh	r3, [r3, #16]
 8000b98:	2200      	movs	r2, #0
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	f009 fe68 	bl	800a870 <HAL_GPIO_WritePin>
		break;
 8000ba0:	e022      	b.n	8000be8 <update_pwm_ind+0x98>
		HAL_GPIO_WritePin(Motor->REVERSE_DRIVE.GPIO_Port, Motor->REVERSE_DRIVE.Pin, RESET);
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	68d8      	ldr	r0, [r3, #12]
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	8a1b      	ldrh	r3, [r3, #16]
 8000baa:	2200      	movs	r2, #0
 8000bac:	4619      	mov	r1, r3
 8000bae:	f009 fe5f 	bl	800a870 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->FORWARD_DRIVE.GPIO_Port, Motor->FORWARD_DRIVE.Pin, SET);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6858      	ldr	r0, [r3, #4]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	891b      	ldrh	r3, [r3, #8]
 8000bba:	2201      	movs	r2, #1
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	f009 fe57 	bl	800a870 <HAL_GPIO_WritePin>
		break;
 8000bc2:	e011      	b.n	8000be8 <update_pwm_ind+0x98>
		HAL_GPIO_WritePin(Motor->FORWARD_DRIVE.GPIO_Port, Motor->FORWARD_DRIVE.Pin, RESET);
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	6858      	ldr	r0, [r3, #4]
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	891b      	ldrh	r3, [r3, #8]
 8000bcc:	2200      	movs	r2, #0
 8000bce:	4619      	mov	r1, r3
 8000bd0:	f009 fe4e 	bl	800a870 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->REVERSE_DRIVE.GPIO_Port, Motor->REVERSE_DRIVE.Pin, SET);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	68d8      	ldr	r0, [r3, #12]
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	8a1b      	ldrh	r3, [r3, #16]
 8000bdc:	2201      	movs	r2, #1
 8000bde:	4619      	mov	r1, r3
 8000be0:	f009 fe46 	bl	800a870 <HAL_GPIO_WritePin>
		break;
 8000be4:	e000      	b.n	8000be8 <update_pwm_ind+0x98>
		break;
 8000be6:	bf00      	nop
	}

	// PWM register will be the CCR register
	uint16_t PWM_register = ((ARR_value + 1) * (Motor->var.PWM_value)/100);
 8000be8:	4b27      	ldr	r3, [pc, #156]	@ (8000c88 <update_pwm_ind+0x138>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	3301      	adds	r3, #1
 8000bee:	ee07 3a90 	vmov	s15, r3
 8000bf2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000bfc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c00:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8000c8c <update_pwm_ind+0x13c>
 8000c04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c0c:	ee17 3a90 	vmov	r3, s15
 8000c10:	81fb      	strh	r3, [r7, #14]

	__HAL_TIM_SET_COMPARE(Motor->pTim.htim_pwm,Motor->pTim.HTIM_PWM_CHANNEL, PWM_register);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d105      	bne.n	8000c26 <update_pwm_ind+0xd6>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	89fa      	ldrh	r2, [r7, #14]
 8000c22:	635a      	str	r2, [r3, #52]	@ 0x34

}
 8000c24:	e02c      	b.n	8000c80 <update_pwm_ind+0x130>
	__HAL_TIM_SET_COMPARE(Motor->pTim.htim_pwm,Motor->pTim.HTIM_PWM_CHANNEL, PWM_register);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	d105      	bne.n	8000c3a <update_pwm_ind+0xea>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	89fb      	ldrh	r3, [r7, #14]
 8000c36:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000c38:	e022      	b.n	8000c80 <update_pwm_ind+0x130>
	__HAL_TIM_SET_COMPARE(Motor->pTim.htim_pwm,Motor->pTim.HTIM_PWM_CHANNEL, PWM_register);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3e:	2b08      	cmp	r3, #8
 8000c40:	d105      	bne.n	8000c4e <update_pwm_ind+0xfe>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	89fb      	ldrh	r3, [r7, #14]
 8000c4a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000c4c:	e018      	b.n	8000c80 <update_pwm_ind+0x130>
	__HAL_TIM_SET_COMPARE(Motor->pTim.htim_pwm,Motor->pTim.HTIM_PWM_CHANNEL, PWM_register);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c52:	2b0c      	cmp	r3, #12
 8000c54:	d105      	bne.n	8000c62 <update_pwm_ind+0x112>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	89fb      	ldrh	r3, [r7, #14]
 8000c5e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000c60:	e00e      	b.n	8000c80 <update_pwm_ind+0x130>
	__HAL_TIM_SET_COMPARE(Motor->pTim.htim_pwm,Motor->pTim.HTIM_PWM_CHANNEL, PWM_register);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c66:	2b10      	cmp	r3, #16
 8000c68:	d105      	bne.n	8000c76 <update_pwm_ind+0x126>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	89fb      	ldrh	r3, [r7, #14]
 8000c72:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000c74:	e004      	b.n	8000c80 <update_pwm_ind+0x130>
	__HAL_TIM_SET_COMPARE(Motor->pTim.htim_pwm,Motor->pTim.HTIM_PWM_CHANNEL, PWM_register);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	89fb      	ldrh	r3, [r7, #14]
 8000c7e:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8000c80:	bf00      	nop
 8000c82:	3710      	adds	r7, #16
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	240002b0 	.word	0x240002b0
 8000c8c:	42c80000 	.word	0x42c80000

08000c90 <Read_Encoder>:

/*
 * void Read_Encoder (motors_id *Motor)
 * 	- Reads Encoders' waves in order to get the position and speed data from each one
 */
void Read_Encoder (motors_id *Motor){
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	Motor->var.encoder_current_position = __HAL_TIM_GET_COUNTER(Motor->eTim.htim_encoder);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ca0:	b21a      	sxth	r2, r3
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	851a      	strh	r2, [r3, #40]	@ 0x28

	Motor->var.pulse_diff = Motor->var.encoder_current_position - Motor->var.encoder_last_position;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000caa:	b21b      	sxth	r3, r3
 8000cac:	b29a      	uxth	r2, r3
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000cb2:	b21b      	sxth	r3, r3
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	1ad3      	subs	r3, r2, r3
 8000cb8:	b29b      	uxth	r3, r3
 8000cba:	b21a      	sxth	r2, r3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	859a      	strh	r2, [r3, #44]	@ 0x2c

	// Corre√ß√£o de overflow do contador --> deu uma volta ou mais
	if ( Motor->var.pulse_diff > 32767)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
		Motor->var.pulse_diff -= 65536;
	else if ( Motor->var.pulse_diff < -32768)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
		Motor->var.pulse_diff += 65536;

	Motor->var.encoder_last_position = Motor->var.encoder_current_position;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000ccc:	b21a      	sxth	r2, r3
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
	Motor->var.encoder_position = Motor->var.encoder_current_position;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000cd6:	b21a      	sxth	r2, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	85da      	strh	r2, [r3, #46]	@ 0x2e

	Motor->var.position_degrees = (Motor->var.encoder_position * 36000.0f) / (PULSES * 4);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8000ce0:	b21b      	sxth	r3, r3
 8000ce2:	ee07 3a90 	vmov	s15, r3
 8000ce6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cea:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8000dd8 <Read_Encoder+0x148>
 8000cee:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000cf2:	4b3a      	ldr	r3, [pc, #232]	@ (8000ddc <Read_Encoder+0x14c>)
 8000cf4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	ee07 3a90 	vmov	s15, r3
 8000cfe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	Motor->var.position_rad = (Motor->var.encoder_position * 200.0f * M_PI) / (PULSES * 4);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8000d10:	b21b      	sxth	r3, r3
 8000d12:	ee07 3a90 	vmov	s15, r3
 8000d16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d1a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8000de0 <Read_Encoder+0x150>
 8000d1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d22:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d26:	ed9f 6b2a 	vldr	d6, [pc, #168]	@ 8000dd0 <Read_Encoder+0x140>
 8000d2a:	ee27 5b06 	vmul.f64	d5, d7, d6
 8000d2e:	4b2b      	ldr	r3, [pc, #172]	@ (8000ddc <Read_Encoder+0x14c>)
 8000d30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	ee07 3a90 	vmov	s15, r3
 8000d3a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d3e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000d42:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	Motor->var.speed_rad = (Motor->var.pulse_diff * 200.0f * M_PI) / (PULSES * 4);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8000d50:	b21b      	sxth	r3, r3
 8000d52:	ee07 3a90 	vmov	s15, r3
 8000d56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d5a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000de0 <Read_Encoder+0x150>
 8000d5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d62:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d66:	ed9f 6b1a 	vldr	d6, [pc, #104]	@ 8000dd0 <Read_Encoder+0x140>
 8000d6a:	ee27 5b06 	vmul.f64	d5, d7, d6
 8000d6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000ddc <Read_Encoder+0x14c>)
 8000d70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	ee07 3a90 	vmov	s15, r3
 8000d7a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d7e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000d82:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	Motor->var.speed_rpm = (Motor->var.pulse_diff * 6000.0f) / (PULSES * 4.0f);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8000d90:	b21b      	sxth	r3, r3
 8000d92:	ee07 3a90 	vmov	s15, r3
 8000d96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d9a:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000de4 <Read_Encoder+0x154>
 8000d9e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000da2:	4b0e      	ldr	r3, [pc, #56]	@ (8000ddc <Read_Encoder+0x14c>)
 8000da4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000da8:	ee07 3a90 	vmov	s15, r3
 8000dac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000db0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000db4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000db8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	//printf("Pos: %d\tVel: %.2f RPM\r\n", Motor->var.encoder_position, Motor->var.speed_rpm);
}
 8000dc2:	bf00      	nop
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	54442d18 	.word	0x54442d18
 8000dd4:	400921fb 	.word	0x400921fb
 8000dd8:	470ca000 	.word	0x470ca000
 8000ddc:	2400000a 	.word	0x2400000a
 8000de0:	43480000 	.word	0x43480000
 8000de4:	45bb8000 	.word	0x45bb8000

08000de8 <ISR_PID_speed>:
/*
 * void ISR_PID_speed(void)
 * 	- Called on every htim_sampling OV
 * 	- Digital PID modified speed algorithm
 */
void ISR_PID_speed(motors_id *Motor){
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b086      	sub	sp, #24
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
	y = fabs(Motor->var.speed_rad);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8000df6:	eef0 7ae7 	vabs.f32	s15, s15
 8000dfa:	4b59      	ldr	r3, [pc, #356]	@ (8000f60 <ISR_PID_speed+0x178>)
 8000dfc:	edc3 7a00 	vstr	s15, [r3]
	float error = setpoint - y;
 8000e00:	4b58      	ldr	r3, [pc, #352]	@ (8000f64 <ISR_PID_speed+0x17c>)
 8000e02:	ed93 7a00 	vldr	s14, [r3]
 8000e06:	4b56      	ldr	r3, [pc, #344]	@ (8000f60 <ISR_PID_speed+0x178>)
 8000e08:	edd3 7a00 	vldr	s15, [r3]
 8000e0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e10:	edc7 7a04 	vstr	s15, [r7, #16]
	Motor->var.integral += error * SAMPLING_PERIOD * ms;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8000e1a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e1e:	4b52      	ldr	r3, [pc, #328]	@ (8000f68 <ISR_PID_speed+0x180>)
 8000e20:	881b      	ldrh	r3, [r3, #0]
 8000e22:	ee07 3a90 	vmov	s15, r3
 8000e26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e2a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e32:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e36:	ed9f 5b46 	vldr	d5, [pc, #280]	@ 8000f50 <ISR_PID_speed+0x168>
 8000e3a:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000e3e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000e42:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	float derivative = (error - Motor->var.erro_previous) / SAMPLING_PERIOD * ms;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8000e52:	ed97 7a04 	vldr	s14, [r7, #16]
 8000e56:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000e5a:	4b43      	ldr	r3, [pc, #268]	@ (8000f68 <ISR_PID_speed+0x180>)
 8000e5c:	881b      	ldrh	r3, [r3, #0]
 8000e5e:	ee07 3a90 	vmov	s15, r3
 8000e62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e6a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e6e:	ed9f 6b38 	vldr	d6, [pc, #224]	@ 8000f50 <ISR_PID_speed+0x168>
 8000e72:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000e76:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e7a:	edc7 7a03 	vstr	s15, [r7, #12]

	float output = Motor->PID.Kp * error + Motor->PID.Ki * Motor->var.integral + Motor->PID.Kd_h * derivative;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	ed93 7a05 	vldr	s14, [r3, #20]
 8000e84:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	edd3 6a06 	vldr	s13, [r3, #24]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8000e98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e9c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	edd3 6a07 	vldr	s13, [r3, #28]
 8000ea6:	edd7 7a03 	vldr	s15, [r7, #12]
 8000eaa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000eae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000eb2:	edc7 7a05 	vstr	s15, [r7, #20]

	if (output > (V_BATTERY*speed_mode*0.01)) output = (V_BATTERY*speed_mode*0.01);
 8000eb6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000eba:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000ebe:	4b2b      	ldr	r3, [pc, #172]	@ (8000f6c <ISR_PID_speed+0x184>)
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	4413      	add	r3, r2
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	ee07 3a90 	vmov	s15, r3
 8000ed0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ed4:	ed9f 5b20 	vldr	d5, [pc, #128]	@ 8000f58 <ISR_PID_speed+0x170>
 8000ed8:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000edc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ee4:	dd12      	ble.n	8000f0c <ISR_PID_speed+0x124>
 8000ee6:	4b21      	ldr	r3, [pc, #132]	@ (8000f6c <ISR_PID_speed+0x184>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	461a      	mov	r2, r3
 8000eec:	4613      	mov	r3, r2
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	4413      	add	r3, r2
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	ee07 3a90 	vmov	s15, r3
 8000ef8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000efc:	ed9f 6b16 	vldr	d6, [pc, #88]	@ 8000f58 <ISR_PID_speed+0x170>
 8000f00:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f04:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f08:	edc7 7a05 	vstr	s15, [r7, #20]
	if (output < 0) output = 0;
 8000f0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f18:	d502      	bpl.n	8000f20 <ISR_PID_speed+0x138>
 8000f1a:	f04f 0300 	mov.w	r3, #0
 8000f1e:	617b      	str	r3, [r7, #20]
	float duty_cycle = (output/V_BATTERY)*100;
 8000f20:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f24:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8000f28:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f2c:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000f70 <ISR_PID_speed+0x188>
 8000f30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f34:	edc7 7a02 	vstr	s15, [r7, #8]
	update_pwm_ind(Motor, duty_cycle);
 8000f38:	ed97 0a02 	vldr	s0, [r7, #8]
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f7ff fe07 	bl	8000b50 <update_pwm_ind>
	Motor->var.erro_previous = error;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	641a      	str	r2, [r3, #64]	@ 0x40

}
 8000f48:	bf00      	nop
 8000f4a:	3718      	adds	r7, #24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	d2f1a9fc 	.word	0xd2f1a9fc
 8000f54:	3f50624d 	.word	0x3f50624d
 8000f58:	47ae147b 	.word	0x47ae147b
 8000f5c:	3f847ae1 	.word	0x3f847ae1
 8000f60:	240002b8 	.word	0x240002b8
 8000f64:	240002b4 	.word	0x240002b4
 8000f68:	24000008 	.word	0x24000008
 8000f6c:	2400000e 	.word	0x2400000e
 8000f70:	42c80000 	.word	0x42c80000

08000f74 <Sampling_and_PID_Task>:
/* TASKS ---------------------------------------------------------------------------------- */
void Sampling_and_PID_Task(void *argument){
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

	for(;;){
		/* Waits Notification in Blocked State */
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f80:	2001      	movs	r0, #1
 8000f82:	f019 fd33 	bl	801a9ec <ulTaskNotifyTake>

		for(int i = 0; i < 4; i++){
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
 8000f8a:	e014      	b.n	8000fb6 <Sampling_and_PID_Task+0x42>
			Read_Encoder(&motors[i]);
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	225c      	movs	r2, #92	@ 0x5c
 8000f90:	fb02 f303 	mul.w	r3, r2, r3
 8000f94:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc0 <Sampling_and_PID_Task+0x4c>)
 8000f96:	4413      	add	r3, r2
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff fe79 	bl	8000c90 <Read_Encoder>
			ISR_PID_speed(&motors[i]);
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	225c      	movs	r2, #92	@ 0x5c
 8000fa2:	fb02 f303 	mul.w	r3, r2, r3
 8000fa6:	4a06      	ldr	r2, [pc, #24]	@ (8000fc0 <Sampling_and_PID_Task+0x4c>)
 8000fa8:	4413      	add	r3, r2
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff ff1c 	bl	8000de8 <ISR_PID_speed>
		for(int i = 0; i < 4; i++){
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	2b03      	cmp	r3, #3
 8000fba:	dde7      	ble.n	8000f8c <Sampling_and_PID_Task+0x18>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000fbc:	e7de      	b.n	8000f7c <Sampling_and_PID_Task+0x8>
 8000fbe:	bf00      	nop
 8000fc0:	240007c4 	.word	0x240007c4

08000fc4 <turn_on_off_Task>:
/*
 * int turn_on_off (uint8_t value)
 * 	- Sets ON or OFF the motors <=> ON or OFF Robot
 */
void turn_on_off_Task (void *argument)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	for(;;){

		/* Waits Notification/ Data in Blocked State */
		xQueueReceive(on_off_Queue, &ON_OFF_value, portMAX_DELAY);
 8000fcc:	4b3c      	ldr	r3, [pc, #240]	@ (80010c0 <turn_on_off_Task+0xfc>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fd4:	493b      	ldr	r1, [pc, #236]	@ (80010c4 <turn_on_off_Task+0x100>)
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f018 f90a 	bl	80191f0 <xQueueReceive>

		HAL_GPIO_WritePin(ON_OFF_Port, ON_OFF_Pin, ON_OFF_value); // Visual Signal
 8000fdc:	4b3a      	ldr	r3, [pc, #232]	@ (80010c8 <turn_on_off_Task+0x104>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a3a      	ldr	r2, [pc, #232]	@ (80010cc <turn_on_off_Task+0x108>)
 8000fe2:	8811      	ldrh	r1, [r2, #0]
 8000fe4:	4a37      	ldr	r2, [pc, #220]	@ (80010c4 <turn_on_off_Task+0x100>)
 8000fe6:	7812      	ldrb	r2, [r2, #0]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f009 fc41 	bl	800a870 <HAL_GPIO_WritePin>

		if (ON_OFF_value){
 8000fee:	4b35      	ldr	r3, [pc, #212]	@ (80010c4 <turn_on_off_Task+0x100>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d022      	beq.n	800103c <turn_on_off_Task+0x78>
			for(int i = 0; i < 4; i++){
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60fb      	str	r3, [r7, #12]
 8000ffa:	e016      	b.n	800102a <turn_on_off_Task+0x66>
				HAL_TIM_PWM_Start(motors[i].pTim.htim_pwm, motors[i].pTim.HTIM_PWM_CHANNEL);
 8000ffc:	4a34      	ldr	r2, [pc, #208]	@ (80010d0 <turn_on_off_Task+0x10c>)
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	215c      	movs	r1, #92	@ 0x5c
 8001002:	fb01 f303 	mul.w	r3, r1, r3
 8001006:	4413      	add	r3, r2
 8001008:	3348      	adds	r3, #72	@ 0x48
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4930      	ldr	r1, [pc, #192]	@ (80010d0 <turn_on_off_Task+0x10c>)
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	205c      	movs	r0, #92	@ 0x5c
 8001012:	fb00 f303 	mul.w	r3, r0, r3
 8001016:	440b      	add	r3, r1
 8001018:	334c      	adds	r3, #76	@ 0x4c
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4619      	mov	r1, r3
 800101e:	4610      	mov	r0, r2
 8001020:	f011 fe60 	bl	8012ce4 <HAL_TIM_PWM_Start>
			for(int i = 0; i < 4; i++){
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	3301      	adds	r3, #1
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	2b03      	cmp	r3, #3
 800102e:	dde5      	ble.n	8000ffc <turn_on_off_Task+0x38>

			}
			HAL_TIM_Base_Start_IT(htim_sampling);
 8001030:	4b28      	ldr	r3, [pc, #160]	@ (80010d4 <turn_on_off_Task+0x110>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4618      	mov	r0, r3
 8001036:	f011 fbd3 	bl	80127e0 <HAL_TIM_Base_Start_IT>
 800103a:	e03d      	b.n	80010b8 <turn_on_off_Task+0xf4>
		}
		else{
			for (int i = 0; i < 4; i++){	// TURN OFF motors
 800103c:	2300      	movs	r3, #0
 800103e:	60bb      	str	r3, [r7, #8]
 8001040:	e032      	b.n	80010a8 <turn_on_off_Task+0xe4>
				motors[i].state = OFF;
 8001042:	4a23      	ldr	r2, [pc, #140]	@ (80010d0 <turn_on_off_Task+0x10c>)
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	215c      	movs	r1, #92	@ 0x5c
 8001048:	fb01 f303 	mul.w	r3, r1, r3
 800104c:	4413      	add	r3, r2
 800104e:	2200      	movs	r2, #0
 8001050:	701a      	strb	r2, [r3, #0]
				update_pwm_ind(&motors[i], motors[i].var.PWM_value);
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	225c      	movs	r2, #92	@ 0x5c
 8001056:	fb02 f303 	mul.w	r3, r2, r3
 800105a:	4a1d      	ldr	r2, [pc, #116]	@ (80010d0 <turn_on_off_Task+0x10c>)
 800105c:	441a      	add	r2, r3
 800105e:	491c      	ldr	r1, [pc, #112]	@ (80010d0 <turn_on_off_Task+0x10c>)
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	205c      	movs	r0, #92	@ 0x5c
 8001064:	fb00 f303 	mul.w	r3, r0, r3
 8001068:	440b      	add	r3, r1
 800106a:	3324      	adds	r3, #36	@ 0x24
 800106c:	edd3 7a00 	vldr	s15, [r3]
 8001070:	eeb0 0a67 	vmov.f32	s0, s15
 8001074:	4610      	mov	r0, r2
 8001076:	f7ff fd6b 	bl	8000b50 <update_pwm_ind>
				HAL_TIM_PWM_Stop(motors[i].pTim.htim_pwm, motors[i].pTim.HTIM_PWM_CHANNEL);
 800107a:	4a15      	ldr	r2, [pc, #84]	@ (80010d0 <turn_on_off_Task+0x10c>)
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	215c      	movs	r1, #92	@ 0x5c
 8001080:	fb01 f303 	mul.w	r3, r1, r3
 8001084:	4413      	add	r3, r2
 8001086:	3348      	adds	r3, #72	@ 0x48
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	4911      	ldr	r1, [pc, #68]	@ (80010d0 <turn_on_off_Task+0x10c>)
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	205c      	movs	r0, #92	@ 0x5c
 8001090:	fb00 f303 	mul.w	r3, r0, r3
 8001094:	440b      	add	r3, r1
 8001096:	334c      	adds	r3, #76	@ 0x4c
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4619      	mov	r1, r3
 800109c:	4610      	mov	r0, r2
 800109e:	f011 fffd 	bl	801309c <HAL_TIM_PWM_Stop>
			for (int i = 0; i < 4; i++){	// TURN OFF motors
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	3301      	adds	r3, #1
 80010a6:	60bb      	str	r3, [r7, #8]
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	2b03      	cmp	r3, #3
 80010ac:	ddc9      	ble.n	8001042 <turn_on_off_Task+0x7e>
			}
			HAL_TIM_Base_Stop_IT(htim_sampling);
 80010ae:	4b09      	ldr	r3, [pc, #36]	@ (80010d4 <turn_on_off_Task+0x110>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f011 fc62 	bl	801297c <HAL_TIM_Base_Stop_IT>
		}

		vTaskDelay(pdMS_TO_TICKS(10));
 80010b8:	200a      	movs	r0, #10
 80010ba:	f018 fe6f 	bl	8019d9c <vTaskDelay>
		xQueueReceive(on_off_Queue, &ON_OFF_value, portMAX_DELAY);
 80010be:	e785      	b.n	8000fcc <turn_on_off_Task+0x8>
 80010c0:	24002e64 	.word	0x24002e64
 80010c4:	240002bc 	.word	0x240002bc
 80010c8:	2400093c 	.word	0x2400093c
 80010cc:	24000940 	.word	0x24000940
 80010d0:	240007c4 	.word	0x240007c4
 80010d4:	24000934 	.word	0x24000934

080010d8 <MovementControl_Task>:
	}
}


void MovementControl_Task(void *argument){
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
	MovementCommand cmd;
	for(;;){
		if (xQueueReceive(movementQueue, &cmd, portMAX_DELAY) == pdPASS)
 80010e0:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <MovementControl_Task+0x2c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f107 010c 	add.w	r1, r7, #12
 80010e8:	f04f 32ff 	mov.w	r2, #4294967295
 80010ec:	4618      	mov	r0, r3
 80010ee:	f018 f87f 	bl	80191f0 <xQueueReceive>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d1f3      	bne.n	80010e0 <MovementControl_Task+0x8>
			update_movement(cmd.dir);
 80010f8:	7b3b      	ldrb	r3, [r7, #12]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 f926 	bl	800134c <update_movement>
		if (xQueueReceive(movementQueue, &cmd, portMAX_DELAY) == pdPASS)
 8001100:	e7ee      	b.n	80010e0 <MovementControl_Task+0x8>
 8001102:	bf00      	nop
 8001104:	24002e68 	.word	0x24002e68

08001108 <HAL_UART_RxCpltCallback>:
/* User Includes END ---------------------------------------------------------------------- */


/* Receive Callback Handler*/
// ISR calls HAL_UART_RxCpltCallback when reception has ended
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001110:	2300      	movs	r3, #0
 8001112:	60bb      	str	r3, [r7, #8]
	if(huart == esp_uart){
 8001114:	4b28      	ldr	r3, [pc, #160]	@ (80011b8 <HAL_UART_RxCpltCallback+0xb0>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	429a      	cmp	r2, r3
 800111c:	d13c      	bne.n	8001198 <HAL_UART_RxCpltCallback+0x90>
		uint16_t next = (rx_write + 1) % RX_BUFFER_SIZE;
 800111e:	4b27      	ldr	r3, [pc, #156]	@ (80011bc <HAL_UART_RxCpltCallback+0xb4>)
 8001120:	881b      	ldrh	r3, [r3, #0]
 8001122:	b29b      	uxth	r3, r3
 8001124:	3301      	adds	r3, #1
 8001126:	425a      	negs	r2, r3
 8001128:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800112c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001130:	bf58      	it	pl
 8001132:	4253      	negpl	r3, r2
 8001134:	81fb      	strh	r3, [r7, #14]
		if((rx_write + 1) % RX_BUFFER_SIZE != rx_read)
 8001136:	4b21      	ldr	r3, [pc, #132]	@ (80011bc <HAL_UART_RxCpltCallback+0xb4>)
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	b29b      	uxth	r3, r3
 800113c:	3301      	adds	r3, #1
 800113e:	425a      	negs	r2, r3
 8001140:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001144:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001148:	bf58      	it	pl
 800114a:	4253      	negpl	r3, r2
 800114c:	4a1c      	ldr	r2, [pc, #112]	@ (80011c0 <HAL_UART_RxCpltCallback+0xb8>)
 800114e:	8812      	ldrh	r2, [r2, #0]
 8001150:	b292      	uxth	r2, r2
 8001152:	4293      	cmp	r3, r2
 8001154:	d00c      	beq.n	8001170 <HAL_UART_RxCpltCallback+0x68>
			rx_write = (next != rx_read)? next : rx_write;
 8001156:	4b1a      	ldr	r3, [pc, #104]	@ (80011c0 <HAL_UART_RxCpltCallback+0xb8>)
 8001158:	881b      	ldrh	r3, [r3, #0]
 800115a:	b29b      	uxth	r3, r3
 800115c:	89fa      	ldrh	r2, [r7, #14]
 800115e:	429a      	cmp	r2, r3
 8001160:	d001      	beq.n	8001166 <HAL_UART_RxCpltCallback+0x5e>
 8001162:	89fb      	ldrh	r3, [r7, #14]
 8001164:	e002      	b.n	800116c <HAL_UART_RxCpltCallback+0x64>
 8001166:	4b15      	ldr	r3, [pc, #84]	@ (80011bc <HAL_UART_RxCpltCallback+0xb4>)
 8001168:	881b      	ldrh	r3, [r3, #0]
 800116a:	b29b      	uxth	r3, r3
 800116c:	4a13      	ldr	r2, [pc, #76]	@ (80011bc <HAL_UART_RxCpltCallback+0xb4>)
 800116e:	8013      	strh	r3, [r2, #0]

		HAL_UART_Receive_IT(esp_uart, &rx_buffer[rx_write], 1);
 8001170:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <HAL_UART_RxCpltCallback+0xb0>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a11      	ldr	r2, [pc, #68]	@ (80011bc <HAL_UART_RxCpltCallback+0xb4>)
 8001176:	8812      	ldrh	r2, [r2, #0]
 8001178:	b292      	uxth	r2, r2
 800117a:	4611      	mov	r1, r2
 800117c:	4a11      	ldr	r2, [pc, #68]	@ (80011c4 <HAL_UART_RxCpltCallback+0xbc>)
 800117e:	4411      	add	r1, r2
 8001180:	2201      	movs	r2, #1
 8001182:	4618      	mov	r0, r3
 8001184:	f013 fe6e 	bl	8014e64 <HAL_UART_Receive_IT>

		vTaskNotifyGiveFromISR(ESP_processBuffer, &xHigherPriorityTaskWoken);
 8001188:	4b0f      	ldr	r3, [pc, #60]	@ (80011c8 <HAL_UART_RxCpltCallback+0xc0>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f107 0208 	add.w	r2, r7, #8
 8001190:	4611      	mov	r1, r2
 8001192:	4618      	mov	r0, r3
 8001194:	f019 fd38 	bl	801ac08 <vTaskNotifyGiveFromISR>

	}
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d007      	beq.n	80011ae <HAL_UART_RxCpltCallback+0xa6>
 800119e:	4b0b      	ldr	r3, [pc, #44]	@ (80011cc <HAL_UART_RxCpltCallback+0xc4>)
 80011a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	f3bf 8f4f 	dsb	sy
 80011aa:	f3bf 8f6f 	isb	sy
}
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	24002a28 	.word	0x24002a28
 80011bc:	24002e2c 	.word	0x24002e2c
 80011c0:	24002e2e 	.word	0x24002e2e
 80011c4:	24002a2c 	.word	0x24002a2c
 80011c8:	24002e34 	.word	0x24002e34
 80011cc:	e000ed04 	.word	0xe000ed04

080011d0 <uartTransmitTask>:
char TxBuffer[TX_BUFFER_SIZE];
volatile uint16_t TxWriteIdx = 0;  // Write index
volatile uint16_t TxReadIdx = 0;   // Read index

/* TASKS ---------------------------------------------------------------------------------- */
void uartTransmitTask(void *argument){ 	// previous UART_Send(void)
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]

	for(;;){
		/* Waits Notification in Blocked State */
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80011d8:	f04f 31ff 	mov.w	r1, #4294967295
 80011dc:	2001      	movs	r0, #1
 80011de:	f019 fc05 	bl	801a9ec <ulTaskNotifyTake>

	/* Check if data is actually available in the buffer */
		uint16_t number_characters;

		if (TxWriteIdx >= TxReadIdx) {
 80011e2:	4b19      	ldr	r3, [pc, #100]	@ (8001248 <uartTransmitTask+0x78>)
 80011e4:	881b      	ldrh	r3, [r3, #0]
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	4b18      	ldr	r3, [pc, #96]	@ (800124c <uartTransmitTask+0x7c>)
 80011ea:	881b      	ldrh	r3, [r3, #0]
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d308      	bcc.n	8001204 <uartTransmitTask+0x34>
			number_characters = TxWriteIdx - TxReadIdx;  // Normal case
 80011f2:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <uartTransmitTask+0x78>)
 80011f4:	881b      	ldrh	r3, [r3, #0]
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	4b14      	ldr	r3, [pc, #80]	@ (800124c <uartTransmitTask+0x7c>)
 80011fa:	881b      	ldrh	r3, [r3, #0]
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	81fb      	strh	r3, [r7, #14]
 8001202:	e005      	b.n	8001210 <uartTransmitTask+0x40>
		} else {
			number_characters = TX_BUFFER_SIZE - (TxReadIdx);  // Wrap-around case
 8001204:	4b11      	ldr	r3, [pc, #68]	@ (800124c <uartTransmitTask+0x7c>)
 8001206:	881b      	ldrh	r3, [r3, #0]
 8001208:	b29b      	uxth	r3, r3
 800120a:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800120e:	81fb      	strh	r3, [r7, #14]
		}
		//is there more data to send? is previous transmission over?
		if (number_characters > 0) {
 8001210:	89fb      	ldrh	r3, [r7, #14]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d015      	beq.n	8001242 <uartTransmitTask+0x72>
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)&TxBuffer[TxReadIdx], number_characters);
 8001216:	4b0d      	ldr	r3, [pc, #52]	@ (800124c <uartTransmitTask+0x7c>)
 8001218:	881b      	ldrh	r3, [r3, #0]
 800121a:	b29b      	uxth	r3, r3
 800121c:	461a      	mov	r2, r3
 800121e:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <uartTransmitTask+0x80>)
 8001220:	4413      	add	r3, r2
 8001222:	89fa      	ldrh	r2, [r7, #14]
 8001224:	4619      	mov	r1, r3
 8001226:	480b      	ldr	r0, [pc, #44]	@ (8001254 <uartTransmitTask+0x84>)
 8001228:	f013 fd88 	bl	8014d3c <HAL_UART_Transmit_IT>
			// Move read index forward: assures there are no indirections by using % TX_BUFFERSIZE
			TxReadIdx = (TxReadIdx + number_characters) % TX_BUFFER_SIZE;
 800122c:	4b07      	ldr	r3, [pc, #28]	@ (800124c <uartTransmitTask+0x7c>)
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	b29a      	uxth	r2, r3
 8001232:	89fb      	ldrh	r3, [r7, #14]
 8001234:	4413      	add	r3, r2
 8001236:	b29b      	uxth	r3, r3
 8001238:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800123c:	b29a      	uxth	r2, r3
 800123e:	4b03      	ldr	r3, [pc, #12]	@ (800124c <uartTransmitTask+0x7c>)
 8001240:	801a      	strh	r2, [r3, #0]
		}
		osThreadYield();
 8001242:	f016 fed5 	bl	8017ff0 <osThreadYield>
	for(;;){
 8001246:	e7c7      	b.n	80011d8 <uartTransmitTask+0x8>
 8001248:	240006c0 	.word	0x240006c0
 800124c:	240006c2 	.word	0x240006c2
 8001250:	240002c0 	.word	0x240002c0
 8001254:	2404e2bc 	.word	0x2404e2bc

08001258 <print_message_to_UART>:
	}
}

/* Functions ----------------------------------------------------------------------------- */
int print_message_to_UART(uint8_t* TxPTR, uint16_t Msize) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	460b      	mov	r3, r1
 8001262:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < Msize; i++) {
 8001264:	2300      	movs	r3, #0
 8001266:	81fb      	strh	r3, [r7, #14]
 8001268:	e023      	b.n	80012b2 <print_message_to_UART+0x5a>
        uint16_t nextWriteIdx = (TxWriteIdx + 1) % TX_BUFFER_SIZE;
 800126a:	4b1a      	ldr	r3, [pc, #104]	@ (80012d4 <print_message_to_UART+0x7c>)
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	b29b      	uxth	r3, r3
 8001270:	3301      	adds	r3, #1
 8001272:	425a      	negs	r2, r3
 8001274:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001278:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800127c:	bf58      	it	pl
 800127e:	4253      	negpl	r3, r2
 8001280:	81bb      	strh	r3, [r7, #12]

        // Buffer overflow protection
        // assures that in wrap-around case both indexes do not overlap
        if (nextWriteIdx == TxReadIdx) {
 8001282:	4b15      	ldr	r3, [pc, #84]	@ (80012d8 <print_message_to_UART+0x80>)
 8001284:	881b      	ldrh	r3, [r3, #0]
 8001286:	b29b      	uxth	r3, r3
 8001288:	89ba      	ldrh	r2, [r7, #12]
 800128a:	429a      	cmp	r2, r3
 800128c:	d102      	bne.n	8001294 <print_message_to_UART+0x3c>
            return -1;
 800128e:	f04f 33ff 	mov.w	r3, #4294967295
 8001292:	e01a      	b.n	80012ca <print_message_to_UART+0x72>
        }

        TxBuffer[TxWriteIdx] = *TxPTR++;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	1c5a      	adds	r2, r3, #1
 8001298:	607a      	str	r2, [r7, #4]
 800129a:	4a0e      	ldr	r2, [pc, #56]	@ (80012d4 <print_message_to_UART+0x7c>)
 800129c:	8812      	ldrh	r2, [r2, #0]
 800129e:	b292      	uxth	r2, r2
 80012a0:	7819      	ldrb	r1, [r3, #0]
 80012a2:	4b0e      	ldr	r3, [pc, #56]	@ (80012dc <print_message_to_UART+0x84>)
 80012a4:	5499      	strb	r1, [r3, r2]
        TxWriteIdx = nextWriteIdx;
 80012a6:	4a0b      	ldr	r2, [pc, #44]	@ (80012d4 <print_message_to_UART+0x7c>)
 80012a8:	89bb      	ldrh	r3, [r7, #12]
 80012aa:	8013      	strh	r3, [r2, #0]
    for (uint16_t i = 0; i < Msize; i++) {
 80012ac:	89fb      	ldrh	r3, [r7, #14]
 80012ae:	3301      	adds	r3, #1
 80012b0:	81fb      	strh	r3, [r7, #14]
 80012b2:	89fa      	ldrh	r2, [r7, #14]
 80012b4:	887b      	ldrh	r3, [r7, #2]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d3d7      	bcc.n	800126a <print_message_to_UART+0x12>
    }

    xTaskNotifyGive(uartTransmit); 	 // Try sending the new data
 80012ba:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <print_message_to_UART+0x88>)
 80012bc:	6818      	ldr	r0, [r3, #0]
 80012be:	2300      	movs	r3, #0
 80012c0:	2202      	movs	r2, #2
 80012c2:	2100      	movs	r1, #0
 80012c4:	f019 fbde 	bl	801aa84 <xTaskGenericNotify>

    return 0;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	240006c0 	.word	0x240006c0
 80012d8:	240006c2 	.word	0x240006c2
 80012dc:	240002c0 	.word	0x240002c0
 80012e0:	24002e38 	.word	0x24002e38

080012e4 <_write>:

int _write(int file, char *ptr, int len) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	607a      	str	r2, [r7, #4]
	print_message_to_UART((uint8_t*)ptr, len);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	4619      	mov	r1, r3
 80012f6:	68b8      	ldr	r0, [r7, #8]
 80012f8:	f7ff ffae 	bl	8001258 <print_message_to_UART>
	return len;
 80012fc:	687b      	ldr	r3, [r7, #4]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
	...

08001308 <HAL_UART_TxCpltCallback>:

/* Transmit Callback */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001310:	2300      	movs	r3, #0
 8001312:	60fb      	str	r3, [r7, #12]
#ifndef USE_CAMERA
	vTaskNotifyGiveFromISR(uartTransmit, &xHigherPriorityTaskWoken);
 8001314:	4b0b      	ldr	r3, [pc, #44]	@ (8001344 <HAL_UART_TxCpltCallback+0x3c>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f107 020c 	add.w	r2, r7, #12
 800131c:	4611      	mov	r1, r2
 800131e:	4618      	mov	r0, r3
 8001320:	f019 fc72 	bl	801ac08 <vTaskNotifyGiveFromISR>
#else
	xSemaphoreGiveFromISR(binSyncUART);
#endif
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d007      	beq.n	800133a <HAL_UART_TxCpltCallback+0x32>
 800132a:	4b07      	ldr	r3, [pc, #28]	@ (8001348 <HAL_UART_TxCpltCallback+0x40>)
 800132c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	f3bf 8f4f 	dsb	sy
 8001336:	f3bf 8f6f 	isb	sy
}
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	24002e38 	.word	0x24002e38
 8001348:	e000ed04 	.word	0xe000ed04

0800134c <update_movement>:
/*
 * void update_movement (direction dir)
 * 	- Updates motor state based on the desired movement direction
 * 	- Calls function update_pwm_ind to update the pwm state
 */
void update_movement (direction dir){
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	71fb      	strb	r3, [r7, #7]

// Check if there is an obstacle in that direction. If so, change dir to STOP, disabling any movement in that direction

	if(isThereObstacle[dir])
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	4a2a      	ldr	r2, [pc, #168]	@ (8001404 <update_movement+0xb8>)
 800135a:	5cd3      	ldrb	r3, [r2, r3]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <update_movement+0x18>
		dir = STOP;
 8001360:	2308      	movs	r3, #8
 8001362:	71fb      	strb	r3, [r7, #7]


	last_dir = dir;
 8001364:	4a28      	ldr	r2, [pc, #160]	@ (8001408 <update_movement+0xbc>)
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	7013      	strb	r3, [r2, #0]
	motors[M1].state = cmd_list[dir].M_1;
 800136a:	79fa      	ldrb	r2, [r7, #7]
 800136c:	4927      	ldr	r1, [pc, #156]	@ (800140c <update_movement+0xc0>)
 800136e:	4613      	mov	r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	4413      	add	r3, r2
 8001374:	440b      	add	r3, r1
 8001376:	3301      	adds	r3, #1
 8001378:	781a      	ldrb	r2, [r3, #0]
 800137a:	4b25      	ldr	r3, [pc, #148]	@ (8001410 <update_movement+0xc4>)
 800137c:	701a      	strb	r2, [r3, #0]
	motors[M2].state = cmd_list[dir].M_2;
 800137e:	79fa      	ldrb	r2, [r7, #7]
 8001380:	4922      	ldr	r1, [pc, #136]	@ (800140c <update_movement+0xc0>)
 8001382:	4613      	mov	r3, r2
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	4413      	add	r3, r2
 8001388:	440b      	add	r3, r1
 800138a:	3302      	adds	r3, #2
 800138c:	781a      	ldrb	r2, [r3, #0]
 800138e:	4b20      	ldr	r3, [pc, #128]	@ (8001410 <update_movement+0xc4>)
 8001390:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
	motors[M3].state = cmd_list[dir].M_3;
 8001394:	79fa      	ldrb	r2, [r7, #7]
 8001396:	491d      	ldr	r1, [pc, #116]	@ (800140c <update_movement+0xc0>)
 8001398:	4613      	mov	r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4413      	add	r3, r2
 800139e:	440b      	add	r3, r1
 80013a0:	3303      	adds	r3, #3
 80013a2:	781a      	ldrb	r2, [r3, #0]
 80013a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001410 <update_movement+0xc4>)
 80013a6:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	motors[M4].state = cmd_list[dir].M_4;
 80013aa:	79fa      	ldrb	r2, [r7, #7]
 80013ac:	4917      	ldr	r1, [pc, #92]	@ (800140c <update_movement+0xc0>)
 80013ae:	4613      	mov	r3, r2
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	4413      	add	r3, r2
 80013b4:	440b      	add	r3, r1
 80013b6:	3304      	adds	r3, #4
 80013b8:	781a      	ldrb	r2, [r3, #0]
 80013ba:	4b15      	ldr	r3, [pc, #84]	@ (8001410 <update_movement+0xc4>)
 80013bc:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
	for (int i = 0; i <4; i++)
 80013c0:	2300      	movs	r3, #0
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	e016      	b.n	80013f4 <update_movement+0xa8>
		update_pwm_ind(&motors[i], motors[i].var.PWM_value);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	225c      	movs	r2, #92	@ 0x5c
 80013ca:	fb02 f303 	mul.w	r3, r2, r3
 80013ce:	4a10      	ldr	r2, [pc, #64]	@ (8001410 <update_movement+0xc4>)
 80013d0:	441a      	add	r2, r3
 80013d2:	490f      	ldr	r1, [pc, #60]	@ (8001410 <update_movement+0xc4>)
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	205c      	movs	r0, #92	@ 0x5c
 80013d8:	fb00 f303 	mul.w	r3, r0, r3
 80013dc:	440b      	add	r3, r1
 80013de:	3324      	adds	r3, #36	@ 0x24
 80013e0:	edd3 7a00 	vldr	s15, [r3]
 80013e4:	eeb0 0a67 	vmov.f32	s0, s15
 80013e8:	4610      	mov	r0, r2
 80013ea:	f7ff fbb1 	bl	8000b50 <update_pwm_ind>
	for (int i = 0; i <4; i++)
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	3301      	adds	r3, #1
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	2b03      	cmp	r3, #3
 80013f8:	dde5      	ble.n	80013c6 <update_movement+0x7a>
}
 80013fa:	bf00      	nop
 80013fc:	bf00      	nop
 80013fe:	3710      	adds	r7, #16
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	240006c4 	.word	0x240006c4
 8001408:	24000047 	.word	0x24000047
 800140c:	24000010 	.word	0x24000010
 8001410:	240007c4 	.word	0x240007c4

08001414 <switch_state_US>:
	state =  IDLE;
	next_state = IDLE;
	sensor = E;
}

void switch_state_US(void){
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
	//	state &= 0x03;
		array_states[state]();
 8001418:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <switch_state_US+0x20>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	461a      	mov	r2, r3
 800141e:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <switch_state_US+0x24>)
 8001420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001424:	4798      	blx	r3
		state = next_state;
 8001426:	4b05      	ldr	r3, [pc, #20]	@ (800143c <switch_state_US+0x28>)
 8001428:	781a      	ldrb	r2, [r3, #0]
 800142a:	4b02      	ldr	r3, [pc, #8]	@ (8001434 <switch_state_US+0x20>)
 800142c:	701a      	strb	r2, [r3, #0]
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	240006e4 	.word	0x240006e4
 8001438:	240000a8 	.word	0x240000a8
 800143c:	240006e5 	.word	0x240006e5

08001440 <idle_US>:

void idle_US(void){
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
	if(WritePointer != ReadPointer){
 8001444:	4b1e      	ldr	r3, [pc, #120]	@ (80014c0 <idle_US+0x80>)
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	4b1e      	ldr	r3, [pc, #120]	@ (80014c4 <idle_US+0x84>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	429a      	cmp	r2, r3
 800144e:	d02f      	beq.n	80014b0 <idle_US+0x70>
		if(*ReadPointer == 1){
 8001450:	4b1c      	ldr	r3, [pc, #112]	@ (80014c4 <idle_US+0x84>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	b2db      	uxtb	r3, r3
 8001458:	2b01      	cmp	r3, #1
 800145a:	d113      	bne.n	8001484 <idle_US+0x44>
			n_bits ++;
 800145c:	4b1a      	ldr	r3, [pc, #104]	@ (80014c8 <idle_US+0x88>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	3301      	adds	r3, #1
 8001462:	4a19      	ldr	r2, [pc, #100]	@ (80014c8 <idle_US+0x88>)
 8001464:	6013      	str	r3, [r2, #0]
			if(n_bits == (uint8_t)(START_PULSE_PERIOD_ON/SAMPLING_FREQ_US)){
 8001466:	4b18      	ldr	r3, [pc, #96]	@ (80014c8 <idle_US+0x88>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2bbd      	cmp	r3, #189	@ 0xbd
 800146c:	d106      	bne.n	800147c <idle_US+0x3c>
				n_bits = 0;
 800146e:	4b16      	ldr	r3, [pc, #88]	@ (80014c8 <idle_US+0x88>)
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
				next_state = START;
 8001474:	4b15      	ldr	r3, [pc, #84]	@ (80014cc <idle_US+0x8c>)
 8001476:	2201      	movs	r2, #1
 8001478:	701a      	strb	r2, [r3, #0]
 800147a:	e009      	b.n	8001490 <idle_US+0x50>
			}else
				next_state = IDLE;
 800147c:	4b13      	ldr	r3, [pc, #76]	@ (80014cc <idle_US+0x8c>)
 800147e:	2200      	movs	r2, #0
 8001480:	701a      	strb	r2, [r3, #0]
 8001482:	e005      	b.n	8001490 <idle_US+0x50>
		}
		else{
			n_bits = 0;
 8001484:	4b10      	ldr	r3, [pc, #64]	@ (80014c8 <idle_US+0x88>)
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
			next_state = IDLE;
 800148a:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <idle_US+0x8c>)
 800148c:	2200      	movs	r2, #0
 800148e:	701a      	strb	r2, [r3, #0]
		}
		ReadPointer ++;
 8001490:	4b0c      	ldr	r3, [pc, #48]	@ (80014c4 <idle_US+0x84>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	3301      	adds	r3, #1
 8001496:	4a0b      	ldr	r2, [pc, #44]	@ (80014c4 <idle_US+0x84>)
 8001498:	6013      	str	r3, [r2, #0]
		ReadPointer = buffer + ((ReadPointer - buffer) & (MAX_SIZE_BUFFER - 1));
 800149a:	4b0a      	ldr	r3, [pc, #40]	@ (80014c4 <idle_US+0x84>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a0c      	ldr	r2, [pc, #48]	@ (80014d0 <idle_US+0x90>)
 80014a0:	1a9b      	subs	r3, r3, r2
 80014a2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80014a6:	4a0a      	ldr	r2, [pc, #40]	@ (80014d0 <idle_US+0x90>)
 80014a8:	4413      	add	r3, r2
 80014aa:	4a06      	ldr	r2, [pc, #24]	@ (80014c4 <idle_US+0x84>)
 80014ac:	6013      	str	r3, [r2, #0]
	}else
		next_state = IDLE;
}
 80014ae:	e002      	b.n	80014b6 <idle_US+0x76>
		next_state = IDLE;
 80014b0:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <idle_US+0x8c>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	701a      	strb	r2, [r3, #0]
}
 80014b6:	bf00      	nop
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	240000bc 	.word	0x240000bc
 80014c4:	240000c0 	.word	0x240000c0
 80014c8:	240006dc 	.word	0x240006dc
 80014cc:	240006e5 	.word	0x240006e5
 80014d0:	24000954 	.word	0x24000954

080014d4 <start_US>:
void start_US(void){
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0

	if(WritePointer != ReadPointer){
 80014d8:	4b28      	ldr	r3, [pc, #160]	@ (800157c <start_US+0xa8>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4b28      	ldr	r3, [pc, #160]	@ (8001580 <start_US+0xac>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d042      	beq.n	800156a <start_US+0x96>
		if(*ReadPointer == 0){
 80014e4:	4b26      	ldr	r3, [pc, #152]	@ (8001580 <start_US+0xac>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d116      	bne.n	800151e <start_US+0x4a>
			n_bits ++;
 80014f0:	4b24      	ldr	r3, [pc, #144]	@ (8001584 <start_US+0xb0>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	3301      	adds	r3, #1
 80014f6:	4a23      	ldr	r2, [pc, #140]	@ (8001584 <start_US+0xb0>)
 80014f8:	6013      	str	r3, [r2, #0]
			if(n_bits >= ((uint8_t)(START_PULSE_PERIOD_OFF/SAMPLING_FREQ_US))-HISTERISES){
 80014fa:	4b22      	ldr	r3, [pc, #136]	@ (8001584 <start_US+0xb0>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2b5d      	cmp	r3, #93	@ 0x5d
 8001500:	dd09      	ble.n	8001516 <start_US+0x42>
				n_bits = 0;
 8001502:	4b20      	ldr	r3, [pc, #128]	@ (8001584 <start_US+0xb0>)
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
				discard_cnt = DISCARD_TICKS;
 8001508:	4b1f      	ldr	r3, [pc, #124]	@ (8001588 <start_US+0xb4>)
 800150a:	2214      	movs	r2, #20
 800150c:	601a      	str	r2, [r3, #0]
				next_state =SYNC_H;
 800150e:	4b1f      	ldr	r3, [pc, #124]	@ (800158c <start_US+0xb8>)
 8001510:	2202      	movs	r2, #2
 8001512:	701a      	strb	r2, [r3, #0]
 8001514:	e019      	b.n	800154a <start_US+0x76>
			}else
				next_state = START;
 8001516:	4b1d      	ldr	r3, [pc, #116]	@ (800158c <start_US+0xb8>)
 8001518:	2201      	movs	r2, #1
 800151a:	701a      	strb	r2, [r3, #0]
 800151c:	e015      	b.n	800154a <start_US+0x76>
		}else{
			discard_cnt --;
 800151e:	4b1a      	ldr	r3, [pc, #104]	@ (8001588 <start_US+0xb4>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	3b01      	subs	r3, #1
 8001524:	4a18      	ldr	r2, [pc, #96]	@ (8001588 <start_US+0xb4>)
 8001526:	6013      	str	r3, [r2, #0]
			n_bits = 0;
 8001528:	4b16      	ldr	r3, [pc, #88]	@ (8001584 <start_US+0xb0>)
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
			if(!discard_cnt){
 800152e:	4b16      	ldr	r3, [pc, #88]	@ (8001588 <start_US+0xb4>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d106      	bne.n	8001544 <start_US+0x70>
				discard_cnt = DISCARD_TICKS;
 8001536:	4b14      	ldr	r3, [pc, #80]	@ (8001588 <start_US+0xb4>)
 8001538:	2214      	movs	r2, #20
 800153a:	601a      	str	r2, [r3, #0]
				next_state = IDLE;
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <start_US+0xb8>)
 800153e:	2200      	movs	r2, #0
 8001540:	701a      	strb	r2, [r3, #0]
 8001542:	e002      	b.n	800154a <start_US+0x76>
			}
			else
				next_state = START;
 8001544:	4b11      	ldr	r3, [pc, #68]	@ (800158c <start_US+0xb8>)
 8001546:	2201      	movs	r2, #1
 8001548:	701a      	strb	r2, [r3, #0]
		}
		ReadPointer ++;
 800154a:	4b0d      	ldr	r3, [pc, #52]	@ (8001580 <start_US+0xac>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	3301      	adds	r3, #1
 8001550:	4a0b      	ldr	r2, [pc, #44]	@ (8001580 <start_US+0xac>)
 8001552:	6013      	str	r3, [r2, #0]
		ReadPointer = buffer + ((ReadPointer - buffer) & (MAX_SIZE_BUFFER - 1));
 8001554:	4b0a      	ldr	r3, [pc, #40]	@ (8001580 <start_US+0xac>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a0d      	ldr	r2, [pc, #52]	@ (8001590 <start_US+0xbc>)
 800155a:	1a9b      	subs	r3, r3, r2
 800155c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001560:	4a0b      	ldr	r2, [pc, #44]	@ (8001590 <start_US+0xbc>)
 8001562:	4413      	add	r3, r2
 8001564:	4a06      	ldr	r2, [pc, #24]	@ (8001580 <start_US+0xac>)
 8001566:	6013      	str	r3, [r2, #0]
	}else
		next_state = START;
}
 8001568:	e002      	b.n	8001570 <start_US+0x9c>
		next_state = START;
 800156a:	4b08      	ldr	r3, [pc, #32]	@ (800158c <start_US+0xb8>)
 800156c:	2201      	movs	r2, #1
 800156e:	701a      	strb	r2, [r3, #0]
}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	240000bc 	.word	0x240000bc
 8001580:	240000c0 	.word	0x240000c0
 8001584:	240006dc 	.word	0x240006dc
 8001588:	24000048 	.word	0x24000048
 800158c:	240006e5 	.word	0x240006e5
 8001590:	24000954 	.word	0x24000954

08001594 <sync_h_US>:
void sync_h_US(void){
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0

	if(WritePointer != ReadPointer){
 8001598:	4b28      	ldr	r3, [pc, #160]	@ (800163c <sync_h_US+0xa8>)
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	4b28      	ldr	r3, [pc, #160]	@ (8001640 <sync_h_US+0xac>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d042      	beq.n	800162a <sync_h_US+0x96>
		if(*ReadPointer == 1){
 80015a4:	4b26      	ldr	r3, [pc, #152]	@ (8001640 <sync_h_US+0xac>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d116      	bne.n	80015de <sync_h_US+0x4a>
			n_bits ++;
 80015b0:	4b24      	ldr	r3, [pc, #144]	@ (8001644 <sync_h_US+0xb0>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	3301      	adds	r3, #1
 80015b6:	4a23      	ldr	r2, [pc, #140]	@ (8001644 <sync_h_US+0xb0>)
 80015b8:	6013      	str	r3, [r2, #0]
			if(n_bits >= ((uint8_t)(SMALL_PULSE/SAMPLING_FREQ_US)-HISTERISES)){
 80015ba:	4b22      	ldr	r3, [pc, #136]	@ (8001644 <sync_h_US+0xb0>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2b04      	cmp	r3, #4
 80015c0:	dd09      	ble.n	80015d6 <sync_h_US+0x42>
				n_bits = 0;
 80015c2:	4b20      	ldr	r3, [pc, #128]	@ (8001644 <sync_h_US+0xb0>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
				discard_cnt = DISCARD_TICKS;
 80015c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001648 <sync_h_US+0xb4>)
 80015ca:	2214      	movs	r2, #20
 80015cc:	601a      	str	r2, [r3, #0]
				next_state = SYNC_L;
 80015ce:	4b1f      	ldr	r3, [pc, #124]	@ (800164c <sync_h_US+0xb8>)
 80015d0:	2203      	movs	r2, #3
 80015d2:	701a      	strb	r2, [r3, #0]
 80015d4:	e019      	b.n	800160a <sync_h_US+0x76>
			}else
				next_state = SYNC_H;
 80015d6:	4b1d      	ldr	r3, [pc, #116]	@ (800164c <sync_h_US+0xb8>)
 80015d8:	2202      	movs	r2, #2
 80015da:	701a      	strb	r2, [r3, #0]
 80015dc:	e015      	b.n	800160a <sync_h_US+0x76>
		}else{
			discard_cnt --;
 80015de:	4b1a      	ldr	r3, [pc, #104]	@ (8001648 <sync_h_US+0xb4>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	4a18      	ldr	r2, [pc, #96]	@ (8001648 <sync_h_US+0xb4>)
 80015e6:	6013      	str	r3, [r2, #0]
			n_bits = 0;
 80015e8:	4b16      	ldr	r3, [pc, #88]	@ (8001644 <sync_h_US+0xb0>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
			if(!discard_cnt){
 80015ee:	4b16      	ldr	r3, [pc, #88]	@ (8001648 <sync_h_US+0xb4>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d106      	bne.n	8001604 <sync_h_US+0x70>
				discard_cnt = DISCARD_TICKS;
 80015f6:	4b14      	ldr	r3, [pc, #80]	@ (8001648 <sync_h_US+0xb4>)
 80015f8:	2214      	movs	r2, #20
 80015fa:	601a      	str	r2, [r3, #0]
				next_state = IDLE;
 80015fc:	4b13      	ldr	r3, [pc, #76]	@ (800164c <sync_h_US+0xb8>)
 80015fe:	2200      	movs	r2, #0
 8001600:	701a      	strb	r2, [r3, #0]
 8001602:	e002      	b.n	800160a <sync_h_US+0x76>
			}
			else
				next_state = SYNC_H;
 8001604:	4b11      	ldr	r3, [pc, #68]	@ (800164c <sync_h_US+0xb8>)
 8001606:	2202      	movs	r2, #2
 8001608:	701a      	strb	r2, [r3, #0]
		}
		ReadPointer ++;
 800160a:	4b0d      	ldr	r3, [pc, #52]	@ (8001640 <sync_h_US+0xac>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	3301      	adds	r3, #1
 8001610:	4a0b      	ldr	r2, [pc, #44]	@ (8001640 <sync_h_US+0xac>)
 8001612:	6013      	str	r3, [r2, #0]
		ReadPointer = buffer + ((ReadPointer - buffer) & (MAX_SIZE_BUFFER - 1));
 8001614:	4b0a      	ldr	r3, [pc, #40]	@ (8001640 <sync_h_US+0xac>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a0d      	ldr	r2, [pc, #52]	@ (8001650 <sync_h_US+0xbc>)
 800161a:	1a9b      	subs	r3, r3, r2
 800161c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001620:	4a0b      	ldr	r2, [pc, #44]	@ (8001650 <sync_h_US+0xbc>)
 8001622:	4413      	add	r3, r2
 8001624:	4a06      	ldr	r2, [pc, #24]	@ (8001640 <sync_h_US+0xac>)
 8001626:	6013      	str	r3, [r2, #0]
	}else
		next_state = SYNC_H;
}
 8001628:	e002      	b.n	8001630 <sync_h_US+0x9c>
		next_state = SYNC_H;
 800162a:	4b08      	ldr	r3, [pc, #32]	@ (800164c <sync_h_US+0xb8>)
 800162c:	2202      	movs	r2, #2
 800162e:	701a      	strb	r2, [r3, #0]
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	240000bc 	.word	0x240000bc
 8001640:	240000c0 	.word	0x240000c0
 8001644:	240006dc 	.word	0x240006dc
 8001648:	24000048 	.word	0x24000048
 800164c:	240006e5 	.word	0x240006e5
 8001650:	24000954 	.word	0x24000954

08001654 <sync_l_US>:
void sync_l_US(void){
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
	if(WritePointer != ReadPointer){
 8001658:	4b28      	ldr	r3, [pc, #160]	@ (80016fc <sync_l_US+0xa8>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	4b28      	ldr	r3, [pc, #160]	@ (8001700 <sync_l_US+0xac>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	429a      	cmp	r2, r3
 8001662:	d042      	beq.n	80016ea <sync_l_US+0x96>
		if(*ReadPointer == 0){
 8001664:	4b26      	ldr	r3, [pc, #152]	@ (8001700 <sync_l_US+0xac>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	b2db      	uxtb	r3, r3
 800166c:	2b00      	cmp	r3, #0
 800166e:	d116      	bne.n	800169e <sync_l_US+0x4a>
			n_bits ++;
 8001670:	4b24      	ldr	r3, [pc, #144]	@ (8001704 <sync_l_US+0xb0>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	3301      	adds	r3, #1
 8001676:	4a23      	ldr	r2, [pc, #140]	@ (8001704 <sync_l_US+0xb0>)
 8001678:	6013      	str	r3, [r2, #0]
			if(n_bits == ((uint8_t)(SMALL_PULSE/SAMPLING_FREQ_US)-HISTERISES)){
 800167a:	4b22      	ldr	r3, [pc, #136]	@ (8001704 <sync_l_US+0xb0>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2b05      	cmp	r3, #5
 8001680:	d109      	bne.n	8001696 <sync_l_US+0x42>
				n_bits = 0;
 8001682:	4b20      	ldr	r3, [pc, #128]	@ (8001704 <sync_l_US+0xb0>)
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
				next_state = FRAME;
 8001688:	4b1f      	ldr	r3, [pc, #124]	@ (8001708 <sync_l_US+0xb4>)
 800168a:	2204      	movs	r2, #4
 800168c:	701a      	strb	r2, [r3, #0]
				discard_cnt = DISCARD_TICKS;
 800168e:	4b1f      	ldr	r3, [pc, #124]	@ (800170c <sync_l_US+0xb8>)
 8001690:	2214      	movs	r2, #20
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	e019      	b.n	80016ca <sync_l_US+0x76>
			}else
				next_state = SYNC_L;
 8001696:	4b1c      	ldr	r3, [pc, #112]	@ (8001708 <sync_l_US+0xb4>)
 8001698:	2203      	movs	r2, #3
 800169a:	701a      	strb	r2, [r3, #0]
 800169c:	e015      	b.n	80016ca <sync_l_US+0x76>
		}else{
			discard_cnt --;
 800169e:	4b1b      	ldr	r3, [pc, #108]	@ (800170c <sync_l_US+0xb8>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	3b01      	subs	r3, #1
 80016a4:	4a19      	ldr	r2, [pc, #100]	@ (800170c <sync_l_US+0xb8>)
 80016a6:	6013      	str	r3, [r2, #0]
			n_bits = 0;
 80016a8:	4b16      	ldr	r3, [pc, #88]	@ (8001704 <sync_l_US+0xb0>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
			if(!discard_cnt){
 80016ae:	4b17      	ldr	r3, [pc, #92]	@ (800170c <sync_l_US+0xb8>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d106      	bne.n	80016c4 <sync_l_US+0x70>
				discard_cnt = DISCARD_TICKS;
 80016b6:	4b15      	ldr	r3, [pc, #84]	@ (800170c <sync_l_US+0xb8>)
 80016b8:	2214      	movs	r2, #20
 80016ba:	601a      	str	r2, [r3, #0]
				next_state = IDLE;
 80016bc:	4b12      	ldr	r3, [pc, #72]	@ (8001708 <sync_l_US+0xb4>)
 80016be:	2200      	movs	r2, #0
 80016c0:	701a      	strb	r2, [r3, #0]
 80016c2:	e002      	b.n	80016ca <sync_l_US+0x76>
			}
			else
				next_state = SYNC_L;
 80016c4:	4b10      	ldr	r3, [pc, #64]	@ (8001708 <sync_l_US+0xb4>)
 80016c6:	2203      	movs	r2, #3
 80016c8:	701a      	strb	r2, [r3, #0]
		}
		ReadPointer ++;
 80016ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001700 <sync_l_US+0xac>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	3301      	adds	r3, #1
 80016d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001700 <sync_l_US+0xac>)
 80016d2:	6013      	str	r3, [r2, #0]
		ReadPointer = buffer + ((ReadPointer - buffer) & (MAX_SIZE_BUFFER - 1));
 80016d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001700 <sync_l_US+0xac>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001710 <sync_l_US+0xbc>)
 80016da:	1a9b      	subs	r3, r3, r2
 80016dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80016e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001710 <sync_l_US+0xbc>)
 80016e2:	4413      	add	r3, r2
 80016e4:	4a06      	ldr	r2, [pc, #24]	@ (8001700 <sync_l_US+0xac>)
 80016e6:	6013      	str	r3, [r2, #0]
	}else
		next_state = SYNC_L;
}
 80016e8:	e002      	b.n	80016f0 <sync_l_US+0x9c>
		next_state = SYNC_L;
 80016ea:	4b07      	ldr	r3, [pc, #28]	@ (8001708 <sync_l_US+0xb4>)
 80016ec:	2203      	movs	r2, #3
 80016ee:	701a      	strb	r2, [r3, #0]
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	240000bc 	.word	0x240000bc
 8001700:	240000c0 	.word	0x240000c0
 8001704:	240006dc 	.word	0x240006dc
 8001708:	240006e5 	.word	0x240006e5
 800170c:	24000048 	.word	0x24000048
 8001710:	24000954 	.word	0x24000954

08001714 <interpret_data>:

void interpret_data(void){
 8001714:	b580      	push	{r7, lr}
 8001716:	b088      	sub	sp, #32
 8001718:	af00      	add	r7, sp, #0
	SensorCar* sensor_id;
	for ( sensor_id = &sensores_e_posicao[A]; sensor_id < &sensores_e_posicao[A + NUM_SENSORS]; sensor_id++){
 800171a:	4b24      	ldr	r3, [pc, #144]	@ (80017ac <interpret_data+0x98>)
 800171c:	61fb      	str	r3, [r7, #28]
 800171e:	e03c      	b.n	800179a <interpret_data+0x86>
		//if(trama[sensor_id] < 150){
		uint8_t distance = frame[sensor_id->Sensor] * 10;
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	461a      	mov	r2, r3
 8001726:	4b22      	ldr	r3, [pc, #136]	@ (80017b0 <interpret_data+0x9c>)
 8001728:	5c9b      	ldrb	r3, [r3, r2]
 800172a:	461a      	mov	r2, r3
 800172c:	0092      	lsls	r2, r2, #2
 800172e:	4413      	add	r3, r2
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	76fb      	strb	r3, [r7, #27]
		char msg[20];
		sprintf(msg,"%s : %d\n", sensor_id->posicao, distance);
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	1c9a      	adds	r2, r3, #2
 8001738:	7efb      	ldrb	r3, [r7, #27]
 800173a:	1d38      	adds	r0, r7, #4
 800173c:	491d      	ldr	r1, [pc, #116]	@ (80017b4 <interpret_data+0xa0>)
 800173e:	f01a fbb1 	bl	801bea4 <siprintf>
		isThereObstacle[sensor_id->dir] = (distance <= 30);
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	785b      	ldrb	r3, [r3, #1]
 8001746:	461a      	mov	r2, r3
 8001748:	7efb      	ldrb	r3, [r7, #27]
 800174a:	2b1e      	cmp	r3, #30
 800174c:	bf94      	ite	ls
 800174e:	2301      	movls	r3, #1
 8001750:	2300      	movhi	r3, #0
 8001752:	b2d9      	uxtb	r1, r3
 8001754:	4b18      	ldr	r3, [pc, #96]	@ (80017b8 <interpret_data+0xa4>)
 8001756:	5499      	strb	r1, [r3, r2]

		// If as obstacle was detected in the current movement, update the movement to stop
		if(last_dir == sensor_id->dir && (distance <= 30)) {
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	785a      	ldrb	r2, [r3, #1]
 800175c:	4b17      	ldr	r3, [pc, #92]	@ (80017bc <interpret_data+0xa8>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	429a      	cmp	r2, r3
 8001762:	d10c      	bne.n	800177e <interpret_data+0x6a>
 8001764:	7efb      	ldrb	r3, [r7, #27]
 8001766:	2b1e      	cmp	r3, #30
 8001768:	d809      	bhi.n	800177e <interpret_data+0x6a>
		    MovementCommand cmd = {.dir = STOP, .force_stop = true};
 800176a:	4b15      	ldr	r3, [pc, #84]	@ (80017c0 <interpret_data+0xac>)
 800176c:	881b      	ldrh	r3, [r3, #0]
 800176e:	803b      	strh	r3, [r7, #0]
		    xQueueSend(movementQueue, &cmd, 0);
 8001770:	4b14      	ldr	r3, [pc, #80]	@ (80017c4 <interpret_data+0xb0>)
 8001772:	6818      	ldr	r0, [r3, #0]
 8001774:	4639      	mov	r1, r7
 8001776:	2300      	movs	r3, #0
 8001778:	2200      	movs	r2, #0
 800177a:	f017 fb99 	bl	8018eb0 <xQueueGenericSend>
		}
	print_message_to_UART((uint8_t*)msg, strlen(msg));
 800177e:	1d3b      	adds	r3, r7, #4
 8001780:	4618      	mov	r0, r3
 8001782:	f7fe fdfd 	bl	8000380 <strlen>
 8001786:	4603      	mov	r3, r0
 8001788:	b29a      	uxth	r2, r3
 800178a:	1d3b      	adds	r3, r7, #4
 800178c:	4611      	mov	r1, r2
 800178e:	4618      	mov	r0, r3
 8001790:	f7ff fd62 	bl	8001258 <print_message_to_UART>
	for ( sensor_id = &sensores_e_posicao[A]; sensor_id < &sensores_e_posicao[A + NUM_SENSORS]; sensor_id++){
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	330b      	adds	r3, #11
 8001798:	61fb      	str	r3, [r7, #28]
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	4a0a      	ldr	r2, [pc, #40]	@ (80017c8 <interpret_data+0xb4>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d3be      	bcc.n	8001720 <interpret_data+0xc>
		//printf ("Sensor %s: %d cm\n", sensores_e_posicao[sensor_id].posicao , distance);
		//}
	}

}
 80017a2:	bf00      	nop
 80017a4:	bf00      	nop
 80017a6:	3720      	adds	r7, #32
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	2400007c 	.word	0x2400007c
 80017b0:	240006d0 	.word	0x240006d0
 80017b4:	0801e100 	.word	0x0801e100
 80017b8:	240006c4 	.word	0x240006c4
 80017bc:	24000047 	.word	0x24000047
 80017c0:	0801e10c 	.word	0x0801e10c
 80017c4:	24002e68 	.word	0x24002e68
 80017c8:	240000a8 	.word	0x240000a8

080017cc <get_data_US>:

void get_data_US(void){
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
	if(WritePointer != ReadPointer){
 80017d0:	4b64      	ldr	r3, [pc, #400]	@ (8001964 <get_data_US+0x198>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4b64      	ldr	r3, [pc, #400]	@ (8001968 <get_data_US+0x19c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	429a      	cmp	r2, r3
 80017da:	f000 80bd 	beq.w	8001958 <get_data_US+0x18c>

		if(*ReadPointer == 1){
 80017de:	4b62      	ldr	r3, [pc, #392]	@ (8001968 <get_data_US+0x19c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d108      	bne.n	80017fc <get_data_US+0x30>
			n_bits ++;
 80017ea:	4b60      	ldr	r3, [pc, #384]	@ (800196c <get_data_US+0x1a0>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	3301      	adds	r3, #1
 80017f0:	4a5e      	ldr	r2, [pc, #376]	@ (800196c <get_data_US+0x1a0>)
 80017f2:	6013      	str	r3, [r2, #0]
			next_state = FRAME;
 80017f4:	4b5e      	ldr	r3, [pc, #376]	@ (8001970 <get_data_US+0x1a4>)
 80017f6:	2204      	movs	r2, #4
 80017f8:	701a      	strb	r2, [r3, #0]
 80017fa:	e09d      	b.n	8001938 <get_data_US+0x16c>
		}else{
			discard_frame--;
 80017fc:	4b5d      	ldr	r3, [pc, #372]	@ (8001974 <get_data_US+0x1a8>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	3b01      	subs	r3, #1
 8001802:	4a5c      	ldr	r2, [pc, #368]	@ (8001974 <get_data_US+0x1a8>)
 8001804:	6013      	str	r3, [r2, #0]
			if(!discard_frame){
 8001806:	4b5b      	ldr	r3, [pc, #364]	@ (8001974 <get_data_US+0x1a8>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d10d      	bne.n	800182a <get_data_US+0x5e>
				n_bits = 0;
 800180e:	4b57      	ldr	r3, [pc, #348]	@ (800196c <get_data_US+0x1a0>)
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
				num_bits_frame = 0;
 8001814:	4b58      	ldr	r3, [pc, #352]	@ (8001978 <get_data_US+0x1ac>)
 8001816:	2200      	movs	r2, #0
 8001818:	601a      	str	r2, [r3, #0]
				discard_frame = DISCARD_FRAME;
 800181a:	4b56      	ldr	r3, [pc, #344]	@ (8001974 <get_data_US+0x1a8>)
 800181c:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001820:	601a      	str	r2, [r3, #0]
				next_state = IDLE;
 8001822:	4b53      	ldr	r3, [pc, #332]	@ (8001970 <get_data_US+0x1a4>)
 8001824:	2200      	movs	r2, #0
 8001826:	701a      	strb	r2, [r3, #0]
 8001828:	e002      	b.n	8001830 <get_data_US+0x64>
			}else
				next_state = FRAME;
 800182a:	4b51      	ldr	r3, [pc, #324]	@ (8001970 <get_data_US+0x1a4>)
 800182c:	2204      	movs	r2, #4
 800182e:	701a      	strb	r2, [r3, #0]


			if(n_bits>=(((uint8_t)(SMALL_PULSE/SAMPLING_FREQ_US))- HISTERISES) && n_bits <= (((uint8_t)(SMALL_PULSE/SAMPLING_FREQ_US))+HISTERISES)){
 8001830:	4b4e      	ldr	r3, [pc, #312]	@ (800196c <get_data_US+0x1a0>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2b04      	cmp	r3, #4
 8001836:	dd3e      	ble.n	80018b6 <get_data_US+0xea>
 8001838:	4b4c      	ldr	r3, [pc, #304]	@ (800196c <get_data_US+0x1a0>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2b0f      	cmp	r3, #15
 800183e:	dc3a      	bgt.n	80018b6 <get_data_US+0xea>
				n_bits = 0;
 8001840:	4b4a      	ldr	r3, [pc, #296]	@ (800196c <get_data_US+0x1a0>)
 8001842:	2200      	movs	r2, #0
 8001844:	601a      	str	r2, [r3, #0]
				discard_frame = DISCARD_FRAME;
 8001846:	4b4b      	ldr	r3, [pc, #300]	@ (8001974 <get_data_US+0x1a8>)
 8001848:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800184c:	601a      	str	r2, [r3, #0]

				frame[sensor] &= ~(1 << (0x07 - (num_bits_frame & 0x07)));
 800184e:	4b4a      	ldr	r3, [pc, #296]	@ (8001978 <get_data_US+0x1ac>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	43db      	mvns	r3, r3
 8001854:	f003 0307 	and.w	r3, r3, #7
 8001858:	2201      	movs	r2, #1
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43d9      	mvns	r1, r3
 8001860:	4b46      	ldr	r3, [pc, #280]	@ (800197c <get_data_US+0x1b0>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	461a      	mov	r2, r3
 8001866:	4b46      	ldr	r3, [pc, #280]	@ (8001980 <get_data_US+0x1b4>)
 8001868:	5c9b      	ldrb	r3, [r3, r2]
 800186a:	b25a      	sxtb	r2, r3
 800186c:	b24b      	sxtb	r3, r1
 800186e:	4013      	ands	r3, r2
 8001870:	b259      	sxtb	r1, r3
 8001872:	4b42      	ldr	r3, [pc, #264]	@ (800197c <get_data_US+0x1b0>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	461a      	mov	r2, r3
 8001878:	b2c9      	uxtb	r1, r1
 800187a:	4b41      	ldr	r3, [pc, #260]	@ (8001980 <get_data_US+0x1b4>)
 800187c:	5499      	strb	r1, [r3, r2]

				num_bits_frame ++;
 800187e:	4b3e      	ldr	r3, [pc, #248]	@ (8001978 <get_data_US+0x1ac>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	3301      	adds	r3, #1
 8001884:	4a3c      	ldr	r2, [pc, #240]	@ (8001978 <get_data_US+0x1ac>)
 8001886:	6013      	str	r3, [r2, #0]
				sensor = ((num_bits_frame) >> 3) & 0xFF;
 8001888:	4b3b      	ldr	r3, [pc, #236]	@ (8001978 <get_data_US+0x1ac>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	10db      	asrs	r3, r3, #3
 800188e:	b2da      	uxtb	r2, r3
 8001890:	4b3a      	ldr	r3, [pc, #232]	@ (800197c <get_data_US+0x1b0>)
 8001892:	701a      	strb	r2, [r3, #0]

				if(num_bits_frame == NUMBER_OF_BYTES * 8){
 8001894:	4b38      	ldr	r3, [pc, #224]	@ (8001978 <get_data_US+0x1ac>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b40      	cmp	r3, #64	@ 0x40
 800189a:	d108      	bne.n	80018ae <get_data_US+0xe2>

					num_bits_frame = 0;
 800189c:	4b36      	ldr	r3, [pc, #216]	@ (8001978 <get_data_US+0x1ac>)
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
					next_state = IDLE;
 80018a2:	4b33      	ldr	r3, [pc, #204]	@ (8001970 <get_data_US+0x1a4>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	701a      	strb	r2, [r3, #0]
					interpret_data();
 80018a8:	f7ff ff34 	bl	8001714 <interpret_data>
				if(num_bits_frame == NUMBER_OF_BYTES * 8){
 80018ac:	e044      	b.n	8001938 <get_data_US+0x16c>

				}else{
					next_state = FRAME;
 80018ae:	4b30      	ldr	r3, [pc, #192]	@ (8001970 <get_data_US+0x1a4>)
 80018b0:	2204      	movs	r2, #4
 80018b2:	701a      	strb	r2, [r3, #0]
				if(num_bits_frame == NUMBER_OF_BYTES * 8){
 80018b4:	e040      	b.n	8001938 <get_data_US+0x16c>

				}
			}else if(n_bits <= (((uint8_t)(BIG_PULSE/SAMPLING_FREQ_US))+HISTERISES) && n_bits >= (((uint8_t)(BIG_PULSE/SAMPLING_FREQ_US))- HISTERISES)){
 80018b6:	4b2d      	ldr	r3, [pc, #180]	@ (800196c <get_data_US+0x1a0>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2b19      	cmp	r3, #25
 80018bc:	dc3c      	bgt.n	8001938 <get_data_US+0x16c>
 80018be:	4b2b      	ldr	r3, [pc, #172]	@ (800196c <get_data_US+0x1a0>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2b0e      	cmp	r3, #14
 80018c4:	dd38      	ble.n	8001938 <get_data_US+0x16c>
				n_bits = 0;
 80018c6:	4b29      	ldr	r3, [pc, #164]	@ (800196c <get_data_US+0x1a0>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
				discard_frame = DISCARD_FRAME;
 80018cc:	4b29      	ldr	r3, [pc, #164]	@ (8001974 <get_data_US+0x1a8>)
 80018ce:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80018d2:	601a      	str	r2, [r3, #0]


				frame[sensor] |= 1 << (0x07 - (num_bits_frame & 0x07));
 80018d4:	4b28      	ldr	r3, [pc, #160]	@ (8001978 <get_data_US+0x1ac>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	43db      	mvns	r3, r3
 80018da:	f003 0307 	and.w	r3, r3, #7
 80018de:	2201      	movs	r2, #1
 80018e0:	fa02 f103 	lsl.w	r1, r2, r3
 80018e4:	4b25      	ldr	r3, [pc, #148]	@ (800197c <get_data_US+0x1b0>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	461a      	mov	r2, r3
 80018ea:	4b25      	ldr	r3, [pc, #148]	@ (8001980 <get_data_US+0x1b4>)
 80018ec:	5c9b      	ldrb	r3, [r3, r2]
 80018ee:	b25a      	sxtb	r2, r3
 80018f0:	b24b      	sxtb	r3, r1
 80018f2:	4313      	orrs	r3, r2
 80018f4:	b259      	sxtb	r1, r3
 80018f6:	4b21      	ldr	r3, [pc, #132]	@ (800197c <get_data_US+0x1b0>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	461a      	mov	r2, r3
 80018fc:	b2c9      	uxtb	r1, r1
 80018fe:	4b20      	ldr	r3, [pc, #128]	@ (8001980 <get_data_US+0x1b4>)
 8001900:	5499      	strb	r1, [r3, r2]

				num_bits_frame ++;
 8001902:	4b1d      	ldr	r3, [pc, #116]	@ (8001978 <get_data_US+0x1ac>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	3301      	adds	r3, #1
 8001908:	4a1b      	ldr	r2, [pc, #108]	@ (8001978 <get_data_US+0x1ac>)
 800190a:	6013      	str	r3, [r2, #0]
				sensor = ((num_bits_frame) >> 3) & 0xFF;
 800190c:	4b1a      	ldr	r3, [pc, #104]	@ (8001978 <get_data_US+0x1ac>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	10db      	asrs	r3, r3, #3
 8001912:	b2da      	uxtb	r2, r3
 8001914:	4b19      	ldr	r3, [pc, #100]	@ (800197c <get_data_US+0x1b0>)
 8001916:	701a      	strb	r2, [r3, #0]
				if(num_bits_frame == NUMBER_OF_BYTES * 8){
 8001918:	4b17      	ldr	r3, [pc, #92]	@ (8001978 <get_data_US+0x1ac>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2b40      	cmp	r3, #64	@ 0x40
 800191e:	d108      	bne.n	8001932 <get_data_US+0x166>
					num_bits_frame = 0;
 8001920:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <get_data_US+0x1ac>)
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
					next_state = IDLE;
 8001926:	4b12      	ldr	r3, [pc, #72]	@ (8001970 <get_data_US+0x1a4>)
 8001928:	2200      	movs	r2, #0
 800192a:	701a      	strb	r2, [r3, #0]
					interpret_data();
 800192c:	f7ff fef2 	bl	8001714 <interpret_data>
 8001930:	e002      	b.n	8001938 <get_data_US+0x16c>
				}else{
					next_state = FRAME;
 8001932:	4b0f      	ldr	r3, [pc, #60]	@ (8001970 <get_data_US+0x1a4>)
 8001934:	2204      	movs	r2, #4
 8001936:	701a      	strb	r2, [r3, #0]
				}
			}

		}

		ReadPointer ++;
 8001938:	4b0b      	ldr	r3, [pc, #44]	@ (8001968 <get_data_US+0x19c>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	3301      	adds	r3, #1
 800193e:	4a0a      	ldr	r2, [pc, #40]	@ (8001968 <get_data_US+0x19c>)
 8001940:	6013      	str	r3, [r2, #0]
		ReadPointer = buffer + ((ReadPointer - buffer) & (MAX_SIZE_BUFFER - 1));
 8001942:	4b09      	ldr	r3, [pc, #36]	@ (8001968 <get_data_US+0x19c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a0f      	ldr	r2, [pc, #60]	@ (8001984 <get_data_US+0x1b8>)
 8001948:	1a9b      	subs	r3, r3, r2
 800194a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800194e:	4a0d      	ldr	r2, [pc, #52]	@ (8001984 <get_data_US+0x1b8>)
 8001950:	4413      	add	r3, r2
 8001952:	4a05      	ldr	r2, [pc, #20]	@ (8001968 <get_data_US+0x19c>)
 8001954:	6013      	str	r3, [r2, #0]
	}else
		next_state = FRAME;
}
 8001956:	e002      	b.n	800195e <get_data_US+0x192>
		next_state = FRAME;
 8001958:	4b05      	ldr	r3, [pc, #20]	@ (8001970 <get_data_US+0x1a4>)
 800195a:	2204      	movs	r2, #4
 800195c:	701a      	strb	r2, [r3, #0]
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	240000bc 	.word	0x240000bc
 8001968:	240000c0 	.word	0x240000c0
 800196c:	240006dc 	.word	0x240006dc
 8001970:	240006e5 	.word	0x240006e5
 8001974:	2400004c 	.word	0x2400004c
 8001978:	240006e0 	.word	0x240006e0
 800197c:	240006d8 	.word	0x240006d8
 8001980:	240006d0 	.word	0x240006d0
 8001984:	24000954 	.word	0x24000954

08001988 <ParkingSensors_Task>:

/* TASKS ---------------------------------------------------------------------------------- */
void ParkingSensors_Task (void *argument){
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(&htim17);	// Sampling for Sensors
 8001990:	4802      	ldr	r0, [pc, #8]	@ (800199c <ParkingSensors_Task+0x14>)
 8001992:	f010 ff25 	bl	80127e0 <HAL_TIM_Base_Start_IT>
	for(;;)
		switch_state_US();
 8001996:	f7ff fd3d 	bl	8001414 <switch_state_US>
 800199a:	e7fc      	b.n	8001996 <ParkingSensors_Task+0xe>
 800199c:	2404e270 	.word	0x2404e270

080019a0 <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019a6:	1d3b      	adds	r3, r7, #4
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	611a      	str	r2, [r3, #16]
 80019b4:	615a      	str	r2, [r3, #20]
 80019b6:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80019b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 80019ba:	4a2c      	ldr	r2, [pc, #176]	@ (8001a6c <MX_ADC3_Init+0xcc>)
 80019bc:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80019be:	4b2a      	ldr	r3, [pc, #168]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 80019c0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80019c4:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80019c6:	4b28      	ldr	r3, [pc, #160]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 80019c8:	2208      	movs	r2, #8
 80019ca:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80019cc:	4b26      	ldr	r3, [pc, #152]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019d2:	4b25      	ldr	r3, [pc, #148]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 80019d4:	2204      	movs	r2, #4
 80019d6:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80019d8:	4b23      	ldr	r3, [pc, #140]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 80019da:	2200      	movs	r2, #0
 80019dc:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80019de:	4b22      	ldr	r3, [pc, #136]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 80019e4:	4b20      	ldr	r3, [pc, #128]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 80019e6:	2201      	movs	r2, #1
 80019e8:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80019ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
 80019fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001a02:	4b19      	ldr	r3, [pc, #100]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001a08:	4b17      	ldr	r3, [pc, #92]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8001a0e:	4b16      	ldr	r3, [pc, #88]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 8001a16:	4b14      	ldr	r3, [pc, #80]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001a1c:	4812      	ldr	r0, [pc, #72]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 8001a1e:	f003 fa4d 	bl	8004ebc <HAL_ADC_Init>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_ADC3_Init+0x8c>
  {
    Error_Handler();
 8001a28:	f001 fc72 	bl	8003310 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a30:	2306      	movs	r3, #6
 8001a32:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001a34:	2300      	movs	r3, #0
 8001a36:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001a38:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001a3c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001a3e:	2304      	movs	r3, #4
 8001a40:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001a46:	2300      	movs	r3, #0
 8001a48:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001a4a:	1d3b      	adds	r3, r7, #4
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4806      	ldr	r0, [pc, #24]	@ (8001a68 <MX_ADC3_Init+0xc8>)
 8001a50:	f004 f95e 	bl	8005d10 <HAL_ADC_ConfigChannel>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_ADC3_Init+0xbe>
  {
    Error_Handler();
 8001a5a:	f001 fc59 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001a5e:	bf00      	nop
 8001a60:	3720      	adds	r7, #32
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	240006e8 	.word	0x240006e8
 8001a6c:	58026000 	.word	0x58026000

08001a70 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b0b4      	sub	sp, #208	@ 0xd0
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a78:	f107 0310 	add.w	r3, r7, #16
 8001a7c:	22c0      	movs	r2, #192	@ 0xc0
 8001a7e:	2100      	movs	r1, #0
 8001a80:	4618      	mov	r0, r3
 8001a82:	f01a fb09 	bl	801c098 <memset>
  if(adcHandle->Instance==ADC3)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a42      	ldr	r2, [pc, #264]	@ (8001b94 <HAL_ADC_MspInit+0x124>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d17d      	bne.n	8001b8c <HAL_ADC_MspInit+0x11c>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001a90:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001a94:	f04f 0300 	mov.w	r3, #0
 8001a98:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001a9c:	2304      	movs	r3, #4
 8001a9e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 8001aa0:	230a      	movs	r3, #10
 8001aa2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001aac:	2302      	movs	r3, #2
 8001aae:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001ab0:	23c0      	movs	r3, #192	@ 0xc0
 8001ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001ab4:	2320      	movs	r3, #32
 8001ab6:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001abc:	2300      	movs	r3, #0
 8001abe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ac2:	f107 0310 	add.w	r3, r7, #16
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f00d f976 	bl	800edb8 <HAL_RCCEx_PeriphCLKConfig>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <HAL_ADC_MspInit+0x66>
    {
      Error_Handler();
 8001ad2:	f001 fc1d 	bl	8003310 <Error_Handler>
    }

    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001ad6:	4b30      	ldr	r3, [pc, #192]	@ (8001b98 <HAL_ADC_MspInit+0x128>)
 8001ad8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001adc:	4a2e      	ldr	r2, [pc, #184]	@ (8001b98 <HAL_ADC_MspInit+0x128>)
 8001ade:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ae2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ae6:	4b2c      	ldr	r3, [pc, #176]	@ (8001b98 <HAL_ADC_MspInit+0x128>)
 8001ae8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001aec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001af4:	4b28      	ldr	r3, [pc, #160]	@ (8001b98 <HAL_ADC_MspInit+0x128>)
 8001af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001afa:	4a27      	ldr	r2, [pc, #156]	@ (8001b98 <HAL_ADC_MspInit+0x128>)
 8001afc:	f043 0304 	orr.w	r3, r3, #4
 8001b00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b04:	4b24      	ldr	r3, [pc, #144]	@ (8001b98 <HAL_ADC_MspInit+0x128>)
 8001b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b0a:	f003 0304 	and.w	r3, r3, #4
 8001b0e:	60bb      	str	r3, [r7, #8]
 8001b10:	68bb      	ldr	r3, [r7, #8]
    /**ADC3 GPIO Configuration
    PC2_C     ------> ADC3_INP0
    */
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8001b12:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8001b16:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8001b1a:	f002 ff3f 	bl	800499c <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA1_Stream0;
 8001b1e:	4b1f      	ldr	r3, [pc, #124]	@ (8001b9c <HAL_ADC_MspInit+0x12c>)
 8001b20:	4a1f      	ldr	r2, [pc, #124]	@ (8001ba0 <HAL_ADC_MspInit+0x130>)
 8001b22:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8001b24:	4b1d      	ldr	r3, [pc, #116]	@ (8001b9c <HAL_ADC_MspInit+0x12c>)
 8001b26:	2273      	movs	r2, #115	@ 0x73
 8001b28:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b9c <HAL_ADC_MspInit+0x12c>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b30:	4b1a      	ldr	r3, [pc, #104]	@ (8001b9c <HAL_ADC_MspInit+0x12c>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001b36:	4b19      	ldr	r3, [pc, #100]	@ (8001b9c <HAL_ADC_MspInit+0x12c>)
 8001b38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b3c:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b3e:	4b17      	ldr	r3, [pc, #92]	@ (8001b9c <HAL_ADC_MspInit+0x12c>)
 8001b40:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b44:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b46:	4b15      	ldr	r3, [pc, #84]	@ (8001b9c <HAL_ADC_MspInit+0x12c>)
 8001b48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b4c:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 8001b4e:	4b13      	ldr	r3, [pc, #76]	@ (8001b9c <HAL_ADC_MspInit+0x12c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8001b54:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <HAL_ADC_MspInit+0x12c>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b5a:	4b10      	ldr	r3, [pc, #64]	@ (8001b9c <HAL_ADC_MspInit+0x12c>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8001b60:	480e      	ldr	r0, [pc, #56]	@ (8001b9c <HAL_ADC_MspInit+0x12c>)
 8001b62:	f005 fbe7 	bl	8007334 <HAL_DMA_Init>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <HAL_ADC_MspInit+0x100>
    {
      Error_Handler();
 8001b6c:	f001 fbd0 	bl	8003310 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a0a      	ldr	r2, [pc, #40]	@ (8001b9c <HAL_ADC_MspInit+0x12c>)
 8001b74:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001b76:	4a09      	ldr	r2, [pc, #36]	@ (8001b9c <HAL_ADC_MspInit+0x12c>)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	2105      	movs	r1, #5
 8001b80:	207f      	movs	r0, #127	@ 0x7f
 8001b82:	f005 f9ad 	bl	8006ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8001b86:	207f      	movs	r0, #127	@ 0x7f
 8001b88:	f005 f9d4 	bl	8006f34 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8001b8c:	bf00      	nop
 8001b8e:	37d0      	adds	r7, #208	@ 0xd0
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	58026000 	.word	0x58026000
 8001b98:	58024400 	.word	0x58024400
 8001b9c:	2400074c 	.word	0x2400074c
 8001ba0:	40020010 	.word	0x40020010

08001ba4 <Battery_init>:
#define ADC_MAX 4095U

/* User Defined Variables (External) ------------------------------------------------------ */
uint8_t battery_level;
/* Functions  ----------------------------------------------------------------------------- */
void Battery_init(void){
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
	sum_samples = 0;
 8001ba8:	4b03      	ldr	r3, [pc, #12]	@ (8001bb8 <Battery_init+0x14>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
}
 8001bae:	bf00      	nop
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr
 8001bb8:	24000944 	.word	0x24000944

08001bbc <Battery_start_ADC_conversion>:

void Battery_start_ADC_conversion(void){
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc3, (uint32_t*)adc_dma_buffer, ADC_DMA_BUFFER_SIZE);
 8001bc0:	2205      	movs	r2, #5
 8001bc2:	4903      	ldr	r1, [pc, #12]	@ (8001bd0 <Battery_start_ADC_conversion+0x14>)
 8001bc4:	4803      	ldr	r0, [pc, #12]	@ (8001bd4 <Battery_start_ADC_conversion+0x18>)
 8001bc6:	f003 fd4b 	bl	8005660 <HAL_ADC_Start_DMA>
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	24000948 	.word	0x24000948
 8001bd4:	240006e8 	.word	0x240006e8

08001bd8 <Battery_Task>:
	}
}
*/
/* TASKS ---------------------------------------------------------------------------------- */

void Battery_Task(void* argument){
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08a      	sub	sp, #40	@ 0x28
 8001bdc:	af02      	add	r7, sp, #8
 8001bde:	6078      	str	r0, [r7, #4]
	uint16_t raw_value;
	Battery_init ();
 8001be0:	f7ff ffe0 	bl	8001ba4 <Battery_init>
	TickType_t xLastWakeTime = xTaskGetTickCount();;
 8001be4:	f018 fa2c 	bl	801a040 <xTaskGetTickCount>
 8001be8:	4603      	mov	r3, r0
 8001bea:	60fb      	str	r3, [r7, #12]
	const TickType_t xPeriod = pdMS_TO_TICKS(BATTERY_SAMPLING_TIME_MS/4);
 8001bec:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8001bf0:	61bb      	str	r3, [r7, #24]
	uint8_t n= 0;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	77fb      	strb	r3, [r7, #31]
	for(;;){
		Battery_start_ADC_conversion();
 8001bf6:	f7ff ffe1 	bl	8001bbc <Battery_start_ADC_conversion>

		/* Waits in Blocked State until Reception of data Sent from ISR */
		xQueueReceive(batteryQueue, &raw_value, portMAX_DELAY );
 8001bfa:	4b28      	ldr	r3, [pc, #160]	@ (8001c9c <Battery_Task+0xc4>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f107 0112 	add.w	r1, r7, #18
 8001c02:	f04f 32ff 	mov.w	r2, #4294967295
 8001c06:	4618      	mov	r0, r3
 8001c08:	f017 faf2 	bl	80191f0 <xQueueReceive>

		/* Convert Raw value to Volts */
		float vbat = (float)raw_value * V_REF / ADC_MAX;
 8001c0c:	8a7b      	ldrh	r3, [r7, #18]
 8001c0e:	ee07 3a90 	vmov	s15, r3
 8001c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c16:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001ca0 <Battery_Task+0xc8>
 8001c1a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c1e:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8001ca4 <Battery_Task+0xcc>
 8001c22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c26:	edc7 7a05 	vstr	s15, [r7, #20]

		/* Process Data and Display it to the user through LED toogle */
		if(vbat >= V_BATERY_LOW_LEVEL){
 8001c2a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c2e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001c32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3a:	db0b      	blt.n	8001c54 <Battery_Task+0x7c>
			HAL_GPIO_WritePin(ORANGE_LED_GPIO_Port, ORANGE_LED_Pin, GPIO_PIN_SET);
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	2102      	movs	r1, #2
 8001c40:	4819      	ldr	r0, [pc, #100]	@ (8001ca8 <Battery_Task+0xd0>)
 8001c42:	f008 fe15 	bl	800a870 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8001c46:	2200      	movs	r2, #0
 8001c48:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c4c:	4817      	ldr	r0, [pc, #92]	@ (8001cac <Battery_Task+0xd4>)
 8001c4e:	f008 fe0f 	bl	800a870 <HAL_GPIO_WritePin>
 8001c52:	e00a      	b.n	8001c6a <Battery_Task+0x92>
		}
		else{
			HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 8001c54:	2201      	movs	r2, #1
 8001c56:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c5a:	4814      	ldr	r0, [pc, #80]	@ (8001cac <Battery_Task+0xd4>)
 8001c5c:	f008 fe08 	bl	800a870 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ORANGE_LED_GPIO_Port, ORANGE_LED_Pin, GPIO_PIN_RESET);
 8001c60:	2200      	movs	r2, #0
 8001c62:	2102      	movs	r1, #2
 8001c64:	4810      	ldr	r0, [pc, #64]	@ (8001ca8 <Battery_Task+0xd0>)
 8001c66:	f008 fe03 	bl	800a870 <HAL_GPIO_WritePin>
		}
		printf("it %d: ticks: %ld vbat: %f\n", n, xLastWakeTime, vbat);
 8001c6a:	7ffb      	ldrb	r3, [r7, #31]
 8001c6c:	68fa      	ldr	r2, [r7, #12]
 8001c6e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c72:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c76:	ed8d 7b00 	vstr	d7, [sp]
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	480c      	ldr	r0, [pc, #48]	@ (8001cb0 <Battery_Task+0xd8>)
 8001c7e:	f01a f8ff 	bl	801be80 <iprintf>
		vTaskDelayUntil(&xLastWakeTime, xPeriod);
 8001c82:	f107 030c 	add.w	r3, r7, #12
 8001c86:	69b9      	ldr	r1, [r7, #24]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f018 f807 	bl	8019c9c <vTaskDelayUntil>
		n = (n+1)& sizeof(uint8_t);
 8001c8e:	7ffb      	ldrb	r3, [r7, #31]
 8001c90:	3301      	adds	r3, #1
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	f003 0301 	and.w	r3, r3, #1
 8001c98:	77fb      	strb	r3, [r7, #31]
	for(;;){
 8001c9a:	e7ac      	b.n	8001bf6 <Battery_Task+0x1e>
 8001c9c:	24002e6c 	.word	0x24002e6c
 8001ca0:	40533333 	.word	0x40533333
 8001ca4:	457ff000 	.word	0x457ff000
 8001ca8:	58021000 	.word	0x58021000
 8001cac:	58020400 	.word	0x58020400
 8001cb0:	0801e110 	.word	0x0801e110

08001cb4 <HAL_TIM_PeriodElapsedCallback>:
/* Initialize extern variables in User-Created Header files included END ------------------ */

uint8_t allow_extiB = 1;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60fb      	str	r3, [r7, #12]

	if(htim->Instance == TIM_sampling){				// Sampling for DD_MotorControl
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	4b21      	ldr	r3, [pc, #132]	@ (8001d4c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d10d      	bne.n	8001ce8 <HAL_TIM_PeriodElapsedCallback+0x34>
		if (htim == htim_sampling)
 8001ccc:	4b20      	ldr	r3, [pc, #128]	@ (8001d50 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	687a      	ldr	r2, [r7, #4]
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d12b      	bne.n	8001d2e <HAL_TIM_PeriodElapsedCallback+0x7a>
			vTaskNotifyGiveFromISR(Sampling_and_PID, &xHigherPriorityTaskWoken);
 8001cd6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d54 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f107 020c 	add.w	r2, r7, #12
 8001cde:	4611      	mov	r1, r2
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f018 ff91 	bl	801ac08 <vTaskNotifyGiveFromISR>
 8001ce6:	e022      	b.n	8001d2e <HAL_TIM_PeriodElapsedCallback+0x7a>
	}
	else if(htim->Instance == TIM17){
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a1a      	ldr	r2, [pc, #104]	@ (8001d58 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d11d      	bne.n	8001d2e <HAL_TIM_PeriodElapsedCallback+0x7a>
		if((GPIOE->IDR & GPIO_PIN_3) != (uint32_t) GPIO_PIN_RESET)
 8001cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d5c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001cf4:	691b      	ldr	r3, [r3, #16]
 8001cf6:	f003 0308 	and.w	r3, r3, #8
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d004      	beq.n	8001d08 <HAL_TIM_PeriodElapsedCallback+0x54>
			*WritePointer = 1;
 8001cfe:	4b18      	ldr	r3, [pc, #96]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2201      	movs	r2, #1
 8001d04:	701a      	strb	r2, [r3, #0]
 8001d06:	e003      	b.n	8001d10 <HAL_TIM_PeriodElapsedCallback+0x5c>
		else
			*WritePointer = 0;
 8001d08:	4b15      	ldr	r3, [pc, #84]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	701a      	strb	r2, [r3, #0]

		WritePointer ++;
 8001d10:	4b13      	ldr	r3, [pc, #76]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	3301      	adds	r3, #1
 8001d16:	4a12      	ldr	r2, [pc, #72]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001d18:	6013      	str	r3, [r2, #0]
		WritePointer = buffer + ((WritePointer - buffer) & (MAX_SIZE_BUFFER - 1));
 8001d1a:	4b11      	ldr	r3, [pc, #68]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a11      	ldr	r2, [pc, #68]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001d20:	1a9b      	subs	r3, r3, r2
 8001d22:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001d26:	4a0f      	ldr	r2, [pc, #60]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001d28:	4413      	add	r3, r2
 8001d2a:	4a0d      	ldr	r2, [pc, #52]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001d2c:	6013      	str	r3, [r2, #0]
	}

	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d007      	beq.n	8001d44 <HAL_TIM_PeriodElapsedCallback+0x90>
 8001d34:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001d36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	f3bf 8f4f 	dsb	sy
 8001d40:	f3bf 8f6f 	isb	sy
}
 8001d44:	bf00      	nop
 8001d46:	3710      	adds	r7, #16
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	24000938 	.word	0x24000938
 8001d50:	24000934 	.word	0x24000934
 8001d54:	24002e3c 	.word	0x24002e3c
 8001d58:	40014800 	.word	0x40014800
 8001d5c:	58021000 	.word	0x58021000
 8001d60:	240000bc 	.word	0x240000bc
 8001d64:	24000954 	.word	0x24000954
 8001d68:	e000ed04 	.word	0xe000ed04

08001d6c <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c){
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001d74:	2300      	movs	r3, #0
 8001d76:	60fb      	str	r3, [r7, #12]

	if (hi2c->Instance == hi2c1.Instance){
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	4b15      	ldr	r3, [pc, #84]	@ (8001dd4 <HAL_I2C_MasterTxCpltCallback+0x68>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d118      	bne.n	8001db6 <HAL_I2C_MasterTxCpltCallback+0x4a>
		switch(idSensorI2C){
 8001d84:	4b14      	ldr	r3, [pc, #80]	@ (8001dd8 <HAL_I2C_MasterTxCpltCallback+0x6c>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d002      	beq.n	8001d92 <HAL_I2C_MasterTxCpltCallback+0x26>
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d009      	beq.n	8001da4 <HAL_I2C_MasterTxCpltCallback+0x38>
		case HDC1081: vTaskNotifyGiveFromISR(HDC1081_Sensor, &xHigherPriorityTaskWoken); break;
		case CCS811: vTaskNotifyGiveFromISR(CCS811_Sensor, &xHigherPriorityTaskWoken); break;
		default: break;
 8001d90:	e011      	b.n	8001db6 <HAL_I2C_MasterTxCpltCallback+0x4a>
		case HDC1081: vTaskNotifyGiveFromISR(HDC1081_Sensor, &xHigherPriorityTaskWoken); break;
 8001d92:	4b12      	ldr	r3, [pc, #72]	@ (8001ddc <HAL_I2C_MasterTxCpltCallback+0x70>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f107 020c 	add.w	r2, r7, #12
 8001d9a:	4611      	mov	r1, r2
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f018 ff33 	bl	801ac08 <vTaskNotifyGiveFromISR>
 8001da2:	e008      	b.n	8001db6 <HAL_I2C_MasterTxCpltCallback+0x4a>
		case CCS811: vTaskNotifyGiveFromISR(CCS811_Sensor, &xHigherPriorityTaskWoken); break;
 8001da4:	4b0e      	ldr	r3, [pc, #56]	@ (8001de0 <HAL_I2C_MasterTxCpltCallback+0x74>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f107 020c 	add.w	r2, r7, #12
 8001dac:	4611      	mov	r1, r2
 8001dae:	4618      	mov	r0, r3
 8001db0:	f018 ff2a 	bl	801ac08 <vTaskNotifyGiveFromISR>
 8001db4:	bf00      	nop
		}
	}
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d007      	beq.n	8001dcc <HAL_I2C_MasterTxCpltCallback+0x60>
 8001dbc:	4b09      	ldr	r3, [pc, #36]	@ (8001de4 <HAL_I2C_MasterTxCpltCallback+0x78>)
 8001dbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	f3bf 8f4f 	dsb	sy
 8001dc8:	f3bf 8f6f 	isb	sy
}
 8001dcc:	bf00      	nop
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	24002e80 	.word	0x24002e80
 8001dd8:	24002954 	.word	0x24002954
 8001ddc:	24002e4c 	.word	0x24002e4c
 8001de0:	24002e54 	.word	0x24002e54
 8001de4:	e000ed04 	.word	0xe000ed04

08001de8 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c){
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001df0:	2300      	movs	r3, #0
 8001df2:	617b      	str	r3, [r7, #20]

	if (hi2c->Instance == hi2c1.Instance){
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	4b28      	ldr	r3, [pc, #160]	@ (8001e9c <HAL_I2C_MasterRxCpltCallback+0xb4>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d13e      	bne.n	8001e7e <HAL_I2C_MasterRxCpltCallback+0x96>
		switch(idSensorI2C){
 8001e00:	4b27      	ldr	r3, [pc, #156]	@ (8001ea0 <HAL_I2C_MasterRxCpltCallback+0xb8>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d002      	beq.n	8001e0e <HAL_I2C_MasterRxCpltCallback+0x26>
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d016      	beq.n	8001e3a <HAL_I2C_MasterRxCpltCallback+0x52>
 8001e0c:	e037      	b.n	8001e7e <HAL_I2C_MasterRxCpltCallback+0x96>
		case HDC1081:
			uint16_t raw = (HDC1081_rx_buff[0] << 8) | HDC1081_rx_buff[1];
 8001e0e:	4b25      	ldr	r3, [pc, #148]	@ (8001ea4 <HAL_I2C_MasterRxCpltCallback+0xbc>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	b21b      	sxth	r3, r3
 8001e14:	021b      	lsls	r3, r3, #8
 8001e16:	b21a      	sxth	r2, r3
 8001e18:	4b22      	ldr	r3, [pc, #136]	@ (8001ea4 <HAL_I2C_MasterRxCpltCallback+0xbc>)
 8001e1a:	785b      	ldrb	r3, [r3, #1]
 8001e1c:	b21b      	sxth	r3, r3
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	b21b      	sxth	r3, r3
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	827b      	strh	r3, [r7, #18]
			xQueueSendFromISR(HDC1081_TempRawDataQueue, &raw, &xHigherPriorityTaskWoken );
 8001e26:	4b20      	ldr	r3, [pc, #128]	@ (8001ea8 <HAL_I2C_MasterRxCpltCallback+0xc0>)
 8001e28:	6818      	ldr	r0, [r3, #0]
 8001e2a:	f107 0214 	add.w	r2, r7, #20
 8001e2e:	f107 0112 	add.w	r1, r7, #18
 8001e32:	2300      	movs	r3, #0
 8001e34:	f017 f93e 	bl	80190b4 <xQueueGenericSendFromISR>
			break;
 8001e38:	e021      	b.n	8001e7e <HAL_I2C_MasterRxCpltCallback+0x96>
		case CCS811:
			CCS811_received data;
			data.CCS811_eCO2 = (CCS811_rx_buff[0] << 8) | CCS811_rx_buff[1];
 8001e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001eac <HAL_I2C_MasterRxCpltCallback+0xc4>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	b21b      	sxth	r3, r3
 8001e40:	021b      	lsls	r3, r3, #8
 8001e42:	b21a      	sxth	r2, r3
 8001e44:	4b19      	ldr	r3, [pc, #100]	@ (8001eac <HAL_I2C_MasterRxCpltCallback+0xc4>)
 8001e46:	785b      	ldrb	r3, [r3, #1]
 8001e48:	b21b      	sxth	r3, r3
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	b21b      	sxth	r3, r3
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	81bb      	strh	r3, [r7, #12]
			data.CCS811_TVOC= (CCS811_rx_buff[2] << 8) | CCS811_rx_buff[3];
 8001e52:	4b16      	ldr	r3, [pc, #88]	@ (8001eac <HAL_I2C_MasterRxCpltCallback+0xc4>)
 8001e54:	789b      	ldrb	r3, [r3, #2]
 8001e56:	b21b      	sxth	r3, r3
 8001e58:	021b      	lsls	r3, r3, #8
 8001e5a:	b21a      	sxth	r2, r3
 8001e5c:	4b13      	ldr	r3, [pc, #76]	@ (8001eac <HAL_I2C_MasterRxCpltCallback+0xc4>)
 8001e5e:	78db      	ldrb	r3, [r3, #3]
 8001e60:	b21b      	sxth	r3, r3
 8001e62:	4313      	orrs	r3, r2
 8001e64:	b21b      	sxth	r3, r3
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	81fb      	strh	r3, [r7, #14]
			xQueueSendFromISR(CCS811_DataQueue, &data, &xHigherPriorityTaskWoken );
 8001e6a:	4b11      	ldr	r3, [pc, #68]	@ (8001eb0 <HAL_I2C_MasterRxCpltCallback+0xc8>)
 8001e6c:	6818      	ldr	r0, [r3, #0]
 8001e6e:	f107 0214 	add.w	r2, r7, #20
 8001e72:	f107 010c 	add.w	r1, r7, #12
 8001e76:	2300      	movs	r3, #0
 8001e78:	f017 f91c 	bl	80190b4 <xQueueGenericSendFromISR>
			break;
 8001e7c:	bf00      	nop
		}
	}
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d007      	beq.n	8001e94 <HAL_I2C_MasterRxCpltCallback+0xac>
 8001e84:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb4 <HAL_I2C_MasterRxCpltCallback+0xcc>)
 8001e86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	f3bf 8f4f 	dsb	sy
 8001e90:	f3bf 8f6f 	isb	sy
}
 8001e94:	bf00      	nop
 8001e96:	3718      	adds	r7, #24
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	24002e80 	.word	0x24002e80
 8001ea0:	24002954 	.word	0x24002954
 8001ea4:	2404df30 	.word	0x2404df30
 8001ea8:	24002e70 	.word	0x24002e70
 8001eac:	24002958 	.word	0x24002958
 8001eb0:	24002e74 	.word	0x24002e74
 8001eb4:	e000ed04 	.word	0xe000ed04

08001eb8 <HAL_DCMI_FrameEventCallback>:


void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi) {
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
//	taskENTER_CRITICAL();
	// S√≥ copia buffer para envio se UART livre - Sem√°foro Cheio -  e buffer pendente vazio
	if (uxSemaphoreGetCount(binSyncUART) && uart_pending_ptr == NULL) {
 8001ec0:	4b13      	ldr	r3, [pc, #76]	@ (8001f10 <HAL_DCMI_FrameEventCallback+0x58>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f017 fb85 	bl	80195d4 <uxQueueMessagesWaiting>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d01a      	beq.n	8001f06 <HAL_DCMI_FrameEventCallback+0x4e>
 8001ed0:	4b10      	ldr	r3, [pc, #64]	@ (8001f14 <HAL_DCMI_FrameEventCallback+0x5c>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d116      	bne.n	8001f06 <HAL_DCMI_FrameEventCallback+0x4e>
		uart_pending_ptr = current_dcmi_ptr;
 8001ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8001f18 <HAL_DCMI_FrameEventCallback+0x60>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a0d      	ldr	r2, [pc, #52]	@ (8001f14 <HAL_DCMI_FrameEventCallback+0x5c>)
 8001ede:	6013      	str	r3, [r2, #0]

		if (current_dcmi_ptr == frame_buffer_A)
 8001ee0:	4b0d      	ldr	r3, [pc, #52]	@ (8001f18 <HAL_DCMI_FrameEventCallback+0x60>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a0d      	ldr	r2, [pc, #52]	@ (8001f1c <HAL_DCMI_FrameEventCallback+0x64>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d103      	bne.n	8001ef2 <HAL_DCMI_FrameEventCallback+0x3a>
			current_dcmi_ptr = frame_buffer_B;
 8001eea:	4b0b      	ldr	r3, [pc, #44]	@ (8001f18 <HAL_DCMI_FrameEventCallback+0x60>)
 8001eec:	4a0c      	ldr	r2, [pc, #48]	@ (8001f20 <HAL_DCMI_FrameEventCallback+0x68>)
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	e002      	b.n	8001ef8 <HAL_DCMI_FrameEventCallback+0x40>
		else
			current_dcmi_ptr = frame_buffer_A;
 8001ef2:	4b09      	ldr	r3, [pc, #36]	@ (8001f18 <HAL_DCMI_FrameEventCallback+0x60>)
 8001ef4:	4a09      	ldr	r2, [pc, #36]	@ (8001f1c <HAL_DCMI_FrameEventCallback+0x64>)
 8001ef6:	601a      	str	r2, [r3, #0]

		xTaskNotify(Camera, BIT_WAIT_FRAME, eSetValueWithoutOverwrite);
 8001ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8001f24 <HAL_DCMI_FrameEventCallback+0x6c>)
 8001efa:	6818      	ldr	r0, [r3, #0]
 8001efc:	2300      	movs	r3, #0
 8001efe:	2204      	movs	r2, #4
 8001f00:	2101      	movs	r1, #1
 8001f02:	f018 fdbf 	bl	801aa84 <xTaskGenericNotify>
	}
//	taskEXIT_CRITICAL();
//	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	24002e60 	.word	0x24002e60
 8001f14:	2404df2c 	.word	0x2404df2c
 8001f18:	2404df28 	.word	0x2404df28
 8001f1c:	24002f28 	.word	0x24002f28
 8001f20:	24028728 	.word	0x24028728
 8001f24:	24002e58 	.word	0x24002e58

08001f28 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
//void HAL_DMA_ConvCpltCallback(DMA_HandleTypeDef *hdma){
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001f30:	2300      	movs	r3, #0
 8001f32:	613b      	str	r3, [r7, #16]
	if(hadc -> Instance == ADC3){
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a1b      	ldr	r2, [pc, #108]	@ (8001fa8 <HAL_ADC_ConvCpltCallback+0x80>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d124      	bne.n	8001f88 <HAL_ADC_ConvCpltCallback+0x60>
	// if(hdma->Instance == DMA1_Stream0){
		//HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
		sum_samples = 0;
 8001f3e:	4b1b      	ldr	r3, [pc, #108]	@ (8001fac <HAL_ADC_ConvCpltCallback+0x84>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
		//sample sum
		for(int i = 1; i < ADC_DMA_BUFFER_SIZE; i++)
 8001f44:	2301      	movs	r3, #1
 8001f46:	617b      	str	r3, [r7, #20]
 8001f48:	e00d      	b.n	8001f66 <HAL_ADC_ConvCpltCallback+0x3e>
			sum_samples += adc_dma_buffer[i];
 8001f4a:	4a19      	ldr	r2, [pc, #100]	@ (8001fb0 <HAL_ADC_ConvCpltCallback+0x88>)
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	461a      	mov	r2, r3
 8001f56:	4b15      	ldr	r3, [pc, #84]	@ (8001fac <HAL_ADC_ConvCpltCallback+0x84>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	4a13      	ldr	r2, [pc, #76]	@ (8001fac <HAL_ADC_ConvCpltCallback+0x84>)
 8001f5e:	6013      	str	r3, [r2, #0]
		for(int i = 1; i < ADC_DMA_BUFFER_SIZE; i++)
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	3301      	adds	r3, #1
 8001f64:	617b      	str	r3, [r7, #20]
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	2b04      	cmp	r3, #4
 8001f6a:	ddee      	ble.n	8001f4a <HAL_ADC_ConvCpltCallback+0x22>

		uint16_t battery_raw_value = sum_samples/(ADC_DMA_BUFFER_SIZE-1);
 8001f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fac <HAL_ADC_ConvCpltCallback+0x84>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	089b      	lsrs	r3, r3, #2
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	81fb      	strh	r3, [r7, #14]
		xQueueSendFromISR(batteryQueue, &battery_raw_value, &xHigherPriorityTaskWoken);
 8001f76:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb4 <HAL_ADC_ConvCpltCallback+0x8c>)
 8001f78:	6818      	ldr	r0, [r3, #0]
 8001f7a:	f107 0210 	add.w	r2, r7, #16
 8001f7e:	f107 010e 	add.w	r1, r7, #14
 8001f82:	2300      	movs	r3, #0
 8001f84:	f017 f896 	bl	80190b4 <xQueueGenericSendFromISR>
	}
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d007      	beq.n	8001f9e <HAL_ADC_ConvCpltCallback+0x76>
 8001f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb8 <HAL_ADC_ConvCpltCallback+0x90>)
 8001f90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	f3bf 8f4f 	dsb	sy
 8001f9a:	f3bf 8f6f 	isb	sy
}
 8001f9e:	bf00      	nop
 8001fa0:	3718      	adds	r7, #24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	58026000 	.word	0x58026000
 8001fac:	24000944 	.word	0x24000944
 8001fb0:	24000948 	.word	0x24000948
 8001fb4:	24002e6c 	.word	0x24002e6c
 8001fb8:	e000ed04 	.word	0xe000ed04

08001fbc <CCS811_Sensorinit>:
static void CCS811_SensorStart_Read(void);
static void CCS811_SensorRX_Process(void);
/* Internally used Functions in Temperature Sensor END */

/* Functions ----------------------------------------------------------------------------- */
static void CCS811_Sensorinit(void) {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af04      	add	r7, sp, #16
	CCS811_state = SENSOR_STATE_IDLE;
 8001fc2:	4b1c      	ldr	r3, [pc, #112]	@ (8002034 <CCS811_Sensorinit+0x78>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	701a      	strb	r2, [r3, #0]
	xSemaphoreTake(i2cmutex, portMAX_DELAY);
 8001fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8002038 <CCS811_Sensorinit+0x7c>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f017 f9ef 	bl	80193b4 <xQueueSemaphoreTake>
	/* Config Write Action */
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_RESET);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	2140      	movs	r1, #64	@ 0x40
 8001fda:	4818      	ldr	r0, [pc, #96]	@ (800203c <CCS811_Sensorinit+0x80>)
 8001fdc:	f008 fc48 	bl	800a870 <HAL_GPIO_WritePin>
	uint8_t reg = CCS811_APP_START_REGISTER;
 8001fe0:	23f4      	movs	r3, #244	@ 0xf4
 8001fe2:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(&hi2c1, CCS811_ADDR, &reg, 1, 1000);
 8001fe4:	1dfa      	adds	r2, r7, #7
 8001fe6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	2301      	movs	r3, #1
 8001fee:	21b6      	movs	r1, #182	@ 0xb6
 8001ff0:	4813      	ldr	r0, [pc, #76]	@ (8002040 <CCS811_Sensorinit+0x84>)
 8001ff2:	f008 fdff 	bl	800abf4 <HAL_I2C_Master_Transmit>

	vTaskDelay(pdMS_TO_TICKS(CCS811_TEMP_APP_START_READY_MS));
 8001ff6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ffa:	f017 fecf 	bl	8019d9c <vTaskDelay>

	uint8_t mode = CCS811_MEAS_MODE;
 8001ffe:	2310      	movs	r3, #16
 8002000:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c1, CCS811_ADDR, CCS811_MEAS_REGISTER, 1, &mode, 1, 1000); //modo de 1 em 1 segundo a leitura
 8002002:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002006:	9302      	str	r3, [sp, #8]
 8002008:	2301      	movs	r3, #1
 800200a:	9301      	str	r3, [sp, #4]
 800200c:	1dbb      	adds	r3, r7, #6
 800200e:	9300      	str	r3, [sp, #0]
 8002010:	2301      	movs	r3, #1
 8002012:	2201      	movs	r2, #1
 8002014:	21b6      	movs	r1, #182	@ 0xb6
 8002016:	480a      	ldr	r0, [pc, #40]	@ (8002040 <CCS811_Sensorinit+0x84>)
 8002018:	f009 f80c 	bl	800b034 <HAL_I2C_Mem_Write>
	xSemaphoreGive(i2cmutex);
 800201c:	4b06      	ldr	r3, [pc, #24]	@ (8002038 <CCS811_Sensorinit+0x7c>)
 800201e:	6818      	ldr	r0, [r3, #0]
 8002020:	2300      	movs	r3, #0
 8002022:	2200      	movs	r2, #0
 8002024:	2100      	movs	r1, #0
 8002026:	f016 ff43 	bl	8018eb0 <xQueueGenericSend>
}
 800202a:	bf00      	nop
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	24002955 	.word	0x24002955
 8002038:	24002e5c 	.word	0x24002e5c
 800203c:	58021400 	.word	0x58021400
 8002040:	24002e80 	.word	0x24002e80

08002044 <CCS811_SensorStart_Read>:

static void CCS811_SensorStart_Read(void) {
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
	idSensorI2C = CCS811;
 800204a:	4b12      	ldr	r3, [pc, #72]	@ (8002094 <CCS811_SensorStart_Read+0x50>)
 800204c:	2201      	movs	r2, #1
 800204e:	701a      	strb	r2, [r3, #0]
	xSemaphoreTake(i2cmutex, portMAX_DELAY);
 8002050:	4b11      	ldr	r3, [pc, #68]	@ (8002098 <CCS811_SensorStart_Read+0x54>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f04f 31ff 	mov.w	r1, #4294967295
 8002058:	4618      	mov	r0, r3
 800205a:	f017 f9ab 	bl	80193b4 <xQueueSemaphoreTake>
	uint8_t reg = CCS811_DATA_REGISTER;
 800205e:	2302      	movs	r3, #2
 8002060:	71bb      	strb	r3, [r7, #6]
	uint8_t ret = HAL_I2C_Master_Transmit_IT(&hi2c1, CCS811_ADDR, &reg, 1);
 8002062:	1dba      	adds	r2, r7, #6
 8002064:	2301      	movs	r3, #1
 8002066:	21b6      	movs	r1, #182	@ 0xb6
 8002068:	480c      	ldr	r0, [pc, #48]	@ (800209c <CCS811_SensorStart_Read+0x58>)
 800206a:	f008 fedb 	bl	800ae24 <HAL_I2C_Master_Transmit_IT>
 800206e:	4603      	mov	r3, r0
 8002070:	71fb      	strb	r3, [r7, #7]
	if(ret != HAL_OK)
 8002072:	79fb      	ldrb	r3, [r7, #7]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d002      	beq.n	800207e <CCS811_SensorStart_Read+0x3a>
		CCS811_state = SENSOR_STATE_IDLE;
 8002078:	4b09      	ldr	r3, [pc, #36]	@ (80020a0 <CCS811_SensorStart_Read+0x5c>)
 800207a:	2200      	movs	r2, #0
 800207c:	701a      	strb	r2, [r3, #0]
	xSemaphoreGive(i2cmutex);
 800207e:	4b06      	ldr	r3, [pc, #24]	@ (8002098 <CCS811_SensorStart_Read+0x54>)
 8002080:	6818      	ldr	r0, [r3, #0]
 8002082:	2300      	movs	r3, #0
 8002084:	2200      	movs	r2, #0
 8002086:	2100      	movs	r1, #0
 8002088:	f016 ff12 	bl	8018eb0 <xQueueGenericSend>
}
 800208c:	bf00      	nop
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	24002954 	.word	0x24002954
 8002098:	24002e5c 	.word	0x24002e5c
 800209c:	24002e80 	.word	0x24002e80
 80020a0:	24002955 	.word	0x24002955

080020a4 <CCS811_SensorRX_Process>:


static void CCS811_SensorRX_Process(void) {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
	idSensorI2C = CCS811;
 80020aa:	4b11      	ldr	r3, [pc, #68]	@ (80020f0 <CCS811_SensorRX_Process+0x4c>)
 80020ac:	2201      	movs	r2, #1
 80020ae:	701a      	strb	r2, [r3, #0]
	xSemaphoreTake(i2cmutex, portMAX_DELAY);
 80020b0:	4b10      	ldr	r3, [pc, #64]	@ (80020f4 <CCS811_SensorRX_Process+0x50>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f04f 31ff 	mov.w	r1, #4294967295
 80020b8:	4618      	mov	r0, r3
 80020ba:	f017 f97b 	bl	80193b4 <xQueueSemaphoreTake>
	uint8_t ret = HAL_I2C_Master_Receive_IT(&hi2c1, CCS811_ADDR, CCS811_rx_buff, 8);
 80020be:	2308      	movs	r3, #8
 80020c0:	4a0d      	ldr	r2, [pc, #52]	@ (80020f8 <CCS811_SensorRX_Process+0x54>)
 80020c2:	21b6      	movs	r1, #182	@ 0xb6
 80020c4:	480d      	ldr	r0, [pc, #52]	@ (80020fc <CCS811_SensorRX_Process+0x58>)
 80020c6:	f008 ff45 	bl	800af54 <HAL_I2C_Master_Receive_IT>
 80020ca:	4603      	mov	r3, r0
 80020cc:	71fb      	strb	r3, [r7, #7]
	if(ret != HAL_OK)
 80020ce:	79fb      	ldrb	r3, [r7, #7]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d002      	beq.n	80020da <CCS811_SensorRX_Process+0x36>
		CCS811_state = SENSOR_STATE_IDLE;
 80020d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002100 <CCS811_SensorRX_Process+0x5c>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	701a      	strb	r2, [r3, #0]
	xSemaphoreGive(i2cmutex);
 80020da:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <CCS811_SensorRX_Process+0x50>)
 80020dc:	6818      	ldr	r0, [r3, #0]
 80020de:	2300      	movs	r3, #0
 80020e0:	2200      	movs	r2, #0
 80020e2:	2100      	movs	r1, #0
 80020e4:	f016 fee4 	bl	8018eb0 <xQueueGenericSend>
}
 80020e8:	bf00      	nop
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	24002954 	.word	0x24002954
 80020f4:	24002e5c 	.word	0x24002e5c
 80020f8:	24002958 	.word	0x24002958
 80020fc:	24002e80 	.word	0x24002e80
 8002100:	24002955 	.word	0x24002955

08002104 <CCS811_SensorFSM>:

/* FSM ----------------------------------------------------------------------------------- */
static void CCS811_SensorFSM(TickType_t* xLastWakeTime) {
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
	switch (CCS811_state) {
 800210c:	4b24      	ldr	r3, [pc, #144]	@ (80021a0 <CCS811_SensorFSM+0x9c>)
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b03      	cmp	r3, #3
 8002112:	d83c      	bhi.n	800218e <CCS811_SensorFSM+0x8a>
 8002114:	a201      	add	r2, pc, #4	@ (adr r2, 800211c <CCS811_SensorFSM+0x18>)
 8002116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800211a:	bf00      	nop
 800211c:	0800212d 	.word	0x0800212d
 8002120:	08002143 	.word	0x08002143
 8002124:	08002155 	.word	0x08002155
 8002128:	08002161 	.word	0x08002161
	case SENSOR_STATE_IDLE:
		/* Waits in Blocked State for a interval of time: precision not required */
		vTaskDelayUntil(xLastWakeTime, pdMS_TO_TICKS(SENSOR_SAMPLING_TIME_MS));
 800212c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f017 fdb3 	bl	8019c9c <vTaskDelayUntil>
		CCS811_SensorStart_Read();
 8002136:	f7ff ff85 	bl	8002044 <CCS811_SensorStart_Read>
		CCS811_state = SENSOR_STATE_TEMP_TX;
 800213a:	4b19      	ldr	r3, [pc, #100]	@ (80021a0 <CCS811_SensorFSM+0x9c>)
 800213c:	2201      	movs	r2, #1
 800213e:	701a      	strb	r2, [r3, #0]
		break;
 8002140:	e029      	b.n	8002196 <CCS811_SensorFSM+0x92>
	case SENSOR_STATE_TEMP_TX:
		/* Waits in Blocked State for Tx callback */
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002142:	f04f 31ff 	mov.w	r1, #4294967295
 8002146:	2001      	movs	r0, #1
 8002148:	f018 fc50 	bl	801a9ec <ulTaskNotifyTake>
		CCS811_state = SENSOR_STATE_TEMP_RX_PENDING;
 800214c:	4b14      	ldr	r3, [pc, #80]	@ (80021a0 <CCS811_SensorFSM+0x9c>)
 800214e:	2202      	movs	r2, #2
 8002150:	701a      	strb	r2, [r3, #0]
		break;
 8002152:	e020      	b.n	8002196 <CCS811_SensorFSM+0x92>
	case SENSOR_STATE_TEMP_RX_PENDING:
		CCS811_SensorRX_Process();
 8002154:	f7ff ffa6 	bl	80020a4 <CCS811_SensorRX_Process>
		CCS811_state = SENSOR_STATE_TEMP_RX;
 8002158:	4b11      	ldr	r3, [pc, #68]	@ (80021a0 <CCS811_SensorFSM+0x9c>)
 800215a:	2203      	movs	r2, #3
 800215c:	701a      	strb	r2, [r3, #0]
		break;
 800215e:	e01a      	b.n	8002196 <CCS811_SensorFSM+0x92>
	case SENSOR_STATE_TEMP_RX:
		/* Waits in Blocked State for Rx callback Data*/
		CCS811_received data;
		xQueueReceive(CCS811_DataQueue, &data, portMAX_DELAY);
 8002160:	4b10      	ldr	r3, [pc, #64]	@ (80021a4 <CCS811_SensorFSM+0xa0>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f107 010c 	add.w	r1, r7, #12
 8002168:	f04f 32ff 	mov.w	r2, #4294967295
 800216c:	4618      	mov	r0, r3
 800216e:	f017 f83f 	bl	80191f0 <xQueueReceive>
		printf("C02: %d\n", data.CCS811_eCO2);
 8002172:	89bb      	ldrh	r3, [r7, #12]
 8002174:	4619      	mov	r1, r3
 8002176:	480c      	ldr	r0, [pc, #48]	@ (80021a8 <CCS811_SensorFSM+0xa4>)
 8002178:	f019 fe82 	bl	801be80 <iprintf>
		printf("TVOC: %d\n",  data.CCS811_TVOC);
 800217c:	89fb      	ldrh	r3, [r7, #14]
 800217e:	4619      	mov	r1, r3
 8002180:	480a      	ldr	r0, [pc, #40]	@ (80021ac <CCS811_SensorFSM+0xa8>)
 8002182:	f019 fe7d 	bl	801be80 <iprintf>
		CCS811_state = SENSOR_STATE_IDLE;
 8002186:	4b06      	ldr	r3, [pc, #24]	@ (80021a0 <CCS811_SensorFSM+0x9c>)
 8002188:	2200      	movs	r2, #0
 800218a:	701a      	strb	r2, [r3, #0]
		break;
 800218c:	e003      	b.n	8002196 <CCS811_SensorFSM+0x92>
	default:
		CCS811_state = SENSOR_STATE_IDLE;
 800218e:	4b04      	ldr	r3, [pc, #16]	@ (80021a0 <CCS811_SensorFSM+0x9c>)
 8002190:	2200      	movs	r2, #0
 8002192:	701a      	strb	r2, [r3, #0]
	}
}
 8002194:	e7ff      	b.n	8002196 <CCS811_SensorFSM+0x92>
 8002196:	bf00      	nop
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	24002955 	.word	0x24002955
 80021a4:	24002e74 	.word	0x24002e74
 80021a8:	0801e12c 	.word	0x0801e12c
 80021ac:	0801e138 	.word	0x0801e138

080021b0 <CCS811_SensorTask>:

/* TASKS ----------------------------------------------------------------------------------------------- */
void CCS811_SensorTask (void* argument){
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80021b8:	f017 ff42 	bl	801a040 <xTaskGetTickCount>
 80021bc:	4603      	mov	r3, r0
 80021be:	60fb      	str	r3, [r7, #12]
	CCS811_Sensorinit();
 80021c0:	f7ff fefc 	bl	8001fbc <CCS811_Sensorinit>
	vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(SENSOR_SAMPLING_TIME_MS/2));
 80021c4:	f107 030c 	add.w	r3, r7, #12
 80021c8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80021cc:	4618      	mov	r0, r3
 80021ce:	f017 fd65 	bl	8019c9c <vTaskDelayUntil>
	for(;;)
		CCS811_SensorFSM(&xLastWakeTime);
 80021d2:	f107 030c 	add.w	r3, r7, #12
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7ff ff94 	bl	8002104 <CCS811_SensorFSM>
 80021dc:	e7f9      	b.n	80021d2 <CCS811_SensorTask+0x22>
	...

080021e0 <MX_DCMI_Init>:
DCMI_HandleTypeDef hdcmi;
DMA_HandleTypeDef hdma_dcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80021e4:	4b16      	ldr	r3, [pc, #88]	@ (8002240 <MX_DCMI_Init+0x60>)
 80021e6:	4a17      	ldr	r2, [pc, #92]	@ (8002244 <MX_DCMI_Init+0x64>)
 80021e8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80021ea:	4b15      	ldr	r3, [pc, #84]	@ (8002240 <MX_DCMI_Init+0x60>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80021f0:	4b13      	ldr	r3, [pc, #76]	@ (8002240 <MX_DCMI_Init+0x60>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 80021f6:	4b12      	ldr	r3, [pc, #72]	@ (8002240 <MX_DCMI_Init+0x60>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80021fc:	4b10      	ldr	r3, [pc, #64]	@ (8002240 <MX_DCMI_Init+0x60>)
 80021fe:	2200      	movs	r2, #0
 8002200:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8002202:	4b0f      	ldr	r3, [pc, #60]	@ (8002240 <MX_DCMI_Init+0x60>)
 8002204:	2200      	movs	r2, #0
 8002206:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8002208:	4b0d      	ldr	r3, [pc, #52]	@ (8002240 <MX_DCMI_Init+0x60>)
 800220a:	2200      	movs	r2, #0
 800220c:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800220e:	4b0c      	ldr	r3, [pc, #48]	@ (8002240 <MX_DCMI_Init+0x60>)
 8002210:	2200      	movs	r2, #0
 8002212:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8002214:	4b0a      	ldr	r3, [pc, #40]	@ (8002240 <MX_DCMI_Init+0x60>)
 8002216:	2200      	movs	r2, #0
 8002218:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 800221a:	4b09      	ldr	r3, [pc, #36]	@ (8002240 <MX_DCMI_Init+0x60>)
 800221c:	2200      	movs	r2, #0
 800221e:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8002220:	4b07      	ldr	r3, [pc, #28]	@ (8002240 <MX_DCMI_Init+0x60>)
 8002222:	2200      	movs	r2, #0
 8002224:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8002226:	4b06      	ldr	r3, [pc, #24]	@ (8002240 <MX_DCMI_Init+0x60>)
 8002228:	2200      	movs	r2, #0
 800222a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 800222c:	4804      	ldr	r0, [pc, #16]	@ (8002240 <MX_DCMI_Init+0x60>)
 800222e:	f004 fe99 	bl	8006f64 <HAL_DCMI_Init>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8002238:	f001 f86a 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 800223c:	bf00      	nop
 800223e:	bd80      	pop	{r7, pc}
 8002240:	24002960 	.word	0x24002960
 8002244:	48020000 	.word	0x48020000

08002248 <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b08e      	sub	sp, #56	@ 0x38
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002250:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]
 8002258:	605a      	str	r2, [r3, #4]
 800225a:	609a      	str	r2, [r3, #8]
 800225c:	60da      	str	r2, [r3, #12]
 800225e:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a85      	ldr	r2, [pc, #532]	@ (800247c <HAL_DCMI_MspInit+0x234>)
 8002266:	4293      	cmp	r3, r2
 8002268:	f040 8104 	bne.w	8002474 <HAL_DCMI_MspInit+0x22c>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 800226c:	4b84      	ldr	r3, [pc, #528]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 800226e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002272:	4a83      	ldr	r2, [pc, #524]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 8002274:	f043 0301 	orr.w	r3, r3, #1
 8002278:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800227c:	4b80      	ldr	r3, [pc, #512]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 800227e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002282:	f003 0301 	and.w	r3, r3, #1
 8002286:	623b      	str	r3, [r7, #32]
 8002288:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800228a:	4b7d      	ldr	r3, [pc, #500]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 800228c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002290:	4a7b      	ldr	r2, [pc, #492]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 8002292:	f043 0301 	orr.w	r3, r3, #1
 8002296:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800229a:	4b79      	ldr	r3, [pc, #484]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 800229c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022a0:	f003 0301 	and.w	r3, r3, #1
 80022a4:	61fb      	str	r3, [r7, #28]
 80022a6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022a8:	4b75      	ldr	r3, [pc, #468]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 80022aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022ae:	4a74      	ldr	r2, [pc, #464]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 80022b0:	f043 0304 	orr.w	r3, r3, #4
 80022b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022b8:	4b71      	ldr	r3, [pc, #452]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 80022ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022be:	f003 0304 	and.w	r3, r3, #4
 80022c2:	61bb      	str	r3, [r7, #24]
 80022c4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022c6:	4b6e      	ldr	r3, [pc, #440]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 80022c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022cc:	4a6c      	ldr	r2, [pc, #432]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 80022ce:	f043 0308 	orr.w	r3, r3, #8
 80022d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022d6:	4b6a      	ldr	r3, [pc, #424]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 80022d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022dc:	f003 0308 	and.w	r3, r3, #8
 80022e0:	617b      	str	r3, [r7, #20]
 80022e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80022e4:	4b66      	ldr	r3, [pc, #408]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 80022e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022ea:	4a65      	ldr	r2, [pc, #404]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 80022ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022f4:	4b62      	ldr	r3, [pc, #392]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 80022f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022fe:	613b      	str	r3, [r7, #16]
 8002300:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002302:	4b5f      	ldr	r3, [pc, #380]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 8002304:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002308:	4a5d      	ldr	r2, [pc, #372]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 800230a:	f043 0302 	orr.w	r3, r3, #2
 800230e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002312:	4b5b      	ldr	r3, [pc, #364]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 8002314:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002318:	f003 0302 	and.w	r3, r3, #2
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002320:	4b57      	ldr	r3, [pc, #348]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 8002322:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002326:	4a56      	ldr	r2, [pc, #344]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 8002328:	f043 0310 	orr.w	r3, r3, #16
 800232c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002330:	4b53      	ldr	r3, [pc, #332]	@ (8002480 <HAL_DCMI_MspInit+0x238>)
 8002332:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002336:	f003 0310 	and.w	r3, r3, #16
 800233a:	60bb      	str	r3, [r7, #8]
 800233c:	68bb      	ldr	r3, [r7, #8]
    PG9     ------> DCMI_VSYNC
    PB8     ------> DCMI_D6
    PB9     ------> DCMI_D7
    PE0     ------> DCMI_D2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_9|GPIO_PIN_10;
 800233e:	f44f 63ca 	mov.w	r3, #1616	@ 0x650
 8002342:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002344:	2302      	movs	r3, #2
 8002346:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002348:	2302      	movs	r3, #2
 800234a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800234c:	2303      	movs	r3, #3
 800234e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002350:	230d      	movs	r3, #13
 8002352:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002354:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002358:	4619      	mov	r1, r3
 800235a:	484a      	ldr	r0, [pc, #296]	@ (8002484 <HAL_DCMI_MspInit+0x23c>)
 800235c:	f007 ffde 	bl	800a31c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002360:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8002364:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002366:	2302      	movs	r3, #2
 8002368:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800236a:	2302      	movs	r3, #2
 800236c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800236e:	2303      	movs	r3, #3
 8002370:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002372:	230d      	movs	r3, #13
 8002374:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002376:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800237a:	4619      	mov	r1, r3
 800237c:	4842      	ldr	r0, [pc, #264]	@ (8002488 <HAL_DCMI_MspInit+0x240>)
 800237e:	f007 ffcd 	bl	800a31c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002382:	2308      	movs	r3, #8
 8002384:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002386:	2302      	movs	r3, #2
 8002388:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800238a:	2302      	movs	r3, #2
 800238c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800238e:	2303      	movs	r3, #3
 8002390:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002392:	230d      	movs	r3, #13
 8002394:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002396:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800239a:	4619      	mov	r1, r3
 800239c:	483b      	ldr	r0, [pc, #236]	@ (800248c <HAL_DCMI_MspInit+0x244>)
 800239e:	f007 ffbd 	bl	800a31c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a8:	2302      	movs	r3, #2
 80023aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80023ac:	2302      	movs	r3, #2
 80023ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b0:	2303      	movs	r3, #3
 80023b2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80023b4:	230d      	movs	r3, #13
 80023b6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023bc:	4619      	mov	r1, r3
 80023be:	4834      	ldr	r0, [pc, #208]	@ (8002490 <HAL_DCMI_MspInit+0x248>)
 80023c0:	f007 ffac 	bl	800a31c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80023c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80023c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ca:	2302      	movs	r3, #2
 80023cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80023ce:	2302      	movs	r3, #2
 80023d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d2:	2303      	movs	r3, #3
 80023d4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80023d6:	230d      	movs	r3, #13
 80023d8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023de:	4619      	mov	r1, r3
 80023e0:	482c      	ldr	r0, [pc, #176]	@ (8002494 <HAL_DCMI_MspInit+0x24c>)
 80023e2:	f007 ff9b 	bl	800a31c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80023e6:	2301      	movs	r3, #1
 80023e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ea:	2302      	movs	r3, #2
 80023ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80023ee:	2302      	movs	r3, #2
 80023f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f2:	2303      	movs	r3, #3
 80023f4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80023f6:	230d      	movs	r3, #13
 80023f8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023fe:	4619      	mov	r1, r3
 8002400:	4825      	ldr	r0, [pc, #148]	@ (8002498 <HAL_DCMI_MspInit+0x250>)
 8002402:	f007 ff8b 	bl	800a31c <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA1_Stream1;
 8002406:	4b25      	ldr	r3, [pc, #148]	@ (800249c <HAL_DCMI_MspInit+0x254>)
 8002408:	4a25      	ldr	r2, [pc, #148]	@ (80024a0 <HAL_DCMI_MspInit+0x258>)
 800240a:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI;
 800240c:	4b23      	ldr	r3, [pc, #140]	@ (800249c <HAL_DCMI_MspInit+0x254>)
 800240e:	224b      	movs	r2, #75	@ 0x4b
 8002410:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002412:	4b22      	ldr	r3, [pc, #136]	@ (800249c <HAL_DCMI_MspInit+0x254>)
 8002414:	2200      	movs	r2, #0
 8002416:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8002418:	4b20      	ldr	r3, [pc, #128]	@ (800249c <HAL_DCMI_MspInit+0x254>)
 800241a:	2200      	movs	r2, #0
 800241c:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 800241e:	4b1f      	ldr	r3, [pc, #124]	@ (800249c <HAL_DCMI_MspInit+0x254>)
 8002420:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002424:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002426:	4b1d      	ldr	r3, [pc, #116]	@ (800249c <HAL_DCMI_MspInit+0x254>)
 8002428:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800242c:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800242e:	4b1b      	ldr	r3, [pc, #108]	@ (800249c <HAL_DCMI_MspInit+0x254>)
 8002430:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002434:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_NORMAL;
 8002436:	4b19      	ldr	r3, [pc, #100]	@ (800249c <HAL_DCMI_MspInit+0x254>)
 8002438:	2200      	movs	r2, #0
 800243a:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 800243c:	4b17      	ldr	r3, [pc, #92]	@ (800249c <HAL_DCMI_MspInit+0x254>)
 800243e:	2200      	movs	r2, #0
 8002440:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002442:	4b16      	ldr	r3, [pc, #88]	@ (800249c <HAL_DCMI_MspInit+0x254>)
 8002444:	2200      	movs	r2, #0
 8002446:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8002448:	4814      	ldr	r0, [pc, #80]	@ (800249c <HAL_DCMI_MspInit+0x254>)
 800244a:	f004 ff73 	bl	8007334 <HAL_DMA_Init>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <HAL_DCMI_MspInit+0x210>
    {
      Error_Handler();
 8002454:	f000 ff5c 	bl	8003310 <Error_Handler>
    }

    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4a10      	ldr	r2, [pc, #64]	@ (800249c <HAL_DCMI_MspInit+0x254>)
 800245c:	649a      	str	r2, [r3, #72]	@ 0x48
 800245e:	4a0f      	ldr	r2, [pc, #60]	@ (800249c <HAL_DCMI_MspInit+0x254>)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 5, 0);
 8002464:	2200      	movs	r2, #0
 8002466:	2105      	movs	r1, #5
 8002468:	204e      	movs	r0, #78	@ 0x4e
 800246a:	f004 fd39 	bl	8006ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 800246e:	204e      	movs	r0, #78	@ 0x4e
 8002470:	f004 fd60 	bl	8006f34 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 8002474:	bf00      	nop
 8002476:	3738      	adds	r7, #56	@ 0x38
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	48020000 	.word	0x48020000
 8002480:	58024400 	.word	0x58024400
 8002484:	58020000 	.word	0x58020000
 8002488:	58020800 	.word	0x58020800
 800248c:	58020c00 	.word	0x58020c00
 8002490:	58021800 	.word	0x58021800
 8002494:	58020400 	.word	0x58020400
 8002498:	58021000 	.word	0x58021000
 800249c:	240029b0 	.word	0x240029b0
 80024a0:	40020028 	.word	0x40020028

080024a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80024aa:	4b11      	ldr	r3, [pc, #68]	@ (80024f0 <MX_DMA_Init+0x4c>)
 80024ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80024b0:	4a0f      	ldr	r2, [pc, #60]	@ (80024f0 <MX_DMA_Init+0x4c>)
 80024b2:	f043 0301 	orr.w	r3, r3, #1
 80024b6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80024ba:	4b0d      	ldr	r3, [pc, #52]	@ (80024f0 <MX_DMA_Init+0x4c>)
 80024bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80024c0:	f003 0301 	and.w	r3, r3, #1
 80024c4:	607b      	str	r3, [r7, #4]
 80024c6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80024c8:	2200      	movs	r2, #0
 80024ca:	2105      	movs	r1, #5
 80024cc:	200b      	movs	r0, #11
 80024ce:	f004 fd07 	bl	8006ee0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80024d2:	200b      	movs	r0, #11
 80024d4:	f004 fd2e 	bl	8006f34 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80024d8:	2200      	movs	r2, #0
 80024da:	2105      	movs	r1, #5
 80024dc:	200c      	movs	r0, #12
 80024de:	f004 fcff 	bl	8006ee0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80024e2:	200c      	movs	r0, #12
 80024e4:	f004 fd26 	bl	8006f34 <HAL_NVIC_EnableIRQ>

}
 80024e8:	bf00      	nop
 80024ea:	3708      	adds	r7, #8
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	58024400 	.word	0x58024400

080024f4 <ESP_init>:
/*
 * void ESP_init(UART_HandleTypeDef *huart)
 * 	- Initialize the ESP UART driver.
 * 	- param: huart Pointer to the UART handle used for ESP32 communication (UART2)
 */
void ESP_init(UART_HandleTypeDef *huart){
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
	esp_uart = huart;
 80024fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002534 <ESP_init+0x40>)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6013      	str	r3, [r2, #0]
	rx_write = rx_read = rx_count = 0;
 8002502:	2200      	movs	r2, #0
 8002504:	4b0c      	ldr	r3, [pc, #48]	@ (8002538 <ESP_init+0x44>)
 8002506:	4611      	mov	r1, r2
 8002508:	8019      	strh	r1, [r3, #0]
 800250a:	4b0c      	ldr	r3, [pc, #48]	@ (800253c <ESP_init+0x48>)
 800250c:	4611      	mov	r1, r2
 800250e:	8019      	strh	r1, [r3, #0]
 8002510:	4b0b      	ldr	r3, [pc, #44]	@ (8002540 <ESP_init+0x4c>)
 8002512:	801a      	strh	r2, [r3, #0]
	HAL_UART_Receive_IT(esp_uart, &rx_buffer[rx_write], 1);
 8002514:	4b07      	ldr	r3, [pc, #28]	@ (8002534 <ESP_init+0x40>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a09      	ldr	r2, [pc, #36]	@ (8002540 <ESP_init+0x4c>)
 800251a:	8812      	ldrh	r2, [r2, #0]
 800251c:	b292      	uxth	r2, r2
 800251e:	4611      	mov	r1, r2
 8002520:	4a08      	ldr	r2, [pc, #32]	@ (8002544 <ESP_init+0x50>)
 8002522:	4411      	add	r1, r2
 8002524:	2201      	movs	r2, #1
 8002526:	4618      	mov	r0, r3
 8002528:	f012 fc9c 	bl	8014e64 <HAL_UART_Receive_IT>
}
 800252c:	bf00      	nop
 800252e:	3708      	adds	r7, #8
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	24002a28 	.word	0x24002a28
 8002538:	24002e30 	.word	0x24002e30
 800253c:	24002e2e 	.word	0x24002e2e
 8002540:	24002e2c 	.word	0x24002e2c
 8002544:	24002a2c 	.word	0x24002a2c

08002548 <is_valid_frame>:

/*
 * static bool is_valid_frame(uint8_t type, uint8_t value)
 * 	- Validates type and value range before processing
 */
static bool is_valid_frame(uint8_t type, uint8_t value) {
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	460a      	mov	r2, r1
 8002552:	71fb      	strb	r3, [r7, #7]
 8002554:	4613      	mov	r3, r2
 8002556:	71bb      	strb	r3, [r7, #6]
	if(type > MAX_TYPE) return false;
 8002558:	79fb      	ldrb	r3, [r7, #7]
 800255a:	2b03      	cmp	r3, #3
 800255c:	d901      	bls.n	8002562 <is_valid_frame+0x1a>
 800255e:	2300      	movs	r3, #0
 8002560:	e02c      	b.n	80025bc <is_valid_frame+0x74>
	switch (type) {
 8002562:	79fb      	ldrb	r3, [r7, #7]
 8002564:	2b03      	cmp	r3, #3
 8002566:	d828      	bhi.n	80025ba <is_valid_frame+0x72>
 8002568:	a201      	add	r2, pc, #4	@ (adr r2, 8002570 <is_valid_frame+0x28>)
 800256a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800256e:	bf00      	nop
 8002570:	08002581 	.word	0x08002581
 8002574:	0800259b 	.word	0x0800259b
 8002578:	080025a9 	.word	0x080025a9
 800257c:	080025ad 	.word	0x080025ad
	case ESP_CMD_ON_OFF:
		return (value == 0 || value == 1);  		// ON/OFF must be 0 or 1
 8002580:	79bb      	ldrb	r3, [r7, #6]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d002      	beq.n	800258c <is_valid_frame+0x44>
 8002586:	79bb      	ldrb	r3, [r7, #6]
 8002588:	2b01      	cmp	r3, #1
 800258a:	d101      	bne.n	8002590 <is_valid_frame+0x48>
 800258c:	2301      	movs	r3, #1
 800258e:	e000      	b.n	8002592 <is_valid_frame+0x4a>
 8002590:	2300      	movs	r3, #0
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	b2db      	uxtb	r3, r3
 8002598:	e010      	b.n	80025bc <is_valid_frame+0x74>
	case ESP_CMD_DIRECTION:
		return (value <= MAX_NUM_DIRECTIONS);	// max direction index
 800259a:	79bb      	ldrb	r3, [r7, #6]
 800259c:	2b0a      	cmp	r3, #10
 800259e:	bf94      	ite	ls
 80025a0:	2301      	movls	r3, #1
 80025a2:	2300      	movhi	r3, #0
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	e009      	b.n	80025bc <is_valid_frame+0x74>
	case ESP_CMD_SPEED:
		return (value <= MAX_PWM_VALUE);  		// any uint8_t is fine for speed
 80025a8:	2301      	movs	r3, #1
 80025aa:	e007      	b.n	80025bc <is_valid_frame+0x74>
	case ESP_CMD_SPEED_MODE:
		return (value <= MAX_NUM_SPEED_MODE);
 80025ac:	79bb      	ldrb	r3, [r7, #6]
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	bf94      	ite	ls
 80025b2:	2301      	movls	r3, #1
 80025b4:	2300      	movhi	r3, #0
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	e000      	b.n	80025bc <is_valid_frame+0x74>
	default:   return false;
 80025ba:	2300      	movs	r3, #0
	}
}
 80025bc:	4618      	mov	r0, r3
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <handle_frame>:
/*
 * static void handle_frame( uint8_t type, uint8_t value)
 * 	- split frame and parse command;
 */
static void handle_frame( uint8_t type, uint8_t value){
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b08a      	sub	sp, #40	@ 0x28
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	4603      	mov	r3, r0
 80025d0:	460a      	mov	r2, r1
 80025d2:	71fb      	strb	r3, [r7, #7]
 80025d4:	4613      	mov	r3, r2
 80025d6:	71bb      	strb	r3, [r7, #6]
	switch (type){
 80025d8:	79fb      	ldrb	r3, [r7, #7]
 80025da:	2b03      	cmp	r3, #3
 80025dc:	d85a      	bhi.n	8002694 <handle_frame+0xcc>
 80025de:	a201      	add	r2, pc, #4	@ (adr r2, 80025e4 <handle_frame+0x1c>)
 80025e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025e4:	080025f5 	.word	0x080025f5
 80025e8:	08002611 	.word	0x08002611
 80025ec:	08002657 	.word	0x08002657
 80025f0:	08002681 	.word	0x08002681
	case ESP_CMD_ON_OFF:
		//turn_on_off_f(value);
		BaseType_t result = xQueueSend(on_off_Queue, &value, pdMS_TO_TICKS(20));
 80025f4:	4b2c      	ldr	r3, [pc, #176]	@ (80026a8 <handle_frame+0xe0>)
 80025f6:	6818      	ldr	r0, [r3, #0]
 80025f8:	1db9      	adds	r1, r7, #6
 80025fa:	2300      	movs	r3, #0
 80025fc:	2214      	movs	r2, #20
 80025fe:	f016 fc57 	bl	8018eb0 <xQueueGenericSend>
 8002602:	61b8      	str	r0, [r7, #24]
		if (result != pdPASS) {
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d046      	beq.n	8002698 <handle_frame+0xd0>
			uint8_t a = 0;
 800260a:	2300      	movs	r3, #0
 800260c:	75fb      	strb	r3, [r7, #23]
		}
		break;
 800260e:	e043      	b.n	8002698 <handle_frame+0xd0>
	case ESP_CMD_DIRECTION:
		//update_movement((direction)value);
		configASSERT( movementQueue != NULL );
 8002610:	4b26      	ldr	r3, [pc, #152]	@ (80026ac <handle_frame+0xe4>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10b      	bne.n	8002630 <handle_frame+0x68>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800261c:	f383 8811 	msr	BASEPRI, r3
 8002620:	f3bf 8f6f 	isb	sy
 8002624:	f3bf 8f4f 	dsb	sy
 8002628:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800262a:	bf00      	nop
 800262c:	bf00      	nop
 800262e:	e7fd      	b.n	800262c <handle_frame+0x64>
		MovementCommand cmd = {.dir = (direction)value, .force_stop = false};
 8002630:	79bb      	ldrb	r3, [r7, #6]
 8002632:	733b      	strb	r3, [r7, #12]
 8002634:	2300      	movs	r3, #0
 8002636:	737b      	strb	r3, [r7, #13]
		BaseType_t result1 = xQueueSend(movementQueue, &cmd, 0);
 8002638:	4b1c      	ldr	r3, [pc, #112]	@ (80026ac <handle_frame+0xe4>)
 800263a:	6818      	ldr	r0, [r3, #0]
 800263c:	f107 010c 	add.w	r1, r7, #12
 8002640:	2300      	movs	r3, #0
 8002642:	2200      	movs	r2, #0
 8002644:	f016 fc34 	bl	8018eb0 <xQueueGenericSend>
 8002648:	6238      	str	r0, [r7, #32]
		if (result1 != pdPASS) {
 800264a:	6a3b      	ldr	r3, [r7, #32]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d025      	beq.n	800269c <handle_frame+0xd4>
			uint8_t a = 0;
 8002650:	2300      	movs	r3, #0
 8002652:	77fb      	strb	r3, [r7, #31]
		}
		break;
 8002654:	e022      	b.n	800269c <handle_frame+0xd4>
	case ESP_CMD_SPEED:
		// 0 -255 convert to 0- 100
		uint8_t speed = (value * (uint8_t)speed_mode)/255;
 8002656:	79bb      	ldrb	r3, [r7, #6]
 8002658:	461a      	mov	r2, r3
 800265a:	4b15      	ldr	r3, [pc, #84]	@ (80026b0 <handle_frame+0xe8>)
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	fb02 f303 	mul.w	r3, r2, r3
 8002662:	4a14      	ldr	r2, [pc, #80]	@ (80026b4 <handle_frame+0xec>)
 8002664:	fb82 1203 	smull	r1, r2, r2, r3
 8002668:	441a      	add	r2, r3
 800266a:	11d2      	asrs	r2, r2, #7
 800266c:	17db      	asrs	r3, r3, #31
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		update_speed((int)speed);
 8002674:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002678:	4618      	mov	r0, r3
 800267a:	f000 fe5d 	bl	8003338 <update_speed>
		break;
 800267e:	e00e      	b.n	800269e <handle_frame+0xd6>
	case ESP_CMD_SPEED_MODE:
		if(!value)speed_mode = SLOW;
 8002680:	79bb      	ldrb	r3, [r7, #6]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d103      	bne.n	800268e <handle_frame+0xc6>
 8002686:	4b0a      	ldr	r3, [pc, #40]	@ (80026b0 <handle_frame+0xe8>)
 8002688:	221e      	movs	r2, #30
 800268a:	701a      	strb	r2, [r3, #0]
		else speed_mode = FAST;
	default:
		break;
 800268c:	e002      	b.n	8002694 <handle_frame+0xcc>
		else speed_mode = FAST;
 800268e:	4b08      	ldr	r3, [pc, #32]	@ (80026b0 <handle_frame+0xe8>)
 8002690:	2264      	movs	r2, #100	@ 0x64
 8002692:	701a      	strb	r2, [r3, #0]
		break;
 8002694:	bf00      	nop
 8002696:	e002      	b.n	800269e <handle_frame+0xd6>
		break;
 8002698:	bf00      	nop
 800269a:	e000      	b.n	800269e <handle_frame+0xd6>
		break;
 800269c:	bf00      	nop
	}
}
 800269e:	bf00      	nop
 80026a0:	3728      	adds	r7, #40	@ 0x28
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	24002e64 	.word	0x24002e64
 80026ac:	24002e68 	.word	0x24002e68
 80026b0:	2400000e 	.word	0x2400000e
 80026b4:	80808081 	.word	0x80808081

080026b8 <ESP_processBufferTask>:
 * void ESP_processBuffer(void *argument)
 * 	- Triggered by task notification sent from interrupt
 * 	- Process any pending frames in the reception buffer.
 *	- Should be called regularly in the main loop.
 */
void ESP_processBufferTask(void *argument){
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]


	for(;;){
		/* Waits Notification in Blocked State */
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80026c0:	f04f 31ff 	mov.w	r1, #4294967295
 80026c4:	2001      	movs	r0, #1
 80026c6:	f018 f991 	bl	801a9ec <ulTaskNotifyTake>
		//printf("trigger\n");
		/* Check if there was actually something received */
		if ((rx_write - rx_read + RX_BUFFER_SIZE) % RX_BUFFER_SIZE >= FRAME_SIZE){
 80026ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002778 <ESP_processBufferTask+0xc0>)
 80026cc:	881b      	ldrh	r3, [r3, #0]
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	461a      	mov	r2, r3
 80026d2:	4b2a      	ldr	r3, [pc, #168]	@ (800277c <ESP_processBufferTask+0xc4>)
 80026d4:	881b      	ldrh	r3, [r3, #0]
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80026de:	425a      	negs	r2, r3
 80026e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026e4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80026e8:	bf58      	it	pl
 80026ea:	4253      	negpl	r3, r2
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	dd3f      	ble.n	8002770 <ESP_processBufferTask+0xb8>
			uint8_t type = rx_buffer[rx_read];
 80026f0:	4b22      	ldr	r3, [pc, #136]	@ (800277c <ESP_processBufferTask+0xc4>)
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	461a      	mov	r2, r3
 80026f8:	4b21      	ldr	r3, [pc, #132]	@ (8002780 <ESP_processBufferTask+0xc8>)
 80026fa:	5c9b      	ldrb	r3, [r3, r2]
 80026fc:	73fb      	strb	r3, [r7, #15]
			uint8_t value = rx_buffer[(rx_read + 1) % RX_BUFFER_SIZE];
 80026fe:	4b1f      	ldr	r3, [pc, #124]	@ (800277c <ESP_processBufferTask+0xc4>)
 8002700:	881b      	ldrh	r3, [r3, #0]
 8002702:	b29b      	uxth	r3, r3
 8002704:	3301      	adds	r3, #1
 8002706:	425a      	negs	r2, r3
 8002708:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800270c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002710:	bf58      	it	pl
 8002712:	4253      	negpl	r3, r2
 8002714:	4a1a      	ldr	r2, [pc, #104]	@ (8002780 <ESP_processBufferTask+0xc8>)
 8002716:	5cd3      	ldrb	r3, [r2, r3]
 8002718:	73bb      	strb	r3, [r7, #14]

			if(is_valid_frame(type, value))
 800271a:	7bba      	ldrb	r2, [r7, #14]
 800271c:	7bfb      	ldrb	r3, [r7, #15]
 800271e:	4611      	mov	r1, r2
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff ff11 	bl	8002548 <is_valid_frame>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d006      	beq.n	800273a <ESP_processBufferTask+0x82>
				handle_frame(type, value);
 800272c:	7bba      	ldrb	r2, [r7, #14]
 800272e:	7bfb      	ldrb	r3, [r7, #15]
 8002730:	4611      	mov	r1, r2
 8002732:	4618      	mov	r0, r3
 8002734:	f7ff ff48 	bl	80025c8 <handle_frame>
 8002738:	e005      	b.n	8002746 <ESP_processBufferTask+0x8e>
			else
				printf("[ESP] Discard frame: type=0x%02X val=0x%02X\n", type, value);
 800273a:	7bfb      	ldrb	r3, [r7, #15]
 800273c:	7bba      	ldrb	r2, [r7, #14]
 800273e:	4619      	mov	r1, r3
 8002740:	4810      	ldr	r0, [pc, #64]	@ (8002784 <ESP_processBufferTask+0xcc>)
 8002742:	f019 fb9d 	bl	801be80 <iprintf>

			rx_read = (rx_read + FRAME_SIZE) % RX_BUFFER_SIZE;
 8002746:	4b0d      	ldr	r3, [pc, #52]	@ (800277c <ESP_processBufferTask+0xc4>)
 8002748:	881b      	ldrh	r3, [r3, #0]
 800274a:	b29b      	uxth	r3, r3
 800274c:	3302      	adds	r3, #2
 800274e:	425a      	negs	r2, r3
 8002750:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002754:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002758:	bf58      	it	pl
 800275a:	4253      	negpl	r3, r2
 800275c:	b29a      	uxth	r2, r3
 800275e:	4b07      	ldr	r3, [pc, #28]	@ (800277c <ESP_processBufferTask+0xc4>)
 8002760:	801a      	strh	r2, [r3, #0]
			rx_count -= FRAME_SIZE;
 8002762:	4b09      	ldr	r3, [pc, #36]	@ (8002788 <ESP_processBufferTask+0xd0>)
 8002764:	881b      	ldrh	r3, [r3, #0]
 8002766:	b29b      	uxth	r3, r3
 8002768:	3b02      	subs	r3, #2
 800276a:	b29a      	uxth	r2, r3
 800276c:	4b06      	ldr	r3, [pc, #24]	@ (8002788 <ESP_processBufferTask+0xd0>)
 800276e:	801a      	strh	r2, [r3, #0]
		}
		vTaskDelay(pdMS_TO_TICKS(10));
 8002770:	200a      	movs	r0, #10
 8002772:	f017 fb13 	bl	8019d9c <vTaskDelay>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002776:	e7a3      	b.n	80026c0 <ESP_processBufferTask+0x8>
 8002778:	24002e2c 	.word	0x24002e2c
 800277c:	24002e2e 	.word	0x24002e2e
 8002780:	24002a2c 	.word	0x24002a2c
 8002784:	0801e144 	.word	0x0801e144
 8002788:	24002e30 	.word	0x24002e30

0800278c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800278c:	b580      	push	{r7, lr}
 800278e:	b088      	sub	sp, #32
 8002790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of uartMutex */
  uartMutexHandle = osMutexNew(&uartMutex_attributes);
 8002792:	4880      	ldr	r0, [pc, #512]	@ (8002994 <MX_FREERTOS_Init+0x208>)
 8002794:	f015 fc4c 	bl	8018030 <osMutexNew>
 8002798:	4603      	mov	r3, r0
 800279a:	4a7f      	ldr	r2, [pc, #508]	@ (8002998 <MX_FREERTOS_Init+0x20c>)
 800279c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */

  i2cmutex = xSemaphoreCreateMutex();
 800279e:	2001      	movs	r0, #1
 80027a0:	f016 fb53 	bl	8018e4a <xQueueCreateMutex>
 80027a4:	4603      	mov	r3, r0
 80027a6:	4a7d      	ldr	r2, [pc, #500]	@ (800299c <MX_FREERTOS_Init+0x210>)
 80027a8:	6013      	str	r3, [r2, #0]
  configASSERT(i2cmutex  != NULL);
 80027aa:	4b7c      	ldr	r3, [pc, #496]	@ (800299c <MX_FREERTOS_Init+0x210>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10b      	bne.n	80027ca <MX_FREERTOS_Init+0x3e>
	__asm volatile
 80027b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027b6:	f383 8811 	msr	BASEPRI, r3
 80027ba:	f3bf 8f6f 	isb	sy
 80027be:	f3bf 8f4f 	dsb	sy
 80027c2:	61fb      	str	r3, [r7, #28]
}
 80027c4:	bf00      	nop
 80027c6:	bf00      	nop
 80027c8:	e7fd      	b.n	80027c6 <MX_FREERTOS_Init+0x3a>
  binSyncUART = xSemaphoreCreateBinary();
 80027ca:	2203      	movs	r2, #3
 80027cc:	2100      	movs	r1, #0
 80027ce:	2001      	movs	r0, #1
 80027d0:	f016 fac3 	bl	8018d5a <xQueueGenericCreate>
 80027d4:	4603      	mov	r3, r0
 80027d6:	4a72      	ldr	r2, [pc, #456]	@ (80029a0 <MX_FREERTOS_Init+0x214>)
 80027d8:	6013      	str	r3, [r2, #0]
  configASSERT(binSyncUART  != NULL);
 80027da:	4b71      	ldr	r3, [pc, #452]	@ (80029a0 <MX_FREERTOS_Init+0x214>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d10b      	bne.n	80027fa <MX_FREERTOS_Init+0x6e>
	__asm volatile
 80027e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027e6:	f383 8811 	msr	BASEPRI, r3
 80027ea:	f3bf 8f6f 	isb	sy
 80027ee:	f3bf 8f4f 	dsb	sy
 80027f2:	61bb      	str	r3, [r7, #24]
}
 80027f4:	bf00      	nop
 80027f6:	bf00      	nop
 80027f8:	e7fd      	b.n	80027f6 <MX_FREERTOS_Init+0x6a>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	on_off_Queue = xQueueCreate(20, sizeof(uint8_t));
 80027fa:	2200      	movs	r2, #0
 80027fc:	2101      	movs	r1, #1
 80027fe:	2014      	movs	r0, #20
 8002800:	f016 faab 	bl	8018d5a <xQueueGenericCreate>
 8002804:	4603      	mov	r3, r0
 8002806:	4a67      	ldr	r2, [pc, #412]	@ (80029a4 <MX_FREERTOS_Init+0x218>)
 8002808:	6013      	str	r3, [r2, #0]
	configASSERT(on_off_Queue != NULL);
 800280a:	4b66      	ldr	r3, [pc, #408]	@ (80029a4 <MX_FREERTOS_Init+0x218>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d10b      	bne.n	800282a <MX_FREERTOS_Init+0x9e>
	__asm volatile
 8002812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002816:	f383 8811 	msr	BASEPRI, r3
 800281a:	f3bf 8f6f 	isb	sy
 800281e:	f3bf 8f4f 	dsb	sy
 8002822:	617b      	str	r3, [r7, #20]
}
 8002824:	bf00      	nop
 8002826:	bf00      	nop
 8002828:	e7fd      	b.n	8002826 <MX_FREERTOS_Init+0x9a>
	movementQueue = xQueueCreate(4, sizeof(MovementCommand));
 800282a:	2200      	movs	r2, #0
 800282c:	2102      	movs	r1, #2
 800282e:	2004      	movs	r0, #4
 8002830:	f016 fa93 	bl	8018d5a <xQueueGenericCreate>
 8002834:	4603      	mov	r3, r0
 8002836:	4a5c      	ldr	r2, [pc, #368]	@ (80029a8 <MX_FREERTOS_Init+0x21c>)
 8002838:	6013      	str	r3, [r2, #0]
	configASSERT(movementQueue != NULL);
 800283a:	4b5b      	ldr	r3, [pc, #364]	@ (80029a8 <MX_FREERTOS_Init+0x21c>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10b      	bne.n	800285a <MX_FREERTOS_Init+0xce>
	__asm volatile
 8002842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002846:	f383 8811 	msr	BASEPRI, r3
 800284a:	f3bf 8f6f 	isb	sy
 800284e:	f3bf 8f4f 	dsb	sy
 8002852:	613b      	str	r3, [r7, #16]
}
 8002854:	bf00      	nop
 8002856:	bf00      	nop
 8002858:	e7fd      	b.n	8002856 <MX_FREERTOS_Init+0xca>
	batteryQueue = xQueueCreate(4, sizeof(uint16_t));
 800285a:	2200      	movs	r2, #0
 800285c:	2102      	movs	r1, #2
 800285e:	2004      	movs	r0, #4
 8002860:	f016 fa7b 	bl	8018d5a <xQueueGenericCreate>
 8002864:	4603      	mov	r3, r0
 8002866:	4a51      	ldr	r2, [pc, #324]	@ (80029ac <MX_FREERTOS_Init+0x220>)
 8002868:	6013      	str	r3, [r2, #0]
	configASSERT(batteryQueue != NULL);
 800286a:	4b50      	ldr	r3, [pc, #320]	@ (80029ac <MX_FREERTOS_Init+0x220>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d10b      	bne.n	800288a <MX_FREERTOS_Init+0xfe>
	__asm volatile
 8002872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002876:	f383 8811 	msr	BASEPRI, r3
 800287a:	f3bf 8f6f 	isb	sy
 800287e:	f3bf 8f4f 	dsb	sy
 8002882:	60fb      	str	r3, [r7, #12]
}
 8002884:	bf00      	nop
 8002886:	bf00      	nop
 8002888:	e7fd      	b.n	8002886 <MX_FREERTOS_Init+0xfa>
	HDC1081_TempRawDataQueue = xQueueCreate(10, sizeof(uint16_t));
 800288a:	2200      	movs	r2, #0
 800288c:	2102      	movs	r1, #2
 800288e:	200a      	movs	r0, #10
 8002890:	f016 fa63 	bl	8018d5a <xQueueGenericCreate>
 8002894:	4603      	mov	r3, r0
 8002896:	4a46      	ldr	r2, [pc, #280]	@ (80029b0 <MX_FREERTOS_Init+0x224>)
 8002898:	6013      	str	r3, [r2, #0]
	configASSERT(HDC1081_TempRawDataQueue != NULL);
 800289a:	4b45      	ldr	r3, [pc, #276]	@ (80029b0 <MX_FREERTOS_Init+0x224>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d10b      	bne.n	80028ba <MX_FREERTOS_Init+0x12e>
	__asm volatile
 80028a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028a6:	f383 8811 	msr	BASEPRI, r3
 80028aa:	f3bf 8f6f 	isb	sy
 80028ae:	f3bf 8f4f 	dsb	sy
 80028b2:	60bb      	str	r3, [r7, #8]
}
 80028b4:	bf00      	nop
 80028b6:	bf00      	nop
 80028b8:	e7fd      	b.n	80028b6 <MX_FREERTOS_Init+0x12a>
	CCS811_DataQueue = xQueueCreate(10, sizeof(CCS811_received));
 80028ba:	2200      	movs	r2, #0
 80028bc:	2104      	movs	r1, #4
 80028be:	200a      	movs	r0, #10
 80028c0:	f016 fa4b 	bl	8018d5a <xQueueGenericCreate>
 80028c4:	4603      	mov	r3, r0
 80028c6:	4a3b      	ldr	r2, [pc, #236]	@ (80029b4 <MX_FREERTOS_Init+0x228>)
 80028c8:	6013      	str	r3, [r2, #0]
	configASSERT(CCS811_DataQueue != NULL);
 80028ca:	4b3a      	ldr	r3, [pc, #232]	@ (80029b4 <MX_FREERTOS_Init+0x228>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d10b      	bne.n	80028ea <MX_FREERTOS_Init+0x15e>
	__asm volatile
 80028d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028d6:	f383 8811 	msr	BASEPRI, r3
 80028da:	f3bf 8f6f 	isb	sy
 80028de:	f3bf 8f4f 	dsb	sy
 80028e2:	607b      	str	r3, [r7, #4]
}
 80028e4:	bf00      	nop
 80028e6:	bf00      	nop
 80028e8:	e7fd      	b.n	80028e6 <MX_FREERTOS_Init+0x15a>

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of nothing */
  nothingHandle = osThreadNew(nothingTask, NULL, &nothing_attributes);
 80028ea:	4a33      	ldr	r2, [pc, #204]	@ (80029b8 <MX_FREERTOS_Init+0x22c>)
 80028ec:	2100      	movs	r1, #0
 80028ee:	4833      	ldr	r0, [pc, #204]	@ (80029bc <MX_FREERTOS_Init+0x230>)
 80028f0:	f015 faec 	bl	8017ecc <osThreadNew>
 80028f4:	4603      	mov	r3, r0
 80028f6:	4a32      	ldr	r2, [pc, #200]	@ (80029c0 <MX_FREERTOS_Init+0x234>)
 80028f8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  ESP_processBuffer = osThreadNew (ESP_processBufferTask, NULL, &ESP_processBuffer_attributes);
 80028fa:	4a32      	ldr	r2, [pc, #200]	@ (80029c4 <MX_FREERTOS_Init+0x238>)
 80028fc:	2100      	movs	r1, #0
 80028fe:	4832      	ldr	r0, [pc, #200]	@ (80029c8 <MX_FREERTOS_Init+0x23c>)
 8002900:	f015 fae4 	bl	8017ecc <osThreadNew>
 8002904:	4603      	mov	r3, r0
 8002906:	4a31      	ldr	r2, [pc, #196]	@ (80029cc <MX_FREERTOS_Init+0x240>)
 8002908:	6013      	str	r3, [r2, #0]
  uartTransmit = osThreadNew (uartTransmitTask, NULL, &uartTransmit_attributes);
 800290a:	4a31      	ldr	r2, [pc, #196]	@ (80029d0 <MX_FREERTOS_Init+0x244>)
 800290c:	2100      	movs	r1, #0
 800290e:	4831      	ldr	r0, [pc, #196]	@ (80029d4 <MX_FREERTOS_Init+0x248>)
 8002910:	f015 fadc 	bl	8017ecc <osThreadNew>
 8002914:	4603      	mov	r3, r0
 8002916:	4a30      	ldr	r2, [pc, #192]	@ (80029d8 <MX_FREERTOS_Init+0x24c>)
 8002918:	6013      	str	r3, [r2, #0]
  Sampling_and_PID = osThreadNew (Sampling_and_PID_Task, NULL, &Sampling_and_PID_attributes);
 800291a:	4a30      	ldr	r2, [pc, #192]	@ (80029dc <MX_FREERTOS_Init+0x250>)
 800291c:	2100      	movs	r1, #0
 800291e:	4830      	ldr	r0, [pc, #192]	@ (80029e0 <MX_FREERTOS_Init+0x254>)
 8002920:	f015 fad4 	bl	8017ecc <osThreadNew>
 8002924:	4603      	mov	r3, r0
 8002926:	4a2f      	ldr	r2, [pc, #188]	@ (80029e4 <MX_FREERTOS_Init+0x258>)
 8002928:	6013      	str	r3, [r2, #0]
  ParkingSensors = osThreadNew (ParkingSensors_Task, NULL, &ParkingSensors_attributes);
 800292a:	4a2f      	ldr	r2, [pc, #188]	@ (80029e8 <MX_FREERTOS_Init+0x25c>)
 800292c:	2100      	movs	r1, #0
 800292e:	482f      	ldr	r0, [pc, #188]	@ (80029ec <MX_FREERTOS_Init+0x260>)
 8002930:	f015 facc 	bl	8017ecc <osThreadNew>
 8002934:	4603      	mov	r3, r0
 8002936:	4a2e      	ldr	r2, [pc, #184]	@ (80029f0 <MX_FREERTOS_Init+0x264>)
 8002938:	6013      	str	r3, [r2, #0]
  turn_on_off = osThreadNew (turn_on_off_Task, NULL, &turn_on_off_attributes);
 800293a:	4a2e      	ldr	r2, [pc, #184]	@ (80029f4 <MX_FREERTOS_Init+0x268>)
 800293c:	2100      	movs	r1, #0
 800293e:	482e      	ldr	r0, [pc, #184]	@ (80029f8 <MX_FREERTOS_Init+0x26c>)
 8002940:	f015 fac4 	bl	8017ecc <osThreadNew>
 8002944:	4603      	mov	r3, r0
 8002946:	4a2d      	ldr	r2, [pc, #180]	@ (80029fc <MX_FREERTOS_Init+0x270>)
 8002948:	6013      	str	r3, [r2, #0]
  MovementControl = osThreadNew (MovementControl_Task, NULL, &MovementControl_attributes);
 800294a:	4a2d      	ldr	r2, [pc, #180]	@ (8002a00 <MX_FREERTOS_Init+0x274>)
 800294c:	2100      	movs	r1, #0
 800294e:	482d      	ldr	r0, [pc, #180]	@ (8002a04 <MX_FREERTOS_Init+0x278>)
 8002950:	f015 fabc 	bl	8017ecc <osThreadNew>
 8002954:	4603      	mov	r3, r0
 8002956:	4a2c      	ldr	r2, [pc, #176]	@ (8002a08 <MX_FREERTOS_Init+0x27c>)
 8002958:	6013      	str	r3, [r2, #0]
  HDC1081_Sensor = osThreadNew (HDC1081_SensorTask, NULL, &HDC1081_Sensor_attributes);
 800295a:	4a2c      	ldr	r2, [pc, #176]	@ (8002a0c <MX_FREERTOS_Init+0x280>)
 800295c:	2100      	movs	r1, #0
 800295e:	482c      	ldr	r0, [pc, #176]	@ (8002a10 <MX_FREERTOS_Init+0x284>)
 8002960:	f015 fab4 	bl	8017ecc <osThreadNew>
 8002964:	4603      	mov	r3, r0
 8002966:	4a2b      	ldr	r2, [pc, #172]	@ (8002a14 <MX_FREERTOS_Init+0x288>)
 8002968:	6013      	str	r3, [r2, #0]
  BatteryRead = osThreadNew (Battery_Task, NULL, &BatteryRead_attributes);
 800296a:	4a2b      	ldr	r2, [pc, #172]	@ (8002a18 <MX_FREERTOS_Init+0x28c>)
 800296c:	2100      	movs	r1, #0
 800296e:	482b      	ldr	r0, [pc, #172]	@ (8002a1c <MX_FREERTOS_Init+0x290>)
 8002970:	f015 faac 	bl	8017ecc <osThreadNew>
 8002974:	4603      	mov	r3, r0
 8002976:	4a2a      	ldr	r2, [pc, #168]	@ (8002a20 <MX_FREERTOS_Init+0x294>)
 8002978:	6013      	str	r3, [r2, #0]
  CCS811_Sensor = osThreadNew (CCS811_SensorTask, NULL, &CCS811_Sensor_attributes);
 800297a:	4a2a      	ldr	r2, [pc, #168]	@ (8002a24 <MX_FREERTOS_Init+0x298>)
 800297c:	2100      	movs	r1, #0
 800297e:	482a      	ldr	r0, [pc, #168]	@ (8002a28 <MX_FREERTOS_Init+0x29c>)
 8002980:	f015 faa4 	bl	8017ecc <osThreadNew>
 8002984:	4603      	mov	r3, r0
 8002986:	4a29      	ldr	r2, [pc, #164]	@ (8002a2c <MX_FREERTOS_Init+0x2a0>)
 8002988:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800298a:	bf00      	nop
 800298c:	3720      	adds	r7, #32
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	0801ed64 	.word	0x0801ed64
 8002998:	24002e7c 	.word	0x24002e7c
 800299c:	24002e5c 	.word	0x24002e5c
 80029a0:	24002e60 	.word	0x24002e60
 80029a4:	24002e64 	.word	0x24002e64
 80029a8:	24002e68 	.word	0x24002e68
 80029ac:	24002e6c 	.word	0x24002e6c
 80029b0:	24002e70 	.word	0x24002e70
 80029b4:	24002e74 	.word	0x24002e74
 80029b8:	0801ed40 	.word	0x0801ed40
 80029bc:	08002a31 	.word	0x08002a31
 80029c0:	24002e78 	.word	0x24002e78
 80029c4:	0801ebfc 	.word	0x0801ebfc
 80029c8:	080026b9 	.word	0x080026b9
 80029cc:	24002e34 	.word	0x24002e34
 80029d0:	0801ec20 	.word	0x0801ec20
 80029d4:	080011d1 	.word	0x080011d1
 80029d8:	24002e38 	.word	0x24002e38
 80029dc:	0801ec44 	.word	0x0801ec44
 80029e0:	08000f75 	.word	0x08000f75
 80029e4:	24002e3c 	.word	0x24002e3c
 80029e8:	0801ec68 	.word	0x0801ec68
 80029ec:	08001989 	.word	0x08001989
 80029f0:	24002e40 	.word	0x24002e40
 80029f4:	0801ec8c 	.word	0x0801ec8c
 80029f8:	08000fc5 	.word	0x08000fc5
 80029fc:	24002e44 	.word	0x24002e44
 8002a00:	0801ecb0 	.word	0x0801ecb0
 8002a04:	080010d9 	.word	0x080010d9
 8002a08:	24002e48 	.word	0x24002e48
 8002a0c:	0801ecd4 	.word	0x0801ecd4
 8002a10:	08003595 	.word	0x08003595
 8002a14:	24002e4c 	.word	0x24002e4c
 8002a18:	0801ecf8 	.word	0x0801ecf8
 8002a1c:	08001bd9 	.word	0x08001bd9
 8002a20:	24002e50 	.word	0x24002e50
 8002a24:	0801ed1c 	.word	0x0801ed1c
 8002a28:	080021b1 	.word	0x080021b1
 8002a2c:	24002e54 	.word	0x24002e54

08002a30 <nothingTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_nothingTask */
void nothingTask(void *argument)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN nothingTask */
  /* Infinite loop */
  for(;;)
  {
    osThreadYield();
 8002a38:	f015 fada 	bl	8017ff0 <osThreadYield>
 8002a3c:	e7fc      	b.n	8002a38 <nothingTask+0x8>
	...

08002a40 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08c      	sub	sp, #48	@ 0x30
 8002a44:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a46:	f107 031c 	add.w	r3, r7, #28
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	601a      	str	r2, [r3, #0]
 8002a4e:	605a      	str	r2, [r3, #4]
 8002a50:	609a      	str	r2, [r3, #8]
 8002a52:	60da      	str	r2, [r3, #12]
 8002a54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a56:	4ba1      	ldr	r3, [pc, #644]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a5c:	4a9f      	ldr	r2, [pc, #636]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002a5e:	f043 0310 	orr.w	r3, r3, #16
 8002a62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a66:	4b9d      	ldr	r3, [pc, #628]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a6c:	f003 0310 	and.w	r3, r3, #16
 8002a70:	61bb      	str	r3, [r7, #24]
 8002a72:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a74:	4b99      	ldr	r3, [pc, #612]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002a76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a7a:	4a98      	ldr	r2, [pc, #608]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002a7c:	f043 0304 	orr.w	r3, r3, #4
 8002a80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a84:	4b95      	ldr	r3, [pc, #596]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002a86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a8a:	f003 0304 	and.w	r3, r3, #4
 8002a8e:	617b      	str	r3, [r7, #20]
 8002a90:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a92:	4b92      	ldr	r3, [pc, #584]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002a94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a98:	4a90      	ldr	r2, [pc, #576]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002a9a:	f043 0320 	orr.w	r3, r3, #32
 8002a9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002aa2:	4b8e      	ldr	r3, [pc, #568]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002aa8:	f003 0320 	and.w	r3, r3, #32
 8002aac:	613b      	str	r3, [r7, #16]
 8002aae:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab0:	4b8a      	ldr	r3, [pc, #552]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002ab2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ab6:	4a89      	ldr	r2, [pc, #548]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002ab8:	f043 0301 	orr.w	r3, r3, #1
 8002abc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002ac0:	4b86      	ldr	r3, [pc, #536]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002ac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	60fb      	str	r3, [r7, #12]
 8002acc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ace:	4b83      	ldr	r3, [pc, #524]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ad4:	4a81      	ldr	r2, [pc, #516]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002ad6:	f043 0302 	orr.w	r3, r3, #2
 8002ada:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002ade:	4b7f      	ldr	r3, [pc, #508]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002ae0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	60bb      	str	r3, [r7, #8]
 8002aea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002aec:	4b7b      	ldr	r3, [pc, #492]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002af2:	4a7a      	ldr	r2, [pc, #488]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002af4:	f043 0308 	orr.w	r3, r3, #8
 8002af8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002afc:	4b77      	ldr	r3, [pc, #476]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b02:	f003 0308 	and.w	r3, r3, #8
 8002b06:	607b      	str	r3, [r7, #4]
 8002b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002b0a:	4b74      	ldr	r3, [pc, #464]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002b0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b10:	4a72      	ldr	r2, [pc, #456]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002b12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b1a:	4b70      	ldr	r3, [pc, #448]	@ (8002cdc <MX_GPIO_Init+0x29c>)
 8002b1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b24:	603b      	str	r3, [r7, #0]
 8002b26:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Front_In1_M1_Pin|DCMI_RSET_Pin|Back_In2_M3_Pin|Back_In3_M4_Pin
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f24e 1106 	movw	r1, #57606	@ 0xe106
 8002b2e:	486c      	ldr	r0, [pc, #432]	@ (8002ce0 <MX_GPIO_Init+0x2a0>)
 8002b30:	f007 fe9e 	bl	800a870 <HAL_GPIO_WritePin>
                          |Back_In4_M4_Pin|ORANGE_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W_R_GAS_GPIO_Port, W_R_GAS_Pin, GPIO_PIN_RESET);
 8002b34:	2200      	movs	r2, #0
 8002b36:	2140      	movs	r1, #64	@ 0x40
 8002b38:	486a      	ldr	r0, [pc, #424]	@ (8002ce4 <MX_GPIO_Init+0x2a4>)
 8002b3a:	f007 fe99 	bl	800a870 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, On_Off_Pin|RED_LED_Pin|Front_In2_M1_Pin, GPIO_PIN_RESET);
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f24c 0101 	movw	r1, #49153	@ 0xc001
 8002b44:	4868      	ldr	r0, [pc, #416]	@ (8002ce8 <MX_GPIO_Init+0x2a8>)
 8002b46:	f007 fe93 	bl	800a870 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|Back_In1_M3_Pin|Front_In3_M2_Pin|Front_In4_M2_Pin, GPIO_PIN_RESET);
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f44f 414c 	mov.w	r1, #52224	@ 0xcc00
 8002b50:	4866      	ldr	r0, [pc, #408]	@ (8002cec <MX_GPIO_Init+0x2ac>)
 8002b52:	f007 fe8d 	bl	800a870 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Front_In1_M1_Pin DCMI_RSET_Pin Back_In2_M3_Pin Back_In3_M4_Pin
                           Back_In4_M4_Pin ORANGE_LED_Pin */
  GPIO_InitStruct.Pin = Front_In1_M1_Pin|DCMI_RSET_Pin|Back_In2_M3_Pin|Back_In3_M4_Pin
 8002b56:	f24e 1306 	movw	r3, #57606	@ 0xe106
 8002b5a:	61fb      	str	r3, [r7, #28]
                          |Back_In4_M4_Pin|ORANGE_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b60:	2300      	movs	r3, #0
 8002b62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b64:	2300      	movs	r3, #0
 8002b66:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b68:	f107 031c 	add.w	r3, r7, #28
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	485c      	ldr	r0, [pc, #368]	@ (8002ce0 <MX_GPIO_Init+0x2a0>)
 8002b70:	f007 fbd4 	bl	800a31c <HAL_GPIO_Init>

  /*Configure GPIO pin : UltrassonicSensors_Pin */
  GPIO_InitStruct.Pin = UltrassonicSensors_Pin;
 8002b74:	2308      	movs	r3, #8
 8002b76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(UltrassonicSensors_GPIO_Port, &GPIO_InitStruct);
 8002b80:	f107 031c 	add.w	r3, r7, #28
 8002b84:	4619      	mov	r1, r3
 8002b86:	4856      	ldr	r0, [pc, #344]	@ (8002ce0 <MX_GPIO_Init+0x2a0>)
 8002b88:	f007 fbc8 	bl	800a31c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002b8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b92:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002b96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b9c:	f107 031c 	add.w	r3, r7, #28
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4853      	ldr	r0, [pc, #332]	@ (8002cf0 <MX_GPIO_Init+0x2b0>)
 8002ba4:	f007 fbba 	bl	800a31c <HAL_GPIO_Init>

  /*Configure GPIO pin : W_R_GAS_Pin */
  GPIO_InitStruct.Pin = W_R_GAS_Pin;
 8002ba8:	2340      	movs	r3, #64	@ 0x40
 8002baa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bac:	2301      	movs	r3, #1
 8002bae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(W_R_GAS_GPIO_Port, &GPIO_InitStruct);
 8002bb8:	f107 031c 	add.w	r3, r7, #28
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	4849      	ldr	r0, [pc, #292]	@ (8002ce4 <MX_GPIO_Init+0x2a4>)
 8002bc0:	f007 fbac 	bl	800a31c <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_GAS_Pin */
  GPIO_InitStruct.Pin = INT_GAS_Pin;
 8002bc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002bc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002bca:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002bce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(INT_GAS_GPIO_Port, &GPIO_InitStruct);
 8002bd4:	f107 031c 	add.w	r3, r7, #28
 8002bd8:	4619      	mov	r1, r3
 8002bda:	4842      	ldr	r0, [pc, #264]	@ (8002ce4 <MX_GPIO_Init+0x2a4>)
 8002bdc:	f007 fb9e 	bl	800a31c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002be0:	2332      	movs	r3, #50	@ 0x32
 8002be2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be4:	2302      	movs	r3, #2
 8002be6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be8:	2300      	movs	r3, #0
 8002bea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bec:	2300      	movs	r3, #0
 8002bee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002bf0:	230b      	movs	r3, #11
 8002bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bf4:	f107 031c 	add.w	r3, r7, #28
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	483d      	ldr	r0, [pc, #244]	@ (8002cf0 <MX_GPIO_Init+0x2b0>)
 8002bfc:	f007 fb8e 	bl	800a31c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002c00:	2306      	movs	r3, #6
 8002c02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c04:	2302      	movs	r3, #2
 8002c06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002c10:	230b      	movs	r3, #11
 8002c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c14:	f107 031c 	add.w	r3, r7, #28
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4836      	ldr	r0, [pc, #216]	@ (8002cf4 <MX_GPIO_Init+0x2b4>)
 8002c1c:	f007 fb7e 	bl	800a31c <HAL_GPIO_Init>

  /*Configure GPIO pins : On_Off_Pin RED_LED_Pin Front_In2_M1_Pin */
  GPIO_InitStruct.Pin = On_Off_Pin|RED_LED_Pin|Front_In2_M1_Pin;
 8002c20:	f24c 0301 	movw	r3, #49153	@ 0xc001
 8002c24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c26:	2301      	movs	r3, #1
 8002c28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c32:	f107 031c 	add.w	r3, r7, #28
 8002c36:	4619      	mov	r1, r3
 8002c38:	482b      	ldr	r0, [pc, #172]	@ (8002ce8 <MX_GPIO_Init+0x2a8>)
 8002c3a:	f007 fb6f 	bl	800a31c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002c3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c44:	2302      	movs	r3, #2
 8002c46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002c50:	230b      	movs	r3, #11
 8002c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c54:	f107 031c 	add.w	r3, r7, #28
 8002c58:	4619      	mov	r1, r3
 8002c5a:	4823      	ldr	r0, [pc, #140]	@ (8002ce8 <MX_GPIO_Init+0x2a8>)
 8002c5c:	f007 fb5e 	bl	800a31c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin Back_In1_M3_Pin Front_In3_M2_Pin Front_In4_M2_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|Back_In1_M3_Pin|Front_In3_M2_Pin|Front_In4_M2_Pin;
 8002c60:	f44f 434c 	mov.w	r3, #52224	@ 0xcc00
 8002c64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c66:	2301      	movs	r3, #1
 8002c68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c72:	f107 031c 	add.w	r3, r7, #28
 8002c76:	4619      	mov	r1, r3
 8002c78:	481c      	ldr	r0, [pc, #112]	@ (8002cec <MX_GPIO_Init+0x2ac>)
 8002c7a:	f007 fb4f 	bl	800a31c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002c7e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002c82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c84:	2302      	movs	r3, #2
 8002c86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8002c90:	230a      	movs	r3, #10
 8002c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c94:	f107 031c 	add.w	r3, r7, #28
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4816      	ldr	r0, [pc, #88]	@ (8002cf4 <MX_GPIO_Init+0x2b4>)
 8002c9c:	f007 fb3e 	bl	800a31c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8002ca0:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002caa:	2300      	movs	r3, #0
 8002cac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002cb2:	230b      	movs	r3, #11
 8002cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002cb6:	f107 031c 	add.w	r3, r7, #28
 8002cba:	4619      	mov	r1, r3
 8002cbc:	480e      	ldr	r0, [pc, #56]	@ (8002cf8 <MX_GPIO_Init+0x2b8>)
 8002cbe:	f007 fb2d 	bl	800a31c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	2105      	movs	r1, #5
 8002cc6:	2028      	movs	r0, #40	@ 0x28
 8002cc8:	f004 f90a 	bl	8006ee0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002ccc:	2028      	movs	r0, #40	@ 0x28
 8002cce:	f004 f931 	bl	8006f34 <HAL_NVIC_EnableIRQ>

}
 8002cd2:	bf00      	nop
 8002cd4:	3730      	adds	r7, #48	@ 0x30
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	58024400 	.word	0x58024400
 8002ce0:	58021000 	.word	0x58021000
 8002ce4:	58021400 	.word	0x58021400
 8002ce8:	58020400 	.word	0x58020400
 8002cec:	58020c00 	.word	0x58020c00
 8002cf0:	58020800 	.word	0x58020800
 8002cf4:	58020000 	.word	0x58020000
 8002cf8:	58021800 	.word	0x58021800

08002cfc <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002d00:	4b1b      	ldr	r3, [pc, #108]	@ (8002d70 <MX_I2C1_Init+0x74>)
 8002d02:	4a1c      	ldr	r2, [pc, #112]	@ (8002d74 <MX_I2C1_Init+0x78>)
 8002d04:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8002d06:	4b1a      	ldr	r3, [pc, #104]	@ (8002d70 <MX_I2C1_Init+0x74>)
 8002d08:	4a1b      	ldr	r2, [pc, #108]	@ (8002d78 <MX_I2C1_Init+0x7c>)
 8002d0a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002d0c:	4b18      	ldr	r3, [pc, #96]	@ (8002d70 <MX_I2C1_Init+0x74>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d12:	4b17      	ldr	r3, [pc, #92]	@ (8002d70 <MX_I2C1_Init+0x74>)
 8002d14:	2201      	movs	r2, #1
 8002d16:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d18:	4b15      	ldr	r3, [pc, #84]	@ (8002d70 <MX_I2C1_Init+0x74>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002d1e:	4b14      	ldr	r3, [pc, #80]	@ (8002d70 <MX_I2C1_Init+0x74>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002d24:	4b12      	ldr	r3, [pc, #72]	@ (8002d70 <MX_I2C1_Init+0x74>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d2a:	4b11      	ldr	r3, [pc, #68]	@ (8002d70 <MX_I2C1_Init+0x74>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d30:	4b0f      	ldr	r3, [pc, #60]	@ (8002d70 <MX_I2C1_Init+0x74>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d36:	480e      	ldr	r0, [pc, #56]	@ (8002d70 <MX_I2C1_Init+0x74>)
 8002d38:	f007 fe2e 	bl	800a998 <HAL_I2C_Init>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002d42:	f000 fae5 	bl	8003310 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002d46:	2100      	movs	r1, #0
 8002d48:	4809      	ldr	r0, [pc, #36]	@ (8002d70 <MX_I2C1_Init+0x74>)
 8002d4a:	f00a faab 	bl	800d2a4 <HAL_I2CEx_ConfigAnalogFilter>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d001      	beq.n	8002d58 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002d54:	f000 fadc 	bl	8003310 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002d58:	2100      	movs	r1, #0
 8002d5a:	4805      	ldr	r0, [pc, #20]	@ (8002d70 <MX_I2C1_Init+0x74>)
 8002d5c:	f00a fb18 	bl	800d390 <HAL_I2CEx_ConfigDigitalFilter>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002d66:	f000 fad3 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002d6a:	bf00      	nop
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	24002e80 	.word	0x24002e80
 8002d74:	40005400 	.word	0x40005400
 8002d78:	00707cbb 	.word	0x00707cbb

08002d7c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002d80:	4b1b      	ldr	r3, [pc, #108]	@ (8002df0 <MX_I2C2_Init+0x74>)
 8002d82:	4a1c      	ldr	r2, [pc, #112]	@ (8002df4 <MX_I2C2_Init+0x78>)
 8002d84:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00707CBB;
 8002d86:	4b1a      	ldr	r3, [pc, #104]	@ (8002df0 <MX_I2C2_Init+0x74>)
 8002d88:	4a1b      	ldr	r2, [pc, #108]	@ (8002df8 <MX_I2C2_Init+0x7c>)
 8002d8a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002d8c:	4b18      	ldr	r3, [pc, #96]	@ (8002df0 <MX_I2C2_Init+0x74>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d92:	4b17      	ldr	r3, [pc, #92]	@ (8002df0 <MX_I2C2_Init+0x74>)
 8002d94:	2201      	movs	r2, #1
 8002d96:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d98:	4b15      	ldr	r3, [pc, #84]	@ (8002df0 <MX_I2C2_Init+0x74>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002d9e:	4b14      	ldr	r3, [pc, #80]	@ (8002df0 <MX_I2C2_Init+0x74>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002da4:	4b12      	ldr	r3, [pc, #72]	@ (8002df0 <MX_I2C2_Init+0x74>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002daa:	4b11      	ldr	r3, [pc, #68]	@ (8002df0 <MX_I2C2_Init+0x74>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002db0:	4b0f      	ldr	r3, [pc, #60]	@ (8002df0 <MX_I2C2_Init+0x74>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002db6:	480e      	ldr	r0, [pc, #56]	@ (8002df0 <MX_I2C2_Init+0x74>)
 8002db8:	f007 fdee 	bl	800a998 <HAL_I2C_Init>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002dc2:	f000 faa5 	bl	8003310 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	4809      	ldr	r0, [pc, #36]	@ (8002df0 <MX_I2C2_Init+0x74>)
 8002dca:	f00a fa6b 	bl	800d2a4 <HAL_I2CEx_ConfigAnalogFilter>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d001      	beq.n	8002dd8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002dd4:	f000 fa9c 	bl	8003310 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002dd8:	2100      	movs	r1, #0
 8002dda:	4805      	ldr	r0, [pc, #20]	@ (8002df0 <MX_I2C2_Init+0x74>)
 8002ddc:	f00a fad8 	bl	800d390 <HAL_I2CEx_ConfigDigitalFilter>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002de6:	f000 fa93 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002dea:	bf00      	nop
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	24002ed4 	.word	0x24002ed4
 8002df4:	40005800 	.word	0x40005800
 8002df8:	00707cbb 	.word	0x00707cbb

08002dfc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b0bc      	sub	sp, #240	@ 0xf0
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e04:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	605a      	str	r2, [r3, #4]
 8002e0e:	609a      	str	r2, [r3, #8]
 8002e10:	60da      	str	r2, [r3, #12]
 8002e12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e14:	f107 0318 	add.w	r3, r7, #24
 8002e18:	22c0      	movs	r2, #192	@ 0xc0
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f019 f93b 	bl	801c098 <memset>
  if(i2cHandle->Instance==I2C1)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a51      	ldr	r2, [pc, #324]	@ (8002f6c <HAL_I2C_MspInit+0x170>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d14e      	bne.n	8002eca <HAL_I2C_MspInit+0xce>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002e2c:	f04f 0208 	mov.w	r2, #8
 8002e30:	f04f 0300 	mov.w	r3, #0
 8002e34:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e3e:	f107 0318 	add.w	r3, r7, #24
 8002e42:	4618      	mov	r0, r3
 8002e44:	f00b ffb8 	bl	800edb8 <HAL_RCCEx_PeriphCLKConfig>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002e4e:	f000 fa5f 	bl	8003310 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e52:	4b47      	ldr	r3, [pc, #284]	@ (8002f70 <HAL_I2C_MspInit+0x174>)
 8002e54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e58:	4a45      	ldr	r2, [pc, #276]	@ (8002f70 <HAL_I2C_MspInit+0x174>)
 8002e5a:	f043 0302 	orr.w	r3, r3, #2
 8002e5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002e62:	4b43      	ldr	r3, [pc, #268]	@ (8002f70 <HAL_I2C_MspInit+0x174>)
 8002e64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e68:	f003 0302 	and.w	r3, r3, #2
 8002e6c:	617b      	str	r3, [r7, #20]
 8002e6e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e70:	23c0      	movs	r3, #192	@ 0xc0
 8002e72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e76:	2312      	movs	r3, #18
 8002e78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e82:	2300      	movs	r3, #0
 8002e84:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e88:	2304      	movs	r3, #4
 8002e8a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e8e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002e92:	4619      	mov	r1, r3
 8002e94:	4837      	ldr	r0, [pc, #220]	@ (8002f74 <HAL_I2C_MspInit+0x178>)
 8002e96:	f007 fa41 	bl	800a31c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e9a:	4b35      	ldr	r3, [pc, #212]	@ (8002f70 <HAL_I2C_MspInit+0x174>)
 8002e9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002ea0:	4a33      	ldr	r2, [pc, #204]	@ (8002f70 <HAL_I2C_MspInit+0x174>)
 8002ea2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002ea6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002eaa:	4b31      	ldr	r3, [pc, #196]	@ (8002f70 <HAL_I2C_MspInit+0x174>)
 8002eac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002eb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002eb4:	613b      	str	r3, [r7, #16]
 8002eb6:	693b      	ldr	r3, [r7, #16]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8002eb8:	2200      	movs	r2, #0
 8002eba:	2105      	movs	r1, #5
 8002ebc:	201f      	movs	r0, #31
 8002ebe:	f004 f80f 	bl	8006ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002ec2:	201f      	movs	r0, #31
 8002ec4:	f004 f836 	bl	8006f34 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8002ec8:	e04b      	b.n	8002f62 <HAL_I2C_MspInit+0x166>
  else if(i2cHandle->Instance==I2C2)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a2a      	ldr	r2, [pc, #168]	@ (8002f78 <HAL_I2C_MspInit+0x17c>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d146      	bne.n	8002f62 <HAL_I2C_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002ed4:	f04f 0208 	mov.w	r2, #8
 8002ed8:	f04f 0300 	mov.w	r3, #0
 8002edc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ee6:	f107 0318 	add.w	r3, r7, #24
 8002eea:	4618      	mov	r0, r3
 8002eec:	f00b ff64 	bl	800edb8 <HAL_RCCEx_PeriphCLKConfig>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <HAL_I2C_MspInit+0xfe>
      Error_Handler();
 8002ef6:	f000 fa0b 	bl	8003310 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002efa:	4b1d      	ldr	r3, [pc, #116]	@ (8002f70 <HAL_I2C_MspInit+0x174>)
 8002efc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f00:	4a1b      	ldr	r2, [pc, #108]	@ (8002f70 <HAL_I2C_MspInit+0x174>)
 8002f02:	f043 0302 	orr.w	r3, r3, #2
 8002f06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002f0a:	4b19      	ldr	r3, [pc, #100]	@ (8002f70 <HAL_I2C_MspInit+0x174>)
 8002f0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f10:	f003 0302 	and.w	r3, r3, #2
 8002f14:	60fb      	str	r3, [r7, #12]
 8002f16:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002f18:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002f1c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f20:	2312      	movs	r3, #18
 8002f22:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f26:	2301      	movs	r3, #1
 8002f28:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002f32:	2304      	movs	r3, #4
 8002f34:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f38:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	480d      	ldr	r0, [pc, #52]	@ (8002f74 <HAL_I2C_MspInit+0x178>)
 8002f40:	f007 f9ec 	bl	800a31c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002f44:	4b0a      	ldr	r3, [pc, #40]	@ (8002f70 <HAL_I2C_MspInit+0x174>)
 8002f46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002f4a:	4a09      	ldr	r2, [pc, #36]	@ (8002f70 <HAL_I2C_MspInit+0x174>)
 8002f4c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f50:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002f54:	4b06      	ldr	r3, [pc, #24]	@ (8002f70 <HAL_I2C_MspInit+0x174>)
 8002f56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002f5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f5e:	60bb      	str	r3, [r7, #8]
 8002f60:	68bb      	ldr	r3, [r7, #8]
}
 8002f62:	bf00      	nop
 8002f64:	37f0      	adds	r7, #240	@ 0xf0
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40005400 	.word	0x40005400
 8002f70:	58024400 	.word	0x58024400
 8002f74:	58020400 	.word	0x58020400
 8002f78:	40005800 	.word	0x40005800

08002f7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af02      	add	r7, sp, #8
	int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/* Wait until CPU2 boots and enters in stop mode or timeout*/
	timeout = 0xFFFF;
 8002f82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f86:	607b      	str	r3, [r7, #4]
	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8002f88:	bf00      	nop
 8002f8a:	4b8a      	ldr	r3, [pc, #552]	@ (80031b4 <main+0x238>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d004      	beq.n	8002fa0 <main+0x24>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	1e5a      	subs	r2, r3, #1
 8002f9a:	607a      	str	r2, [r7, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	dcf4      	bgt.n	8002f8a <main+0xe>
	if ( timeout < 0 )
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	da01      	bge.n	8002faa <main+0x2e>
	{
		Error_Handler();
 8002fa6:	f000 f9b3 	bl	8003310 <Error_Handler>
	}
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002faa:	f001 fca3 	bl	80048f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002fae:	f000 f92d 	bl	800320c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 8002fb2:	4b80      	ldr	r3, [pc, #512]	@ (80031b4 <main+0x238>)
 8002fb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002fb8:	4a7e      	ldr	r2, [pc, #504]	@ (80031b4 <main+0x238>)
 8002fba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002fbe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002fc2:	4b7c      	ldr	r3, [pc, #496]	@ (80031b4 <main+0x238>)
 8002fc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002fc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fcc:	603b      	str	r3, [r7, #0]
 8002fce:	683b      	ldr	r3, [r7, #0]
	/*Take HSEM */
	HAL_HSEM_FastTake(HSEM_ID_0);
 8002fd0:	2000      	movs	r0, #0
 8002fd2:	f007 fc9f 	bl	800a914 <HAL_HSEM_FastTake>
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release(HSEM_ID_0,0);
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	2000      	movs	r0, #0
 8002fda:	f007 fcbb 	bl	800a954 <HAL_HSEM_Release>
	/* wait until CPU2 wakes up from stop mode */
	timeout = 0xFFFF;
 8002fde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fe2:	607b      	str	r3, [r7, #4]
	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8002fe4:	bf00      	nop
 8002fe6:	4b73      	ldr	r3, [pc, #460]	@ (80031b4 <main+0x238>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d104      	bne.n	8002ffc <main+0x80>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	1e5a      	subs	r2, r3, #1
 8002ff6:	607a      	str	r2, [r7, #4]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	dcf4      	bgt.n	8002fe6 <main+0x6a>
	if ( timeout < 0 )
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	da01      	bge.n	8003006 <main+0x8a>
	{
		Error_Handler();
 8003002:	f000 f985 	bl	8003310 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003006:	f7ff fd1b 	bl	8002a40 <MX_GPIO_Init>
  MX_DMA_Init();
 800300a:	f7ff fa4b 	bl	80024a4 <MX_DMA_Init>
  MX_TIM4_Init();
 800300e:	f000 fecf 	bl	8003db0 <MX_TIM4_Init>
  MX_TIM7_Init();
 8003012:	f000 ffb3 	bl	8003f7c <MX_TIM7_Init>
  MX_USART3_UART_Init();
 8003016:	f001 fb07 	bl	8004628 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 800301a:	f7ff fe6f 	bl	8002cfc <MX_I2C1_Init>
  MX_TIM6_Init();
 800301e:	f000 ff77 	bl	8003f10 <MX_TIM6_Init>
  MX_ADC3_Init();
 8003022:	f7fe fcbd 	bl	80019a0 <MX_ADC3_Init>
  MX_DCMI_Init();
 8003026:	f7ff f8db 	bl	80021e0 <MX_DCMI_Init>
  MX_I2C2_Init();
 800302a:	f7ff fea7 	bl	8002d7c <MX_I2C2_Init>
  MX_TIM3_Init();
 800302e:	f000 fe4f 	bl	8003cd0 <MX_TIM3_Init>
  MX_SPI1_Init();
 8003032:	f000 fabf 	bl	80035b4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8003036:	f001 faa9 	bl	800458c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800303a:	f000 fd9b 	bl	8003b74 <MX_TIM1_Init>
  MX_TIM2_Init();
 800303e:	f000 fdf3 	bl	8003c28 <MX_TIM2_Init>
  MX_TIM5_Init();
 8003042:	f000 ff0b 	bl	8003e5c <MX_TIM5_Init>
  MX_TIM8_Init();
 8003046:	f000 ffcf 	bl	8003fe8 <MX_TIM8_Init>
  MX_TIM17_Init();
 800304a:	f001 f827 	bl	800409c <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

	//init_vkey(&Button,GPIOC,GPIO_PIN_13, &htim16, TIM16);

	set_On_Off(GPIOB, GPIO_PIN_0);
 800304e:	2101      	movs	r1, #1
 8003050:	4859      	ldr	r0, [pc, #356]	@ (80031b8 <main+0x23c>)
 8003052:	f7fd fbf9 	bl	8000848 <set_On_Off>
	set_sampling_parameters(&htim7, TIM7, 10);
 8003056:	220a      	movs	r2, #10
 8003058:	4958      	ldr	r1, [pc, #352]	@ (80031bc <main+0x240>)
 800305a:	4859      	ldr	r0, [pc, #356]	@ (80031c0 <main+0x244>)
 800305c:	f7fd fcb0 	bl	80009c0 <set_sampling_parameters>

	set_Ports(1, GPIOE, GPIOB);
 8003060:	4a55      	ldr	r2, [pc, #340]	@ (80031b8 <main+0x23c>)
 8003062:	4958      	ldr	r1, [pc, #352]	@ (80031c4 <main+0x248>)
 8003064:	2001      	movs	r0, #1
 8003066:	f7fd fc19 	bl	800089c <set_Ports>
	set_Pins(1, GPIO_PIN_2, GPIO_PIN_15);
 800306a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800306e:	2104      	movs	r1, #4
 8003070:	2001      	movs	r0, #1
 8003072:	f7fd fc33 	bl	80008dc <set_Pins>
	set_pid(1, 1, 0.45, 1.1, 0.67);
 8003076:	eddf 1a54 	vldr	s3, [pc, #336]	@ 80031c8 <main+0x24c>
 800307a:	ed9f 1a54 	vldr	s2, [pc, #336]	@ 80031cc <main+0x250>
 800307e:	eddf 0a54 	vldr	s1, [pc, #336]	@ 80031d0 <main+0x254>
 8003082:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003086:	2001      	movs	r0, #1
 8003088:	f7fd fd16 	bl	8000ab8 <set_pid>
	set_PWM_parameters(1, &htim3, TIM_CHANNEL_4, 330, 1000);
 800308c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003090:	9300      	str	r3, [sp, #0]
 8003092:	f44f 73a5 	mov.w	r3, #330	@ 0x14a
 8003096:	220c      	movs	r2, #12
 8003098:	494e      	ldr	r1, [pc, #312]	@ (80031d4 <main+0x258>)
 800309a:	2001      	movs	r0, #1
 800309c:	f7fd fc40 	bl	8000920 <set_PWM_parameters>
	set_encoder_parameters(1, &htim1, TIM_CHANNEL_1, TIM_CHANNEL_2);
 80030a0:	2304      	movs	r3, #4
 80030a2:	2200      	movs	r2, #0
 80030a4:	494c      	ldr	r1, [pc, #304]	@ (80031d8 <main+0x25c>)
 80030a6:	2001      	movs	r0, #1
 80030a8:	f7fd fcda 	bl	8000a60 <set_encoder_parameters>

	set_Ports(2, GPIOD, GPIOD);
 80030ac:	4a4b      	ldr	r2, [pc, #300]	@ (80031dc <main+0x260>)
 80030ae:	494b      	ldr	r1, [pc, #300]	@ (80031dc <main+0x260>)
 80030b0:	2002      	movs	r0, #2
 80030b2:	f7fd fbf3 	bl	800089c <set_Ports>
	set_Pins(2, GPIO_PIN_14, GPIO_PIN_15);
 80030b6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80030ba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80030be:	2002      	movs	r0, #2
 80030c0:	f7fd fc0c 	bl	80008dc <set_Pins>
	set_pid(2, 1, 0.3, 0.6, 0.67);
 80030c4:	eddf 1a40 	vldr	s3, [pc, #256]	@ 80031c8 <main+0x24c>
 80030c8:	ed9f 1a45 	vldr	s2, [pc, #276]	@ 80031e0 <main+0x264>
 80030cc:	eddf 0a45 	vldr	s1, [pc, #276]	@ 80031e4 <main+0x268>
 80030d0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80030d4:	2002      	movs	r0, #2
 80030d6:	f7fd fcef 	bl	8000ab8 <set_pid>
	set_PWM_parameters(2, &htim3, TIM_CHANNEL_2, 330, 1000);
 80030da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030de:	9300      	str	r3, [sp, #0]
 80030e0:	f44f 73a5 	mov.w	r3, #330	@ 0x14a
 80030e4:	2204      	movs	r2, #4
 80030e6:	493b      	ldr	r1, [pc, #236]	@ (80031d4 <main+0x258>)
 80030e8:	2002      	movs	r0, #2
 80030ea:	f7fd fc19 	bl	8000920 <set_PWM_parameters>
	set_encoder_parameters(2, &htim2, TIM_CHANNEL_1, TIM_CHANNEL_2);
 80030ee:	2304      	movs	r3, #4
 80030f0:	2200      	movs	r2, #0
 80030f2:	493d      	ldr	r1, [pc, #244]	@ (80031e8 <main+0x26c>)
 80030f4:	2002      	movs	r0, #2
 80030f6:	f7fd fcb3 	bl	8000a60 <set_encoder_parameters>

	set_Ports(3, GPIOD, GPIOE);
 80030fa:	4a32      	ldr	r2, [pc, #200]	@ (80031c4 <main+0x248>)
 80030fc:	4937      	ldr	r1, [pc, #220]	@ (80031dc <main+0x260>)
 80030fe:	2003      	movs	r0, #3
 8003100:	f7fd fbcc 	bl	800089c <set_Ports>
	set_Pins(3, GPIO_PIN_11, GPIO_PIN_13);
 8003104:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003108:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800310c:	2003      	movs	r0, #3
 800310e:	f7fd fbe5 	bl	80008dc <set_Pins>
	set_pid(3, 1.0, 0.35, 0.67, 0.87);
 8003112:	eddf 1a36 	vldr	s3, [pc, #216]	@ 80031ec <main+0x270>
 8003116:	ed9f 1a2c 	vldr	s2, [pc, #176]	@ 80031c8 <main+0x24c>
 800311a:	eddf 0a35 	vldr	s1, [pc, #212]	@ 80031f0 <main+0x274>
 800311e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003122:	2003      	movs	r0, #3
 8003124:	f7fd fcc8 	bl	8000ab8 <set_pid>
	set_PWM_parameters(3, &htim3, TIM_CHANNEL_3, 330, 1000);
 8003128:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800312c:	9300      	str	r3, [sp, #0]
 800312e:	f44f 73a5 	mov.w	r3, #330	@ 0x14a
 8003132:	2208      	movs	r2, #8
 8003134:	4927      	ldr	r1, [pc, #156]	@ (80031d4 <main+0x258>)
 8003136:	2003      	movs	r0, #3
 8003138:	f7fd fbf2 	bl	8000920 <set_PWM_parameters>
	set_encoder_parameters(3, &htim4, TIM_CHANNEL_1, TIM_CHANNEL_2);
 800313c:	2304      	movs	r3, #4
 800313e:	2200      	movs	r2, #0
 8003140:	492c      	ldr	r1, [pc, #176]	@ (80031f4 <main+0x278>)
 8003142:	2003      	movs	r0, #3
 8003144:	f7fd fc8c 	bl	8000a60 <set_encoder_parameters>

	set_Ports(4, GPIOE, GPIOE);
 8003148:	4a1e      	ldr	r2, [pc, #120]	@ (80031c4 <main+0x248>)
 800314a:	491e      	ldr	r1, [pc, #120]	@ (80031c4 <main+0x248>)
 800314c:	2004      	movs	r0, #4
 800314e:	f7fd fba5 	bl	800089c <set_Ports>
	set_Pins(4, GPIO_PIN_14, GPIO_PIN_15);
 8003152:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003156:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800315a:	2004      	movs	r0, #4
 800315c:	f7fd fbbe 	bl	80008dc <set_Pins>
	set_pid(4, 1.0, 0.35, 0.68, 0.67);
 8003160:	eddf 1a19 	vldr	s3, [pc, #100]	@ 80031c8 <main+0x24c>
 8003164:	ed9f 1a24 	vldr	s2, [pc, #144]	@ 80031f8 <main+0x27c>
 8003168:	eddf 0a21 	vldr	s1, [pc, #132]	@ 80031f0 <main+0x274>
 800316c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003170:	2004      	movs	r0, #4
 8003172:	f7fd fca1 	bl	8000ab8 <set_pid>
	set_PWM_parameters(4, &htim5, TIM_CHANNEL_1, 330, 1000);
 8003176:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	f44f 73a5 	mov.w	r3, #330	@ 0x14a
 8003180:	2200      	movs	r2, #0
 8003182:	491e      	ldr	r1, [pc, #120]	@ (80031fc <main+0x280>)
 8003184:	2004      	movs	r0, #4
 8003186:	f7fd fbcb 	bl	8000920 <set_PWM_parameters>
	set_encoder_parameters(4, &htim8, TIM_CHANNEL_1, TIM_CHANNEL_2);
 800318a:	2304      	movs	r3, #4
 800318c:	2200      	movs	r2, #0
 800318e:	491c      	ldr	r1, [pc, #112]	@ (8003200 <main+0x284>)
 8003190:	2004      	movs	r0, #4
 8003192:	f7fd fc65 	bl	8000a60 <set_encoder_parameters>

	/* Inicializa√ß√£o sensor temperatura */;
	HAL_TIM_Base_Start_IT(&htim6);
 8003196:	481b      	ldr	r0, [pc, #108]	@ (8003204 <main+0x288>)
 8003198:	f00f fb22 	bl	80127e0 <HAL_TIM_Base_Start_IT>
	/* Inicializa√ß√£o Bateria */
	//Battery_init();

	/* Initializa√ß√£o comunica√ß√£o ESP <-> STM32*/
	ESP_init(&huart2);
 800319c:	481a      	ldr	r0, [pc, #104]	@ (8003208 <main+0x28c>)
 800319e:	f7ff f9a9 	bl	80024f4 <ESP_init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80031a2:	f014 fe49 	bl	8017e38 <osKernelInitialize>
  MX_FREERTOS_Init();
 80031a6:	f7ff faf1 	bl	800278c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80031aa:	f014 fe69 	bl	8017e80 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80031ae:	bf00      	nop
 80031b0:	e7fd      	b.n	80031ae <main+0x232>
 80031b2:	bf00      	nop
 80031b4:	58024400 	.word	0x58024400
 80031b8:	58020400 	.word	0x58020400
 80031bc:	40001400 	.word	0x40001400
 80031c0:	2404e1d8 	.word	0x2404e1d8
 80031c4:	58021000 	.word	0x58021000
 80031c8:	3f2b851f 	.word	0x3f2b851f
 80031cc:	3f8ccccd 	.word	0x3f8ccccd
 80031d0:	3ee66666 	.word	0x3ee66666
 80031d4:	2404e0a8 	.word	0x2404e0a8
 80031d8:	2404e010 	.word	0x2404e010
 80031dc:	58020c00 	.word	0x58020c00
 80031e0:	3f19999a 	.word	0x3f19999a
 80031e4:	3e99999a 	.word	0x3e99999a
 80031e8:	2404e05c 	.word	0x2404e05c
 80031ec:	3f5eb852 	.word	0x3f5eb852
 80031f0:	3eb33333 	.word	0x3eb33333
 80031f4:	2404e0f4 	.word	0x2404e0f4
 80031f8:	3f2e147b 	.word	0x3f2e147b
 80031fc:	2404e140 	.word	0x2404e140
 8003200:	2404e224 	.word	0x2404e224
 8003204:	2404e18c 	.word	0x2404e18c
 8003208:	2404e2bc 	.word	0x2404e2bc

0800320c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b09c      	sub	sp, #112	@ 0x70
 8003210:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003212:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003216:	224c      	movs	r2, #76	@ 0x4c
 8003218:	2100      	movs	r1, #0
 800321a:	4618      	mov	r0, r3
 800321c:	f018 ff3c 	bl	801c098 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003220:	1d3b      	adds	r3, r7, #4
 8003222:	2220      	movs	r2, #32
 8003224:	2100      	movs	r1, #0
 8003226:	4618      	mov	r0, r3
 8003228:	f018 ff36 	bl	801c098 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800322c:	2004      	movs	r0, #4
 800322e:	f00a f923 	bl	800d478 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003232:	2300      	movs	r3, #0
 8003234:	603b      	str	r3, [r7, #0]
 8003236:	4b34      	ldr	r3, [pc, #208]	@ (8003308 <SystemClock_Config+0xfc>)
 8003238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800323a:	4a33      	ldr	r2, [pc, #204]	@ (8003308 <SystemClock_Config+0xfc>)
 800323c:	f023 0301 	bic.w	r3, r3, #1
 8003240:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003242:	4b31      	ldr	r3, [pc, #196]	@ (8003308 <SystemClock_Config+0xfc>)
 8003244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	603b      	str	r3, [r7, #0]
 800324c:	4b2f      	ldr	r3, [pc, #188]	@ (800330c <SystemClock_Config+0x100>)
 800324e:	699b      	ldr	r3, [r3, #24]
 8003250:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003254:	4a2d      	ldr	r2, [pc, #180]	@ (800330c <SystemClock_Config+0x100>)
 8003256:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800325a:	6193      	str	r3, [r2, #24]
 800325c:	4b2b      	ldr	r3, [pc, #172]	@ (800330c <SystemClock_Config+0x100>)
 800325e:	699b      	ldr	r3, [r3, #24]
 8003260:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003264:	603b      	str	r3, [r7, #0]
 8003266:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003268:	bf00      	nop
 800326a:	4b28      	ldr	r3, [pc, #160]	@ (800330c <SystemClock_Config+0x100>)
 800326c:	699b      	ldr	r3, [r3, #24]
 800326e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003272:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003276:	d1f8      	bne.n	800326a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003278:	2302      	movs	r3, #2
 800327a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800327c:	2301      	movs	r3, #1
 800327e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003280:	2340      	movs	r3, #64	@ 0x40
 8003282:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003284:	2302      	movs	r3, #2
 8003286:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003288:	2300      	movs	r3, #0
 800328a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800328c:	2304      	movs	r3, #4
 800328e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8003290:	230a      	movs	r3, #10
 8003292:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8003294:	2302      	movs	r3, #2
 8003296:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003298:	2302      	movs	r3, #2
 800329a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800329c:	2302      	movs	r3, #2
 800329e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80032a0:	230c      	movs	r3, #12
 80032a2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80032a4:	2302      	movs	r3, #2
 80032a6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80032a8:	2300      	movs	r3, #0
 80032aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032b0:	4618      	mov	r0, r3
 80032b2:	f00a f95d 	bl	800d570 <HAL_RCC_OscConfig>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80032bc:	f000 f828 	bl	8003310 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80032c0:	233f      	movs	r3, #63	@ 0x3f
 80032c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80032c4:	2300      	movs	r3, #0
 80032c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80032c8:	2300      	movs	r3, #0
 80032ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80032cc:	2300      	movs	r3, #0
 80032ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80032d0:	2300      	movs	r3, #0
 80032d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80032d4:	2340      	movs	r3, #64	@ 0x40
 80032d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80032d8:	2300      	movs	r3, #0
 80032da:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80032dc:	2300      	movs	r3, #0
 80032de:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80032e0:	1d3b      	adds	r3, r7, #4
 80032e2:	2101      	movs	r1, #1
 80032e4:	4618      	mov	r0, r3
 80032e6:	f00a fef3 	bl	800e0d0 <HAL_RCC_ClockConfig>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80032f0:	f000 f80e 	bl	8003310 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_4);
 80032f4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80032f8:	2100      	movs	r1, #0
 80032fa:	2000      	movs	r0, #0
 80032fc:	f00b fa58 	bl	800e7b0 <HAL_RCC_MCOConfig>
}
 8003300:	bf00      	nop
 8003302:	3770      	adds	r7, #112	@ 0x70
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	58000400 	.word	0x58000400
 800330c:	58024800 	.word	0x58024800

08003310 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003314:	b672      	cpsid	i
}
 8003316:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003318:	bf00      	nop
 800331a:	e7fd      	b.n	8003318 <Error_Handler+0x8>

0800331c <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	0000      	movs	r0, r0
 8003334:	0000      	movs	r0, r0
	...

08003338 <update_speed>:
#endif
/*
 * void update_speed(char* speed)
 * 	- updates speed (setpoint - reference variable in PID) based on input value
 */
void update_speed(int speed){
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
	 setpoint = MAX_SPEED_RAD_S * speed / 100;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	ee07 3a90 	vmov	s15, r3
 8003346:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800334a:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8003370 <update_speed+0x38>
 800334e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8003352:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8003378 <update_speed+0x40>
 8003356:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800335a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800335e:	4b08      	ldr	r3, [pc, #32]	@ (8003380 <update_speed+0x48>)
 8003360:	edc3 7a00 	vstr	s15, [r3]
	 //setpoint = MAX_SPEED_RAD_S * speed_driver / 100
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr
 8003370:	28f5c28f 	.word	0x28f5c28f
 8003374:	40416f5c 	.word	0x40416f5c
 8003378:	00000000 	.word	0x00000000
 800337c:	40590000 	.word	0x40590000
 8003380:	240002b4 	.word	0x240002b4

08003384 <HDC1081_SensorInit>:
static void HDC1081_SensorStart_Temperature(void);
static void HDC1081_SensorRX_Process(void);
/* Internally used Functions in Temperature Sensor END */

/* Functions ----------------------------------------------------------------------------- */
static void HDC1081_SensorInit(void){
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af02      	add	r7, sp, #8
	HDC1081_state = SENSOR_STATE_IDLE;
 800338a:	4b17      	ldr	r3, [pc, #92]	@ (80033e8 <HDC1081_SensorInit+0x64>)
 800338c:	2200      	movs	r2, #0
 800338e:	701a      	strb	r2, [r3, #0]
	sensor_temperature = 0.0f;
 8003390:	4b16      	ldr	r3, [pc, #88]	@ (80033ec <HDC1081_SensorInit+0x68>)
 8003392:	f04f 0200 	mov.w	r2, #0
 8003396:	601a      	str	r2, [r3, #0]

	uint8_t config_device[3];
	config_device[0] = HDC1081_CONFIG_REGISTER;
 8003398:	2302      	movs	r3, #2
 800339a:	703b      	strb	r3, [r7, #0]
	uint16_t config = (1 << 12);
 800339c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033a0:	80fb      	strh	r3, [r7, #6]
	config_device[1] = config >> 8;
 80033a2:	88fb      	ldrh	r3, [r7, #6]
 80033a4:	0a1b      	lsrs	r3, r3, #8
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	707b      	strb	r3, [r7, #1]
	config_device[2] = config & 0xFF;
 80033ac:	88fb      	ldrh	r3, [r7, #6]
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	70bb      	strb	r3, [r7, #2]

	xSemaphoreTake(i2cmutex, portMAX_DELAY);
 80033b2:	4b0f      	ldr	r3, [pc, #60]	@ (80033f0 <HDC1081_SensorInit+0x6c>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f04f 31ff 	mov.w	r1, #4294967295
 80033ba:	4618      	mov	r0, r3
 80033bc:	f015 fffa 	bl	80193b4 <xQueueSemaphoreTake>
	HAL_I2C_Master_Transmit(&hi2c1, HDC1081_ADDR, config_device, 3, 1500);
 80033c0:	463a      	mov	r2, r7
 80033c2:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80033c6:	9300      	str	r3, [sp, #0]
 80033c8:	2303      	movs	r3, #3
 80033ca:	2180      	movs	r1, #128	@ 0x80
 80033cc:	4809      	ldr	r0, [pc, #36]	@ (80033f4 <HDC1081_SensorInit+0x70>)
 80033ce:	f007 fc11 	bl	800abf4 <HAL_I2C_Master_Transmit>
	xSemaphoreGive(i2cmutex);
 80033d2:	4b07      	ldr	r3, [pc, #28]	@ (80033f0 <HDC1081_SensorInit+0x6c>)
 80033d4:	6818      	ldr	r0, [r3, #0]
 80033d6:	2300      	movs	r3, #0
 80033d8:	2200      	movs	r2, #0
 80033da:	2100      	movs	r1, #0
 80033dc:	f015 fd68 	bl	8018eb0 <xQueueGenericSend>

}
 80033e0:	bf00      	nop
 80033e2:	3708      	adds	r7, #8
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	2404df32 	.word	0x2404df32
 80033ec:	2404df34 	.word	0x2404df34
 80033f0:	24002e5c 	.word	0x24002e5c
 80033f4:	24002e80 	.word	0x24002e80

080033f8 <HDC1081_SensorStart_Temperature>:

static void HDC1081_SensorStart_Temperature(void){
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
	idSensorI2C = HDC1081;
 80033fe:	4b12      	ldr	r3, [pc, #72]	@ (8003448 <HDC1081_SensorStart_Temperature+0x50>)
 8003400:	2200      	movs	r2, #0
 8003402:	701a      	strb	r2, [r3, #0]
	xSemaphoreTake(i2cmutex, portMAX_DELAY);
 8003404:	4b11      	ldr	r3, [pc, #68]	@ (800344c <HDC1081_SensorStart_Temperature+0x54>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f04f 31ff 	mov.w	r1, #4294967295
 800340c:	4618      	mov	r0, r3
 800340e:	f015 ffd1 	bl	80193b4 <xQueueSemaphoreTake>
	uint8_t reg = HDC1081_TEMP_REGISTER;
 8003412:	2300      	movs	r3, #0
 8003414:	71bb      	strb	r3, [r7, #6]
	uint8_t ret = HAL_I2C_Master_Transmit_IT(&hi2c1, HDC1081_ADDR, &reg, 1);
 8003416:	1dba      	adds	r2, r7, #6
 8003418:	2301      	movs	r3, #1
 800341a:	2180      	movs	r1, #128	@ 0x80
 800341c:	480c      	ldr	r0, [pc, #48]	@ (8003450 <HDC1081_SensorStart_Temperature+0x58>)
 800341e:	f007 fd01 	bl	800ae24 <HAL_I2C_Master_Transmit_IT>
 8003422:	4603      	mov	r3, r0
 8003424:	71fb      	strb	r3, [r7, #7]
	xSemaphoreGive(i2cmutex);
 8003426:	4b09      	ldr	r3, [pc, #36]	@ (800344c <HDC1081_SensorStart_Temperature+0x54>)
 8003428:	6818      	ldr	r0, [r3, #0]
 800342a:	2300      	movs	r3, #0
 800342c:	2200      	movs	r2, #0
 800342e:	2100      	movs	r1, #0
 8003430:	f015 fd3e 	bl	8018eb0 <xQueueGenericSend>
	if(ret != HAL_OK)
 8003434:	79fb      	ldrb	r3, [r7, #7]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d002      	beq.n	8003440 <HDC1081_SensorStart_Temperature+0x48>
		HDC1081_state = SENSOR_STATE_IDLE;
 800343a:	4b06      	ldr	r3, [pc, #24]	@ (8003454 <HDC1081_SensorStart_Temperature+0x5c>)
 800343c:	2200      	movs	r2, #0
 800343e:	701a      	strb	r2, [r3, #0]
}
 8003440:	bf00      	nop
 8003442:	3708      	adds	r7, #8
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	24002954 	.word	0x24002954
 800344c:	24002e5c 	.word	0x24002e5c
 8003450:	24002e80 	.word	0x24002e80
 8003454:	2404df32 	.word	0x2404df32

08003458 <HDC1081_SensorRX_Process>:

static void HDC1081_SensorRX_Process(void){
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
	idSensorI2C = HDC1081;
 800345e:	4b11      	ldr	r3, [pc, #68]	@ (80034a4 <HDC1081_SensorRX_Process+0x4c>)
 8003460:	2200      	movs	r2, #0
 8003462:	701a      	strb	r2, [r3, #0]
	xSemaphoreTake(i2cmutex, portMAX_DELAY);
 8003464:	4b10      	ldr	r3, [pc, #64]	@ (80034a8 <HDC1081_SensorRX_Process+0x50>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f04f 31ff 	mov.w	r1, #4294967295
 800346c:	4618      	mov	r0, r3
 800346e:	f015 ffa1 	bl	80193b4 <xQueueSemaphoreTake>
	uint8_t ret = HAL_I2C_Master_Receive_IT(&hi2c1, HDC1081_ADDR, HDC1081_rx_buff, 2);
 8003472:	2302      	movs	r3, #2
 8003474:	4a0d      	ldr	r2, [pc, #52]	@ (80034ac <HDC1081_SensorRX_Process+0x54>)
 8003476:	2180      	movs	r1, #128	@ 0x80
 8003478:	480d      	ldr	r0, [pc, #52]	@ (80034b0 <HDC1081_SensorRX_Process+0x58>)
 800347a:	f007 fd6b 	bl	800af54 <HAL_I2C_Master_Receive_IT>
 800347e:	4603      	mov	r3, r0
 8003480:	71fb      	strb	r3, [r7, #7]
	xSemaphoreGive(i2cmutex);
 8003482:	4b09      	ldr	r3, [pc, #36]	@ (80034a8 <HDC1081_SensorRX_Process+0x50>)
 8003484:	6818      	ldr	r0, [r3, #0]
 8003486:	2300      	movs	r3, #0
 8003488:	2200      	movs	r2, #0
 800348a:	2100      	movs	r1, #0
 800348c:	f015 fd10 	bl	8018eb0 <xQueueGenericSend>
	if(ret != HAL_OK)
 8003490:	79fb      	ldrb	r3, [r7, #7]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d002      	beq.n	800349c <HDC1081_SensorRX_Process+0x44>
		HDC1081_state = SENSOR_STATE_IDLE;
 8003496:	4b07      	ldr	r3, [pc, #28]	@ (80034b4 <HDC1081_SensorRX_Process+0x5c>)
 8003498:	2200      	movs	r2, #0
 800349a:	701a      	strb	r2, [r3, #0]
}
 800349c:	bf00      	nop
 800349e:	3708      	adds	r7, #8
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	24002954 	.word	0x24002954
 80034a8:	24002e5c 	.word	0x24002e5c
 80034ac:	2404df30 	.word	0x2404df30
 80034b0:	24002e80 	.word	0x24002e80
 80034b4:	2404df32 	.word	0x2404df32

080034b8 <HDC1081_SensorTemperature_FSM>:

/* FSM ----------------------------------------------------------------------------------- */
void HDC1081_SensorTemperature_FSM(TickType_t* xLastWakeTime){
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
	switch(HDC1081_state){
 80034c0:	4b2e      	ldr	r3, [pc, #184]	@ (800357c <HDC1081_SensorTemperature_FSM+0xc4>)
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2b03      	cmp	r3, #3
 80034c8:	d850      	bhi.n	800356c <HDC1081_SensorTemperature_FSM+0xb4>
 80034ca:	a201      	add	r2, pc, #4	@ (adr r2, 80034d0 <HDC1081_SensorTemperature_FSM+0x18>)
 80034cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034d0:	080034e1 	.word	0x080034e1
 80034d4:	080034f7 	.word	0x080034f7
 80034d8:	08003509 	.word	0x08003509
 80034dc:	0800351b 	.word	0x0800351b
	case SENSOR_STATE_IDLE:
		/* Waits in Blocked State for a interval of time: precision not required */
		vTaskDelayUntil(xLastWakeTime, pdMS_TO_TICKS(SENSOR_SAMPLING_TIME_MS));
 80034e0:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f016 fbd9 	bl	8019c9c <vTaskDelayUntil>
		HDC1081_SensorStart_Temperature();
 80034ea:	f7ff ff85 	bl	80033f8 <HDC1081_SensorStart_Temperature>
		HDC1081_state = SENSOR_STATE_TEMP_TX;
 80034ee:	4b23      	ldr	r3, [pc, #140]	@ (800357c <HDC1081_SensorTemperature_FSM+0xc4>)
 80034f0:	2201      	movs	r2, #1
 80034f2:	701a      	strb	r2, [r3, #0]
		break;
 80034f4:	e03e      	b.n	8003574 <HDC1081_SensorTemperature_FSM+0xbc>
	case SENSOR_STATE_TEMP_TX:
		/* Waits in Blocked State for Tx callback */
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80034f6:	f04f 31ff 	mov.w	r1, #4294967295
 80034fa:	2001      	movs	r0, #1
 80034fc:	f017 fa76 	bl	801a9ec <ulTaskNotifyTake>
		HDC1081_state = SENSOR_STATE_TEMP_RX_PENDING;
 8003500:	4b1e      	ldr	r3, [pc, #120]	@ (800357c <HDC1081_SensorTemperature_FSM+0xc4>)
 8003502:	2202      	movs	r2, #2
 8003504:	701a      	strb	r2, [r3, #0]
		break;
 8003506:	e035      	b.n	8003574 <HDC1081_SensorTemperature_FSM+0xbc>
	case SENSOR_STATE_TEMP_RX_PENDING:
		/* Waits in Blocked State for conversion time  */
		vTaskDelay(pdMS_TO_TICKS(HDC1081_TEMP_CONV_MS));
 8003508:	200f      	movs	r0, #15
 800350a:	f016 fc47 	bl	8019d9c <vTaskDelay>
		HDC1081_SensorRX_Process();
 800350e:	f7ff ffa3 	bl	8003458 <HDC1081_SensorRX_Process>
		HDC1081_state = SENSOR_STATE_TEMP_RX;
 8003512:	4b1a      	ldr	r3, [pc, #104]	@ (800357c <HDC1081_SensorTemperature_FSM+0xc4>)
 8003514:	2203      	movs	r2, #3
 8003516:	701a      	strb	r2, [r3, #0]
		break;
 8003518:	e02c      	b.n	8003574 <HDC1081_SensorTemperature_FSM+0xbc>
	case SENSOR_STATE_TEMP_RX:
		/* Waits in Blocked State for Rx callback Data */
		uint16_t raw;
		xQueueReceive(HDC1081_TempRawDataQueue, &raw, portMAX_DELAY);
 800351a:	4b19      	ldr	r3, [pc, #100]	@ (8003580 <HDC1081_SensorTemperature_FSM+0xc8>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f107 010a 	add.w	r1, r7, #10
 8003522:	f04f 32ff 	mov.w	r2, #4294967295
 8003526:	4618      	mov	r0, r3
 8003528:	f015 fe62 	bl	80191f0 <xQueueReceive>
		float temp = ((raw / 65536.0f) * 165.0f) - 40.0f;
 800352c:	897b      	ldrh	r3, [r7, #10]
 800352e:	ee07 3a90 	vmov	s15, r3
 8003532:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003536:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8003584 <HDC1081_SensorTemperature_FSM+0xcc>
 800353a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800353e:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8003588 <HDC1081_SensorTemperature_FSM+0xd0>
 8003542:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003546:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800358c <HDC1081_SensorTemperature_FSM+0xd4>
 800354a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800354e:	edc7 7a03 	vstr	s15, [r7, #12]
		printf("Temperature: %.2f\n ", temp);
 8003552:	edd7 7a03 	vldr	s15, [r7, #12]
 8003556:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800355a:	ec53 2b17 	vmov	r2, r3, d7
 800355e:	480c      	ldr	r0, [pc, #48]	@ (8003590 <HDC1081_SensorTemperature_FSM+0xd8>)
 8003560:	f018 fc8e 	bl	801be80 <iprintf>
		HDC1081_state = SENSOR_STATE_IDLE;
 8003564:	4b05      	ldr	r3, [pc, #20]	@ (800357c <HDC1081_SensorTemperature_FSM+0xc4>)
 8003566:	2200      	movs	r2, #0
 8003568:	701a      	strb	r2, [r3, #0]
		break;
 800356a:	e003      	b.n	8003574 <HDC1081_SensorTemperature_FSM+0xbc>
	default:
		HDC1081_state = SENSOR_STATE_IDLE;
 800356c:	4b03      	ldr	r3, [pc, #12]	@ (800357c <HDC1081_SensorTemperature_FSM+0xc4>)
 800356e:	2200      	movs	r2, #0
 8003570:	701a      	strb	r2, [r3, #0]
	}
}
 8003572:	e7ff      	b.n	8003574 <HDC1081_SensorTemperature_FSM+0xbc>
 8003574:	bf00      	nop
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	2404df32 	.word	0x2404df32
 8003580:	24002e70 	.word	0x24002e70
 8003584:	47800000 	.word	0x47800000
 8003588:	43250000 	.word	0x43250000
 800358c:	42200000 	.word	0x42200000
 8003590:	0801e21c 	.word	0x0801e21c

08003594 <HDC1081_SensorTask>:

/* TASKS ----------------------------------------------------------------------------------------------- */
void HDC1081_SensorTask (void* argument){
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
	TickType_t xLastWakeTime = xTaskGetTickCount();
 800359c:	f016 fd50 	bl	801a040 <xTaskGetTickCount>
 80035a0:	4603      	mov	r3, r0
 80035a2:	60fb      	str	r3, [r7, #12]
	HDC1081_SensorInit();
 80035a4:	f7ff feee 	bl	8003384 <HDC1081_SensorInit>
	for(;;)
		HDC1081_SensorTemperature_FSM(&xLastWakeTime);
 80035a8:	f107 030c 	add.w	r3, r7, #12
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7ff ff83 	bl	80034b8 <HDC1081_SensorTemperature_FSM>
 80035b2:	e7f9      	b.n	80035a8 <HDC1081_SensorTask+0x14>

080035b4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80035b8:	4b24      	ldr	r3, [pc, #144]	@ (800364c <MX_SPI1_Init+0x98>)
 80035ba:	4a25      	ldr	r2, [pc, #148]	@ (8003650 <MX_SPI1_Init+0x9c>)
 80035bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80035be:	4b23      	ldr	r3, [pc, #140]	@ (800364c <MX_SPI1_Init+0x98>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80035c4:	4b21      	ldr	r3, [pc, #132]	@ (800364c <MX_SPI1_Init+0x98>)
 80035c6:	2200      	movs	r2, #0
 80035c8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80035ca:	4b20      	ldr	r3, [pc, #128]	@ (800364c <MX_SPI1_Init+0x98>)
 80035cc:	2203      	movs	r2, #3
 80035ce:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80035d0:	4b1e      	ldr	r3, [pc, #120]	@ (800364c <MX_SPI1_Init+0x98>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80035d6:	4b1d      	ldr	r3, [pc, #116]	@ (800364c <MX_SPI1_Init+0x98>)
 80035d8:	2200      	movs	r2, #0
 80035da:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80035dc:	4b1b      	ldr	r3, [pc, #108]	@ (800364c <MX_SPI1_Init+0x98>)
 80035de:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80035e2:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80035e4:	4b19      	ldr	r3, [pc, #100]	@ (800364c <MX_SPI1_Init+0x98>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80035ea:	4b18      	ldr	r3, [pc, #96]	@ (800364c <MX_SPI1_Init+0x98>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035f0:	4b16      	ldr	r3, [pc, #88]	@ (800364c <MX_SPI1_Init+0x98>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80035f6:	4b15      	ldr	r3, [pc, #84]	@ (800364c <MX_SPI1_Init+0x98>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80035fc:	4b13      	ldr	r3, [pc, #76]	@ (800364c <MX_SPI1_Init+0x98>)
 80035fe:	2200      	movs	r2, #0
 8003600:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003602:	4b12      	ldr	r3, [pc, #72]	@ (800364c <MX_SPI1_Init+0x98>)
 8003604:	2200      	movs	r2, #0
 8003606:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003608:	4b10      	ldr	r3, [pc, #64]	@ (800364c <MX_SPI1_Init+0x98>)
 800360a:	2200      	movs	r2, #0
 800360c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800360e:	4b0f      	ldr	r3, [pc, #60]	@ (800364c <MX_SPI1_Init+0x98>)
 8003610:	2200      	movs	r2, #0
 8003612:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003614:	4b0d      	ldr	r3, [pc, #52]	@ (800364c <MX_SPI1_Init+0x98>)
 8003616:	2200      	movs	r2, #0
 8003618:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800361a:	4b0c      	ldr	r3, [pc, #48]	@ (800364c <MX_SPI1_Init+0x98>)
 800361c:	2200      	movs	r2, #0
 800361e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003620:	4b0a      	ldr	r3, [pc, #40]	@ (800364c <MX_SPI1_Init+0x98>)
 8003622:	2200      	movs	r2, #0
 8003624:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003626:	4b09      	ldr	r3, [pc, #36]	@ (800364c <MX_SPI1_Init+0x98>)
 8003628:	2200      	movs	r2, #0
 800362a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800362c:	4b07      	ldr	r3, [pc, #28]	@ (800364c <MX_SPI1_Init+0x98>)
 800362e:	2200      	movs	r2, #0
 8003630:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003632:	4b06      	ldr	r3, [pc, #24]	@ (800364c <MX_SPI1_Init+0x98>)
 8003634:	2200      	movs	r2, #0
 8003636:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003638:	4804      	ldr	r0, [pc, #16]	@ (800364c <MX_SPI1_Init+0x98>)
 800363a:	f00e fcc5 	bl	8011fc8 <HAL_SPI_Init>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d001      	beq.n	8003648 <MX_SPI1_Init+0x94>
  {
    Error_Handler();
 8003644:	f7ff fe64 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003648:	bf00      	nop
 800364a:	bd80      	pop	{r7, pc}
 800364c:	2404df38 	.word	0x2404df38
 8003650:	40013000 	.word	0x40013000

08003654 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b0bc      	sub	sp, #240	@ 0xf0
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800365c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003660:	2200      	movs	r2, #0
 8003662:	601a      	str	r2, [r3, #0]
 8003664:	605a      	str	r2, [r3, #4]
 8003666:	609a      	str	r2, [r3, #8]
 8003668:	60da      	str	r2, [r3, #12]
 800366a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800366c:	f107 0318 	add.w	r3, r7, #24
 8003670:	22c0      	movs	r2, #192	@ 0xc0
 8003672:	2100      	movs	r1, #0
 8003674:	4618      	mov	r0, r3
 8003676:	f018 fd0f 	bl	801c098 <memset>
  if(spiHandle->Instance==SPI1)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a4a      	ldr	r2, [pc, #296]	@ (80037a8 <HAL_SPI_MspInit+0x154>)
 8003680:	4293      	cmp	r3, r2
 8003682:	f040 808d 	bne.w	80037a0 <HAL_SPI_MspInit+0x14c>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8003686:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800368a:	f04f 0300 	mov.w	r3, #0
 800368e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8003692:	2300      	movs	r3, #0
 8003694:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003696:	f107 0318 	add.w	r3, r7, #24
 800369a:	4618      	mov	r0, r3
 800369c:	f00b fb8c 	bl	800edb8 <HAL_RCCEx_PeriphCLKConfig>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 80036a6:	f7ff fe33 	bl	8003310 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80036aa:	4b40      	ldr	r3, [pc, #256]	@ (80037ac <HAL_SPI_MspInit+0x158>)
 80036ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036b0:	4a3e      	ldr	r2, [pc, #248]	@ (80037ac <HAL_SPI_MspInit+0x158>)
 80036b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80036b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80036ba:	4b3c      	ldr	r3, [pc, #240]	@ (80037ac <HAL_SPI_MspInit+0x158>)
 80036bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036c4:	617b      	str	r3, [r7, #20]
 80036c6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036c8:	4b38      	ldr	r3, [pc, #224]	@ (80037ac <HAL_SPI_MspInit+0x158>)
 80036ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036ce:	4a37      	ldr	r2, [pc, #220]	@ (80037ac <HAL_SPI_MspInit+0x158>)
 80036d0:	f043 0301 	orr.w	r3, r3, #1
 80036d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80036d8:	4b34      	ldr	r3, [pc, #208]	@ (80037ac <HAL_SPI_MspInit+0x158>)
 80036da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	613b      	str	r3, [r7, #16]
 80036e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80036e6:	4b31      	ldr	r3, [pc, #196]	@ (80037ac <HAL_SPI_MspInit+0x158>)
 80036e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036ec:	4a2f      	ldr	r2, [pc, #188]	@ (80037ac <HAL_SPI_MspInit+0x158>)
 80036ee:	f043 0308 	orr.w	r3, r3, #8
 80036f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80036f6:	4b2d      	ldr	r3, [pc, #180]	@ (80037ac <HAL_SPI_MspInit+0x158>)
 80036f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036fc:	f003 0308 	and.w	r3, r3, #8
 8003700:	60fb      	str	r3, [r7, #12]
 8003702:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003704:	4b29      	ldr	r3, [pc, #164]	@ (80037ac <HAL_SPI_MspInit+0x158>)
 8003706:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800370a:	4a28      	ldr	r2, [pc, #160]	@ (80037ac <HAL_SPI_MspInit+0x158>)
 800370c:	f043 0302 	orr.w	r3, r3, #2
 8003710:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003714:	4b25      	ldr	r3, [pc, #148]	@ (80037ac <HAL_SPI_MspInit+0x158>)
 8003716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	60bb      	str	r3, [r7, #8]
 8003720:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003722:	2320      	movs	r3, #32
 8003724:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003728:	2302      	movs	r3, #2
 800372a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372e:	2300      	movs	r3, #0
 8003730:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003734:	2300      	movs	r3, #0
 8003736:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800373a:	2305      	movs	r3, #5
 800373c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003740:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003744:	4619      	mov	r1, r3
 8003746:	481a      	ldr	r0, [pc, #104]	@ (80037b0 <HAL_SPI_MspInit+0x15c>)
 8003748:	f006 fde8 	bl	800a31c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800374c:	2380      	movs	r3, #128	@ 0x80
 800374e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003752:	2302      	movs	r3, #2
 8003754:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003758:	2300      	movs	r3, #0
 800375a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800375e:	2300      	movs	r3, #0
 8003760:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003764:	2305      	movs	r3, #5
 8003766:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800376a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800376e:	4619      	mov	r1, r3
 8003770:	4810      	ldr	r0, [pc, #64]	@ (80037b4 <HAL_SPI_MspInit+0x160>)
 8003772:	f006 fdd3 	bl	800a31c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003776:	2310      	movs	r3, #16
 8003778:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800377c:	2302      	movs	r3, #2
 800377e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003782:	2300      	movs	r3, #0
 8003784:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003788:	2300      	movs	r3, #0
 800378a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800378e:	2305      	movs	r3, #5
 8003790:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003794:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003798:	4619      	mov	r1, r3
 800379a:	4807      	ldr	r0, [pc, #28]	@ (80037b8 <HAL_SPI_MspInit+0x164>)
 800379c:	f006 fdbe 	bl	800a31c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80037a0:	bf00      	nop
 80037a2:	37f0      	adds	r7, #240	@ 0xf0
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	40013000 	.word	0x40013000
 80037ac:	58024400 	.word	0x58024400
 80037b0:	58020000 	.word	0x58020000
 80037b4:	58020c00 	.word	0x58020c00
 80037b8:	58020400 	.word	0x58020400

080037bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037c2:	4b0c      	ldr	r3, [pc, #48]	@ (80037f4 <HAL_MspInit+0x38>)
 80037c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80037c8:	4a0a      	ldr	r2, [pc, #40]	@ (80037f4 <HAL_MspInit+0x38>)
 80037ca:	f043 0302 	orr.w	r3, r3, #2
 80037ce:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80037d2:	4b08      	ldr	r3, [pc, #32]	@ (80037f4 <HAL_MspInit+0x38>)
 80037d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80037d8:	f003 0302 	and.w	r3, r3, #2
 80037dc:	607b      	str	r3, [r7, #4]
 80037de:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80037e0:	2200      	movs	r2, #0
 80037e2:	210f      	movs	r1, #15
 80037e4:	f06f 0001 	mvn.w	r0, #1
 80037e8:	f003 fb7a 	bl	8006ee0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037ec:	bf00      	nop
 80037ee:	3708      	adds	r7, #8
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	58024400 	.word	0x58024400

080037f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b08e      	sub	sp, #56	@ 0x38
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM16 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2b0f      	cmp	r3, #15
 8003804:	d842      	bhi.n	800388c <HAL_InitTick+0x94>
   {
     HAL_NVIC_SetPriority(TIM16_IRQn, TickPriority ,0);
 8003806:	2200      	movs	r2, #0
 8003808:	6879      	ldr	r1, [r7, #4]
 800380a:	2075      	movs	r0, #117	@ 0x75
 800380c:	f003 fb68 	bl	8006ee0 <HAL_NVIC_SetPriority>

     /* Enable the TIM16 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8003810:	2075      	movs	r0, #117	@ 0x75
 8003812:	f003 fb8f 	bl	8006f34 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8003816:	4a23      	ldr	r2, [pc, #140]	@ (80038a4 <HAL_InitTick+0xac>)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 800381c:	4b22      	ldr	r3, [pc, #136]	@ (80038a8 <HAL_InitTick+0xb0>)
 800381e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003822:	4a21      	ldr	r2, [pc, #132]	@ (80038a8 <HAL_InitTick+0xb0>)
 8003824:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003828:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800382c:	4b1e      	ldr	r3, [pc, #120]	@ (80038a8 <HAL_InitTick+0xb0>)
 800382e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003836:	60bb      	str	r3, [r7, #8]
 8003838:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800383a:	f107 020c 	add.w	r2, r7, #12
 800383e:	f107 0310 	add.w	r3, r7, #16
 8003842:	4611      	mov	r1, r2
 8003844:	4618      	mov	r0, r3
 8003846:	f00b fa75 	bl	800ed34 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800384a:	f00b fa5d 	bl	800ed08 <HAL_RCC_GetPCLK2Freq>
 800384e:	6378      	str	r0, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003852:	4a16      	ldr	r2, [pc, #88]	@ (80038ac <HAL_InitTick+0xb4>)
 8003854:	fba2 2303 	umull	r2, r3, r2, r3
 8003858:	0c9b      	lsrs	r3, r3, #18
 800385a:	3b01      	subs	r3, #1
 800385c:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 800385e:	4b14      	ldr	r3, [pc, #80]	@ (80038b0 <HAL_InitTick+0xb8>)
 8003860:	4a14      	ldr	r2, [pc, #80]	@ (80038b4 <HAL_InitTick+0xbc>)
 8003862:	601a      	str	r2, [r3, #0]
   * Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8003864:	4b12      	ldr	r3, [pc, #72]	@ (80038b0 <HAL_InitTick+0xb8>)
 8003866:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800386a:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 800386c:	4a10      	ldr	r2, [pc, #64]	@ (80038b0 <HAL_InitTick+0xb8>)
 800386e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003870:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8003872:	4b0f      	ldr	r3, [pc, #60]	@ (80038b0 <HAL_InitTick+0xb8>)
 8003874:	2200      	movs	r2, #0
 8003876:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003878:	4b0d      	ldr	r3, [pc, #52]	@ (80038b0 <HAL_InitTick+0xb8>)
 800387a:	2200      	movs	r2, #0
 800387c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 800387e:	480c      	ldr	r0, [pc, #48]	@ (80038b0 <HAL_InitTick+0xb8>)
 8003880:	f00e fe8e 	bl	80125a0 <HAL_TIM_Base_Init>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d107      	bne.n	800389a <HAL_InitTick+0xa2>
 800388a:	e001      	b.n	8003890 <HAL_InitTick+0x98>
    return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e005      	b.n	800389c <HAL_InitTick+0xa4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 8003890:	4807      	ldr	r0, [pc, #28]	@ (80038b0 <HAL_InitTick+0xb8>)
 8003892:	f00e ffa5 	bl	80127e0 <HAL_TIM_Base_Start_IT>
 8003896:	4603      	mov	r3, r0
 8003898:	e000      	b.n	800389c <HAL_InitTick+0xa4>
  }

  /* Return function status */
  return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
}
 800389c:	4618      	mov	r0, r3
 800389e:	3738      	adds	r7, #56	@ 0x38
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	240000c4 	.word	0x240000c4
 80038a8:	58024400 	.word	0x58024400
 80038ac:	431bde83 	.word	0x431bde83
 80038b0:	2404dfc0 	.word	0x2404dfc0
 80038b4:	40014400 	.word	0x40014400

080038b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038b8:	b480      	push	{r7}
 80038ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038bc:	bf00      	nop
 80038be:	e7fd      	b.n	80038bc <NMI_Handler+0x4>

080038c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038c4:	bf00      	nop
 80038c6:	e7fd      	b.n	80038c4 <HardFault_Handler+0x4>

080038c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038c8:	b480      	push	{r7}
 80038ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038cc:	bf00      	nop
 80038ce:	e7fd      	b.n	80038cc <MemManage_Handler+0x4>

080038d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038d4:	bf00      	nop
 80038d6:	e7fd      	b.n	80038d4 <BusFault_Handler+0x4>

080038d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038dc:	bf00      	nop
 80038de:	e7fd      	b.n	80038dc <UsageFault_Handler+0x4>

080038e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038e4:	bf00      	nop
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
	...

080038f0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80038f4:	4802      	ldr	r0, [pc, #8]	@ (8003900 <DMA1_Stream0_IRQHandler+0x10>)
 80038f6:	f005 f9f1 	bl	8008cdc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80038fa:	bf00      	nop
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	2400074c 	.word	0x2400074c

08003904 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8003908:	4802      	ldr	r0, [pc, #8]	@ (8003914 <DMA1_Stream1_IRQHandler+0x10>)
 800390a:	f005 f9e7 	bl	8008cdc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800390e:	bf00      	nop
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	240029b0 	.word	0x240029b0

08003918 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800391c:	4802      	ldr	r0, [pc, #8]	@ (8003928 <I2C1_EV_IRQHandler+0x10>)
 800391e:	f007 fcab 	bl	800b278 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003922:	bf00      	nop
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	24002e80 	.word	0x24002e80

0800392c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003930:	4802      	ldr	r0, [pc, #8]	@ (800393c <USART2_IRQHandler+0x10>)
 8003932:	f011 fae3 	bl	8014efc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003936:	bf00      	nop
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	2404e2bc 	.word	0x2404e2bc

08003940 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003944:	4802      	ldr	r0, [pc, #8]	@ (8003950 <USART3_IRQHandler+0x10>)
 8003946:	f011 fad9 	bl	8014efc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800394a:	bf00      	nop
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	2404e350 	.word	0x2404e350

08003954 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_GAS_Pin);
 8003958:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800395c:	f006 ffb4 	bl	800a8c8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003960:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003964:	f006 ffb0 	bl	800a8c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003968:	bf00      	nop
 800396a:	bd80      	pop	{r7, pc}

0800396c <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003970:	4802      	ldr	r0, [pc, #8]	@ (800397c <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8003972:	f00f ff6f 	bl	8013854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8003976:	bf00      	nop
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	2404e224 	.word	0x2404e224

08003980 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003984:	4802      	ldr	r0, [pc, #8]	@ (8003990 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8003986:	f00f ff65 	bl	8013854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800398a:	bf00      	nop
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	2404e224 	.word	0x2404e224

08003994 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003998:	4802      	ldr	r0, [pc, #8]	@ (80039a4 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800399a:	f00f ff5b 	bl	8013854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800399e:	bf00      	nop
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	2404e224 	.word	0x2404e224

080039a8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80039ac:	4802      	ldr	r0, [pc, #8]	@ (80039b8 <TIM6_DAC_IRQHandler+0x10>)
 80039ae:	f00f ff51 	bl	8013854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80039b2:	bf00      	nop
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	2404e18c 	.word	0x2404e18c

080039bc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80039c0:	4802      	ldr	r0, [pc, #8]	@ (80039cc <TIM7_IRQHandler+0x10>)
 80039c2:	f00f ff47 	bl	8013854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80039c6:	bf00      	nop
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	2404e1d8 	.word	0x2404e1d8

080039d0 <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 80039d4:	4802      	ldr	r0, [pc, #8]	@ (80039e0 <DCMI_IRQHandler+0x10>)
 80039d6:	f003 fbef 	bl	80071b8 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 80039da:	bf00      	nop
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	24002960 	.word	0x24002960

080039e4 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80039e8:	4802      	ldr	r0, [pc, #8]	@ (80039f4 <TIM16_IRQHandler+0x10>)
 80039ea:	f00f ff33 	bl	8013854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80039ee:	bf00      	nop
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	2404dfc0 	.word	0x2404dfc0

080039f8 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80039fc:	4802      	ldr	r0, [pc, #8]	@ (8003a08 <TIM17_IRQHandler+0x10>)
 80039fe:	f00f ff29 	bl	8013854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8003a02:	bf00      	nop
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	2404e270 	.word	0x2404e270

08003a0c <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8003a10:	4802      	ldr	r0, [pc, #8]	@ (8003a1c <ADC3_IRQHandler+0x10>)
 8003a12:	f001 ff01 	bl	8005818 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8003a16:	bf00      	nop
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	240006e8 	.word	0x240006e8

08003a20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a20:	b480      	push	{r7}
 8003a22:	af00      	add	r7, sp, #0
  return 1;
 8003a24:	2301      	movs	r3, #1
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr

08003a30 <_kill>:

int _kill(int pid, int sig)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a3a:	f018 fbdd 	bl	801c1f8 <__errno>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2216      	movs	r2, #22
 8003a42:	601a      	str	r2, [r3, #0]
  return -1;
 8003a44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3708      	adds	r7, #8
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <_exit>:

void _exit (int status)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003a58:	f04f 31ff 	mov.w	r1, #4294967295
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f7ff ffe7 	bl	8003a30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a62:	bf00      	nop
 8003a64:	e7fd      	b.n	8003a62 <_exit+0x12>

08003a66 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b086      	sub	sp, #24
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	60f8      	str	r0, [r7, #12]
 8003a6e:	60b9      	str	r1, [r7, #8]
 8003a70:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a72:	2300      	movs	r3, #0
 8003a74:	617b      	str	r3, [r7, #20]
 8003a76:	e00a      	b.n	8003a8e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003a78:	f3af 8000 	nop.w
 8003a7c:	4601      	mov	r1, r0
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	1c5a      	adds	r2, r3, #1
 8003a82:	60ba      	str	r2, [r7, #8]
 8003a84:	b2ca      	uxtb	r2, r1
 8003a86:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	617b      	str	r3, [r7, #20]
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	dbf0      	blt.n	8003a78 <_read+0x12>
  }

  return len;
 8003a96:	687b      	ldr	r3, [r7, #4]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3718      	adds	r7, #24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003aa8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ac8:	605a      	str	r2, [r3, #4]
  return 0;
 8003aca:	2300      	movs	r3, #0
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <_isatty>:

int _isatty(int file)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003ae0:	2301      	movs	r3, #1
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003aee:	b480      	push	{r7}
 8003af0:	b085      	sub	sp, #20
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	60f8      	str	r0, [r7, #12]
 8003af6:	60b9      	str	r1, [r7, #8]
 8003af8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3714      	adds	r7, #20
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b086      	sub	sp, #24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b10:	4a14      	ldr	r2, [pc, #80]	@ (8003b64 <_sbrk+0x5c>)
 8003b12:	4b15      	ldr	r3, [pc, #84]	@ (8003b68 <_sbrk+0x60>)
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b1c:	4b13      	ldr	r3, [pc, #76]	@ (8003b6c <_sbrk+0x64>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d102      	bne.n	8003b2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b24:	4b11      	ldr	r3, [pc, #68]	@ (8003b6c <_sbrk+0x64>)
 8003b26:	4a12      	ldr	r2, [pc, #72]	@ (8003b70 <_sbrk+0x68>)
 8003b28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b2a:	4b10      	ldr	r3, [pc, #64]	@ (8003b6c <_sbrk+0x64>)
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4413      	add	r3, r2
 8003b32:	693a      	ldr	r2, [r7, #16]
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d207      	bcs.n	8003b48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b38:	f018 fb5e 	bl	801c1f8 <__errno>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	220c      	movs	r2, #12
 8003b40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b42:	f04f 33ff 	mov.w	r3, #4294967295
 8003b46:	e009      	b.n	8003b5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b48:	4b08      	ldr	r3, [pc, #32]	@ (8003b6c <_sbrk+0x64>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b4e:	4b07      	ldr	r3, [pc, #28]	@ (8003b6c <_sbrk+0x64>)
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4413      	add	r3, r2
 8003b56:	4a05      	ldr	r2, [pc, #20]	@ (8003b6c <_sbrk+0x64>)
 8003b58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3718      	adds	r7, #24
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	24080000 	.word	0x24080000
 8003b68:	00000400 	.word	0x00000400
 8003b6c:	2404e00c 	.word	0x2404e00c
 8003b70:	24052f20 	.word	0x24052f20

08003b74 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b08c      	sub	sp, #48	@ 0x30
 8003b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003b7a:	f107 030c 	add.w	r3, r7, #12
 8003b7e:	2224      	movs	r2, #36	@ 0x24
 8003b80:	2100      	movs	r1, #0
 8003b82:	4618      	mov	r0, r3
 8003b84:	f018 fa88 	bl	801c098 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b88:	463b      	mov	r3, r7
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	601a      	str	r2, [r3, #0]
 8003b8e:	605a      	str	r2, [r3, #4]
 8003b90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003b92:	4b23      	ldr	r3, [pc, #140]	@ (8003c20 <MX_TIM1_Init+0xac>)
 8003b94:	4a23      	ldr	r2, [pc, #140]	@ (8003c24 <MX_TIM1_Init+0xb0>)
 8003b96:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003b98:	4b21      	ldr	r3, [pc, #132]	@ (8003c20 <MX_TIM1_Init+0xac>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b9e:	4b20      	ldr	r3, [pc, #128]	@ (8003c20 <MX_TIM1_Init+0xac>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 63999;
 8003ba4:	4b1e      	ldr	r3, [pc, #120]	@ (8003c20 <MX_TIM1_Init+0xac>)
 8003ba6:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8003baa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bac:	4b1c      	ldr	r3, [pc, #112]	@ (8003c20 <MX_TIM1_Init+0xac>)
 8003bae:	2200      	movs	r2, #0
 8003bb0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003bb2:	4b1b      	ldr	r3, [pc, #108]	@ (8003c20 <MX_TIM1_Init+0xac>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bb8:	4b19      	ldr	r3, [pc, #100]	@ (8003c20 <MX_TIM1_Init+0xac>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003bde:	2300      	movs	r3, #0
 8003be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8003be2:	f107 030c 	add.w	r3, r7, #12
 8003be6:	4619      	mov	r1, r3
 8003be8:	480d      	ldr	r0, [pc, #52]	@ (8003c20 <MX_TIM1_Init+0xac>)
 8003bea:	f00f fbb3 	bl	8013354 <HAL_TIM_Encoder_Init>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d001      	beq.n	8003bf8 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8003bf4:	f7ff fb8c 	bl	8003310 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c00:	2300      	movs	r3, #0
 8003c02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003c04:	463b      	mov	r3, r7
 8003c06:	4619      	mov	r1, r3
 8003c08:	4805      	ldr	r0, [pc, #20]	@ (8003c20 <MX_TIM1_Init+0xac>)
 8003c0a:	f010 fe45 	bl	8014898 <HAL_TIMEx_MasterConfigSynchronization>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d001      	beq.n	8003c18 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8003c14:	f7ff fb7c 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003c18:	bf00      	nop
 8003c1a:	3730      	adds	r7, #48	@ 0x30
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	2404e010 	.word	0x2404e010
 8003c24:	40010000 	.word	0x40010000

08003c28 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b08c      	sub	sp, #48	@ 0x30
 8003c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003c2e:	f107 030c 	add.w	r3, r7, #12
 8003c32:	2224      	movs	r2, #36	@ 0x24
 8003c34:	2100      	movs	r1, #0
 8003c36:	4618      	mov	r0, r3
 8003c38:	f018 fa2e 	bl	801c098 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c3c:	463b      	mov	r3, r7
 8003c3e:	2200      	movs	r2, #0
 8003c40:	601a      	str	r2, [r3, #0]
 8003c42:	605a      	str	r2, [r3, #4]
 8003c44:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003c46:	4b21      	ldr	r3, [pc, #132]	@ (8003ccc <MX_TIM2_Init+0xa4>)
 8003c48:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003c4c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003c4e:	4b1f      	ldr	r3, [pc, #124]	@ (8003ccc <MX_TIM2_Init+0xa4>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c54:	4b1d      	ldr	r3, [pc, #116]	@ (8003ccc <MX_TIM2_Init+0xa4>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 63999;
 8003c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8003ccc <MX_TIM2_Init+0xa4>)
 8003c5c:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8003c60:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c62:	4b1a      	ldr	r3, [pc, #104]	@ (8003ccc <MX_TIM2_Init+0xa4>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c68:	4b18      	ldr	r3, [pc, #96]	@ (8003ccc <MX_TIM2_Init+0xa4>)
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003c72:	2300      	movs	r3, #0
 8003c74:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003c76:	2301      	movs	r3, #1
 8003c78:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003c82:	2300      	movs	r3, #0
 8003c84:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003c86:	2301      	movs	r3, #1
 8003c88:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003c92:	f107 030c 	add.w	r3, r7, #12
 8003c96:	4619      	mov	r1, r3
 8003c98:	480c      	ldr	r0, [pc, #48]	@ (8003ccc <MX_TIM2_Init+0xa4>)
 8003c9a:	f00f fb5b 	bl	8013354 <HAL_TIM_Encoder_Init>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8003ca4:	f7ff fb34 	bl	8003310 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cac:	2300      	movs	r3, #0
 8003cae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003cb0:	463b      	mov	r3, r7
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	4805      	ldr	r0, [pc, #20]	@ (8003ccc <MX_TIM2_Init+0xa4>)
 8003cb6:	f010 fdef 	bl	8014898 <HAL_TIMEx_MasterConfigSynchronization>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d001      	beq.n	8003cc4 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8003cc0:	f7ff fb26 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003cc4:	bf00      	nop
 8003cc6:	3730      	adds	r7, #48	@ 0x30
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	2404e05c 	.word	0x2404e05c

08003cd0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b08a      	sub	sp, #40	@ 0x28
 8003cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cd6:	f107 031c 	add.w	r3, r7, #28
 8003cda:	2200      	movs	r2, #0
 8003cdc:	601a      	str	r2, [r3, #0]
 8003cde:	605a      	str	r2, [r3, #4]
 8003ce0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ce2:	463b      	mov	r3, r7
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	605a      	str	r2, [r3, #4]
 8003cea:	609a      	str	r2, [r3, #8]
 8003cec:	60da      	str	r2, [r3, #12]
 8003cee:	611a      	str	r2, [r3, #16]
 8003cf0:	615a      	str	r2, [r3, #20]
 8003cf2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003cf4:	4b2c      	ldr	r3, [pc, #176]	@ (8003da8 <MX_TIM3_Init+0xd8>)
 8003cf6:	4a2d      	ldr	r2, [pc, #180]	@ (8003dac <MX_TIM3_Init+0xdc>)
 8003cf8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8003cfa:	4b2b      	ldr	r3, [pc, #172]	@ (8003da8 <MX_TIM3_Init+0xd8>)
 8003cfc:	224f      	movs	r2, #79	@ 0x4f
 8003cfe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d00:	4b29      	ldr	r3, [pc, #164]	@ (8003da8 <MX_TIM3_Init+0xd8>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 799;
 8003d06:	4b28      	ldr	r3, [pc, #160]	@ (8003da8 <MX_TIM3_Init+0xd8>)
 8003d08:	f240 321f 	movw	r2, #799	@ 0x31f
 8003d0c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d0e:	4b26      	ldr	r3, [pc, #152]	@ (8003da8 <MX_TIM3_Init+0xd8>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003d14:	4b24      	ldr	r3, [pc, #144]	@ (8003da8 <MX_TIM3_Init+0xd8>)
 8003d16:	2280      	movs	r2, #128	@ 0x80
 8003d18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003d1a:	4823      	ldr	r0, [pc, #140]	@ (8003da8 <MX_TIM3_Init+0xd8>)
 8003d1c:	f00e fec2 	bl	8012aa4 <HAL_TIM_PWM_Init>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d001      	beq.n	8003d2a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8003d26:	f7ff faf3 	bl	8003310 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003d32:	f107 031c 	add.w	r3, r7, #28
 8003d36:	4619      	mov	r1, r3
 8003d38:	481b      	ldr	r0, [pc, #108]	@ (8003da8 <MX_TIM3_Init+0xd8>)
 8003d3a:	f010 fdad 	bl	8014898 <HAL_TIMEx_MasterConfigSynchronization>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d001      	beq.n	8003d48 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8003d44:	f7ff fae4 	bl	8003310 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d48:	2360      	movs	r3, #96	@ 0x60
 8003d4a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d50:	2300      	movs	r3, #0
 8003d52:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d54:	2300      	movs	r3, #0
 8003d56:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003d58:	463b      	mov	r3, r7
 8003d5a:	2204      	movs	r2, #4
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	4812      	ldr	r0, [pc, #72]	@ (8003da8 <MX_TIM3_Init+0xd8>)
 8003d60:	f00f fe80 	bl	8013a64 <HAL_TIM_PWM_ConfigChannel>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8003d6a:	f7ff fad1 	bl	8003310 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003d6e:	463b      	mov	r3, r7
 8003d70:	2208      	movs	r2, #8
 8003d72:	4619      	mov	r1, r3
 8003d74:	480c      	ldr	r0, [pc, #48]	@ (8003da8 <MX_TIM3_Init+0xd8>)
 8003d76:	f00f fe75 	bl	8013a64 <HAL_TIM_PWM_ConfigChannel>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d001      	beq.n	8003d84 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8003d80:	f7ff fac6 	bl	8003310 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003d84:	463b      	mov	r3, r7
 8003d86:	220c      	movs	r2, #12
 8003d88:	4619      	mov	r1, r3
 8003d8a:	4807      	ldr	r0, [pc, #28]	@ (8003da8 <MX_TIM3_Init+0xd8>)
 8003d8c:	f00f fe6a 	bl	8013a64 <HAL_TIM_PWM_ConfigChannel>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d001      	beq.n	8003d9a <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8003d96:	f7ff fabb 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003d9a:	4803      	ldr	r0, [pc, #12]	@ (8003da8 <MX_TIM3_Init+0xd8>)
 8003d9c:	f000 fb70 	bl	8004480 <HAL_TIM_MspPostInit>

}
 8003da0:	bf00      	nop
 8003da2:	3728      	adds	r7, #40	@ 0x28
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	2404e0a8 	.word	0x2404e0a8
 8003dac:	40000400 	.word	0x40000400

08003db0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b08c      	sub	sp, #48	@ 0x30
 8003db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003db6:	f107 030c 	add.w	r3, r7, #12
 8003dba:	2224      	movs	r2, #36	@ 0x24
 8003dbc:	2100      	movs	r1, #0
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f018 f96a 	bl	801c098 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003dc4:	463b      	mov	r3, r7
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	601a      	str	r2, [r3, #0]
 8003dca:	605a      	str	r2, [r3, #4]
 8003dcc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003dce:	4b21      	ldr	r3, [pc, #132]	@ (8003e54 <MX_TIM4_Init+0xa4>)
 8003dd0:	4a21      	ldr	r2, [pc, #132]	@ (8003e58 <MX_TIM4_Init+0xa8>)
 8003dd2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003dd4:	4b1f      	ldr	r3, [pc, #124]	@ (8003e54 <MX_TIM4_Init+0xa4>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003dda:	4b1e      	ldr	r3, [pc, #120]	@ (8003e54 <MX_TIM4_Init+0xa4>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 63999;
 8003de0:	4b1c      	ldr	r3, [pc, #112]	@ (8003e54 <MX_TIM4_Init+0xa4>)
 8003de2:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8003de6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003de8:	4b1a      	ldr	r3, [pc, #104]	@ (8003e54 <MX_TIM4_Init+0xa4>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003dee:	4b19      	ldr	r3, [pc, #100]	@ (8003e54 <MX_TIM4_Init+0xa4>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003df4:	2303      	movs	r3, #3
 8003df6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003e00:	2300      	movs	r3, #0
 8003e02:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003e04:	2300      	movs	r3, #0
 8003e06:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003e10:	2300      	movs	r3, #0
 8003e12:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003e14:	2300      	movs	r3, #0
 8003e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003e18:	f107 030c 	add.w	r3, r7, #12
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	480d      	ldr	r0, [pc, #52]	@ (8003e54 <MX_TIM4_Init+0xa4>)
 8003e20:	f00f fa98 	bl	8013354 <HAL_TIM_Encoder_Init>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d001      	beq.n	8003e2e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8003e2a:	f7ff fa71 	bl	8003310 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e32:	2300      	movs	r3, #0
 8003e34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003e36:	463b      	mov	r3, r7
 8003e38:	4619      	mov	r1, r3
 8003e3a:	4806      	ldr	r0, [pc, #24]	@ (8003e54 <MX_TIM4_Init+0xa4>)
 8003e3c:	f010 fd2c 	bl	8014898 <HAL_TIMEx_MasterConfigSynchronization>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d001      	beq.n	8003e4a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8003e46:	f7ff fa63 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003e4a:	bf00      	nop
 8003e4c:	3730      	adds	r7, #48	@ 0x30
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	2404e0f4 	.word	0x2404e0f4
 8003e58:	40000800 	.word	0x40000800

08003e5c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08a      	sub	sp, #40	@ 0x28
 8003e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e62:	f107 031c 	add.w	r3, r7, #28
 8003e66:	2200      	movs	r2, #0
 8003e68:	601a      	str	r2, [r3, #0]
 8003e6a:	605a      	str	r2, [r3, #4]
 8003e6c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003e6e:	463b      	mov	r3, r7
 8003e70:	2200      	movs	r2, #0
 8003e72:	601a      	str	r2, [r3, #0]
 8003e74:	605a      	str	r2, [r3, #4]
 8003e76:	609a      	str	r2, [r3, #8]
 8003e78:	60da      	str	r2, [r3, #12]
 8003e7a:	611a      	str	r2, [r3, #16]
 8003e7c:	615a      	str	r2, [r3, #20]
 8003e7e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003e80:	4b21      	ldr	r3, [pc, #132]	@ (8003f08 <MX_TIM5_Init+0xac>)
 8003e82:	4a22      	ldr	r2, [pc, #136]	@ (8003f0c <MX_TIM5_Init+0xb0>)
 8003e84:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 79;
 8003e86:	4b20      	ldr	r3, [pc, #128]	@ (8003f08 <MX_TIM5_Init+0xac>)
 8003e88:	224f      	movs	r2, #79	@ 0x4f
 8003e8a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e8c:	4b1e      	ldr	r3, [pc, #120]	@ (8003f08 <MX_TIM5_Init+0xac>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 799;
 8003e92:	4b1d      	ldr	r3, [pc, #116]	@ (8003f08 <MX_TIM5_Init+0xac>)
 8003e94:	f240 321f 	movw	r2, #799	@ 0x31f
 8003e98:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e9a:	4b1b      	ldr	r3, [pc, #108]	@ (8003f08 <MX_TIM5_Init+0xac>)
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ea0:	4b19      	ldr	r3, [pc, #100]	@ (8003f08 <MX_TIM5_Init+0xac>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003ea6:	4818      	ldr	r0, [pc, #96]	@ (8003f08 <MX_TIM5_Init+0xac>)
 8003ea8:	f00e fdfc 	bl	8012aa4 <HAL_TIM_PWM_Init>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d001      	beq.n	8003eb6 <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 8003eb2:	f7ff fa2d 	bl	8003310 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003ebe:	f107 031c 	add.w	r3, r7, #28
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	4810      	ldr	r0, [pc, #64]	@ (8003f08 <MX_TIM5_Init+0xac>)
 8003ec6:	f010 fce7 	bl	8014898 <HAL_TIMEx_MasterConfigSynchronization>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d001      	beq.n	8003ed4 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8003ed0:	f7ff fa1e 	bl	8003310 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003ed4:	2360      	movs	r3, #96	@ 0x60
 8003ed6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003edc:	2300      	movs	r3, #0
 8003ede:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ee4:	463b      	mov	r3, r7
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	4619      	mov	r1, r3
 8003eea:	4807      	ldr	r0, [pc, #28]	@ (8003f08 <MX_TIM5_Init+0xac>)
 8003eec:	f00f fdba 	bl	8013a64 <HAL_TIM_PWM_ConfigChannel>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d001      	beq.n	8003efa <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 8003ef6:	f7ff fa0b 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8003efa:	4803      	ldr	r0, [pc, #12]	@ (8003f08 <MX_TIM5_Init+0xac>)
 8003efc:	f000 fac0 	bl	8004480 <HAL_TIM_MspPostInit>

}
 8003f00:	bf00      	nop
 8003f02:	3728      	adds	r7, #40	@ 0x28
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	2404e140 	.word	0x2404e140
 8003f0c:	40000c00 	.word	0x40000c00

08003f10 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f16:	1d3b      	adds	r3, r7, #4
 8003f18:	2200      	movs	r2, #0
 8003f1a:	601a      	str	r2, [r3, #0]
 8003f1c:	605a      	str	r2, [r3, #4]
 8003f1e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003f20:	4b14      	ldr	r3, [pc, #80]	@ (8003f74 <MX_TIM6_Init+0x64>)
 8003f22:	4a15      	ldr	r2, [pc, #84]	@ (8003f78 <MX_TIM6_Init+0x68>)
 8003f24:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8003f26:	4b13      	ldr	r3, [pc, #76]	@ (8003f74 <MX_TIM6_Init+0x64>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f2c:	4b11      	ldr	r3, [pc, #68]	@ (8003f74 <MX_TIM6_Init+0x64>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 63999;
 8003f32:	4b10      	ldr	r3, [pc, #64]	@ (8003f74 <MX_TIM6_Init+0x64>)
 8003f34:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8003f38:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8003f74 <MX_TIM6_Init+0x64>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003f40:	480c      	ldr	r0, [pc, #48]	@ (8003f74 <MX_TIM6_Init+0x64>)
 8003f42:	f00e fb2d 	bl	80125a0 <HAL_TIM_Base_Init>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d001      	beq.n	8003f50 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003f4c:	f7ff f9e0 	bl	8003310 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f50:	2300      	movs	r3, #0
 8003f52:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f54:	2300      	movs	r3, #0
 8003f56:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003f58:	1d3b      	adds	r3, r7, #4
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	4805      	ldr	r0, [pc, #20]	@ (8003f74 <MX_TIM6_Init+0x64>)
 8003f5e:	f010 fc9b 	bl	8014898 <HAL_TIMEx_MasterConfigSynchronization>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d001      	beq.n	8003f6c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003f68:	f7ff f9d2 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003f6c:	bf00      	nop
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	2404e18c 	.word	0x2404e18c
 8003f78:	40001000 	.word	0x40001000

08003f7c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f82:	1d3b      	adds	r3, r7, #4
 8003f84:	2200      	movs	r2, #0
 8003f86:	601a      	str	r2, [r3, #0]
 8003f88:	605a      	str	r2, [r3, #4]
 8003f8a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003f8c:	4b14      	ldr	r3, [pc, #80]	@ (8003fe0 <MX_TIM7_Init+0x64>)
 8003f8e:	4a15      	ldr	r2, [pc, #84]	@ (8003fe4 <MX_TIM7_Init+0x68>)
 8003f90:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8003f92:	4b13      	ldr	r3, [pc, #76]	@ (8003fe0 <MX_TIM7_Init+0x64>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f98:	4b11      	ldr	r3, [pc, #68]	@ (8003fe0 <MX_TIM7_Init+0x64>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 63999;
 8003f9e:	4b10      	ldr	r3, [pc, #64]	@ (8003fe0 <MX_TIM7_Init+0x64>)
 8003fa0:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8003fa4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8003fe0 <MX_TIM7_Init+0x64>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003fac:	480c      	ldr	r0, [pc, #48]	@ (8003fe0 <MX_TIM7_Init+0x64>)
 8003fae:	f00e faf7 	bl	80125a0 <HAL_TIM_Base_Init>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d001      	beq.n	8003fbc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003fb8:	f7ff f9aa 	bl	8003310 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003fc4:	1d3b      	adds	r3, r7, #4
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	4805      	ldr	r0, [pc, #20]	@ (8003fe0 <MX_TIM7_Init+0x64>)
 8003fca:	f010 fc65 	bl	8014898 <HAL_TIMEx_MasterConfigSynchronization>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003fd4:	f7ff f99c 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003fd8:	bf00      	nop
 8003fda:	3710      	adds	r7, #16
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	2404e1d8 	.word	0x2404e1d8
 8003fe4:	40001400 	.word	0x40001400

08003fe8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b08c      	sub	sp, #48	@ 0x30
 8003fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003fee:	f107 030c 	add.w	r3, r7, #12
 8003ff2:	2224      	movs	r2, #36	@ 0x24
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f018 f84e 	bl	801c098 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ffc:	463b      	mov	r3, r7
 8003ffe:	2200      	movs	r2, #0
 8004000:	601a      	str	r2, [r3, #0]
 8004002:	605a      	str	r2, [r3, #4]
 8004004:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004006:	4b23      	ldr	r3, [pc, #140]	@ (8004094 <MX_TIM8_Init+0xac>)
 8004008:	4a23      	ldr	r2, [pc, #140]	@ (8004098 <MX_TIM8_Init+0xb0>)
 800400a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800400c:	4b21      	ldr	r3, [pc, #132]	@ (8004094 <MX_TIM8_Init+0xac>)
 800400e:	2200      	movs	r2, #0
 8004010:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004012:	4b20      	ldr	r3, [pc, #128]	@ (8004094 <MX_TIM8_Init+0xac>)
 8004014:	2200      	movs	r2, #0
 8004016:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 63999;
 8004018:	4b1e      	ldr	r3, [pc, #120]	@ (8004094 <MX_TIM8_Init+0xac>)
 800401a:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 800401e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004020:	4b1c      	ldr	r3, [pc, #112]	@ (8004094 <MX_TIM8_Init+0xac>)
 8004022:	2200      	movs	r2, #0
 8004024:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004026:	4b1b      	ldr	r3, [pc, #108]	@ (8004094 <MX_TIM8_Init+0xac>)
 8004028:	2200      	movs	r2, #0
 800402a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800402c:	4b19      	ldr	r3, [pc, #100]	@ (8004094 <MX_TIM8_Init+0xac>)
 800402e:	2200      	movs	r2, #0
 8004030:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004032:	2303      	movs	r3, #3
 8004034:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004036:	2300      	movs	r3, #0
 8004038:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800403a:	2301      	movs	r3, #1
 800403c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800403e:	2300      	movs	r3, #0
 8004040:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004042:	2300      	movs	r3, #0
 8004044:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004046:	2300      	movs	r3, #0
 8004048:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800404a:	2301      	movs	r3, #1
 800404c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800404e:	2300      	movs	r3, #0
 8004050:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8004052:	2300      	movs	r3, #0
 8004054:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8004056:	f107 030c 	add.w	r3, r7, #12
 800405a:	4619      	mov	r1, r3
 800405c:	480d      	ldr	r0, [pc, #52]	@ (8004094 <MX_TIM8_Init+0xac>)
 800405e:	f00f f979 	bl	8013354 <HAL_TIM_Encoder_Init>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d001      	beq.n	800406c <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8004068:	f7ff f952 	bl	8003310 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800406c:	2300      	movs	r3, #0
 800406e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004070:	2300      	movs	r3, #0
 8004072:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004074:	2300      	movs	r3, #0
 8004076:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004078:	463b      	mov	r3, r7
 800407a:	4619      	mov	r1, r3
 800407c:	4805      	ldr	r0, [pc, #20]	@ (8004094 <MX_TIM8_Init+0xac>)
 800407e:	f010 fc0b 	bl	8014898 <HAL_TIMEx_MasterConfigSynchronization>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d001      	beq.n	800408c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8004088:	f7ff f942 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800408c:	bf00      	nop
 800408e:	3730      	adds	r7, #48	@ 0x30
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	2404e224 	.word	0x2404e224
 8004098:	40010400 	.word	0x40010400

0800409c <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80040a0:	4b0f      	ldr	r3, [pc, #60]	@ (80040e0 <MX_TIM17_Init+0x44>)
 80040a2:	4a10      	ldr	r2, [pc, #64]	@ (80040e4 <MX_TIM17_Init+0x48>)
 80040a4:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 80040a6:	4b0e      	ldr	r3, [pc, #56]	@ (80040e0 <MX_TIM17_Init+0x44>)
 80040a8:	2200      	movs	r2, #0
 80040aa:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040ac:	4b0c      	ldr	r3, [pc, #48]	@ (80040e0 <MX_TIM17_Init+0x44>)
 80040ae:	2200      	movs	r2, #0
 80040b0:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 639;
 80040b2:	4b0b      	ldr	r3, [pc, #44]	@ (80040e0 <MX_TIM17_Init+0x44>)
 80040b4:	f240 227f 	movw	r2, #639	@ 0x27f
 80040b8:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040ba:	4b09      	ldr	r3, [pc, #36]	@ (80040e0 <MX_TIM17_Init+0x44>)
 80040bc:	2200      	movs	r2, #0
 80040be:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80040c0:	4b07      	ldr	r3, [pc, #28]	@ (80040e0 <MX_TIM17_Init+0x44>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040c6:	4b06      	ldr	r3, [pc, #24]	@ (80040e0 <MX_TIM17_Init+0x44>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80040cc:	4804      	ldr	r0, [pc, #16]	@ (80040e0 <MX_TIM17_Init+0x44>)
 80040ce:	f00e fa67 	bl	80125a0 <HAL_TIM_Base_Init>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d001      	beq.n	80040dc <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 80040d8:	f7ff f91a 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80040dc:	bf00      	nop
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	2404e270 	.word	0x2404e270
 80040e4:	40014800 	.word	0x40014800

080040e8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b090      	sub	sp, #64	@ 0x40
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040f0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80040f4:	2200      	movs	r2, #0
 80040f6:	601a      	str	r2, [r3, #0]
 80040f8:	605a      	str	r2, [r3, #4]
 80040fa:	609a      	str	r2, [r3, #8]
 80040fc:	60da      	str	r2, [r3, #12]
 80040fe:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a85      	ldr	r2, [pc, #532]	@ (800431c <HAL_TIM_Encoder_MspInit+0x234>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d12f      	bne.n	800416a <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800410a:	4b85      	ldr	r3, [pc, #532]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 800410c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004110:	4a83      	ldr	r2, [pc, #524]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 8004112:	f043 0301 	orr.w	r3, r3, #1
 8004116:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800411a:	4b81      	ldr	r3, [pc, #516]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 800411c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004120:	f003 0301 	and.w	r3, r3, #1
 8004124:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004126:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004128:	4b7d      	ldr	r3, [pc, #500]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 800412a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800412e:	4a7c      	ldr	r2, [pc, #496]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 8004130:	f043 0310 	orr.w	r3, r3, #16
 8004134:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004138:	4b79      	ldr	r3, [pc, #484]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 800413a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800413e:	f003 0310 	and.w	r3, r3, #16
 8004142:	627b      	str	r3, [r7, #36]	@ 0x24
 8004144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = V_1_Pin|A_1_Pin;
 8004146:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800414a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800414c:	2302      	movs	r3, #2
 800414e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004150:	2300      	movs	r3, #0
 8004152:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004154:	2300      	movs	r3, #0
 8004156:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004158:	2301      	movs	r3, #1
 800415a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800415c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004160:	4619      	mov	r1, r3
 8004162:	4870      	ldr	r0, [pc, #448]	@ (8004324 <HAL_TIM_Encoder_MspInit+0x23c>)
 8004164:	f006 f8da 	bl	800a31c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8004168:	e0d3      	b.n	8004312 <HAL_TIM_Encoder_MspInit+0x22a>
  else if(tim_encoderHandle->Instance==TIM2)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004172:	d14e      	bne.n	8004212 <HAL_TIM_Encoder_MspInit+0x12a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004174:	4b6a      	ldr	r3, [pc, #424]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 8004176:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800417a:	4a69      	ldr	r2, [pc, #420]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 800417c:	f043 0301 	orr.w	r3, r3, #1
 8004180:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004184:	4b66      	ldr	r3, [pc, #408]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 8004186:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	623b      	str	r3, [r7, #32]
 8004190:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004192:	4b63      	ldr	r3, [pc, #396]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 8004194:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004198:	4a61      	ldr	r2, [pc, #388]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 800419a:	f043 0301 	orr.w	r3, r3, #1
 800419e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041a2:	4b5f      	ldr	r3, [pc, #380]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 80041a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041a8:	f003 0301 	and.w	r3, r3, #1
 80041ac:	61fb      	str	r3, [r7, #28]
 80041ae:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041b0:	4b5b      	ldr	r3, [pc, #364]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 80041b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041b6:	4a5a      	ldr	r2, [pc, #360]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 80041b8:	f043 0302 	orr.w	r3, r3, #2
 80041bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041c0:	4b57      	ldr	r3, [pc, #348]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 80041c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041c6:	f003 0302 	and.w	r3, r3, #2
 80041ca:	61bb      	str	r3, [r7, #24]
 80041cc:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = V_2_Pin;
 80041ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041d4:	2302      	movs	r3, #2
 80041d6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041d8:	2300      	movs	r3, #0
 80041da:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041dc:	2300      	movs	r3, #0
 80041de:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80041e0:	2301      	movs	r3, #1
 80041e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(V_2_GPIO_Port, &GPIO_InitStruct);
 80041e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80041e8:	4619      	mov	r1, r3
 80041ea:	484f      	ldr	r0, [pc, #316]	@ (8004328 <HAL_TIM_Encoder_MspInit+0x240>)
 80041ec:	f006 f896 	bl	800a31c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = A_2_Pin;
 80041f0:	2308      	movs	r3, #8
 80041f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041f4:	2302      	movs	r3, #2
 80041f6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f8:	2300      	movs	r3, #0
 80041fa:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041fc:	2300      	movs	r3, #0
 80041fe:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004200:	2301      	movs	r3, #1
 8004202:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(A_2_GPIO_Port, &GPIO_InitStruct);
 8004204:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004208:	4619      	mov	r1, r3
 800420a:	4848      	ldr	r0, [pc, #288]	@ (800432c <HAL_TIM_Encoder_MspInit+0x244>)
 800420c:	f006 f886 	bl	800a31c <HAL_GPIO_Init>
}
 8004210:	e07f      	b.n	8004312 <HAL_TIM_Encoder_MspInit+0x22a>
  else if(tim_encoderHandle->Instance==TIM4)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a46      	ldr	r2, [pc, #280]	@ (8004330 <HAL_TIM_Encoder_MspInit+0x248>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d12f      	bne.n	800427c <HAL_TIM_Encoder_MspInit+0x194>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800421c:	4b40      	ldr	r3, [pc, #256]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 800421e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004222:	4a3f      	ldr	r2, [pc, #252]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 8004224:	f043 0304 	orr.w	r3, r3, #4
 8004228:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800422c:	4b3c      	ldr	r3, [pc, #240]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 800422e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004232:	f003 0304 	and.w	r3, r3, #4
 8004236:	617b      	str	r3, [r7, #20]
 8004238:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800423a:	4b39      	ldr	r3, [pc, #228]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 800423c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004240:	4a37      	ldr	r2, [pc, #220]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 8004242:	f043 0308 	orr.w	r3, r3, #8
 8004246:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800424a:	4b35      	ldr	r3, [pc, #212]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 800424c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004250:	f003 0308 	and.w	r3, r3, #8
 8004254:	613b      	str	r3, [r7, #16]
 8004256:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = V_3_Pin|A_3_Pin;
 8004258:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800425c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800425e:	2302      	movs	r3, #2
 8004260:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004262:	2300      	movs	r3, #0
 8004264:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004266:	2300      	movs	r3, #0
 8004268:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800426a:	2302      	movs	r3, #2
 800426c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800426e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004272:	4619      	mov	r1, r3
 8004274:	482f      	ldr	r0, [pc, #188]	@ (8004334 <HAL_TIM_Encoder_MspInit+0x24c>)
 8004276:	f006 f851 	bl	800a31c <HAL_GPIO_Init>
}
 800427a:	e04a      	b.n	8004312 <HAL_TIM_Encoder_MspInit+0x22a>
  else if(tim_encoderHandle->Instance==TIM8)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a2d      	ldr	r2, [pc, #180]	@ (8004338 <HAL_TIM_Encoder_MspInit+0x250>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d145      	bne.n	8004312 <HAL_TIM_Encoder_MspInit+0x22a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004286:	4b26      	ldr	r3, [pc, #152]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 8004288:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800428c:	4a24      	ldr	r2, [pc, #144]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 800428e:	f043 0302 	orr.w	r3, r3, #2
 8004292:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004296:	4b22      	ldr	r3, [pc, #136]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 8004298:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	60fb      	str	r3, [r7, #12]
 80042a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042a4:	4b1e      	ldr	r3, [pc, #120]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 80042a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042aa:	4a1d      	ldr	r2, [pc, #116]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 80042ac:	f043 0304 	orr.w	r3, r3, #4
 80042b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80042b4:	4b1a      	ldr	r3, [pc, #104]	@ (8004320 <HAL_TIM_Encoder_MspInit+0x238>)
 80042b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042ba:	f003 0304 	and.w	r3, r3, #4
 80042be:	60bb      	str	r3, [r7, #8]
 80042c0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = V_4_Pin|A_4_Pin;
 80042c2:	23c0      	movs	r3, #192	@ 0xc0
 80042c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c6:	2302      	movs	r3, #2
 80042c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ca:	2300      	movs	r3, #0
 80042cc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042ce:	2300      	movs	r3, #0
 80042d0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80042d2:	2303      	movs	r3, #3
 80042d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042d6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80042da:	4619      	mov	r1, r3
 80042dc:	4817      	ldr	r0, [pc, #92]	@ (800433c <HAL_TIM_Encoder_MspInit+0x254>)
 80042de:	f006 f81d 	bl	800a31c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 80042e2:	2200      	movs	r2, #0
 80042e4:	2105      	movs	r1, #5
 80042e6:	202b      	movs	r0, #43	@ 0x2b
 80042e8:	f002 fdfa 	bl	8006ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80042ec:	202b      	movs	r0, #43	@ 0x2b
 80042ee:	f002 fe21 	bl	8006f34 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 80042f2:	2200      	movs	r2, #0
 80042f4:	2105      	movs	r1, #5
 80042f6:	202c      	movs	r0, #44	@ 0x2c
 80042f8:	f002 fdf2 	bl	8006ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80042fc:	202c      	movs	r0, #44	@ 0x2c
 80042fe:	f002 fe19 	bl	8006f34 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 5, 0);
 8004302:	2200      	movs	r2, #0
 8004304:	2105      	movs	r1, #5
 8004306:	202d      	movs	r0, #45	@ 0x2d
 8004308:	f002 fdea 	bl	8006ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800430c:	202d      	movs	r0, #45	@ 0x2d
 800430e:	f002 fe11 	bl	8006f34 <HAL_NVIC_EnableIRQ>
}
 8004312:	bf00      	nop
 8004314:	3740      	adds	r7, #64	@ 0x40
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	40010000 	.word	0x40010000
 8004320:	58024400 	.word	0x58024400
 8004324:	58021000 	.word	0x58021000
 8004328:	58020000 	.word	0x58020000
 800432c:	58020400 	.word	0x58020400
 8004330:	40000800 	.word	0x40000800
 8004334:	58020c00 	.word	0x58020c00
 8004338:	40010400 	.word	0x40010400
 800433c:	58020800 	.word	0x58020800

08004340 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a16      	ldr	r2, [pc, #88]	@ (80043a8 <HAL_TIM_PWM_MspInit+0x68>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d10f      	bne.n	8004372 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004352:	4b16      	ldr	r3, [pc, #88]	@ (80043ac <HAL_TIM_PWM_MspInit+0x6c>)
 8004354:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004358:	4a14      	ldr	r2, [pc, #80]	@ (80043ac <HAL_TIM_PWM_MspInit+0x6c>)
 800435a:	f043 0302 	orr.w	r3, r3, #2
 800435e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004362:	4b12      	ldr	r3, [pc, #72]	@ (80043ac <HAL_TIM_PWM_MspInit+0x6c>)
 8004364:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	60fb      	str	r3, [r7, #12]
 800436e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8004370:	e013      	b.n	800439a <HAL_TIM_PWM_MspInit+0x5a>
  else if(tim_pwmHandle->Instance==TIM5)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a0e      	ldr	r2, [pc, #56]	@ (80043b0 <HAL_TIM_PWM_MspInit+0x70>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d10e      	bne.n	800439a <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800437c:	4b0b      	ldr	r3, [pc, #44]	@ (80043ac <HAL_TIM_PWM_MspInit+0x6c>)
 800437e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004382:	4a0a      	ldr	r2, [pc, #40]	@ (80043ac <HAL_TIM_PWM_MspInit+0x6c>)
 8004384:	f043 0308 	orr.w	r3, r3, #8
 8004388:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800438c:	4b07      	ldr	r3, [pc, #28]	@ (80043ac <HAL_TIM_PWM_MspInit+0x6c>)
 800438e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004392:	f003 0308 	and.w	r3, r3, #8
 8004396:	60bb      	str	r3, [r7, #8]
 8004398:	68bb      	ldr	r3, [r7, #8]
}
 800439a:	bf00      	nop
 800439c:	3714      	adds	r7, #20
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	40000400 	.word	0x40000400
 80043ac:	58024400 	.word	0x58024400
 80043b0:	40000c00 	.word	0x40000c00

080043b4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a2b      	ldr	r2, [pc, #172]	@ (8004470 <HAL_TIM_Base_MspInit+0xbc>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d117      	bne.n	80043f6 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80043c6:	4b2b      	ldr	r3, [pc, #172]	@ (8004474 <HAL_TIM_Base_MspInit+0xc0>)
 80043c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80043cc:	4a29      	ldr	r2, [pc, #164]	@ (8004474 <HAL_TIM_Base_MspInit+0xc0>)
 80043ce:	f043 0310 	orr.w	r3, r3, #16
 80043d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80043d6:	4b27      	ldr	r3, [pc, #156]	@ (8004474 <HAL_TIM_Base_MspInit+0xc0>)
 80043d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80043dc:	f003 0310 	and.w	r3, r3, #16
 80043e0:	617b      	str	r3, [r7, #20]
 80043e2:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 80043e4:	2200      	movs	r2, #0
 80043e6:	2105      	movs	r1, #5
 80043e8:	2036      	movs	r0, #54	@ 0x36
 80043ea:	f002 fd79 	bl	8006ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80043ee:	2036      	movs	r0, #54	@ 0x36
 80043f0:	f002 fda0 	bl	8006f34 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80043f4:	e038      	b.n	8004468 <HAL_TIM_Base_MspInit+0xb4>
  else if(tim_baseHandle->Instance==TIM7)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a1f      	ldr	r2, [pc, #124]	@ (8004478 <HAL_TIM_Base_MspInit+0xc4>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d117      	bne.n	8004430 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004400:	4b1c      	ldr	r3, [pc, #112]	@ (8004474 <HAL_TIM_Base_MspInit+0xc0>)
 8004402:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004406:	4a1b      	ldr	r2, [pc, #108]	@ (8004474 <HAL_TIM_Base_MspInit+0xc0>)
 8004408:	f043 0320 	orr.w	r3, r3, #32
 800440c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004410:	4b18      	ldr	r3, [pc, #96]	@ (8004474 <HAL_TIM_Base_MspInit+0xc0>)
 8004412:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004416:	f003 0320 	and.w	r3, r3, #32
 800441a:	613b      	str	r3, [r7, #16]
 800441c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 800441e:	2200      	movs	r2, #0
 8004420:	2105      	movs	r1, #5
 8004422:	2037      	movs	r0, #55	@ 0x37
 8004424:	f002 fd5c 	bl	8006ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004428:	2037      	movs	r0, #55	@ 0x37
 800442a:	f002 fd83 	bl	8006f34 <HAL_NVIC_EnableIRQ>
}
 800442e:	e01b      	b.n	8004468 <HAL_TIM_Base_MspInit+0xb4>
  else if(tim_baseHandle->Instance==TIM17)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a11      	ldr	r2, [pc, #68]	@ (800447c <HAL_TIM_Base_MspInit+0xc8>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d116      	bne.n	8004468 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800443a:	4b0e      	ldr	r3, [pc, #56]	@ (8004474 <HAL_TIM_Base_MspInit+0xc0>)
 800443c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004440:	4a0c      	ldr	r2, [pc, #48]	@ (8004474 <HAL_TIM_Base_MspInit+0xc0>)
 8004442:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004446:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800444a:	4b0a      	ldr	r3, [pc, #40]	@ (8004474 <HAL_TIM_Base_MspInit+0xc0>)
 800444c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004450:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004454:	60fb      	str	r3, [r7, #12]
 8004456:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 5, 0);
 8004458:	2200      	movs	r2, #0
 800445a:	2105      	movs	r1, #5
 800445c:	2076      	movs	r0, #118	@ 0x76
 800445e:	f002 fd3f 	bl	8006ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8004462:	2076      	movs	r0, #118	@ 0x76
 8004464:	f002 fd66 	bl	8006f34 <HAL_NVIC_EnableIRQ>
}
 8004468:	bf00      	nop
 800446a:	3718      	adds	r7, #24
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	40001000 	.word	0x40001000
 8004474:	58024400 	.word	0x58024400
 8004478:	40001400 	.word	0x40001400
 800447c:	40014800 	.word	0x40014800

08004480 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b08a      	sub	sp, #40	@ 0x28
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004488:	f107 0314 	add.w	r3, r7, #20
 800448c:	2200      	movs	r2, #0
 800448e:	601a      	str	r2, [r3, #0]
 8004490:	605a      	str	r2, [r3, #4]
 8004492:	609a      	str	r2, [r3, #8]
 8004494:	60da      	str	r2, [r3, #12]
 8004496:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a35      	ldr	r2, [pc, #212]	@ (8004574 <HAL_TIM_MspPostInit+0xf4>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d13f      	bne.n	8004522 <HAL_TIM_MspPostInit+0xa2>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044a2:	4b35      	ldr	r3, [pc, #212]	@ (8004578 <HAL_TIM_MspPostInit+0xf8>)
 80044a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044a8:	4a33      	ldr	r2, [pc, #204]	@ (8004578 <HAL_TIM_MspPostInit+0xf8>)
 80044aa:	f043 0302 	orr.w	r3, r3, #2
 80044ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80044b2:	4b31      	ldr	r3, [pc, #196]	@ (8004578 <HAL_TIM_MspPostInit+0xf8>)
 80044b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044b8:	f003 0302 	and.w	r3, r3, #2
 80044bc:	613b      	str	r3, [r7, #16]
 80044be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004578 <HAL_TIM_MspPostInit+0xf8>)
 80044c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044c6:	4a2c      	ldr	r2, [pc, #176]	@ (8004578 <HAL_TIM_MspPostInit+0xf8>)
 80044c8:	f043 0304 	orr.w	r3, r3, #4
 80044cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80044d0:	4b29      	ldr	r3, [pc, #164]	@ (8004578 <HAL_TIM_MspPostInit+0xf8>)
 80044d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044d6:	f003 0304 	and.w	r3, r3, #4
 80044da:	60fb      	str	r3, [r7, #12]
 80044dc:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    PC8     ------> TIM3_CH3
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 80044de:	2322      	movs	r3, #34	@ 0x22
 80044e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044e2:	2302      	movs	r3, #2
 80044e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044e6:	2300      	movs	r3, #0
 80044e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044ea:	2300      	movs	r3, #0
 80044ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80044ee:	2302      	movs	r3, #2
 80044f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044f2:	f107 0314 	add.w	r3, r7, #20
 80044f6:	4619      	mov	r1, r3
 80044f8:	4820      	ldr	r0, [pc, #128]	@ (800457c <HAL_TIM_MspPostInit+0xfc>)
 80044fa:	f005 ff0f 	bl	800a31c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM3_Pin;
 80044fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004502:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004504:	2302      	movs	r3, #2
 8004506:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004508:	2300      	movs	r3, #0
 800450a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800450c:	2300      	movs	r3, #0
 800450e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004510:	2302      	movs	r3, #2
 8004512:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM3_GPIO_Port, &GPIO_InitStruct);
 8004514:	f107 0314 	add.w	r3, r7, #20
 8004518:	4619      	mov	r1, r3
 800451a:	4819      	ldr	r0, [pc, #100]	@ (8004580 <HAL_TIM_MspPostInit+0x100>)
 800451c:	f005 fefe 	bl	800a31c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8004520:	e023      	b.n	800456a <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM5)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a17      	ldr	r2, [pc, #92]	@ (8004584 <HAL_TIM_MspPostInit+0x104>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d11e      	bne.n	800456a <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800452c:	4b12      	ldr	r3, [pc, #72]	@ (8004578 <HAL_TIM_MspPostInit+0xf8>)
 800452e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004532:	4a11      	ldr	r2, [pc, #68]	@ (8004578 <HAL_TIM_MspPostInit+0xf8>)
 8004534:	f043 0301 	orr.w	r3, r3, #1
 8004538:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800453c:	4b0e      	ldr	r3, [pc, #56]	@ (8004578 <HAL_TIM_MspPostInit+0xf8>)
 800453e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004542:	f003 0301 	and.w	r3, r3, #1
 8004546:	60bb      	str	r3, [r7, #8]
 8004548:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM4_Pin;
 800454a:	2301      	movs	r3, #1
 800454c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800454e:	2302      	movs	r3, #2
 8004550:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004552:	2300      	movs	r3, #0
 8004554:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004556:	2300      	movs	r3, #0
 8004558:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800455a:	2302      	movs	r3, #2
 800455c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM4_GPIO_Port, &GPIO_InitStruct);
 800455e:	f107 0314 	add.w	r3, r7, #20
 8004562:	4619      	mov	r1, r3
 8004564:	4808      	ldr	r0, [pc, #32]	@ (8004588 <HAL_TIM_MspPostInit+0x108>)
 8004566:	f005 fed9 	bl	800a31c <HAL_GPIO_Init>
}
 800456a:	bf00      	nop
 800456c:	3728      	adds	r7, #40	@ 0x28
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	40000400 	.word	0x40000400
 8004578:	58024400 	.word	0x58024400
 800457c:	58020400 	.word	0x58020400
 8004580:	58020800 	.word	0x58020800
 8004584:	40000c00 	.word	0x40000c00
 8004588:	58020000 	.word	0x58020000

0800458c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004590:	4b22      	ldr	r3, [pc, #136]	@ (800461c <MX_USART2_UART_Init+0x90>)
 8004592:	4a23      	ldr	r2, [pc, #140]	@ (8004620 <MX_USART2_UART_Init+0x94>)
 8004594:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8004596:	4b21      	ldr	r3, [pc, #132]	@ (800461c <MX_USART2_UART_Init+0x90>)
 8004598:	4a22      	ldr	r2, [pc, #136]	@ (8004624 <MX_USART2_UART_Init+0x98>)
 800459a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800459c:	4b1f      	ldr	r3, [pc, #124]	@ (800461c <MX_USART2_UART_Init+0x90>)
 800459e:	2200      	movs	r2, #0
 80045a0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80045a2:	4b1e      	ldr	r3, [pc, #120]	@ (800461c <MX_USART2_UART_Init+0x90>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80045a8:	4b1c      	ldr	r3, [pc, #112]	@ (800461c <MX_USART2_UART_Init+0x90>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80045ae:	4b1b      	ldr	r3, [pc, #108]	@ (800461c <MX_USART2_UART_Init+0x90>)
 80045b0:	220c      	movs	r2, #12
 80045b2:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045b4:	4b19      	ldr	r3, [pc, #100]	@ (800461c <MX_USART2_UART_Init+0x90>)
 80045b6:	2200      	movs	r2, #0
 80045b8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80045ba:	4b18      	ldr	r3, [pc, #96]	@ (800461c <MX_USART2_UART_Init+0x90>)
 80045bc:	2200      	movs	r2, #0
 80045be:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80045c0:	4b16      	ldr	r3, [pc, #88]	@ (800461c <MX_USART2_UART_Init+0x90>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80045c6:	4b15      	ldr	r3, [pc, #84]	@ (800461c <MX_USART2_UART_Init+0x90>)
 80045c8:	2200      	movs	r2, #0
 80045ca:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80045cc:	4b13      	ldr	r3, [pc, #76]	@ (800461c <MX_USART2_UART_Init+0x90>)
 80045ce:	2200      	movs	r2, #0
 80045d0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80045d2:	4812      	ldr	r0, [pc, #72]	@ (800461c <MX_USART2_UART_Init+0x90>)
 80045d4:	f010 fae4 	bl	8014ba0 <HAL_UART_Init>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d001      	beq.n	80045e2 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 80045de:	f7fe fe97 	bl	8003310 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80045e2:	2100      	movs	r1, #0
 80045e4:	480d      	ldr	r0, [pc, #52]	@ (800461c <MX_USART2_UART_Init+0x90>)
 80045e6:	f013 fa61 	bl	8017aac <HAL_UARTEx_SetTxFifoThreshold>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d001      	beq.n	80045f4 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 80045f0:	f7fe fe8e 	bl	8003310 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80045f4:	2100      	movs	r1, #0
 80045f6:	4809      	ldr	r0, [pc, #36]	@ (800461c <MX_USART2_UART_Init+0x90>)
 80045f8:	f013 faf2 	bl	8017be0 <HAL_UARTEx_SetRxFifoThreshold>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 8004602:	f7fe fe85 	bl	8003310 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004606:	4805      	ldr	r0, [pc, #20]	@ (800461c <MX_USART2_UART_Init+0x90>)
 8004608:	f013 f9da 	bl	80179c0 <HAL_UARTEx_DisableFifoMode>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d001      	beq.n	8004616 <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 8004612:	f7fe fe7d 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004616:	bf00      	nop
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	2404e2bc 	.word	0x2404e2bc
 8004620:	40004400 	.word	0x40004400
 8004624:	000f4240 	.word	0x000f4240

08004628 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800462c:	4b22      	ldr	r3, [pc, #136]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 800462e:	4a23      	ldr	r2, [pc, #140]	@ (80046bc <MX_USART3_UART_Init+0x94>)
 8004630:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004632:	4b21      	ldr	r3, [pc, #132]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 8004634:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004638:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800463a:	4b1f      	ldr	r3, [pc, #124]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 800463c:	2200      	movs	r2, #0
 800463e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004640:	4b1d      	ldr	r3, [pc, #116]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 8004642:	2200      	movs	r2, #0
 8004644:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004646:	4b1c      	ldr	r3, [pc, #112]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 8004648:	2200      	movs	r2, #0
 800464a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800464c:	4b1a      	ldr	r3, [pc, #104]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 800464e:	220c      	movs	r2, #12
 8004650:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004652:	4b19      	ldr	r3, [pc, #100]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 8004654:	2200      	movs	r2, #0
 8004656:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004658:	4b17      	ldr	r3, [pc, #92]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 800465a:	2200      	movs	r2, #0
 800465c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800465e:	4b16      	ldr	r3, [pc, #88]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 8004660:	2200      	movs	r2, #0
 8004662:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004664:	4b14      	ldr	r3, [pc, #80]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 8004666:	2200      	movs	r2, #0
 8004668:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800466a:	4b13      	ldr	r3, [pc, #76]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 800466c:	2200      	movs	r2, #0
 800466e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004670:	4811      	ldr	r0, [pc, #68]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 8004672:	f010 fa95 	bl	8014ba0 <HAL_UART_Init>
 8004676:	4603      	mov	r3, r0
 8004678:	2b00      	cmp	r3, #0
 800467a:	d001      	beq.n	8004680 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800467c:	f7fe fe48 	bl	8003310 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004680:	2100      	movs	r1, #0
 8004682:	480d      	ldr	r0, [pc, #52]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 8004684:	f013 fa12 	bl	8017aac <HAL_UARTEx_SetTxFifoThreshold>
 8004688:	4603      	mov	r3, r0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d001      	beq.n	8004692 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800468e:	f7fe fe3f 	bl	8003310 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004692:	2100      	movs	r1, #0
 8004694:	4808      	ldr	r0, [pc, #32]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 8004696:	f013 faa3 	bl	8017be0 <HAL_UARTEx_SetRxFifoThreshold>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d001      	beq.n	80046a4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80046a0:	f7fe fe36 	bl	8003310 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80046a4:	4804      	ldr	r0, [pc, #16]	@ (80046b8 <MX_USART3_UART_Init+0x90>)
 80046a6:	f013 f98b 	bl	80179c0 <HAL_UARTEx_DisableFifoMode>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d001      	beq.n	80046b4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80046b0:	f7fe fe2e 	bl	8003310 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80046b4:	bf00      	nop
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	2404e350 	.word	0x2404e350
 80046bc:	40004800 	.word	0x40004800

080046c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b0be      	sub	sp, #248	@ 0xf8
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046c8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80046cc:	2200      	movs	r2, #0
 80046ce:	601a      	str	r2, [r3, #0]
 80046d0:	605a      	str	r2, [r3, #4]
 80046d2:	609a      	str	r2, [r3, #8]
 80046d4:	60da      	str	r2, [r3, #12]
 80046d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80046d8:	f107 0320 	add.w	r3, r7, #32
 80046dc:	22c0      	movs	r2, #192	@ 0xc0
 80046de:	2100      	movs	r1, #0
 80046e0:	4618      	mov	r0, r3
 80046e2:	f017 fcd9 	bl	801c098 <memset>
  if(uartHandle->Instance==USART2)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a67      	ldr	r2, [pc, #412]	@ (8004888 <HAL_UART_MspInit+0x1c8>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d172      	bne.n	80047d6 <HAL_UART_MspInit+0x116>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80046f0:	f04f 0202 	mov.w	r2, #2
 80046f4:	f04f 0300 	mov.w	r3, #0
 80046f8:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80046fc:	2300      	movs	r3, #0
 80046fe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004702:	f107 0320 	add.w	r3, r7, #32
 8004706:	4618      	mov	r0, r3
 8004708:	f00a fb56 	bl	800edb8 <HAL_RCCEx_PeriphCLKConfig>
 800470c:	4603      	mov	r3, r0
 800470e:	2b00      	cmp	r3, #0
 8004710:	d001      	beq.n	8004716 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8004712:	f7fe fdfd 	bl	8003310 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004716:	4b5d      	ldr	r3, [pc, #372]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 8004718:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800471c:	4a5b      	ldr	r2, [pc, #364]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 800471e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004722:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004726:	4b59      	ldr	r3, [pc, #356]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 8004728:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800472c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004730:	61fb      	str	r3, [r7, #28]
 8004732:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004734:	4b55      	ldr	r3, [pc, #340]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 8004736:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800473a:	4a54      	ldr	r2, [pc, #336]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 800473c:	f043 0301 	orr.w	r3, r3, #1
 8004740:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004744:	4b51      	ldr	r3, [pc, #324]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 8004746:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800474a:	f003 0301 	and.w	r3, r3, #1
 800474e:	61bb      	str	r3, [r7, #24]
 8004750:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004752:	4b4e      	ldr	r3, [pc, #312]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 8004754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004758:	4a4c      	ldr	r2, [pc, #304]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 800475a:	f043 0308 	orr.w	r3, r3, #8
 800475e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004762:	4b4a      	ldr	r3, [pc, #296]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 8004764:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004768:	f003 0308 	and.w	r3, r3, #8
 800476c:	617b      	str	r3, [r7, #20]
 800476e:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004770:	2308      	movs	r3, #8
 8004772:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004776:	2302      	movs	r3, #2
 8004778:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800477c:	2300      	movs	r3, #0
 800477e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004782:	2300      	movs	r3, #0
 8004784:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004788:	2307      	movs	r3, #7
 800478a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800478e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004792:	4619      	mov	r1, r3
 8004794:	483e      	ldr	r0, [pc, #248]	@ (8004890 <HAL_UART_MspInit+0x1d0>)
 8004796:	f005 fdc1 	bl	800a31c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800479a:	2320      	movs	r3, #32
 800479c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047a0:	2302      	movs	r3, #2
 80047a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a6:	2300      	movs	r3, #0
 80047a8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047ac:	2300      	movs	r3, #0
 80047ae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80047b2:	2307      	movs	r3, #7
 80047b4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80047b8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80047bc:	4619      	mov	r1, r3
 80047be:	4835      	ldr	r0, [pc, #212]	@ (8004894 <HAL_UART_MspInit+0x1d4>)
 80047c0:	f005 fdac 	bl	800a31c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80047c4:	2200      	movs	r2, #0
 80047c6:	2105      	movs	r1, #5
 80047c8:	2026      	movs	r0, #38	@ 0x26
 80047ca:	f002 fb89 	bl	8006ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80047ce:	2026      	movs	r0, #38	@ 0x26
 80047d0:	f002 fbb0 	bl	8006f34 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80047d4:	e053      	b.n	800487e <HAL_UART_MspInit+0x1be>
  else if(uartHandle->Instance==USART3)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a2f      	ldr	r2, [pc, #188]	@ (8004898 <HAL_UART_MspInit+0x1d8>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d14e      	bne.n	800487e <HAL_UART_MspInit+0x1be>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80047e0:	f04f 0202 	mov.w	r2, #2
 80047e4:	f04f 0300 	mov.w	r3, #0
 80047e8:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80047ec:	2300      	movs	r3, #0
 80047ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80047f2:	f107 0320 	add.w	r3, r7, #32
 80047f6:	4618      	mov	r0, r3
 80047f8:	f00a fade 	bl	800edb8 <HAL_RCCEx_PeriphCLKConfig>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <HAL_UART_MspInit+0x146>
      Error_Handler();
 8004802:	f7fe fd85 	bl	8003310 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004806:	4b21      	ldr	r3, [pc, #132]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 8004808:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800480c:	4a1f      	ldr	r2, [pc, #124]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 800480e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004812:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004816:	4b1d      	ldr	r3, [pc, #116]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 8004818:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800481c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004820:	613b      	str	r3, [r7, #16]
 8004822:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004824:	4b19      	ldr	r3, [pc, #100]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 8004826:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800482a:	4a18      	ldr	r2, [pc, #96]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 800482c:	f043 0308 	orr.w	r3, r3, #8
 8004830:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004834:	4b15      	ldr	r3, [pc, #84]	@ (800488c <HAL_UART_MspInit+0x1cc>)
 8004836:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800483a:	f003 0308 	and.w	r3, r3, #8
 800483e:	60fb      	str	r3, [r7, #12]
 8004840:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004842:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004846:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800484a:	2302      	movs	r3, #2
 800484c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004850:	2300      	movs	r3, #0
 8004852:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004856:	2300      	movs	r3, #0
 8004858:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800485c:	2307      	movs	r3, #7
 800485e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004862:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004866:	4619      	mov	r1, r3
 8004868:	480a      	ldr	r0, [pc, #40]	@ (8004894 <HAL_UART_MspInit+0x1d4>)
 800486a:	f005 fd57 	bl	800a31c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800486e:	2200      	movs	r2, #0
 8004870:	2105      	movs	r1, #5
 8004872:	2027      	movs	r0, #39	@ 0x27
 8004874:	f002 fb34 	bl	8006ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004878:	2027      	movs	r0, #39	@ 0x27
 800487a:	f002 fb5b 	bl	8006f34 <HAL_NVIC_EnableIRQ>
}
 800487e:	bf00      	nop
 8004880:	37f8      	adds	r7, #248	@ 0xf8
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	40004400 	.word	0x40004400
 800488c:	58024400 	.word	0x58024400
 8004890:	58020000 	.word	0x58020000
 8004894:	58020c00 	.word	0x58020c00
 8004898:	40004800 	.word	0x40004800

0800489c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800489c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80048d8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80048a0:	f7fb ffba 	bl	8000818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80048a4:	f7fb ff0a 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80048a8:	480c      	ldr	r0, [pc, #48]	@ (80048dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80048aa:	490d      	ldr	r1, [pc, #52]	@ (80048e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80048ac:	4a0d      	ldr	r2, [pc, #52]	@ (80048e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80048ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80048b0:	e002      	b.n	80048b8 <LoopCopyDataInit>

080048b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80048b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80048b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80048b6:	3304      	adds	r3, #4

080048b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048bc:	d3f9      	bcc.n	80048b2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048be:	4a0a      	ldr	r2, [pc, #40]	@ (80048e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80048c0:	4c0a      	ldr	r4, [pc, #40]	@ (80048ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80048c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048c4:	e001      	b.n	80048ca <LoopFillZerobss>

080048c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048c8:	3204      	adds	r2, #4

080048ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048cc:	d3fb      	bcc.n	80048c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80048ce:	f017 fc99 	bl	801c204 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80048d2:	f7fe fb53 	bl	8002f7c <main>
  bx  lr
 80048d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80048d8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80048dc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80048e0:	24000294 	.word	0x24000294
  ldr r2, =_sidata
 80048e4:	0801f12c 	.word	0x0801f12c
  ldr r2, =_sbss
 80048e8:	24000294 	.word	0x24000294
  ldr r4, =_ebss
 80048ec:	24052f1c 	.word	0x24052f1c

080048f0 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80048f0:	e7fe      	b.n	80048f0 <ADC_IRQHandler>
	...

080048f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048fa:	2003      	movs	r0, #3
 80048fc:	f002 fad0 	bl	8006ea0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004900:	f00a f842 	bl	800e988 <HAL_RCC_GetSysClockFreq>
 8004904:	4602      	mov	r2, r0
 8004906:	4b15      	ldr	r3, [pc, #84]	@ (800495c <HAL_Init+0x68>)
 8004908:	699b      	ldr	r3, [r3, #24]
 800490a:	0a1b      	lsrs	r3, r3, #8
 800490c:	f003 030f 	and.w	r3, r3, #15
 8004910:	4913      	ldr	r1, [pc, #76]	@ (8004960 <HAL_Init+0x6c>)
 8004912:	5ccb      	ldrb	r3, [r1, r3]
 8004914:	f003 031f 	and.w	r3, r3, #31
 8004918:	fa22 f303 	lsr.w	r3, r2, r3
 800491c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800491e:	4b0f      	ldr	r3, [pc, #60]	@ (800495c <HAL_Init+0x68>)
 8004920:	699b      	ldr	r3, [r3, #24]
 8004922:	f003 030f 	and.w	r3, r3, #15
 8004926:	4a0e      	ldr	r2, [pc, #56]	@ (8004960 <HAL_Init+0x6c>)
 8004928:	5cd3      	ldrb	r3, [r2, r3]
 800492a:	f003 031f 	and.w	r3, r3, #31
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	fa22 f303 	lsr.w	r3, r2, r3
 8004934:	4a0b      	ldr	r2, [pc, #44]	@ (8004964 <HAL_Init+0x70>)
 8004936:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004938:	4a0b      	ldr	r2, [pc, #44]	@ (8004968 <HAL_Init+0x74>)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800493e:	200f      	movs	r0, #15
 8004940:	f7fe ff5a 	bl	80037f8 <HAL_InitTick>
 8004944:	4603      	mov	r3, r0
 8004946:	2b00      	cmp	r3, #0
 8004948:	d001      	beq.n	800494e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e002      	b.n	8004954 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800494e:	f7fe ff35 	bl	80037bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3708      	adds	r7, #8
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}
 800495c:	58024400 	.word	0x58024400
 8004960:	0801ebec 	.word	0x0801ebec
 8004964:	24000004 	.word	0x24000004
 8004968:	24000000 	.word	0x24000000

0800496c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800496c:	b480      	push	{r7}
 800496e:	af00      	add	r7, sp, #0
  return uwTick;
 8004970:	4b03      	ldr	r3, [pc, #12]	@ (8004980 <HAL_GetTick+0x14>)
 8004972:	681b      	ldr	r3, [r3, #0]
}
 8004974:	4618      	mov	r0, r3
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr
 800497e:	bf00      	nop
 8004980:	2404e3e4 	.word	0x2404e3e4

08004984 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004988:	4b03      	ldr	r3, [pc, #12]	@ (8004998 <HAL_GetREVID+0x14>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	0c1b      	lsrs	r3, r3, #16
}
 800498e:	4618      	mov	r0, r3
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr
 8004998:	5c001000 	.word	0x5c001000

0800499c <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b082      	sub	sp, #8
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d113      	bne.n	80049d8 <HAL_SYSCFG_AnalogSwitchConfig+0x3c>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10e      	bne.n	80049d8 <HAL_SYSCFG_AnalogSwitchConfig+0x3c>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d109      	bne.n	80049d8 <HAL_SYSCFG_AnalogSwitchConfig+0x3c>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d104      	bne.n	80049d8 <HAL_SYSCFG_AnalogSwitchConfig+0x3c>
 80049ce:	f240 217a 	movw	r1, #634	@ 0x27a
 80049d2:	4808      	ldr	r0, [pc, #32]	@ (80049f4 <HAL_SYSCFG_AnalogSwitchConfig+0x58>)
 80049d4:	f7fe fca2 	bl	800331c <assert_failed>
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80049d8:	4b07      	ldr	r3, [pc, #28]	@ (80049f8 <HAL_SYSCFG_AnalogSwitchConfig+0x5c>)
 80049da:	685a      	ldr	r2, [r3, #4]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	43db      	mvns	r3, r3
 80049e0:	401a      	ands	r2, r3
 80049e2:	4905      	ldr	r1, [pc, #20]	@ (80049f8 <HAL_SYSCFG_AnalogSwitchConfig+0x5c>)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	604b      	str	r3, [r1, #4]
}
 80049ea:	bf00      	nop
 80049ec:	3708      	adds	r7, #8
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	0801e230 	.word	0x0801e230
 80049f8:	58000400 	.word	0x58000400

080049fc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	431a      	orrs	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	609a      	str	r2, [r3, #8]
}
 8004a16:	bf00      	nop
 8004a18:	370c      	adds	r7, #12
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr

08004a22 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004a22:	b480      	push	{r7}
 8004a24:	b083      	sub	sp, #12
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
 8004a2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	431a      	orrs	r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	609a      	str	r2, [r3, #8]
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <LL_ADC_GetResolution>:
  *         @arg @ref LL_ADC_RESOLUTION_6B  (2)
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC3
  */
__STATIC_INLINE uint32_t LL_ADC_GetResolution(const ADC_TypeDef *ADCx)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
      return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES));
    }
  }

#else  /* ADC_VER_V5_V90 */
  if ((DBGMCU->IDCODE & 0x30000000UL) == 0x10000000UL) /* Rev.Y */
 8004a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8004aa8 <LL_ADC_GetResolution+0x44>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004a74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a78:	d104      	bne.n	8004a84 <LL_ADC_GetResolution+0x20>
  {
    return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES));
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	f003 031c 	and.w	r3, r3, #28
 8004a82:	e00b      	b.n	8004a9c <LL_ADC_GetResolution+0x38>
  }
  else /* Rev.V */
  {
    if ((uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES)) == 0x0000001CUL)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	f003 031c 	and.w	r3, r3, #28
 8004a8c:	2b1c      	cmp	r3, #28
 8004a8e:	d101      	bne.n	8004a94 <LL_ADC_GetResolution+0x30>
    {
      return (LL_ADC_RESOLUTION_8B);
 8004a90:	2310      	movs	r3, #16
 8004a92:	e003      	b.n	8004a9c <LL_ADC_GetResolution+0x38>
    }
    else
    {
      return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES));
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	f003 031c 	and.w	r3, r3, #28
    }
  }

#endif /* ADC_VER_V5_X */
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr
 8004aa8:	5c001000 	.word	0x5c001000

08004aac <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b087      	sub	sp, #28
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d107      	bne.n	8004ad0 <LL_ADC_SetChannelPreselection+0x24>
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	0e9b      	lsrs	r3, r3, #26
 8004ac4:	f003 031f 	and.w	r3, r3, #31
 8004ac8:	2201      	movs	r2, #1
 8004aca:	fa02 f303 	lsl.w	r3, r2, r3
 8004ace:	e015      	b.n	8004afc <LL_ADC_SetChannelPreselection+0x50>
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	fa93 f3a3 	rbit	r3, r3
 8004ada:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d101      	bne.n	8004aea <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8004ae6:	2320      	movs	r3, #32
 8004ae8:	e003      	b.n	8004af2 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	fab3 f383 	clz	r3, r3
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	f003 031f 	and.w	r3, r3, #31
 8004af6:	2201      	movs	r2, #1
 8004af8:	fa02 f303 	lsl.w	r3, r2, r3
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	69d2      	ldr	r2, [r2, #28]
 8004b00:	431a      	orrs	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8004b06:	bf00      	nop
 8004b08:	371c      	adds	r7, #28
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr

08004b12 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004b12:	b480      	push	{r7}
 8004b14:	b087      	sub	sp, #28
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	60f8      	str	r0, [r7, #12]
 8004b1a:	60b9      	str	r1, [r7, #8]
 8004b1c:	607a      	str	r2, [r7, #4]
 8004b1e:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	3360      	adds	r3, #96	@ 0x60
 8004b24:	461a      	mov	r2, r3
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	4413      	add	r3, r2
 8004b2c:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	430b      	orrs	r3, r1
 8004b40:	431a      	orrs	r2, r3
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8004b46:	bf00      	nop
 8004b48:	371c      	adds	r7, #28
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr

08004b52 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8004b52:	b480      	push	{r7}
 8004b54:	b085      	sub	sp, #20
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	60f8      	str	r0, [r7, #12]
 8004b5a:	60b9      	str	r1, [r7, #8]
 8004b5c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	f003 031f 	and.w	r3, r3, #31
 8004b6c:	6879      	ldr	r1, [r7, #4]
 8004b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b72:	431a      	orrs	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	611a      	str	r2, [r3, #16]
}
 8004b78:	bf00      	nop
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b087      	sub	sp, #28
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	3360      	adds	r3, #96	@ 0x60
 8004b94:	461a      	mov	r2, r3
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	4413      	add	r3, r2
 8004b9c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	431a      	orrs	r2, r3
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	601a      	str	r2, [r3, #0]
  }
}
 8004bae:	bf00      	nop
 8004bb0:	371c      	adds	r7, #28
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr

08004bba <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	b083      	sub	sp, #12
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d101      	bne.n	8004bd2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e000      	b.n	8004bd4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	3330      	adds	r3, #48	@ 0x30
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	0a1b      	lsrs	r3, r3, #8
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	f003 030c 	and.w	r3, r3, #12
 8004bfc:	4413      	add	r3, r2
 8004bfe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	f003 031f 	and.w	r3, r3, #31
 8004c0a:	211f      	movs	r1, #31
 8004c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c10:	43db      	mvns	r3, r3
 8004c12:	401a      	ands	r2, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	0e9b      	lsrs	r3, r3, #26
 8004c18:	f003 011f 	and.w	r1, r3, #31
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	f003 031f 	and.w	r3, r3, #31
 8004c22:	fa01 f303 	lsl.w	r3, r1, r3
 8004c26:	431a      	orrs	r2, r3
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004c2c:	bf00      	nop
 8004c2e:	371c      	adds	r7, #28
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr

08004c38 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	f023 0203 	bic.w	r2, r3, #3
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	431a      	orrs	r2, r3
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	60da      	str	r2, [r3, #12]
}
 8004c52:	bf00      	nop
 8004c54:	370c      	adds	r7, #12
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004c5e:	b480      	push	{r7}
 8004c60:	b083      	sub	sp, #12
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c6a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d101      	bne.n	8004c76 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8004c72:	2301      	movs	r3, #1
 8004c74:	e000      	b.n	8004c78 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr

08004c84 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b087      	sub	sp, #28
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	60f8      	str	r0, [r7, #12]
 8004c8c:	60b9      	str	r1, [r7, #8]
 8004c8e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	3314      	adds	r3, #20
 8004c94:	461a      	mov	r2, r3
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	0e5b      	lsrs	r3, r3, #25
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	f003 0304 	and.w	r3, r3, #4
 8004ca0:	4413      	add	r3, r2
 8004ca2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	0d1b      	lsrs	r3, r3, #20
 8004cac:	f003 031f 	and.w	r3, r3, #31
 8004cb0:	2107      	movs	r1, #7
 8004cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8004cb6:	43db      	mvns	r3, r3
 8004cb8:	401a      	ands	r2, r3
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	0d1b      	lsrs	r3, r3, #20
 8004cbe:	f003 031f 	and.w	r3, r3, #31
 8004cc2:	6879      	ldr	r1, [r7, #4]
 8004cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8004cc8:	431a      	orrs	r2, r3
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004cce:	bf00      	nop
 8004cd0:	371c      	adds	r7, #28
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd8:	4770      	bx	lr
	...

08004cdc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b085      	sub	sp, #20
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004cf4:	43db      	mvns	r3, r3
 8004cf6:	401a      	ands	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f003 0318 	and.w	r3, r3, #24
 8004cfe:	4908      	ldr	r1, [pc, #32]	@ (8004d20 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004d00:	40d9      	lsrs	r1, r3
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	400b      	ands	r3, r1
 8004d06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d0a:	431a      	orrs	r2, r3
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8004d12:	bf00      	nop
 8004d14:	3714      	adds	r7, #20
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
 8004d1e:	bf00      	nop
 8004d20:	000fffff 	.word	0x000fffff

08004d24 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	f003 031f 	and.w	r3, r3, #31
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689a      	ldr	r2, [r3, #8]
 8004d68:	4b04      	ldr	r3, [pc, #16]	@ (8004d7c <LL_ADC_DisableDeepPowerDown+0x20>)
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	687a      	ldr	r2, [r7, #4]
 8004d6e:	6093      	str	r3, [r2, #8]
}
 8004d70:	bf00      	nop
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr
 8004d7c:	5fffffc0 	.word	0x5fffffc0

08004d80 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d94:	d101      	bne.n	8004d9a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004d96:	2301      	movs	r3, #1
 8004d98:	e000      	b.n	8004d9c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr

08004da8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	689a      	ldr	r2, [r3, #8]
 8004db4:	4b05      	ldr	r3, [pc, #20]	@ (8004dcc <LL_ADC_EnableInternalRegulator+0x24>)
 8004db6:	4013      	ands	r3, r2
 8004db8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr
 8004dcc:	6fffffc0 	.word	0x6fffffc0

08004dd0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004de0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004de4:	d101      	bne.n	8004dea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004de6:	2301      	movs	r3, #1
 8004de8:	e000      	b.n	8004dec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004dea:	2300      	movs	r3, #0
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	689a      	ldr	r2, [r3, #8]
 8004e04:	4b05      	ldr	r3, [pc, #20]	@ (8004e1c <LL_ADC_Enable+0x24>)
 8004e06:	4013      	ands	r3, r2
 8004e08:	f043 0201 	orr.w	r2, r3, #1
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr
 8004e1c:	7fffffc0 	.word	0x7fffffc0

08004e20 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	f003 0301 	and.w	r3, r3, #1
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d101      	bne.n	8004e38 <LL_ADC_IsEnabled+0x18>
 8004e34:	2301      	movs	r3, #1
 8004e36:	e000      	b.n	8004e3a <LL_ADC_IsEnabled+0x1a>
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	370c      	adds	r7, #12
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
	...

08004e48 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	689a      	ldr	r2, [r3, #8]
 8004e54:	4b05      	ldr	r3, [pc, #20]	@ (8004e6c <LL_ADC_REG_StartConversion+0x24>)
 8004e56:	4013      	ands	r3, r2
 8004e58:	f043 0204 	orr.w	r2, r3, #4
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr
 8004e6c:	7fffffc0 	.word	0x7fffffc0

08004e70 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b083      	sub	sp, #12
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	f003 0304 	and.w	r3, r3, #4
 8004e80:	2b04      	cmp	r3, #4
 8004e82:	d101      	bne.n	8004e88 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004e84:	2301      	movs	r3, #1
 8004e86:	e000      	b.n	8004e8a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	370c      	adds	r7, #12
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr

08004e96 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004e96:	b480      	push	{r7}
 8004e98:	b083      	sub	sp, #12
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	f003 0308 	and.w	r3, r3, #8
 8004ea6:	2b08      	cmp	r3, #8
 8004ea8:	d101      	bne.n	8004eae <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e000      	b.n	8004eb0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004ebc:	b590      	push	{r4, r7, lr}
 8004ebe:	b089      	sub	sp, #36	@ 0x24
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e3bf      	b.n	8005656 <HAL_ADC_Init+0x79a>
  }

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a5a      	ldr	r2, [pc, #360]	@ (8005044 <HAL_ADC_Init+0x188>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d00e      	beq.n	8004efe <HAL_ADC_Init+0x42>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a58      	ldr	r2, [pc, #352]	@ (8005048 <HAL_ADC_Init+0x18c>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d009      	beq.n	8004efe <HAL_ADC_Init+0x42>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a57      	ldr	r2, [pc, #348]	@ (800504c <HAL_ADC_Init+0x190>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d004      	beq.n	8004efe <HAL_ADC_Init+0x42>
 8004ef4:	f240 11a7 	movw	r1, #423	@ 0x1a7
 8004ef8:	4855      	ldr	r0, [pc, #340]	@ (8005050 <HAL_ADC_Init+0x194>)
 8004efa:	f7fe fa0f 	bl	800331c <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f06:	d049      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f10:	d044      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f1a:	d03f      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d03b      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f2c:	d036      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004f36:	d031      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004f40:	d02c      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f4a:	d027      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004f54:	d022      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004f5e:	d01d      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004f68:	d018      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f72:	d013      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004f7c:	d00e      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004f86:	d009      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004f90:	d004      	beq.n	8004f9c <HAL_ADC_Init+0xe0>
 8004f92:	f44f 71d4 	mov.w	r1, #424	@ 0x1a8
 8004f96:	482e      	ldr	r0, [pc, #184]	@ (8005050 <HAL_ADC_Init+0x194>)
 8004f98:	f7fe f9c0 	bl	800331c <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d01c      	beq.n	8004fde <HAL_ADC_Init+0x122>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	2b04      	cmp	r3, #4
 8004faa:	d018      	beq.n	8004fde <HAL_ADC_Init+0x122>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	2b14      	cmp	r3, #20
 8004fb2:	d014      	beq.n	8004fde <HAL_ADC_Init+0x122>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	2b08      	cmp	r3, #8
 8004fba:	d010      	beq.n	8004fde <HAL_ADC_Init+0x122>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	2b18      	cmp	r3, #24
 8004fc2:	d00c      	beq.n	8004fde <HAL_ADC_Init+0x122>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	2b0c      	cmp	r3, #12
 8004fca:	d008      	beq.n	8004fde <HAL_ADC_Init+0x122>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	2b10      	cmp	r3, #16
 8004fd2:	d004      	beq.n	8004fde <HAL_ADC_Init+0x122>
 8004fd4:	f240 11a9 	movw	r1, #425	@ 0x1a9
 8004fd8:	481d      	ldr	r0, [pc, #116]	@ (8005050 <HAL_ADC_Init+0x194>)
 8004fda:	f7fe f99f 	bl	800331c <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d008      	beq.n	8004ff8 <HAL_ADC_Init+0x13c>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d004      	beq.n	8004ff8 <HAL_ADC_Init+0x13c>
 8004fee:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8004ff2:	4817      	ldr	r0, [pc, #92]	@ (8005050 <HAL_ADC_Init+0x194>)
 8004ff4:	f7fe f992 	bl	800331c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	7d5b      	ldrb	r3, [r3, #21]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d008      	beq.n	8005012 <HAL_ADC_Init+0x156>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	7d5b      	ldrb	r3, [r3, #21]
 8005004:	2b01      	cmp	r3, #1
 8005006:	d004      	beq.n	8005012 <HAL_ADC_Init+0x156>
 8005008:	f240 11ab 	movw	r1, #427	@ 0x1ab
 800500c:	4810      	ldr	r0, [pc, #64]	@ (8005050 <HAL_ADC_Init+0x194>)
 800500e:	f7fe f985 	bl	800331c <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005016:	2b00      	cmp	r3, #0
 8005018:	d01c      	beq.n	8005054 <HAL_ADC_Init+0x198>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800501e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005022:	d017      	beq.n	8005054 <HAL_ADC_Init+0x198>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005028:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800502c:	d012      	beq.n	8005054 <HAL_ADC_Init+0x198>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005032:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005036:	d00d      	beq.n	8005054 <HAL_ADC_Init+0x198>
 8005038:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 800503c:	4804      	ldr	r0, [pc, #16]	@ (8005050 <HAL_ADC_Init+0x194>)
 800503e:	f7fe f96d 	bl	800331c <assert_failed>
 8005042:	e007      	b.n	8005054 <HAL_ADC_Init+0x198>
 8005044:	40022000 	.word	0x40022000
 8005048:	40022100 	.word	0x40022100
 800504c:	58026000 	.word	0x58026000
 8005050:	0801e2bc 	.word	0x0801e2bc
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005058:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800505c:	d06c      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005062:	f5b3 6f84 	cmp.w	r3, #1056	@ 0x420
 8005066:	d067      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506c:	f5b3 6f88 	cmp.w	r3, #1088	@ 0x440
 8005070:	d062      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005076:	f5b3 6f8c 	cmp.w	r3, #1120	@ 0x460
 800507a:	d05d      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005080:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 8005084:	d058      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508a:	f5b3 6f94 	cmp.w	r3, #1184	@ 0x4a0
 800508e:	d053      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005094:	f5b3 6f98 	cmp.w	r3, #1216	@ 0x4c0
 8005098:	d04e      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509e:	f5b3 6f9c 	cmp.w	r3, #1248	@ 0x4e0
 80050a2:	d049      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80050ac:	d044      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b2:	f5b3 6fa4 	cmp.w	r3, #1312	@ 0x520
 80050b6:	d03f      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050bc:	f5b3 6fa8 	cmp.w	r3, #1344	@ 0x540
 80050c0:	d03a      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c6:	f5b3 6fac 	cmp.w	r3, #1376	@ 0x560
 80050ca:	d035      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d0:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 80050d4:	d030      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050da:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
 80050de:	d02b      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	f5b3 6fb8 	cmp.w	r3, #1472	@ 0x5c0
 80050e8:	d026      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ee:	f5b3 6fbc 	cmp.w	r3, #1504	@ 0x5e0
 80050f2:	d021      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80050fc:	d01c      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005102:	f5b3 6fc4 	cmp.w	r3, #1568	@ 0x620
 8005106:	d017      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8005110:	d012      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005116:	f5b3 6fcc 	cmp.w	r3, #1632	@ 0x660
 800511a:	d00d      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005120:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 8005124:	d008      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512a:	2b00      	cmp	r3, #0
 800512c:	d004      	beq.n	8005138 <HAL_ADC_Init+0x27c>
 800512e:	f240 11ad 	movw	r1, #429	@ 0x1ad
 8005132:	4895      	ldr	r0, [pc, #596]	@ (8005388 <HAL_ADC_Init+0x4cc>)
 8005134:	f7fe f8f2 	bl	800331c <assert_failed>
  assert_param(IS_ADC_CONVERSIONDATAMGT(hadc->Init.ConversionDataManagement));
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800513c:	2b00      	cmp	r3, #0
 800513e:	d010      	beq.n	8005162 <HAL_ADC_Init+0x2a6>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005144:	2b02      	cmp	r3, #2
 8005146:	d00c      	beq.n	8005162 <HAL_ADC_Init+0x2a6>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514c:	2b01      	cmp	r3, #1
 800514e:	d008      	beq.n	8005162 <HAL_ADC_Init+0x2a6>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005154:	2b03      	cmp	r3, #3
 8005156:	d004      	beq.n	8005162 <HAL_ADC_Init+0x2a6>
 8005158:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 800515c:	488a      	ldr	r0, [pc, #552]	@ (8005388 <HAL_ADC_Init+0x4cc>)
 800515e:	f7fe f8dd 	bl	800331c <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	2b04      	cmp	r3, #4
 8005168:	d008      	beq.n	800517c <HAL_ADC_Init+0x2c0>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	691b      	ldr	r3, [r3, #16]
 800516e:	2b08      	cmp	r3, #8
 8005170:	d004      	beq.n	800517c <HAL_ADC_Init+0x2c0>
 8005172:	f240 11af 	movw	r1, #431	@ 0x1af
 8005176:	4884      	ldr	r0, [pc, #528]	@ (8005388 <HAL_ADC_Init+0x4cc>)
 8005178:	f7fe f8d0 	bl	800331c <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005180:	2b00      	cmp	r3, #0
 8005182:	d009      	beq.n	8005198 <HAL_ADC_Init+0x2dc>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005188:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800518c:	d004      	beq.n	8005198 <HAL_ADC_Init+0x2dc>
 800518e:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 8005192:	487d      	ldr	r0, [pc, #500]	@ (8005388 <HAL_ADC_Init+0x4cc>)
 8005194:	f7fe f8c2 	bl	800331c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	7d1b      	ldrb	r3, [r3, #20]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d008      	beq.n	80051b2 <HAL_ADC_Init+0x2f6>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	7d1b      	ldrb	r3, [r3, #20]
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d004      	beq.n	80051b2 <HAL_ADC_Init+0x2f6>
 80051a8:	f240 11b1 	movw	r1, #433	@ 0x1b1
 80051ac:	4876      	ldr	r0, [pc, #472]	@ (8005388 <HAL_ADC_Init+0x4cc>)
 80051ae:	f7fe f8b5 	bl	800331c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d009      	beq.n	80051d0 <HAL_ADC_Init+0x314>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d004      	beq.n	80051d0 <HAL_ADC_Init+0x314>
 80051c6:	f44f 71d9 	mov.w	r1, #434	@ 0x1b2
 80051ca:	486f      	ldr	r0, [pc, #444]	@ (8005388 <HAL_ADC_Init+0x4cc>)
 80051cc:	f7fe f8a6 	bl	800331c <assert_failed>

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d02a      	beq.n	800522e <HAL_ADC_Init+0x372>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	699b      	ldr	r3, [r3, #24]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d003      	beq.n	80051e8 <HAL_ADC_Init+0x32c>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	699b      	ldr	r3, [r3, #24]
 80051e4:	2b10      	cmp	r3, #16
 80051e6:	d904      	bls.n	80051f2 <HAL_ADC_Init+0x336>
 80051e8:	f44f 71db 	mov.w	r1, #438	@ 0x1b6
 80051ec:	4866      	ldr	r0, [pc, #408]	@ (8005388 <HAL_ADC_Init+0x4cc>)
 80051ee:	f7fe f895 	bl	800331c <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	7f1b      	ldrb	r3, [r3, #28]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d008      	beq.n	800520c <HAL_ADC_Init+0x350>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	7f1b      	ldrb	r3, [r3, #28]
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d004      	beq.n	800520c <HAL_ADC_Init+0x350>
 8005202:	f240 11b7 	movw	r1, #439	@ 0x1b7
 8005206:	4860      	ldr	r0, [pc, #384]	@ (8005388 <HAL_ADC_Init+0x4cc>)
 8005208:	f7fe f888 	bl	800331c <assert_failed>

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	7f1b      	ldrb	r3, [r3, #28]
 8005210:	2b01      	cmp	r3, #1
 8005212:	d10c      	bne.n	800522e <HAL_ADC_Init+0x372>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6a1b      	ldr	r3, [r3, #32]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d003      	beq.n	8005224 <HAL_ADC_Init+0x368>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a1b      	ldr	r3, [r3, #32]
 8005220:	2b08      	cmp	r3, #8
 8005222:	d904      	bls.n	800522e <HAL_ADC_Init+0x372>
 8005224:	f240 11bb 	movw	r1, #443	@ 0x1bb
 8005228:	4857      	ldr	r0, [pc, #348]	@ (8005388 <HAL_ADC_Init+0x4cc>)
 800522a:	f7fe f877 	bl	800331c <assert_failed>
    }
  }

  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	7f1b      	ldrb	r3, [r3, #28]
 8005232:	2b01      	cmp	r3, #1
 8005234:	d108      	bne.n	8005248 <HAL_ADC_Init+0x38c>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	7d5b      	ldrb	r3, [r3, #21]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d104      	bne.n	8005248 <HAL_ADC_Init+0x38c>
 800523e:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8005242:	4851      	ldr	r0, [pc, #324]	@ (8005388 <HAL_ADC_Init+0x4cc>)
 8005244:	f7fe f86a 	bl	800331c <assert_failed>

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800524c:	2b00      	cmp	r3, #0
 800524e:	d109      	bne.n	8005264 <HAL_ADC_Init+0x3a8>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f7fc fc0d 	bl	8001a70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4618      	mov	r0, r3
 800526a:	f7ff fd89 	bl	8004d80 <LL_ADC_IsDeepPowerDownEnabled>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d004      	beq.n	800527e <HAL_ADC_Init+0x3c2>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4618      	mov	r0, r3
 800527a:	f7ff fd6f 	bl	8004d5c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4618      	mov	r0, r3
 8005284:	f7ff fda4 	bl	8004dd0 <LL_ADC_IsInternalRegulatorEnabled>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d114      	bne.n	80052b8 <HAL_ADC_Init+0x3fc>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4618      	mov	r0, r3
 8005294:	f7ff fd88 	bl	8004da8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005298:	4b3c      	ldr	r3, [pc, #240]	@ (800538c <HAL_ADC_Init+0x4d0>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	099b      	lsrs	r3, r3, #6
 800529e:	4a3c      	ldr	r2, [pc, #240]	@ (8005390 <HAL_ADC_Init+0x4d4>)
 80052a0:	fba2 2303 	umull	r2, r3, r2, r3
 80052a4:	099b      	lsrs	r3, r3, #6
 80052a6:	3301      	adds	r3, #1
 80052a8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80052aa:	e002      	b.n	80052b2 <HAL_ADC_Init+0x3f6>
    {
      wait_loop_index--;
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	3b01      	subs	r3, #1
 80052b0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d1f9      	bne.n	80052ac <HAL_ADC_Init+0x3f0>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4618      	mov	r0, r3
 80052be:	f7ff fd87 	bl	8004dd0 <LL_ADC_IsInternalRegulatorEnabled>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d10d      	bne.n	80052e4 <HAL_ADC_Init+0x428>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052cc:	f043 0210 	orr.w	r2, r3, #16
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052d8:	f043 0201 	orr.w	r2, r3, #1
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4618      	mov	r0, r3
 80052ea:	f7ff fdc1 	bl	8004e70 <LL_ADC_REG_IsConversionOngoing>
 80052ee:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052f4:	f003 0310 	and.w	r3, r3, #16
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f040 81a3 	bne.w	8005644 <HAL_ADC_Init+0x788>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	2b00      	cmp	r3, #0
 8005302:	f040 819f 	bne.w	8005644 <HAL_ADC_Init+0x788>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800530a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800530e:	f043 0202 	orr.w	r2, r3, #2
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4618      	mov	r0, r3
 800531c:	f7ff fd80 	bl	8004e20 <LL_ADC_IsEnabled>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d145      	bne.n	80053b2 <HAL_ADC_Init+0x4f6>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a1a      	ldr	r2, [pc, #104]	@ (8005394 <HAL_ADC_Init+0x4d8>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d004      	beq.n	800533a <HAL_ADC_Init+0x47e>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a18      	ldr	r2, [pc, #96]	@ (8005398 <HAL_ADC_Init+0x4dc>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d10e      	bne.n	8005358 <HAL_ADC_Init+0x49c>
 800533a:	4816      	ldr	r0, [pc, #88]	@ (8005394 <HAL_ADC_Init+0x4d8>)
 800533c:	f7ff fd70 	bl	8004e20 <LL_ADC_IsEnabled>
 8005340:	4604      	mov	r4, r0
 8005342:	4815      	ldr	r0, [pc, #84]	@ (8005398 <HAL_ADC_Init+0x4dc>)
 8005344:	f7ff fd6c 	bl	8004e20 <LL_ADC_IsEnabled>
 8005348:	4603      	mov	r3, r0
 800534a:	4323      	orrs	r3, r4
 800534c:	2b00      	cmp	r3, #0
 800534e:	bf0c      	ite	eq
 8005350:	2301      	moveq	r3, #1
 8005352:	2300      	movne	r3, #0
 8005354:	b2db      	uxtb	r3, r3
 8005356:	e008      	b.n	800536a <HAL_ADC_Init+0x4ae>
 8005358:	4810      	ldr	r0, [pc, #64]	@ (800539c <HAL_ADC_Init+0x4e0>)
 800535a:	f7ff fd61 	bl	8004e20 <LL_ADC_IsEnabled>
 800535e:	4603      	mov	r3, r0
 8005360:	2b00      	cmp	r3, #0
 8005362:	bf0c      	ite	eq
 8005364:	2301      	moveq	r3, #1
 8005366:	2300      	movne	r3, #0
 8005368:	b2db      	uxtb	r3, r3
 800536a:	2b00      	cmp	r3, #0
 800536c:	d021      	beq.n	80053b2 <HAL_ADC_Init+0x4f6>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a08      	ldr	r2, [pc, #32]	@ (8005394 <HAL_ADC_Init+0x4d8>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d004      	beq.n	8005382 <HAL_ADC_Init+0x4c6>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a06      	ldr	r2, [pc, #24]	@ (8005398 <HAL_ADC_Init+0x4dc>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d110      	bne.n	80053a4 <HAL_ADC_Init+0x4e8>
 8005382:	4a07      	ldr	r2, [pc, #28]	@ (80053a0 <HAL_ADC_Init+0x4e4>)
 8005384:	e00f      	b.n	80053a6 <HAL_ADC_Init+0x4ea>
 8005386:	bf00      	nop
 8005388:	0801e2bc 	.word	0x0801e2bc
 800538c:	24000000 	.word	0x24000000
 8005390:	053e2d63 	.word	0x053e2d63
 8005394:	40022000 	.word	0x40022000
 8005398:	40022100 	.word	0x40022100
 800539c:	58026000 	.word	0x58026000
 80053a0:	40022300 	.word	0x40022300
 80053a4:	4a86      	ldr	r2, [pc, #536]	@ (80055c0 <HAL_ADC_Init+0x704>)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	4619      	mov	r1, r3
 80053ac:	4610      	mov	r0, r2
 80053ae:	f7ff fb25 	bl	80049fc <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80053b2:	f7ff fae7 	bl	8004984 <HAL_GetREVID>
 80053b6:	4603      	mov	r3, r0
 80053b8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80053bc:	4293      	cmp	r3, r2
 80053be:	d914      	bls.n	80053ea <HAL_ADC_Init+0x52e>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	2b10      	cmp	r3, #16
 80053c6:	d110      	bne.n	80053ea <HAL_ADC_Init+0x52e>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	7d5b      	ldrb	r3, [r3, #21]
 80053cc:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80053d2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80053d8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	7f1b      	ldrb	r3, [r3, #28]
 80053de:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80053e0:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80053e2:	f043 030c 	orr.w	r3, r3, #12
 80053e6:	61bb      	str	r3, [r7, #24]
 80053e8:	e00d      	b.n	8005406 <HAL_ADC_Init+0x54a>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	7d5b      	ldrb	r3, [r3, #21]
 80053ee:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80053f4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80053fa:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	7f1b      	ldrb	r3, [r3, #28]
 8005400:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005402:	4313      	orrs	r3, r2
 8005404:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	7f1b      	ldrb	r3, [r3, #28]
 800540a:	2b01      	cmp	r3, #1
 800540c:	d106      	bne.n	800541c <HAL_ADC_Init+0x560>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	3b01      	subs	r3, #1
 8005414:	045b      	lsls	r3, r3, #17
 8005416:	69ba      	ldr	r2, [r7, #24]
 8005418:	4313      	orrs	r3, r2
 800541a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005420:	2b00      	cmp	r3, #0
 8005422:	d009      	beq.n	8005438 <HAL_ADC_Init+0x57c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005428:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005430:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005432:	69ba      	ldr	r2, [r7, #24]
 8005434:	4313      	orrs	r3, r2
 8005436:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68da      	ldr	r2, [r3, #12]
 800543e:	4b61      	ldr	r3, [pc, #388]	@ (80055c4 <HAL_ADC_Init+0x708>)
 8005440:	4013      	ands	r3, r2
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	6812      	ldr	r2, [r2, #0]
 8005446:	69b9      	ldr	r1, [r7, #24]
 8005448:	430b      	orrs	r3, r1
 800544a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4618      	mov	r0, r3
 8005452:	f7ff fd0d 	bl	8004e70 <LL_ADC_REG_IsConversionOngoing>
 8005456:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4618      	mov	r0, r3
 800545e:	f7ff fd1a 	bl	8004e96 <LL_ADC_INJ_IsConversionOngoing>
 8005462:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	2b00      	cmp	r3, #0
 8005468:	f040 80ca 	bne.w	8005600 <HAL_ADC_Init+0x744>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2b00      	cmp	r3, #0
 8005470:	f040 80c6 	bne.w	8005600 <HAL_ADC_Init+0x744>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	7d1b      	ldrb	r3, [r3, #20]
 8005478:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 800547e:	4313      	orrs	r3, r2
 8005480:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68da      	ldr	r2, [r3, #12]
 8005488:	4b4f      	ldr	r3, [pc, #316]	@ (80055c8 <HAL_ADC_Init+0x70c>)
 800548a:	4013      	ands	r3, r2
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	6812      	ldr	r2, [r2, #0]
 8005490:	69b9      	ldr	r1, [r7, #24]
 8005492:	430b      	orrs	r3, r1
 8005494:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800549c:	2b01      	cmp	r3, #1
 800549e:	f040 8099 	bne.w	80055d4 <HAL_ADC_Init+0x718>
        else
        {
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
        }
#else
        assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d004      	beq.n	80054b4 <HAL_ADC_Init+0x5f8>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054b2:	d904      	bls.n	80054be <HAL_ADC_Init+0x602>
 80054b4:	f44f 7130 	mov.w	r1, #704	@ 0x2c0
 80054b8:	4844      	ldr	r0, [pc, #272]	@ (80055cc <HAL_ADC_Init+0x710>)
 80054ba:	f7fd ff2f 	bl	800331c <assert_failed>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d034      	beq.n	8005530 <HAL_ADC_Init+0x674>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ca:	2b20      	cmp	r3, #32
 80054cc:	d030      	beq.n	8005530 <HAL_ADC_Init+0x674>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d2:	2b40      	cmp	r3, #64	@ 0x40
 80054d4:	d02c      	beq.n	8005530 <HAL_ADC_Init+0x674>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054da:	2b60      	cmp	r3, #96	@ 0x60
 80054dc:	d028      	beq.n	8005530 <HAL_ADC_Init+0x674>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e2:	2b80      	cmp	r3, #128	@ 0x80
 80054e4:	d024      	beq.n	8005530 <HAL_ADC_Init+0x674>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ea:	2ba0      	cmp	r3, #160	@ 0xa0
 80054ec:	d020      	beq.n	8005530 <HAL_ADC_Init+0x674>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80054f4:	d01c      	beq.n	8005530 <HAL_ADC_Init+0x674>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fa:	2be0      	cmp	r3, #224	@ 0xe0
 80054fc:	d018      	beq.n	8005530 <HAL_ADC_Init+0x674>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005502:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005506:	d013      	beq.n	8005530 <HAL_ADC_Init+0x674>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800550c:	f5b3 7f90 	cmp.w	r3, #288	@ 0x120
 8005510:	d00e      	beq.n	8005530 <HAL_ADC_Init+0x674>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005516:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800551a:	d009      	beq.n	8005530 <HAL_ADC_Init+0x674>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005520:	f5b3 7fb0 	cmp.w	r3, #352	@ 0x160
 8005524:	d004      	beq.n	8005530 <HAL_ADC_Init+0x674>
 8005526:	f240 21c2 	movw	r1, #706	@ 0x2c2
 800552a:	4828      	ldr	r0, [pc, #160]	@ (80055cc <HAL_ADC_Init+0x710>)
 800552c:	f7fd fef6 	bl	800331c <assert_failed>
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005534:	2b00      	cmp	r3, #0
 8005536:	d009      	beq.n	800554c <HAL_ADC_Init+0x690>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800553c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005540:	d004      	beq.n	800554c <HAL_ADC_Init+0x690>
 8005542:	f240 21c3 	movw	r1, #707	@ 0x2c3
 8005546:	4821      	ldr	r0, [pc, #132]	@ (80055cc <HAL_ADC_Init+0x710>)
 8005548:	f7fd fee8 	bl	800331c <assert_failed>
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005550:	2b01      	cmp	r3, #1
 8005552:	d00a      	beq.n	800556a <HAL_ADC_Init+0x6ae>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005558:	f240 4201 	movw	r2, #1025	@ 0x401
 800555c:	4293      	cmp	r3, r2
 800555e:	d004      	beq.n	800556a <HAL_ADC_Init+0x6ae>
 8005560:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 8005564:	4819      	ldr	r0, [pc, #100]	@ (80055cc <HAL_ADC_Init+0x710>)
 8005566:	f7fd fed9 	bl	800331c <assert_failed>

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800556e:	2b00      	cmp	r3, #0
 8005570:	d003      	beq.n	800557a <HAL_ADC_Init+0x6be>
            || (hadc->Init.ExternalTrigConvEdge == ADC_EXTERNALTRIGCONVEDGE_NONE))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005576:	2b00      	cmp	r3, #0
 8005578:	d108      	bne.n	800558c <HAL_ADC_Init+0x6d0>
        {
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800557e:	2b00      	cmp	r3, #0
 8005580:	d004      	beq.n	800558c <HAL_ADC_Init+0x6d0>
 8005582:	f240 21ca 	movw	r1, #714	@ 0x2ca
 8005586:	4811      	ldr	r0, [pc, #68]	@ (80055cc <HAL_ADC_Init+0x710>)
 8005588:	f7fd fec8 	bl	800331c <assert_failed>
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	691a      	ldr	r2, [r3, #16]
 8005592:	4b0f      	ldr	r3, [pc, #60]	@ (80055d0 <HAL_ADC_Init+0x714>)
 8005594:	4013      	ands	r3, r2
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800559a:	3a01      	subs	r2, #1
 800559c:	0411      	lsls	r1, r2, #16
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80055a2:	4311      	orrs	r1, r2
 80055a4:	687a      	ldr	r2, [r7, #4]
 80055a6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80055a8:	4311      	orrs	r1, r2
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80055ae:	430a      	orrs	r2, r1
 80055b0:	431a      	orrs	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f042 0201 	orr.w	r2, r2, #1
 80055ba:	611a      	str	r2, [r3, #16]
 80055bc:	e012      	b.n	80055e4 <HAL_ADC_Init+0x728>
 80055be:	bf00      	nop
 80055c0:	58026300 	.word	0x58026300
 80055c4:	fff0c003 	.word	0xfff0c003
 80055c8:	ffffbffc 	.word	0xffffbffc
 80055cc:	0801e2bc 	.word	0x0801e2bc
 80055d0:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	691a      	ldr	r2, [r3, #16]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f022 0201 	bic.w	r2, r2, #1
 80055e2:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	430a      	orrs	r2, r1
 80055f8:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f001 fa64 	bl	8006ac8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	2b01      	cmp	r3, #1
 8005606:	d10c      	bne.n	8005622 <HAL_ADC_Init+0x766>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800560e:	f023 010f 	bic.w	r1, r3, #15
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	1e5a      	subs	r2, r3, #1
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	430a      	orrs	r2, r1
 800561e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005620:	e007      	b.n	8005632 <HAL_ADC_Init+0x776>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f022 020f 	bic.w	r2, r2, #15
 8005630:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005636:	f023 0303 	bic.w	r3, r3, #3
 800563a:	f043 0201 	orr.w	r2, r3, #1
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	655a      	str	r2, [r3, #84]	@ 0x54
 8005642:	e007      	b.n	8005654 <HAL_ADC_Init+0x798>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005648:	f043 0210 	orr.w	r2, r3, #16
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005654:	7ffb      	ldrb	r3, [r7, #31]
}
 8005656:	4618      	mov	r0, r3
 8005658:	3724      	adds	r7, #36	@ 0x24
 800565a:	46bd      	mov	sp, r7
 800565c:	bd90      	pop	{r4, r7, pc}
 800565e:	bf00      	nop

08005660 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b086      	sub	sp, #24
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a5f      	ldr	r2, [pc, #380]	@ (80057f0 <HAL_ADC_Start_DMA+0x190>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d004      	beq.n	8005680 <HAL_ADC_Start_DMA+0x20>
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a5e      	ldr	r2, [pc, #376]	@ (80057f4 <HAL_ADC_Start_DMA+0x194>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d101      	bne.n	8005684 <HAL_ADC_Start_DMA+0x24>
 8005680:	4b5d      	ldr	r3, [pc, #372]	@ (80057f8 <HAL_ADC_Start_DMA+0x198>)
 8005682:	e000      	b.n	8005686 <HAL_ADC_Start_DMA+0x26>
 8005684:	4b5d      	ldr	r3, [pc, #372]	@ (80057fc <HAL_ADC_Start_DMA+0x19c>)
 8005686:	4618      	mov	r0, r3
 8005688:	f7ff fb4c 	bl	8004d24 <LL_ADC_GetMultimode>
 800568c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a57      	ldr	r2, [pc, #348]	@ (80057f0 <HAL_ADC_Start_DMA+0x190>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d00e      	beq.n	80056b6 <HAL_ADC_Start_DMA+0x56>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a55      	ldr	r2, [pc, #340]	@ (80057f4 <HAL_ADC_Start_DMA+0x194>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d009      	beq.n	80056b6 <HAL_ADC_Start_DMA+0x56>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a56      	ldr	r2, [pc, #344]	@ (8005800 <HAL_ADC_Start_DMA+0x1a0>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d004      	beq.n	80056b6 <HAL_ADC_Start_DMA+0x56>
 80056ac:	f640 0146 	movw	r1, #2118	@ 0x846
 80056b0:	4854      	ldr	r0, [pc, #336]	@ (8005804 <HAL_ADC_Start_DMA+0x1a4>)
 80056b2:	f7fd fe33 	bl	800331c <assert_failed>

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7ff fbd8 	bl	8004e70 <LL_ADC_REG_IsConversionOngoing>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	f040 808c 	bne.w	80057e0 <HAL_ADC_Start_DMA+0x180>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d101      	bne.n	80056d6 <HAL_ADC_Start_DMA+0x76>
 80056d2:	2302      	movs	r3, #2
 80056d4:	e087      	b.n	80057e6 <HAL_ADC_Start_DMA+0x186>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2201      	movs	r2, #1
 80056da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d005      	beq.n	80056f0 <HAL_ADC_Start_DMA+0x90>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	2b05      	cmp	r3, #5
 80056e8:	d002      	beq.n	80056f0 <HAL_ADC_Start_DMA+0x90>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	2b09      	cmp	r3, #9
 80056ee:	d170      	bne.n	80057d2 <HAL_ADC_Start_DMA+0x172>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f001 f8cb 	bl	800688c <ADC_Enable>
 80056f6:	4603      	mov	r3, r0
 80056f8:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80056fa:	7dfb      	ldrb	r3, [r7, #23]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d163      	bne.n	80057c8 <HAL_ADC_Start_DMA+0x168>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005704:	4b40      	ldr	r3, [pc, #256]	@ (8005808 <HAL_ADC_Start_DMA+0x1a8>)
 8005706:	4013      	ands	r3, r2
 8005708:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a37      	ldr	r2, [pc, #220]	@ (80057f4 <HAL_ADC_Start_DMA+0x194>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d002      	beq.n	8005720 <HAL_ADC_Start_DMA+0xc0>
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	e000      	b.n	8005722 <HAL_ADC_Start_DMA+0xc2>
 8005720:	4b33      	ldr	r3, [pc, #204]	@ (80057f0 <HAL_ADC_Start_DMA+0x190>)
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	6812      	ldr	r2, [r2, #0]
 8005726:	4293      	cmp	r3, r2
 8005728:	d002      	beq.n	8005730 <HAL_ADC_Start_DMA+0xd0>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d105      	bne.n	800573c <HAL_ADC_Start_DMA+0xdc>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005734:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005740:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005744:	2b00      	cmp	r3, #0
 8005746:	d006      	beq.n	8005756 <HAL_ADC_Start_DMA+0xf6>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800574c:	f023 0206 	bic.w	r2, r3, #6
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	659a      	str	r2, [r3, #88]	@ 0x58
 8005754:	e002      	b.n	800575c <HAL_ADC_Start_DMA+0xfc>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2200      	movs	r2, #0
 800575a:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005760:	4a2a      	ldr	r2, [pc, #168]	@ (800580c <HAL_ADC_Start_DMA+0x1ac>)
 8005762:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005768:	4a29      	ldr	r2, [pc, #164]	@ (8005810 <HAL_ADC_Start_DMA+0x1b0>)
 800576a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005770:	4a28      	ldr	r2, [pc, #160]	@ (8005814 <HAL_ADC_Start_DMA+0x1b4>)
 8005772:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	221c      	movs	r2, #28
 800577a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	685a      	ldr	r2, [r3, #4]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f042 0210 	orr.w	r2, r2, #16
 8005792:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800579c:	4619      	mov	r1, r3
 800579e:	4610      	mov	r0, r2
 80057a0:	f7ff fa4a 	bl	8004c38 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	3340      	adds	r3, #64	@ 0x40
 80057ae:	4619      	mov	r1, r3
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f002 fab6 	bl	8007d24 <HAL_DMA_Start_IT>
 80057b8:	4603      	mov	r3, r0
 80057ba:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7ff fb41 	bl	8004e48 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80057c6:	e00d      	b.n	80057e4 <HAL_ADC_Start_DMA+0x184>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 80057d0:	e008      	b.n	80057e4 <HAL_ADC_Start_DMA+0x184>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80057de:	e001      	b.n	80057e4 <HAL_ADC_Start_DMA+0x184>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80057e0:	2302      	movs	r3, #2
 80057e2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80057e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3718      	adds	r7, #24
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	bf00      	nop
 80057f0:	40022000 	.word	0x40022000
 80057f4:	40022100 	.word	0x40022100
 80057f8:	40022300 	.word	0x40022300
 80057fc:	58026300 	.word	0x58026300
 8005800:	58026000 	.word	0x58026000
 8005804:	0801e2bc 	.word	0x0801e2bc
 8005808:	fffff0fe 	.word	0xfffff0fe
 800580c:	080069a1 	.word	0x080069a1
 8005810:	08006a79 	.word	0x08006a79
 8005814:	08006a95 	.word	0x08006a95

08005818 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b08a      	sub	sp, #40	@ 0x28
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005820:	2300      	movs	r3, #0
 8005822:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a8a      	ldr	r2, [pc, #552]	@ (8005a64 <HAL_ADC_IRQHandler+0x24c>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d004      	beq.n	8005848 <HAL_ADC_IRQHandler+0x30>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a89      	ldr	r2, [pc, #548]	@ (8005a68 <HAL_ADC_IRQHandler+0x250>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d101      	bne.n	800584c <HAL_ADC_IRQHandler+0x34>
 8005848:	4b88      	ldr	r3, [pc, #544]	@ (8005a6c <HAL_ADC_IRQHandler+0x254>)
 800584a:	e000      	b.n	800584e <HAL_ADC_IRQHandler+0x36>
 800584c:	4b88      	ldr	r3, [pc, #544]	@ (8005a70 <HAL_ADC_IRQHandler+0x258>)
 800584e:	4618      	mov	r0, r3
 8005850:	f7ff fa68 	bl	8004d24 <LL_ADC_GetMultimode>
 8005854:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a82      	ldr	r2, [pc, #520]	@ (8005a64 <HAL_ADC_IRQHandler+0x24c>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d00e      	beq.n	800587e <HAL_ADC_IRQHandler+0x66>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a80      	ldr	r2, [pc, #512]	@ (8005a68 <HAL_ADC_IRQHandler+0x250>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d009      	beq.n	800587e <HAL_ADC_IRQHandler+0x66>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a81      	ldr	r2, [pc, #516]	@ (8005a74 <HAL_ADC_IRQHandler+0x25c>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d004      	beq.n	800587e <HAL_ADC_IRQHandler+0x66>
 8005874:	f640 1145 	movw	r1, #2373	@ 0x945
 8005878:	487f      	ldr	r0, [pc, #508]	@ (8005a78 <HAL_ADC_IRQHandler+0x260>)
 800587a:	f7fd fd4f 	bl	800331c <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	691b      	ldr	r3, [r3, #16]
 8005882:	2b04      	cmp	r3, #4
 8005884:	d008      	beq.n	8005898 <HAL_ADC_IRQHandler+0x80>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	2b08      	cmp	r3, #8
 800588c:	d004      	beq.n	8005898 <HAL_ADC_IRQHandler+0x80>
 800588e:	f640 1146 	movw	r1, #2374	@ 0x946
 8005892:	4879      	ldr	r0, [pc, #484]	@ (8005a78 <HAL_ADC_IRQHandler+0x260>)
 8005894:	f7fd fd42 	bl	800331c <assert_failed>

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	f003 0302 	and.w	r3, r3, #2
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d017      	beq.n	80058d2 <HAL_ADC_IRQHandler+0xba>
 80058a2:	69bb      	ldr	r3, [r7, #24]
 80058a4:	f003 0302 	and.w	r3, r3, #2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d012      	beq.n	80058d2 <HAL_ADC_IRQHandler+0xba>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058b0:	f003 0310 	and.w	r3, r3, #16
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d105      	bne.n	80058c4 <HAL_ADC_IRQHandler+0xac>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058bc:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f001 fa33 	bl	8006d30 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2202      	movs	r2, #2
 80058d0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	f003 0304 	and.w	r3, r3, #4
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d004      	beq.n	80058e6 <HAL_ADC_IRQHandler+0xce>
 80058dc:	69bb      	ldr	r3, [r7, #24]
 80058de:	f003 0304 	and.w	r3, r3, #4
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d10a      	bne.n	80058fc <HAL_ADC_IRQHandler+0xe4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	f000 8083 	beq.w	80059f8 <HAL_ADC_IRQHandler+0x1e0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	f003 0308 	and.w	r3, r3, #8
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d07d      	beq.n	80059f8 <HAL_ADC_IRQHandler+0x1e0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005900:	f003 0310 	and.w	r3, r3, #16
 8005904:	2b00      	cmp	r3, #0
 8005906:	d105      	bne.n	8005914 <HAL_ADC_IRQHandler+0xfc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800590c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4618      	mov	r0, r3
 800591a:	f7ff f94e 	bl	8004bba <LL_ADC_REG_IsTriggerSourceSWStart>
 800591e:	4603      	mov	r3, r0
 8005920:	2b00      	cmp	r3, #0
 8005922:	d062      	beq.n	80059ea <HAL_ADC_IRQHandler+0x1d2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a4f      	ldr	r2, [pc, #316]	@ (8005a68 <HAL_ADC_IRQHandler+0x250>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d002      	beq.n	8005934 <HAL_ADC_IRQHandler+0x11c>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	e000      	b.n	8005936 <HAL_ADC_IRQHandler+0x11e>
 8005934:	4b4b      	ldr	r3, [pc, #300]	@ (8005a64 <HAL_ADC_IRQHandler+0x24c>)
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	6812      	ldr	r2, [r2, #0]
 800593a:	4293      	cmp	r3, r2
 800593c:	d008      	beq.n	8005950 <HAL_ADC_IRQHandler+0x138>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d005      	beq.n	8005950 <HAL_ADC_IRQHandler+0x138>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	2b05      	cmp	r3, #5
 8005948:	d002      	beq.n	8005950 <HAL_ADC_IRQHandler+0x138>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	2b09      	cmp	r3, #9
 800594e:	d104      	bne.n	800595a <HAL_ADC_IRQHandler+0x142>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	623b      	str	r3, [r7, #32]
 8005958:	e00c      	b.n	8005974 <HAL_ADC_IRQHandler+0x15c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a42      	ldr	r2, [pc, #264]	@ (8005a68 <HAL_ADC_IRQHandler+0x250>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d002      	beq.n	800596a <HAL_ADC_IRQHandler+0x152>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	e000      	b.n	800596c <HAL_ADC_IRQHandler+0x154>
 800596a:	4b3e      	ldr	r3, [pc, #248]	@ (8005a64 <HAL_ADC_IRQHandler+0x24c>)
 800596c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005974:	6a3b      	ldr	r3, [r7, #32]
 8005976:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800597a:	2b00      	cmp	r3, #0
 800597c:	d135      	bne.n	80059ea <HAL_ADC_IRQHandler+0x1d2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0308 	and.w	r3, r3, #8
 8005988:	2b08      	cmp	r3, #8
 800598a:	d12e      	bne.n	80059ea <HAL_ADC_IRQHandler+0x1d2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4618      	mov	r0, r3
 8005992:	f7ff fa6d 	bl	8004e70 <LL_ADC_REG_IsConversionOngoing>
 8005996:	4603      	mov	r3, r0
 8005998:	2b00      	cmp	r3, #0
 800599a:	d11a      	bne.n	80059d2 <HAL_ADC_IRQHandler+0x1ba>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	685a      	ldr	r2, [r3, #4]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f022 020c 	bic.w	r2, r2, #12
 80059aa:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d112      	bne.n	80059ea <HAL_ADC_IRQHandler+0x1d2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c8:	f043 0201 	orr.w	r2, r3, #1
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	655a      	str	r2, [r3, #84]	@ 0x54
 80059d0:	e00b      	b.n	80059ea <HAL_ADC_IRQHandler+0x1d2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059d6:	f043 0210 	orr.w	r2, r3, #16
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059e2:	f043 0201 	orr.w	r2, r3, #1
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f7fc fa9c 	bl	8001f28 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	220c      	movs	r2, #12
 80059f6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	f003 0320 	and.w	r3, r3, #32
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d004      	beq.n	8005a0c <HAL_ADC_IRQHandler+0x1f4>
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	f003 0320 	and.w	r3, r3, #32
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d10b      	bne.n	8005a24 <HAL_ADC_IRQHandler+0x20c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	f000 80a4 	beq.w	8005b60 <HAL_ADC_IRQHandler+0x348>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005a18:	69bb      	ldr	r3, [r7, #24]
 8005a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	f000 809e 	beq.w	8005b60 <HAL_ADC_IRQHandler+0x348>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a28:	f003 0310 	and.w	r3, r3, #16
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d105      	bne.n	8005a3c <HAL_ADC_IRQHandler+0x224>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a34:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4618      	mov	r0, r3
 8005a42:	f7ff f90c 	bl	8004c5e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005a46:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f7ff f8b4 	bl	8004bba <LL_ADC_REG_IsTriggerSourceSWStart>
 8005a52:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a03      	ldr	r2, [pc, #12]	@ (8005a68 <HAL_ADC_IRQHandler+0x250>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d00e      	beq.n	8005a7c <HAL_ADC_IRQHandler+0x264>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	e00c      	b.n	8005a7e <HAL_ADC_IRQHandler+0x266>
 8005a64:	40022000 	.word	0x40022000
 8005a68:	40022100 	.word	0x40022100
 8005a6c:	40022300 	.word	0x40022300
 8005a70:	58026300 	.word	0x58026300
 8005a74:	58026000 	.word	0x58026000
 8005a78:	0801e2bc 	.word	0x0801e2bc
 8005a7c:	4b91      	ldr	r3, [pc, #580]	@ (8005cc4 <HAL_ADC_IRQHandler+0x4ac>)
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	6812      	ldr	r2, [r2, #0]
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d008      	beq.n	8005a98 <HAL_ADC_IRQHandler+0x280>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d005      	beq.n	8005a98 <HAL_ADC_IRQHandler+0x280>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	2b06      	cmp	r3, #6
 8005a90:	d002      	beq.n	8005a98 <HAL_ADC_IRQHandler+0x280>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	2b07      	cmp	r3, #7
 8005a96:	d104      	bne.n	8005aa2 <HAL_ADC_IRQHandler+0x28a>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	623b      	str	r3, [r7, #32]
 8005aa0:	e00c      	b.n	8005abc <HAL_ADC_IRQHandler+0x2a4>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a88      	ldr	r2, [pc, #544]	@ (8005cc8 <HAL_ADC_IRQHandler+0x4b0>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d002      	beq.n	8005ab2 <HAL_ADC_IRQHandler+0x29a>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	e000      	b.n	8005ab4 <HAL_ADC_IRQHandler+0x29c>
 8005ab2:	4b84      	ldr	r3, [pc, #528]	@ (8005cc4 <HAL_ADC_IRQHandler+0x4ac>)
 8005ab4:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d047      	beq.n	8005b52 <HAL_ADC_IRQHandler+0x33a>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005ac2:	6a3b      	ldr	r3, [r7, #32]
 8005ac4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d007      	beq.n	8005adc <HAL_ADC_IRQHandler+0x2c4>
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d03f      	beq.n	8005b52 <HAL_ADC_IRQHandler+0x33a>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005ad2:	6a3b      	ldr	r3, [r7, #32]
 8005ad4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d13a      	bne.n	8005b52 <HAL_ADC_IRQHandler+0x33a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ae6:	2b40      	cmp	r3, #64	@ 0x40
 8005ae8:	d133      	bne.n	8005b52 <HAL_ADC_IRQHandler+0x33a>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005aea:	6a3b      	ldr	r3, [r7, #32]
 8005aec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d12e      	bne.n	8005b52 <HAL_ADC_IRQHandler+0x33a>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7ff f9cc 	bl	8004e96 <LL_ADC_INJ_IsConversionOngoing>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d11a      	bne.n	8005b3a <HAL_ADC_IRQHandler+0x322>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	685a      	ldr	r2, [r3, #4]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005b12:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b18:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d112      	bne.n	8005b52 <HAL_ADC_IRQHandler+0x33a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b30:	f043 0201 	orr.w	r2, r3, #1
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	655a      	str	r2, [r3, #84]	@ 0x54
 8005b38:	e00b      	b.n	8005b52 <HAL_ADC_IRQHandler+0x33a>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b3e:	f043 0210 	orr.w	r2, r3, #16
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b4a:	f043 0201 	orr.w	r2, r3, #1
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f001 f8c4 	bl	8006ce0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2260      	movs	r2, #96	@ 0x60
 8005b5e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d011      	beq.n	8005b8e <HAL_ADC_IRQHandler+0x376>
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d00c      	beq.n	8005b8e <HAL_ADC_IRQHandler+0x376>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b78:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f000 f8b1 	bl	8005ce8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	2280      	movs	r2, #128	@ 0x80
 8005b8c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d012      	beq.n	8005bbe <HAL_ADC_IRQHandler+0x3a6>
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00d      	beq.n	8005bbe <HAL_ADC_IRQHandler+0x3a6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ba6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f001 f8aa 	bl	8006d08 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005bbc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005bbe:	69fb      	ldr	r3, [r7, #28]
 8005bc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d012      	beq.n	8005bee <HAL_ADC_IRQHandler+0x3d6>
 8005bc8:	69bb      	ldr	r3, [r7, #24]
 8005bca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d00d      	beq.n	8005bee <HAL_ADC_IRQHandler+0x3d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bd6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f001 f89c 	bl	8006d1c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005bec:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	f003 0310 	and.w	r3, r3, #16
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d043      	beq.n	8005c80 <HAL_ADC_IRQHandler+0x468>
 8005bf8:	69bb      	ldr	r3, [r7, #24]
 8005bfa:	f003 0310 	and.w	r3, r3, #16
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d03e      	beq.n	8005c80 <HAL_ADC_IRQHandler+0x468>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d102      	bne.n	8005c10 <HAL_ADC_IRQHandler+0x3f8>
    {
      overrun_error = 1UL;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c0e:	e021      	b.n	8005c54 <HAL_ADC_IRQHandler+0x43c>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d015      	beq.n	8005c42 <HAL_ADC_IRQHandler+0x42a>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a2a      	ldr	r2, [pc, #168]	@ (8005cc4 <HAL_ADC_IRQHandler+0x4ac>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d004      	beq.n	8005c2a <HAL_ADC_IRQHandler+0x412>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a28      	ldr	r2, [pc, #160]	@ (8005cc8 <HAL_ADC_IRQHandler+0x4b0>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d101      	bne.n	8005c2e <HAL_ADC_IRQHandler+0x416>
 8005c2a:	4b28      	ldr	r3, [pc, #160]	@ (8005ccc <HAL_ADC_IRQHandler+0x4b4>)
 8005c2c:	e000      	b.n	8005c30 <HAL_ADC_IRQHandler+0x418>
 8005c2e:	4b28      	ldr	r3, [pc, #160]	@ (8005cd0 <HAL_ADC_IRQHandler+0x4b8>)
 8005c30:	4618      	mov	r0, r3
 8005c32:	f7ff f885 	bl	8004d40 <LL_ADC_GetMultiDMATransfer>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00b      	beq.n	8005c54 <HAL_ADC_IRQHandler+0x43c>
        {
          overrun_error = 1UL;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c40:	e008      	b.n	8005c54 <HAL_ADC_IRQHandler+0x43c>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	f003 0303 	and.w	r3, r3, #3
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d001      	beq.n	8005c54 <HAL_ADC_IRQHandler+0x43c>
        {
          overrun_error = 1UL;
 8005c50:	2301      	movs	r3, #1
 8005c52:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8005c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d10e      	bne.n	8005c78 <HAL_ADC_IRQHandler+0x460>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c5e:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c6a:	f043 0202 	orr.w	r2, r3, #2
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 f842 	bl	8005cfc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2210      	movs	r2, #16
 8005c7e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d018      	beq.n	8005cbc <HAL_ADC_IRQHandler+0x4a4>
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d013      	beq.n	8005cbc <HAL_ADC_IRQHandler+0x4a4>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c98:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ca4:	f043 0208 	orr.w	r2, r3, #8
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005cb4:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f001 f81c 	bl	8006cf4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8005cbc:	bf00      	nop
 8005cbe:	3728      	adds	r7, #40	@ 0x28
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	40022000 	.word	0x40022000
 8005cc8:	40022100 	.word	0x40022100
 8005ccc:	40022300 	.word	0x40022300
 8005cd0:	58026300 	.word	0x58026300

08005cd4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005d04:	bf00      	nop
 8005d06:	370c      	adds	r7, #12
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005d10:	b590      	push	{r4, r7, lr}
 8005d12:	b08d      	sub	sp, #52	@ 0x34
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8005d20:	2300      	movs	r3, #0
 8005d22:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a69      	ldr	r2, [pc, #420]	@ (8005ed0 <HAL_ADC_ConfigChannel+0x1c0>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d00e      	beq.n	8005d4c <HAL_ADC_ConfigChannel+0x3c>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a68      	ldr	r2, [pc, #416]	@ (8005ed4 <HAL_ADC_ConfigChannel+0x1c4>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d009      	beq.n	8005d4c <HAL_ADC_ConfigChannel+0x3c>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a66      	ldr	r2, [pc, #408]	@ (8005ed8 <HAL_ADC_ConfigChannel+0x1c8>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d004      	beq.n	8005d4c <HAL_ADC_ConfigChannel+0x3c>
 8005d42:	f640 310d 	movw	r1, #2829	@ 0xb0d
 8005d46:	4865      	ldr	r0, [pc, #404]	@ (8005edc <HAL_ADC_ConfigChannel+0x1cc>)
 8005d48:	f7fd fae8 	bl	800331c <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	2b06      	cmp	r3, #6
 8005d52:	d04f      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	2b0c      	cmp	r3, #12
 8005d5a:	d04b      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	2b12      	cmp	r3, #18
 8005d62:	d047      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	2b18      	cmp	r3, #24
 8005d6a:	d043      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d74:	d03e      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 8005d7e:	d039      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	f5b3 7f86 	cmp.w	r3, #268	@ 0x10c
 8005d88:	d034      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	f5b3 7f89 	cmp.w	r3, #274	@ 0x112
 8005d92:	d02f      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8005d9c:	d02a      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005da6:	d025      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	f240 2206 	movw	r2, #518	@ 0x206
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d01f      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 8005dbc:	d01a      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	f240 2212 	movw	r2, #530	@ 0x212
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d014      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8005dd2:	d00f      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ddc:	d00a      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	f240 3206 	movw	r2, #774	@ 0x306
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d004      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0xe4>
 8005dea:	f640 310e 	movw	r1, #2830	@ 0xb0e
 8005dee:	483b      	ldr	r0, [pc, #236]	@ (8005edc <HAL_ADC_ConfigChannel+0x1cc>)
 8005df0:	f7fd fa94 	bl	800331c <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d020      	beq.n	8005e3e <HAL_ADC_ConfigChannel+0x12e>
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d01c      	beq.n	8005e3e <HAL_ADC_ConfigChannel+0x12e>
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	2b02      	cmp	r3, #2
 8005e0a:	d018      	beq.n	8005e3e <HAL_ADC_ConfigChannel+0x12e>
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	2b03      	cmp	r3, #3
 8005e12:	d014      	beq.n	8005e3e <HAL_ADC_ConfigChannel+0x12e>
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	2b04      	cmp	r3, #4
 8005e1a:	d010      	beq.n	8005e3e <HAL_ADC_ConfigChannel+0x12e>
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	2b05      	cmp	r3, #5
 8005e22:	d00c      	beq.n	8005e3e <HAL_ADC_ConfigChannel+0x12e>
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	2b06      	cmp	r3, #6
 8005e2a:	d008      	beq.n	8005e3e <HAL_ADC_ConfigChannel+0x12e>
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	2b07      	cmp	r3, #7
 8005e32:	d004      	beq.n	8005e3e <HAL_ADC_ConfigChannel+0x12e>
 8005e34:	f640 310f 	movw	r1, #2831	@ 0xb0f
 8005e38:	4828      	ldr	r0, [pc, #160]	@ (8005edc <HAL_ADC_ConfigChannel+0x1cc>)
 8005e3a:	f7fd fa6f 	bl	800331c <assert_failed>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d009      	beq.n	8005e5e <HAL_ADC_ConfigChannel+0x14e>
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	4a24      	ldr	r2, [pc, #144]	@ (8005ee0 <HAL_ADC_ConfigChannel+0x1d0>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d004      	beq.n	8005e5e <HAL_ADC_ConfigChannel+0x14e>
 8005e54:	f44f 6131 	mov.w	r1, #2832	@ 0xb10
 8005e58:	4820      	ldr	r0, [pc, #128]	@ (8005edc <HAL_ADC_ConfigChannel+0x1cc>)
 8005e5a:	f7fd fa5f 	bl	800331c <assert_failed>
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	2b04      	cmp	r3, #4
 8005e64:	d014      	beq.n	8005e90 <HAL_ADC_ConfigChannel+0x180>
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	691b      	ldr	r3, [r3, #16]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d010      	beq.n	8005e90 <HAL_ADC_ConfigChannel+0x180>
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	691b      	ldr	r3, [r3, #16]
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	d00c      	beq.n	8005e90 <HAL_ADC_ConfigChannel+0x180>
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	2b02      	cmp	r3, #2
 8005e7c:	d008      	beq.n	8005e90 <HAL_ADC_ConfigChannel+0x180>
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	2b03      	cmp	r3, #3
 8005e84:	d004      	beq.n	8005e90 <HAL_ADC_ConfigChannel+0x180>
 8005e86:	f640 3111 	movw	r1, #2833	@ 0xb11
 8005e8a:	4814      	ldr	r0, [pc, #80]	@ (8005edc <HAL_ADC_ConfigChannel+0x1cc>)
 8005e8c:	f7fd fa46 	bl	800331c <assert_failed>
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d124      	bne.n	8005ee4 <HAL_ADC_ConfigChannel+0x1d4>
  {
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset / (hadc->Init.Oversampling.Ratio + 1U)));
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	695a      	ldr	r2, [r3, #20]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ea2:	3301      	adds	r3, #1
 8005ea4:	fbb2 f4f3 	udiv	r4, r2, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7fe fdd9 	bl	8004a64 <LL_ADC_GetResolution>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	085b      	lsrs	r3, r3, #1
 8005eb6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005eba:	fa22 f303 	lsr.w	r3, r2, r3
 8005ebe:	429c      	cmp	r4, r3
 8005ec0:	d924      	bls.n	8005f0c <HAL_ADC_ConfigChannel+0x1fc>
 8005ec2:	f640 3115 	movw	r1, #2837	@ 0xb15
 8005ec6:	4805      	ldr	r0, [pc, #20]	@ (8005edc <HAL_ADC_ConfigChannel+0x1cc>)
 8005ec8:	f7fd fa28 	bl	800331c <assert_failed>
 8005ecc:	e01e      	b.n	8005f0c <HAL_ADC_ConfigChannel+0x1fc>
 8005ece:	bf00      	nop
 8005ed0:	40022000 	.word	0x40022000
 8005ed4:	40022100 	.word	0x40022100
 8005ed8:	58026000 	.word	0x58026000
 8005edc:	0801e2bc 	.word	0x0801e2bc
 8005ee0:	47ff0000 	.word	0x47ff0000
      assert_param(IS_ADC3_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
    }
    else
#endif /* ADC_VER_V5_V90 */
    {
      assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	695c      	ldr	r4, [r3, #20]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4618      	mov	r0, r3
 8005eee:	f7fe fdb9 	bl	8004a64 <LL_ADC_GetResolution>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	085b      	lsrs	r3, r3, #1
 8005ef6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005efa:	fa22 f303 	lsr.w	r3, r2, r3
 8005efe:	429c      	cmp	r4, r3
 8005f00:	d904      	bls.n	8005f0c <HAL_ADC_ConfigChannel+0x1fc>
 8005f02:	f640 3121 	movw	r1, #2849	@ 0xb21
 8005f06:	4859      	ldr	r0, [pc, #356]	@ (800606c <HAL_ADC_ConfigChannel+0x35c>)
 8005f08:	f7fd fa08 	bl	800331c <assert_failed>
    }
  }

  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	2b04      	cmp	r3, #4
 8005f12:	d009      	beq.n	8005f28 <HAL_ADC_ConfigChannel+0x218>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d104      	bne.n	8005f28 <HAL_ADC_ConfigChannel+0x218>
 8005f1e:	f640 3127 	movw	r1, #2855	@ 0xb27
 8005f22:	4852      	ldr	r0, [pc, #328]	@ (800606c <HAL_ADC_ConfigChannel+0x35c>)
 8005f24:	f7fd f9fa 	bl	800331c <assert_failed>

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	4a50      	ldr	r2, [pc, #320]	@ (8006070 <HAL_ADC_ConfigChannel+0x360>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	f000 80ce 	beq.w	80060d0 <HAL_ADC_ConfigChannel+0x3c0>
  {
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	f000 8178 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a4c      	ldr	r2, [pc, #304]	@ (8006074 <HAL_ADC_ConfigChannel+0x364>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	f000 8172 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a4a      	ldr	r2, [pc, #296]	@ (8006078 <HAL_ADC_ConfigChannel+0x368>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	f000 816c 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a48      	ldr	r2, [pc, #288]	@ (800607c <HAL_ADC_ConfigChannel+0x36c>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	f000 8166 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a46      	ldr	r2, [pc, #280]	@ (8006080 <HAL_ADC_ConfigChannel+0x370>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	f000 8160 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a44      	ldr	r2, [pc, #272]	@ (8006084 <HAL_ADC_ConfigChannel+0x374>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	f000 815a 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a42      	ldr	r2, [pc, #264]	@ (8006088 <HAL_ADC_ConfigChannel+0x378>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	f000 8154 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a40      	ldr	r2, [pc, #256]	@ (800608c <HAL_ADC_ConfigChannel+0x37c>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	f000 814e 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a3e      	ldr	r2, [pc, #248]	@ (8006090 <HAL_ADC_ConfigChannel+0x380>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	f000 8148 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a3c      	ldr	r2, [pc, #240]	@ (8006094 <HAL_ADC_ConfigChannel+0x384>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	f000 8142 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a3a      	ldr	r2, [pc, #232]	@ (8006098 <HAL_ADC_ConfigChannel+0x388>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	f000 813c 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a38      	ldr	r2, [pc, #224]	@ (800609c <HAL_ADC_ConfigChannel+0x38c>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	f000 8136 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a36      	ldr	r2, [pc, #216]	@ (80060a0 <HAL_ADC_ConfigChannel+0x390>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	f000 8130 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a34      	ldr	r2, [pc, #208]	@ (80060a4 <HAL_ADC_ConfigChannel+0x394>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	f000 812a 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a32      	ldr	r2, [pc, #200]	@ (80060a8 <HAL_ADC_ConfigChannel+0x398>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	f000 8124 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a30      	ldr	r2, [pc, #192]	@ (80060ac <HAL_ADC_ConfigChannel+0x39c>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	f000 811e 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a2e      	ldr	r2, [pc, #184]	@ (80060b0 <HAL_ADC_ConfigChannel+0x3a0>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	f000 8118 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a2c      	ldr	r2, [pc, #176]	@ (80060b4 <HAL_ADC_ConfigChannel+0x3a4>)
 8006004:	4293      	cmp	r3, r2
 8006006:	f000 8112 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a2a      	ldr	r2, [pc, #168]	@ (80060b8 <HAL_ADC_ConfigChannel+0x3a8>)
 8006010:	4293      	cmp	r3, r2
 8006012:	f000 810c 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a28      	ldr	r2, [pc, #160]	@ (80060bc <HAL_ADC_ConfigChannel+0x3ac>)
 800601c:	4293      	cmp	r3, r2
 800601e:	f000 8106 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a26      	ldr	r2, [pc, #152]	@ (80060c0 <HAL_ADC_ConfigChannel+0x3b0>)
 8006028:	4293      	cmp	r3, r2
 800602a:	f000 8100 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a24      	ldr	r2, [pc, #144]	@ (80060c4 <HAL_ADC_ConfigChannel+0x3b4>)
 8006034:	4293      	cmp	r3, r2
 8006036:	f000 80fa 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a22      	ldr	r2, [pc, #136]	@ (80060c8 <HAL_ADC_ConfigChannel+0x3b8>)
 8006040:	4293      	cmp	r3, r2
 8006042:	f000 80f4 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a1e      	ldr	r2, [pc, #120]	@ (80060c4 <HAL_ADC_ConfigChannel+0x3b4>)
 800604c:	4293      	cmp	r3, r2
 800604e:	f000 80ee 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a1d      	ldr	r2, [pc, #116]	@ (80060cc <HAL_ADC_ConfigChannel+0x3bc>)
 8006058:	4293      	cmp	r3, r2
 800605a:	f000 80e8 	beq.w	800622e <HAL_ADC_ConfigChannel+0x51e>
 800605e:	f640 312c 	movw	r1, #2860	@ 0xb2c
 8006062:	4802      	ldr	r0, [pc, #8]	@ (800606c <HAL_ADC_ConfigChannel+0x35c>)
 8006064:	f7fd f95a 	bl	800331c <assert_failed>
 8006068:	e0e1      	b.n	800622e <HAL_ADC_ConfigChannel+0x51e>
 800606a:	bf00      	nop
 800606c:	0801e2bc 	.word	0x0801e2bc
 8006070:	47ff0000 	.word	0x47ff0000
 8006074:	04300002 	.word	0x04300002
 8006078:	08600004 	.word	0x08600004
 800607c:	0c900008 	.word	0x0c900008
 8006080:	10c00010 	.word	0x10c00010
 8006084:	14f00020 	.word	0x14f00020
 8006088:	19200040 	.word	0x19200040
 800608c:	1d500080 	.word	0x1d500080
 8006090:	21800100 	.word	0x21800100
 8006094:	25b00200 	.word	0x25b00200
 8006098:	2a000400 	.word	0x2a000400
 800609c:	2e300800 	.word	0x2e300800
 80060a0:	32601000 	.word	0x32601000
 80060a4:	36902000 	.word	0x36902000
 80060a8:	3ac04000 	.word	0x3ac04000
 80060ac:	3ef08000 	.word	0x3ef08000
 80060b0:	43210000 	.word	0x43210000
 80060b4:	47520000 	.word	0x47520000
 80060b8:	4b840000 	.word	0x4b840000
 80060bc:	4fb80000 	.word	0x4fb80000
 80060c0:	cb840000 	.word	0xcb840000
 80060c4:	c7520000 	.word	0xc7520000
 80060c8:	c3210000 	.word	0xc3210000
 80060cc:	cfb80000 	.word	0xcfb80000
  }
  else
  {
    if (hadc->Instance == ADC1)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a70      	ldr	r2, [pc, #448]	@ (8006298 <HAL_ADC_ConfigChannel+0x588>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d136      	bne.n	8006148 <HAL_ADC_ConfigChannel+0x438>
    {
      assert_param(IS_ADC1_DIFF_CHANNEL(sConfig->Channel));
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a6f      	ldr	r2, [pc, #444]	@ (800629c <HAL_ADC_ConfigChannel+0x58c>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d031      	beq.n	8006148 <HAL_ADC_ConfigChannel+0x438>
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a6d      	ldr	r2, [pc, #436]	@ (80062a0 <HAL_ADC_ConfigChannel+0x590>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d02c      	beq.n	8006148 <HAL_ADC_ConfigChannel+0x438>
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a6c      	ldr	r2, [pc, #432]	@ (80062a4 <HAL_ADC_ConfigChannel+0x594>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d027      	beq.n	8006148 <HAL_ADC_ConfigChannel+0x438>
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a6a      	ldr	r2, [pc, #424]	@ (80062a8 <HAL_ADC_ConfigChannel+0x598>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d022      	beq.n	8006148 <HAL_ADC_ConfigChannel+0x438>
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a69      	ldr	r2, [pc, #420]	@ (80062ac <HAL_ADC_ConfigChannel+0x59c>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d01d      	beq.n	8006148 <HAL_ADC_ConfigChannel+0x438>
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a67      	ldr	r2, [pc, #412]	@ (80062b0 <HAL_ADC_ConfigChannel+0x5a0>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d018      	beq.n	8006148 <HAL_ADC_ConfigChannel+0x438>
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a66      	ldr	r2, [pc, #408]	@ (80062b4 <HAL_ADC_ConfigChannel+0x5a4>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d013      	beq.n	8006148 <HAL_ADC_ConfigChannel+0x438>
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a64      	ldr	r2, [pc, #400]	@ (80062b8 <HAL_ADC_ConfigChannel+0x5a8>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d00e      	beq.n	8006148 <HAL_ADC_ConfigChannel+0x438>
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a63      	ldr	r2, [pc, #396]	@ (80062bc <HAL_ADC_ConfigChannel+0x5ac>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d009      	beq.n	8006148 <HAL_ADC_ConfigChannel+0x438>
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a61      	ldr	r2, [pc, #388]	@ (80062c0 <HAL_ADC_ConfigChannel+0x5b0>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d004      	beq.n	8006148 <HAL_ADC_ConfigChannel+0x438>
 800613e:	f640 3132 	movw	r1, #2866	@ 0xb32
 8006142:	4860      	ldr	r0, [pc, #384]	@ (80062c4 <HAL_ADC_ConfigChannel+0x5b4>)
 8006144:	f7fd f8ea 	bl	800331c <assert_failed>
    }
    if (hadc->Instance == ADC2)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a5e      	ldr	r2, [pc, #376]	@ (80062c8 <HAL_ADC_ConfigChannel+0x5b8>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d131      	bne.n	80061b6 <HAL_ADC_ConfigChannel+0x4a6>
    {
      assert_param(IS_ADC2_DIFF_CHANNEL(sConfig->Channel));
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a51      	ldr	r2, [pc, #324]	@ (800629c <HAL_ADC_ConfigChannel+0x58c>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d02c      	beq.n	80061b6 <HAL_ADC_ConfigChannel+0x4a6>
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a4f      	ldr	r2, [pc, #316]	@ (80062a0 <HAL_ADC_ConfigChannel+0x590>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d027      	beq.n	80061b6 <HAL_ADC_ConfigChannel+0x4a6>
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a4e      	ldr	r2, [pc, #312]	@ (80062a4 <HAL_ADC_ConfigChannel+0x594>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d022      	beq.n	80061b6 <HAL_ADC_ConfigChannel+0x4a6>
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a4c      	ldr	r2, [pc, #304]	@ (80062a8 <HAL_ADC_ConfigChannel+0x598>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d01d      	beq.n	80061b6 <HAL_ADC_ConfigChannel+0x4a6>
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a4b      	ldr	r2, [pc, #300]	@ (80062ac <HAL_ADC_ConfigChannel+0x59c>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d018      	beq.n	80061b6 <HAL_ADC_ConfigChannel+0x4a6>
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a49      	ldr	r2, [pc, #292]	@ (80062b0 <HAL_ADC_ConfigChannel+0x5a0>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d013      	beq.n	80061b6 <HAL_ADC_ConfigChannel+0x4a6>
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a48      	ldr	r2, [pc, #288]	@ (80062b4 <HAL_ADC_ConfigChannel+0x5a4>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d00e      	beq.n	80061b6 <HAL_ADC_ConfigChannel+0x4a6>
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a46      	ldr	r2, [pc, #280]	@ (80062b8 <HAL_ADC_ConfigChannel+0x5a8>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d009      	beq.n	80061b6 <HAL_ADC_ConfigChannel+0x4a6>
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a46      	ldr	r2, [pc, #280]	@ (80062c0 <HAL_ADC_ConfigChannel+0x5b0>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d004      	beq.n	80061b6 <HAL_ADC_ConfigChannel+0x4a6>
 80061ac:	f640 3136 	movw	r1, #2870	@ 0xb36
 80061b0:	4844      	ldr	r0, [pc, #272]	@ (80062c4 <HAL_ADC_ConfigChannel+0x5b4>)
 80061b2:	f7fd f8b3 	bl	800331c <assert_failed>
    }
#if defined(ADC3)
    /* ADC3 is not available on some STM32H7 products */
    if (hadc->Instance == ADC3)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a44      	ldr	r2, [pc, #272]	@ (80062cc <HAL_ADC_ConfigChannel+0x5bc>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d136      	bne.n	800622e <HAL_ADC_ConfigChannel+0x51e>
    {
      assert_param(IS_ADC3_DIFF_CHANNEL(sConfig->Channel));
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a35      	ldr	r2, [pc, #212]	@ (800629c <HAL_ADC_ConfigChannel+0x58c>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d031      	beq.n	800622e <HAL_ADC_ConfigChannel+0x51e>
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a34      	ldr	r2, [pc, #208]	@ (80062a0 <HAL_ADC_ConfigChannel+0x590>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d02c      	beq.n	800622e <HAL_ADC_ConfigChannel+0x51e>
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a32      	ldr	r2, [pc, #200]	@ (80062a4 <HAL_ADC_ConfigChannel+0x594>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d027      	beq.n	800622e <HAL_ADC_ConfigChannel+0x51e>
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a31      	ldr	r2, [pc, #196]	@ (80062a8 <HAL_ADC_ConfigChannel+0x598>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d022      	beq.n	800622e <HAL_ADC_ConfigChannel+0x51e>
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a2f      	ldr	r2, [pc, #188]	@ (80062ac <HAL_ADC_ConfigChannel+0x59c>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d01d      	beq.n	800622e <HAL_ADC_ConfigChannel+0x51e>
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a2e      	ldr	r2, [pc, #184]	@ (80062b0 <HAL_ADC_ConfigChannel+0x5a0>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d018      	beq.n	800622e <HAL_ADC_ConfigChannel+0x51e>
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a2c      	ldr	r2, [pc, #176]	@ (80062b4 <HAL_ADC_ConfigChannel+0x5a4>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d013      	beq.n	800622e <HAL_ADC_ConfigChannel+0x51e>
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a31      	ldr	r2, [pc, #196]	@ (80062d0 <HAL_ADC_ConfigChannel+0x5c0>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d00e      	beq.n	800622e <HAL_ADC_ConfigChannel+0x51e>
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a2f      	ldr	r2, [pc, #188]	@ (80062d4 <HAL_ADC_ConfigChannel+0x5c4>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d009      	beq.n	800622e <HAL_ADC_ConfigChannel+0x51e>
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a2e      	ldr	r2, [pc, #184]	@ (80062d8 <HAL_ADC_ConfigChannel+0x5c8>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d004      	beq.n	800622e <HAL_ADC_ConfigChannel+0x51e>
 8006224:	f640 313c 	movw	r1, #2876	@ 0xb3c
 8006228:	4826      	ldr	r0, [pc, #152]	@ (80062c4 <HAL_ADC_ConfigChannel+0x5b4>)
 800622a:	f7fd f877 	bl	800331c <assert_failed>
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006234:	2b01      	cmp	r3, #1
 8006236:	d101      	bne.n	800623c <HAL_ADC_ConfigChannel+0x52c>
 8006238:	2302      	movs	r3, #2
 800623a:	e2f1      	b.n	8006820 <HAL_ADC_ConfigChannel+0xb10>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4618      	mov	r0, r3
 800624a:	f7fe fe11 	bl	8004e70 <LL_ADC_REG_IsConversionOngoing>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	f040 82d6 	bne.w	8006802 <HAL_ADC_ConfigChannel+0xaf2>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	db4e      	blt.n	80062fc <HAL_ADC_ConfigChannel+0x5ec>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006266:	2b00      	cmp	r3, #0
 8006268:	d108      	bne.n	800627c <HAL_ADC_ConfigChannel+0x56c>
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	0e9b      	lsrs	r3, r3, #26
 8006270:	f003 031f 	and.w	r3, r3, #31
 8006274:	2201      	movs	r2, #1
 8006276:	fa02 f303 	lsl.w	r3, r2, r3
 800627a:	e038      	b.n	80062ee <HAL_ADC_ConfigChannel+0x5de>
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	fa93 f3a3 	rbit	r3, r3
 8006288:	613b      	str	r3, [r7, #16]
  return result;
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800628e:	69bb      	ldr	r3, [r7, #24]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d123      	bne.n	80062dc <HAL_ADC_ConfigChannel+0x5cc>
    return 32U;
 8006294:	2320      	movs	r3, #32
 8006296:	e025      	b.n	80062e4 <HAL_ADC_ConfigChannel+0x5d4>
 8006298:	40022000 	.word	0x40022000
 800629c:	04300002 	.word	0x04300002
 80062a0:	08600004 	.word	0x08600004
 80062a4:	0c900008 	.word	0x0c900008
 80062a8:	10c00010 	.word	0x10c00010
 80062ac:	14f00020 	.word	0x14f00020
 80062b0:	2a000400 	.word	0x2a000400
 80062b4:	2e300800 	.word	0x2e300800
 80062b8:	32601000 	.word	0x32601000
 80062bc:	43210000 	.word	0x43210000
 80062c0:	4b840000 	.word	0x4b840000
 80062c4:	0801e2bc 	.word	0x0801e2bc
 80062c8:	40022100 	.word	0x40022100
 80062cc:	58026000 	.word	0x58026000
 80062d0:	36902000 	.word	0x36902000
 80062d4:	3ac04000 	.word	0x3ac04000
 80062d8:	3ef08000 	.word	0x3ef08000
  return __builtin_clz(value);
 80062dc:	69bb      	ldr	r3, [r7, #24]
 80062de:	fab3 f383 	clz	r3, r3
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	f003 031f 	and.w	r3, r3, #31
 80062e8:	2201      	movs	r2, #1
 80062ea:	fa02 f303 	lsl.w	r3, r2, r3
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	6812      	ldr	r2, [r2, #0]
 80062f2:	69d1      	ldr	r1, [r2, #28]
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	6812      	ldr	r2, [r2, #0]
 80062f8:	430b      	orrs	r3, r1
 80062fa:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6818      	ldr	r0, [r3, #0]
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	6859      	ldr	r1, [r3, #4]
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	461a      	mov	r2, r3
 800630a:	f7fe fc69 	bl	8004be0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4618      	mov	r0, r3
 8006314:	f7fe fdac 	bl	8004e70 <LL_ADC_REG_IsConversionOngoing>
 8006318:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4618      	mov	r0, r3
 8006320:	f7fe fdb9 	bl	8004e96 <LL_ADC_INJ_IsConversionOngoing>
 8006324:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006328:	2b00      	cmp	r3, #0
 800632a:	f040 80cd 	bne.w	80064c8 <HAL_ADC_ConfigChannel+0x7b8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800632e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006330:	2b00      	cmp	r3, #0
 8006332:	f040 80c9 	bne.w	80064c8 <HAL_ADC_ConfigChannel+0x7b8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6818      	ldr	r0, [r3, #0]
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	6819      	ldr	r1, [r3, #0]
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	461a      	mov	r2, r3
 8006344:	f7fe fc9e 	bl	8004c84 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006348:	4b91      	ldr	r3, [pc, #580]	@ (8006590 <HAL_ADC_ConfigChannel+0x880>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006350:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006354:	d10b      	bne.n	800636e <HAL_ADC_ConfigChannel+0x65e>
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	695a      	ldr	r2, [r3, #20]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	089b      	lsrs	r3, r3, #2
 8006362:	f003 0307 	and.w	r3, r3, #7
 8006366:	005b      	lsls	r3, r3, #1
 8006368:	fa02 f303 	lsl.w	r3, r2, r3
 800636c:	e01d      	b.n	80063aa <HAL_ADC_ConfigChannel+0x69a>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	f003 0310 	and.w	r3, r3, #16
 8006378:	2b00      	cmp	r3, #0
 800637a:	d10b      	bne.n	8006394 <HAL_ADC_ConfigChannel+0x684>
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	695a      	ldr	r2, [r3, #20]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	089b      	lsrs	r3, r3, #2
 8006388:	f003 0307 	and.w	r3, r3, #7
 800638c:	005b      	lsls	r3, r3, #1
 800638e:	fa02 f303 	lsl.w	r3, r2, r3
 8006392:	e00a      	b.n	80063aa <HAL_ADC_ConfigChannel+0x69a>
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	695a      	ldr	r2, [r3, #20]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	089b      	lsrs	r3, r3, #2
 80063a0:	f003 0304 	and.w	r3, r3, #4
 80063a4:	005b      	lsls	r3, r3, #1
 80063a6:	fa02 f303 	lsl.w	r3, r2, r3
 80063aa:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	691b      	ldr	r3, [r3, #16]
 80063b0:	2b04      	cmp	r3, #4
 80063b2:	d041      	beq.n	8006438 <HAL_ADC_ConfigChannel+0x728>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6818      	ldr	r0, [r3, #0]
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	6919      	ldr	r1, [r3, #16]
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	6a3b      	ldr	r3, [r7, #32]
 80063c2:	f7fe fba6 	bl	8004b12 <LL_ADC_SetOffset>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	7e5b      	ldrb	r3, [r3, #25]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d008      	beq.n	80063e0 <HAL_ADC_ConfigChannel+0x6d0>
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	7e5b      	ldrb	r3, [r3, #25]
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d004      	beq.n	80063e0 <HAL_ADC_ConfigChannel+0x6d0>
 80063d6:	f640 318a 	movw	r1, #2954	@ 0xb8a
 80063da:	486e      	ldr	r0, [pc, #440]	@ (8006594 <HAL_ADC_ConfigChannel+0x884>)
 80063dc:	f7fc ff9e 	bl	800331c <assert_failed>
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6818      	ldr	r0, [r3, #0]
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	6919      	ldr	r1, [r3, #16]
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	7e5b      	ldrb	r3, [r3, #25]
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d102      	bne.n	80063f6 <HAL_ADC_ConfigChannel+0x6e6>
 80063f0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80063f4:	e000      	b.n	80063f8 <HAL_ADC_ConfigChannel+0x6e8>
 80063f6:	2300      	movs	r3, #0
 80063f8:	461a      	mov	r2, r3
 80063fa:	f7fe fbc3 	bl	8004b84 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	7e1b      	ldrb	r3, [r3, #24]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d008      	beq.n	8006418 <HAL_ADC_ConfigChannel+0x708>
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	7e1b      	ldrb	r3, [r3, #24]
 800640a:	2b01      	cmp	r3, #1
 800640c:	d004      	beq.n	8006418 <HAL_ADC_ConfigChannel+0x708>
 800640e:	f640 318e 	movw	r1, #2958	@ 0xb8e
 8006412:	4860      	ldr	r0, [pc, #384]	@ (8006594 <HAL_ADC_ConfigChannel+0x884>)
 8006414:	f7fc ff82 	bl	800331c <assert_failed>
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6818      	ldr	r0, [r3, #0]
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	6919      	ldr	r1, [r3, #16]
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	7e1b      	ldrb	r3, [r3, #24]
 8006424:	2b01      	cmp	r3, #1
 8006426:	d102      	bne.n	800642e <HAL_ADC_ConfigChannel+0x71e>
 8006428:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800642c:	e000      	b.n	8006430 <HAL_ADC_ConfigChannel+0x720>
 800642e:	2300      	movs	r3, #0
 8006430:	461a      	mov	r2, r3
 8006432:	f7fe fb8e 	bl	8004b52 <LL_ADC_SetDataRightShift>
 8006436:	e047      	b.n	80064c8 <HAL_ADC_ConfigChannel+0x7b8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800643e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	069b      	lsls	r3, r3, #26
 8006448:	429a      	cmp	r2, r3
 800644a:	d107      	bne.n	800645c <HAL_ADC_ConfigChannel+0x74c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800645a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006462:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	069b      	lsls	r3, r3, #26
 800646c:	429a      	cmp	r2, r3
 800646e:	d107      	bne.n	8006480 <HAL_ADC_ConfigChannel+0x770>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800647e:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006486:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	069b      	lsls	r3, r3, #26
 8006490:	429a      	cmp	r2, r3
 8006492:	d107      	bne.n	80064a4 <HAL_ADC_ConfigChannel+0x794>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80064a2:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	069b      	lsls	r3, r3, #26
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d107      	bne.n	80064c8 <HAL_ADC_ConfigChannel+0x7b8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80064c6:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7fe fca7 	bl	8004e20 <LL_ADC_IsEnabled>
 80064d2:	4603      	mov	r3, r0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	f040 819d 	bne.w	8006814 <HAL_ADC_ConfigChannel+0xb04>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6818      	ldr	r0, [r3, #0]
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	6819      	ldr	r1, [r3, #0]
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	461a      	mov	r2, r3
 80064e8:	f7fe fbf8 	bl	8004cdc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	4a29      	ldr	r2, [pc, #164]	@ (8006598 <HAL_ADC_ConfigChannel+0x888>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	f040 80c3 	bne.w	800667e <HAL_ADC_ConfigChannel+0x96e>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4926      	ldr	r1, [pc, #152]	@ (800659c <HAL_ADC_ConfigChannel+0x88c>)
 8006502:	428b      	cmp	r3, r1
 8006504:	d170      	bne.n	80065e8 <HAL_ADC_ConfigChannel+0x8d8>
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4925      	ldr	r1, [pc, #148]	@ (80065a0 <HAL_ADC_ConfigChannel+0x890>)
 800650c:	428b      	cmp	r3, r1
 800650e:	d069      	beq.n	80065e4 <HAL_ADC_ConfigChannel+0x8d4>
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4923      	ldr	r1, [pc, #140]	@ (80065a4 <HAL_ADC_ConfigChannel+0x894>)
 8006516:	428b      	cmp	r3, r1
 8006518:	d062      	beq.n	80065e0 <HAL_ADC_ConfigChannel+0x8d0>
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4922      	ldr	r1, [pc, #136]	@ (80065a8 <HAL_ADC_ConfigChannel+0x898>)
 8006520:	428b      	cmp	r3, r1
 8006522:	d032      	beq.n	800658a <HAL_ADC_ConfigChannel+0x87a>
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4920      	ldr	r1, [pc, #128]	@ (80065ac <HAL_ADC_ConfigChannel+0x89c>)
 800652a:	428b      	cmp	r3, r1
 800652c:	d02b      	beq.n	8006586 <HAL_ADC_ConfigChannel+0x876>
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	491f      	ldr	r1, [pc, #124]	@ (80065b0 <HAL_ADC_ConfigChannel+0x8a0>)
 8006534:	428b      	cmp	r3, r1
 8006536:	d024      	beq.n	8006582 <HAL_ADC_ConfigChannel+0x872>
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	491d      	ldr	r1, [pc, #116]	@ (80065b4 <HAL_ADC_ConfigChannel+0x8a4>)
 800653e:	428b      	cmp	r3, r1
 8006540:	d01d      	beq.n	800657e <HAL_ADC_ConfigChannel+0x86e>
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	491c      	ldr	r1, [pc, #112]	@ (80065b8 <HAL_ADC_ConfigChannel+0x8a8>)
 8006548:	428b      	cmp	r3, r1
 800654a:	d016      	beq.n	800657a <HAL_ADC_ConfigChannel+0x86a>
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	491a      	ldr	r1, [pc, #104]	@ (80065bc <HAL_ADC_ConfigChannel+0x8ac>)
 8006552:	428b      	cmp	r3, r1
 8006554:	d00f      	beq.n	8006576 <HAL_ADC_ConfigChannel+0x866>
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4919      	ldr	r1, [pc, #100]	@ (80065c0 <HAL_ADC_ConfigChannel+0x8b0>)
 800655c:	428b      	cmp	r3, r1
 800655e:	d008      	beq.n	8006572 <HAL_ADC_ConfigChannel+0x862>
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4917      	ldr	r1, [pc, #92]	@ (80065c4 <HAL_ADC_ConfigChannel+0x8b4>)
 8006566:	428b      	cmp	r3, r1
 8006568:	d101      	bne.n	800656e <HAL_ADC_ConfigChannel+0x85e>
 800656a:	4b17      	ldr	r3, [pc, #92]	@ (80065c8 <HAL_ADC_ConfigChannel+0x8b8>)
 800656c:	e083      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 800656e:	2300      	movs	r3, #0
 8006570:	e081      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 8006572:	4b16      	ldr	r3, [pc, #88]	@ (80065cc <HAL_ADC_ConfigChannel+0x8bc>)
 8006574:	e07f      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 8006576:	4b16      	ldr	r3, [pc, #88]	@ (80065d0 <HAL_ADC_ConfigChannel+0x8c0>)
 8006578:	e07d      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 800657a:	4b10      	ldr	r3, [pc, #64]	@ (80065bc <HAL_ADC_ConfigChannel+0x8ac>)
 800657c:	e07b      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 800657e:	4b0e      	ldr	r3, [pc, #56]	@ (80065b8 <HAL_ADC_ConfigChannel+0x8a8>)
 8006580:	e079      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 8006582:	4b14      	ldr	r3, [pc, #80]	@ (80065d4 <HAL_ADC_ConfigChannel+0x8c4>)
 8006584:	e077      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 8006586:	4b14      	ldr	r3, [pc, #80]	@ (80065d8 <HAL_ADC_ConfigChannel+0x8c8>)
 8006588:	e075      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 800658a:	4b14      	ldr	r3, [pc, #80]	@ (80065dc <HAL_ADC_ConfigChannel+0x8cc>)
 800658c:	e073      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 800658e:	bf00      	nop
 8006590:	5c001000 	.word	0x5c001000
 8006594:	0801e2bc 	.word	0x0801e2bc
 8006598:	47ff0000 	.word	0x47ff0000
 800659c:	40022000 	.word	0x40022000
 80065a0:	04300002 	.word	0x04300002
 80065a4:	08600004 	.word	0x08600004
 80065a8:	0c900008 	.word	0x0c900008
 80065ac:	10c00010 	.word	0x10c00010
 80065b0:	14f00020 	.word	0x14f00020
 80065b4:	2a000400 	.word	0x2a000400
 80065b8:	2e300800 	.word	0x2e300800
 80065bc:	32601000 	.word	0x32601000
 80065c0:	43210000 	.word	0x43210000
 80065c4:	4b840000 	.word	0x4b840000
 80065c8:	4fb80000 	.word	0x4fb80000
 80065cc:	47520000 	.word	0x47520000
 80065d0:	36902000 	.word	0x36902000
 80065d4:	25b00200 	.word	0x25b00200
 80065d8:	21800100 	.word	0x21800100
 80065dc:	1d500080 	.word	0x1d500080
 80065e0:	4b91      	ldr	r3, [pc, #580]	@ (8006828 <HAL_ADC_ConfigChannel+0xb18>)
 80065e2:	e048      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 80065e4:	2301      	movs	r3, #1
 80065e6:	e046      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	498f      	ldr	r1, [pc, #572]	@ (800682c <HAL_ADC_ConfigChannel+0xb1c>)
 80065ee:	428b      	cmp	r3, r1
 80065f0:	d140      	bne.n	8006674 <HAL_ADC_ConfigChannel+0x964>
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	498e      	ldr	r1, [pc, #568]	@ (8006830 <HAL_ADC_ConfigChannel+0xb20>)
 80065f8:	428b      	cmp	r3, r1
 80065fa:	d039      	beq.n	8006670 <HAL_ADC_ConfigChannel+0x960>
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	498c      	ldr	r1, [pc, #560]	@ (8006834 <HAL_ADC_ConfigChannel+0xb24>)
 8006602:	428b      	cmp	r3, r1
 8006604:	d032      	beq.n	800666c <HAL_ADC_ConfigChannel+0x95c>
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	498b      	ldr	r1, [pc, #556]	@ (8006838 <HAL_ADC_ConfigChannel+0xb28>)
 800660c:	428b      	cmp	r3, r1
 800660e:	d02b      	beq.n	8006668 <HAL_ADC_ConfigChannel+0x958>
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4989      	ldr	r1, [pc, #548]	@ (800683c <HAL_ADC_ConfigChannel+0xb2c>)
 8006616:	428b      	cmp	r3, r1
 8006618:	d024      	beq.n	8006664 <HAL_ADC_ConfigChannel+0x954>
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4988      	ldr	r1, [pc, #544]	@ (8006840 <HAL_ADC_ConfigChannel+0xb30>)
 8006620:	428b      	cmp	r3, r1
 8006622:	d01d      	beq.n	8006660 <HAL_ADC_ConfigChannel+0x950>
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4986      	ldr	r1, [pc, #536]	@ (8006844 <HAL_ADC_ConfigChannel+0xb34>)
 800662a:	428b      	cmp	r3, r1
 800662c:	d016      	beq.n	800665c <HAL_ADC_ConfigChannel+0x94c>
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4985      	ldr	r1, [pc, #532]	@ (8006848 <HAL_ADC_ConfigChannel+0xb38>)
 8006634:	428b      	cmp	r3, r1
 8006636:	d00f      	beq.n	8006658 <HAL_ADC_ConfigChannel+0x948>
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4983      	ldr	r1, [pc, #524]	@ (800684c <HAL_ADC_ConfigChannel+0xb3c>)
 800663e:	428b      	cmp	r3, r1
 8006640:	d008      	beq.n	8006654 <HAL_ADC_ConfigChannel+0x944>
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4982      	ldr	r1, [pc, #520]	@ (8006850 <HAL_ADC_ConfigChannel+0xb40>)
 8006648:	428b      	cmp	r3, r1
 800664a:	d101      	bne.n	8006650 <HAL_ADC_ConfigChannel+0x940>
 800664c:	4b81      	ldr	r3, [pc, #516]	@ (8006854 <HAL_ADC_ConfigChannel+0xb44>)
 800664e:	e012      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 8006650:	2300      	movs	r3, #0
 8006652:	e010      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 8006654:	4b80      	ldr	r3, [pc, #512]	@ (8006858 <HAL_ADC_ConfigChannel+0xb48>)
 8006656:	e00e      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 8006658:	4b7c      	ldr	r3, [pc, #496]	@ (800684c <HAL_ADC_ConfigChannel+0xb3c>)
 800665a:	e00c      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 800665c:	4b7a      	ldr	r3, [pc, #488]	@ (8006848 <HAL_ADC_ConfigChannel+0xb38>)
 800665e:	e00a      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 8006660:	4b7e      	ldr	r3, [pc, #504]	@ (800685c <HAL_ADC_ConfigChannel+0xb4c>)
 8006662:	e008      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 8006664:	4b7e      	ldr	r3, [pc, #504]	@ (8006860 <HAL_ADC_ConfigChannel+0xb50>)
 8006666:	e006      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 8006668:	4b7e      	ldr	r3, [pc, #504]	@ (8006864 <HAL_ADC_ConfigChannel+0xb54>)
 800666a:	e004      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 800666c:	4b6e      	ldr	r3, [pc, #440]	@ (8006828 <HAL_ADC_ConfigChannel+0xb18>)
 800666e:	e002      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 8006670:	2301      	movs	r3, #1
 8006672:	e000      	b.n	8006676 <HAL_ADC_ConfigChannel+0x966>
 8006674:	2300      	movs	r3, #0
 8006676:	4619      	mov	r1, r3
 8006678:	4610      	mov	r0, r2
 800667a:	f7fe fa17 	bl	8004aac <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	2b00      	cmp	r3, #0
 8006684:	f280 80c6 	bge.w	8006814 <HAL_ADC_ConfigChannel+0xb04>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a76      	ldr	r2, [pc, #472]	@ (8006868 <HAL_ADC_ConfigChannel+0xb58>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d004      	beq.n	800669c <HAL_ADC_ConfigChannel+0x98c>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a65      	ldr	r2, [pc, #404]	@ (800682c <HAL_ADC_ConfigChannel+0xb1c>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d101      	bne.n	80066a0 <HAL_ADC_ConfigChannel+0x990>
 800669c:	4b73      	ldr	r3, [pc, #460]	@ (800686c <HAL_ADC_ConfigChannel+0xb5c>)
 800669e:	e000      	b.n	80066a2 <HAL_ADC_ConfigChannel+0x992>
 80066a0:	4b73      	ldr	r3, [pc, #460]	@ (8006870 <HAL_ADC_ConfigChannel+0xb60>)
 80066a2:	4618      	mov	r0, r3
 80066a4:	f7fe f9d0 	bl	8004a48 <LL_ADC_GetCommonPathInternalCh>
 80066a8:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a6e      	ldr	r2, [pc, #440]	@ (8006868 <HAL_ADC_ConfigChannel+0xb58>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d004      	beq.n	80066be <HAL_ADC_ConfigChannel+0x9ae>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a5c      	ldr	r2, [pc, #368]	@ (800682c <HAL_ADC_ConfigChannel+0xb1c>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d10e      	bne.n	80066dc <HAL_ADC_ConfigChannel+0x9cc>
 80066be:	486a      	ldr	r0, [pc, #424]	@ (8006868 <HAL_ADC_ConfigChannel+0xb58>)
 80066c0:	f7fe fbae 	bl	8004e20 <LL_ADC_IsEnabled>
 80066c4:	4604      	mov	r4, r0
 80066c6:	4859      	ldr	r0, [pc, #356]	@ (800682c <HAL_ADC_ConfigChannel+0xb1c>)
 80066c8:	f7fe fbaa 	bl	8004e20 <LL_ADC_IsEnabled>
 80066cc:	4603      	mov	r3, r0
 80066ce:	4323      	orrs	r3, r4
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	bf0c      	ite	eq
 80066d4:	2301      	moveq	r3, #1
 80066d6:	2300      	movne	r3, #0
 80066d8:	b2db      	uxtb	r3, r3
 80066da:	e008      	b.n	80066ee <HAL_ADC_ConfigChannel+0x9de>
 80066dc:	4865      	ldr	r0, [pc, #404]	@ (8006874 <HAL_ADC_ConfigChannel+0xb64>)
 80066de:	f7fe fb9f 	bl	8004e20 <LL_ADC_IsEnabled>
 80066e2:	4603      	mov	r3, r0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	bf0c      	ite	eq
 80066e8:	2301      	moveq	r3, #1
 80066ea:	2300      	movne	r3, #0
 80066ec:	b2db      	uxtb	r3, r3
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d07d      	beq.n	80067ee <HAL_ADC_ConfigChannel+0xade>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a60      	ldr	r2, [pc, #384]	@ (8006878 <HAL_ADC_ConfigChannel+0xb68>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d130      	bne.n	800675e <HAL_ADC_ConfigChannel+0xa4e>
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006702:	2b00      	cmp	r3, #0
 8006704:	d12b      	bne.n	800675e <HAL_ADC_ConfigChannel+0xa4e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a5a      	ldr	r2, [pc, #360]	@ (8006874 <HAL_ADC_ConfigChannel+0xb64>)
 800670c:	4293      	cmp	r3, r2
 800670e:	f040 8081 	bne.w	8006814 <HAL_ADC_ConfigChannel+0xb04>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a54      	ldr	r2, [pc, #336]	@ (8006868 <HAL_ADC_ConfigChannel+0xb58>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d004      	beq.n	8006726 <HAL_ADC_ConfigChannel+0xa16>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a42      	ldr	r2, [pc, #264]	@ (800682c <HAL_ADC_ConfigChannel+0xb1c>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d101      	bne.n	800672a <HAL_ADC_ConfigChannel+0xa1a>
 8006726:	4a51      	ldr	r2, [pc, #324]	@ (800686c <HAL_ADC_ConfigChannel+0xb5c>)
 8006728:	e000      	b.n	800672c <HAL_ADC_ConfigChannel+0xa1c>
 800672a:	4a51      	ldr	r2, [pc, #324]	@ (8006870 <HAL_ADC_ConfigChannel+0xb60>)
 800672c:	69fb      	ldr	r3, [r7, #28]
 800672e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006732:	4619      	mov	r1, r3
 8006734:	4610      	mov	r0, r2
 8006736:	f7fe f974 	bl	8004a22 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800673a:	4b50      	ldr	r3, [pc, #320]	@ (800687c <HAL_ADC_ConfigChannel+0xb6c>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	099b      	lsrs	r3, r3, #6
 8006740:	4a4f      	ldr	r2, [pc, #316]	@ (8006880 <HAL_ADC_ConfigChannel+0xb70>)
 8006742:	fba2 2303 	umull	r2, r3, r2, r3
 8006746:	099b      	lsrs	r3, r3, #6
 8006748:	3301      	adds	r3, #1
 800674a:	005b      	lsls	r3, r3, #1
 800674c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800674e:	e002      	b.n	8006756 <HAL_ADC_ConfigChannel+0xa46>
              {
                wait_loop_index--;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	3b01      	subs	r3, #1
 8006754:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1f9      	bne.n	8006750 <HAL_ADC_ConfigChannel+0xa40>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800675c:	e05a      	b.n	8006814 <HAL_ADC_ConfigChannel+0xb04>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a48      	ldr	r2, [pc, #288]	@ (8006884 <HAL_ADC_ConfigChannel+0xb74>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d11e      	bne.n	80067a6 <HAL_ADC_ConfigChannel+0xa96>
 8006768:	69fb      	ldr	r3, [r7, #28]
 800676a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d119      	bne.n	80067a6 <HAL_ADC_ConfigChannel+0xa96>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a3f      	ldr	r2, [pc, #252]	@ (8006874 <HAL_ADC_ConfigChannel+0xb64>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d14b      	bne.n	8006814 <HAL_ADC_ConfigChannel+0xb04>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a39      	ldr	r2, [pc, #228]	@ (8006868 <HAL_ADC_ConfigChannel+0xb58>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d004      	beq.n	8006790 <HAL_ADC_ConfigChannel+0xa80>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a28      	ldr	r2, [pc, #160]	@ (800682c <HAL_ADC_ConfigChannel+0xb1c>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d101      	bne.n	8006794 <HAL_ADC_ConfigChannel+0xa84>
 8006790:	4a36      	ldr	r2, [pc, #216]	@ (800686c <HAL_ADC_ConfigChannel+0xb5c>)
 8006792:	e000      	b.n	8006796 <HAL_ADC_ConfigChannel+0xa86>
 8006794:	4a36      	ldr	r2, [pc, #216]	@ (8006870 <HAL_ADC_ConfigChannel+0xb60>)
 8006796:	69fb      	ldr	r3, [r7, #28]
 8006798:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800679c:	4619      	mov	r1, r3
 800679e:	4610      	mov	r0, r2
 80067a0:	f7fe f93f 	bl	8004a22 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80067a4:	e036      	b.n	8006814 <HAL_ADC_ConfigChannel+0xb04>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a37      	ldr	r2, [pc, #220]	@ (8006888 <HAL_ADC_ConfigChannel+0xb78>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d131      	bne.n	8006814 <HAL_ADC_ConfigChannel+0xb04>
 80067b0:	69fb      	ldr	r3, [r7, #28]
 80067b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d12c      	bne.n	8006814 <HAL_ADC_ConfigChannel+0xb04>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a2d      	ldr	r2, [pc, #180]	@ (8006874 <HAL_ADC_ConfigChannel+0xb64>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d127      	bne.n	8006814 <HAL_ADC_ConfigChannel+0xb04>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a27      	ldr	r2, [pc, #156]	@ (8006868 <HAL_ADC_ConfigChannel+0xb58>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d004      	beq.n	80067d8 <HAL_ADC_ConfigChannel+0xac8>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a16      	ldr	r2, [pc, #88]	@ (800682c <HAL_ADC_ConfigChannel+0xb1c>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d101      	bne.n	80067dc <HAL_ADC_ConfigChannel+0xacc>
 80067d8:	4a24      	ldr	r2, [pc, #144]	@ (800686c <HAL_ADC_ConfigChannel+0xb5c>)
 80067da:	e000      	b.n	80067de <HAL_ADC_ConfigChannel+0xace>
 80067dc:	4a24      	ldr	r2, [pc, #144]	@ (8006870 <HAL_ADC_ConfigChannel+0xb60>)
 80067de:	69fb      	ldr	r3, [r7, #28]
 80067e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80067e4:	4619      	mov	r1, r3
 80067e6:	4610      	mov	r0, r2
 80067e8:	f7fe f91b 	bl	8004a22 <LL_ADC_SetCommonPathInternalCh>
 80067ec:	e012      	b.n	8006814 <HAL_ADC_ConfigChannel+0xb04>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067f2:	f043 0220 	orr.w	r2, r3, #32
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006800:	e008      	b.n	8006814 <HAL_ADC_ConfigChannel+0xb04>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006806:	f043 0220 	orr.w	r2, r3, #32
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2200      	movs	r2, #0
 8006818:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800681c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006820:	4618      	mov	r0, r3
 8006822:	3734      	adds	r7, #52	@ 0x34
 8006824:	46bd      	mov	sp, r7
 8006826:	bd90      	pop	{r4, r7, pc}
 8006828:	19200040 	.word	0x19200040
 800682c:	40022100 	.word	0x40022100
 8006830:	04300002 	.word	0x04300002
 8006834:	08600004 	.word	0x08600004
 8006838:	0c900008 	.word	0x0c900008
 800683c:	10c00010 	.word	0x10c00010
 8006840:	14f00020 	.word	0x14f00020
 8006844:	2a000400 	.word	0x2a000400
 8006848:	2e300800 	.word	0x2e300800
 800684c:	32601000 	.word	0x32601000
 8006850:	4b840000 	.word	0x4b840000
 8006854:	4fb80000 	.word	0x4fb80000
 8006858:	36902000 	.word	0x36902000
 800685c:	25b00200 	.word	0x25b00200
 8006860:	21800100 	.word	0x21800100
 8006864:	1d500080 	.word	0x1d500080
 8006868:	40022000 	.word	0x40022000
 800686c:	40022300 	.word	0x40022300
 8006870:	58026300 	.word	0x58026300
 8006874:	58026000 	.word	0x58026000
 8006878:	cb840000 	.word	0xcb840000
 800687c:	24000000 	.word	0x24000000
 8006880:	053e2d63 	.word	0x053e2d63
 8006884:	c7520000 	.word	0xc7520000
 8006888:	cfb80000 	.word	0xcfb80000

0800688c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b084      	sub	sp, #16
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4618      	mov	r0, r3
 800689a:	f7fe fac1 	bl	8004e20 <LL_ADC_IsEnabled>
 800689e:	4603      	mov	r3, r0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d16e      	bne.n	8006982 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	689a      	ldr	r2, [r3, #8]
 80068aa:	4b38      	ldr	r3, [pc, #224]	@ (800698c <ADC_Enable+0x100>)
 80068ac:	4013      	ands	r3, r2
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d00d      	beq.n	80068ce <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068b6:	f043 0210 	orr.w	r2, r3, #16
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068c2:	f043 0201 	orr.w	r2, r3, #1
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	e05a      	b.n	8006984 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4618      	mov	r0, r3
 80068d4:	f7fe fa90 	bl	8004df8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80068d8:	f7fe f848 	bl	800496c <HAL_GetTick>
 80068dc:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a2b      	ldr	r2, [pc, #172]	@ (8006990 <ADC_Enable+0x104>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d004      	beq.n	80068f2 <ADC_Enable+0x66>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a29      	ldr	r2, [pc, #164]	@ (8006994 <ADC_Enable+0x108>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d101      	bne.n	80068f6 <ADC_Enable+0x6a>
 80068f2:	4b29      	ldr	r3, [pc, #164]	@ (8006998 <ADC_Enable+0x10c>)
 80068f4:	e000      	b.n	80068f8 <ADC_Enable+0x6c>
 80068f6:	4b29      	ldr	r3, [pc, #164]	@ (800699c <ADC_Enable+0x110>)
 80068f8:	4618      	mov	r0, r3
 80068fa:	f7fe fa13 	bl	8004d24 <LL_ADC_GetMultimode>
 80068fe:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a23      	ldr	r2, [pc, #140]	@ (8006994 <ADC_Enable+0x108>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d002      	beq.n	8006910 <ADC_Enable+0x84>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	e000      	b.n	8006912 <ADC_Enable+0x86>
 8006910:	4b1f      	ldr	r3, [pc, #124]	@ (8006990 <ADC_Enable+0x104>)
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	6812      	ldr	r2, [r2, #0]
 8006916:	4293      	cmp	r3, r2
 8006918:	d02c      	beq.n	8006974 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d130      	bne.n	8006982 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006920:	e028      	b.n	8006974 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4618      	mov	r0, r3
 8006928:	f7fe fa7a 	bl	8004e20 <LL_ADC_IsEnabled>
 800692c:	4603      	mov	r3, r0
 800692e:	2b00      	cmp	r3, #0
 8006930:	d104      	bne.n	800693c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4618      	mov	r0, r3
 8006938:	f7fe fa5e 	bl	8004df8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800693c:	f7fe f816 	bl	800496c <HAL_GetTick>
 8006940:	4602      	mov	r2, r0
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	1ad3      	subs	r3, r2, r3
 8006946:	2b02      	cmp	r3, #2
 8006948:	d914      	bls.n	8006974 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 0301 	and.w	r3, r3, #1
 8006954:	2b01      	cmp	r3, #1
 8006956:	d00d      	beq.n	8006974 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800695c:	f043 0210 	orr.w	r2, r3, #16
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006968:	f043 0201 	orr.w	r2, r3, #1
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8006970:	2301      	movs	r3, #1
 8006972:	e007      	b.n	8006984 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	2b01      	cmp	r3, #1
 8006980:	d1cf      	bne.n	8006922 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006982:	2300      	movs	r3, #0
}
 8006984:	4618      	mov	r0, r3
 8006986:	3710      	adds	r7, #16
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}
 800698c:	8000003f 	.word	0x8000003f
 8006990:	40022000 	.word	0x40022000
 8006994:	40022100 	.word	0x40022100
 8006998:	40022300 	.word	0x40022300
 800699c:	58026300 	.word	0x58026300

080069a0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069ac:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069b2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d14b      	bne.n	8006a52 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069be:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f003 0308 	and.w	r3, r3, #8
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d021      	beq.n	8006a18 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4618      	mov	r0, r3
 80069da:	f7fe f8ee 	bl	8004bba <LL_ADC_REG_IsTriggerSourceSWStart>
 80069de:	4603      	mov	r3, r0
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d032      	beq.n	8006a4a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	68db      	ldr	r3, [r3, #12]
 80069ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d12b      	bne.n	8006a4a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069f6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d11f      	bne.n	8006a4a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a0e:	f043 0201 	orr.w	r2, r3, #1
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	655a      	str	r2, [r3, #84]	@ 0x54
 8006a16:	e018      	b.n	8006a4a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	f003 0303 	and.w	r3, r3, #3
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d111      	bne.n	8006a4a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a2a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d105      	bne.n	8006a4a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a42:	f043 0201 	orr.w	r2, r3, #1
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f7fb fa6c 	bl	8001f28 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006a50:	e00e      	b.n	8006a70 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a56:	f003 0310 	and.w	r3, r3, #16
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d003      	beq.n	8006a66 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006a5e:	68f8      	ldr	r0, [r7, #12]
 8006a60:	f7ff f94c 	bl	8005cfc <HAL_ADC_ErrorCallback>
}
 8006a64:	e004      	b.n	8006a70 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	4798      	blx	r3
}
 8006a70:	bf00      	nop
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b084      	sub	sp, #16
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a84:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006a86:	68f8      	ldr	r0, [r7, #12]
 8006a88:	f7ff f924 	bl	8005cd4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006a8c:	bf00      	nop
 8006a8e:	3710      	adds	r7, #16
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aa0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aa6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ab2:	f043 0204 	orr.w	r2, r3, #4
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006aba:	68f8      	ldr	r0, [r7, #12]
 8006abc:	f7ff f91e 	bl	8005cfc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006ac0:	bf00      	nop
 8006ac2:	3710      	adds	r7, #16
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd80      	pop	{r7, pc}

08006ac8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b084      	sub	sp, #16
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a7a      	ldr	r2, [pc, #488]	@ (8006cc0 <ADC_ConfigureBoostMode+0x1f8>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d004      	beq.n	8006ae4 <ADC_ConfigureBoostMode+0x1c>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a79      	ldr	r2, [pc, #484]	@ (8006cc4 <ADC_ConfigureBoostMode+0x1fc>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d109      	bne.n	8006af8 <ADC_ConfigureBoostMode+0x30>
 8006ae4:	4b78      	ldr	r3, [pc, #480]	@ (8006cc8 <ADC_ConfigureBoostMode+0x200>)
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	bf14      	ite	ne
 8006af0:	2301      	movne	r3, #1
 8006af2:	2300      	moveq	r3, #0
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	e008      	b.n	8006b0a <ADC_ConfigureBoostMode+0x42>
 8006af8:	4b74      	ldr	r3, [pc, #464]	@ (8006ccc <ADC_ConfigureBoostMode+0x204>)
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	bf14      	ite	ne
 8006b04:	2301      	movne	r3, #1
 8006b06:	2300      	moveq	r3, #0
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d01c      	beq.n	8006b48 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8006b0e:	f008 f8b5 	bl	800ec7c <HAL_RCC_GetHCLKFreq>
 8006b12:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006b1c:	d010      	beq.n	8006b40 <ADC_ConfigureBoostMode+0x78>
 8006b1e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006b22:	d873      	bhi.n	8006c0c <ADC_ConfigureBoostMode+0x144>
 8006b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b28:	d002      	beq.n	8006b30 <ADC_ConfigureBoostMode+0x68>
 8006b2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b2e:	d16d      	bne.n	8006c0c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	0c1b      	lsrs	r3, r3, #16
 8006b36:	68fa      	ldr	r2, [r7, #12]
 8006b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b3c:	60fb      	str	r3, [r7, #12]
        break;
 8006b3e:	e068      	b.n	8006c12 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	089b      	lsrs	r3, r3, #2
 8006b44:	60fb      	str	r3, [r7, #12]
        break;
 8006b46:	e064      	b.n	8006c12 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8006b48:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006b4c:	f04f 0100 	mov.w	r1, #0
 8006b50:	f009 fe62 	bl	8010818 <HAL_RCCEx_GetPeriphCLKFreq>
 8006b54:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006b5e:	d051      	beq.n	8006c04 <ADC_ConfigureBoostMode+0x13c>
 8006b60:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006b64:	d854      	bhi.n	8006c10 <ADC_ConfigureBoostMode+0x148>
 8006b66:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006b6a:	d047      	beq.n	8006bfc <ADC_ConfigureBoostMode+0x134>
 8006b6c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006b70:	d84e      	bhi.n	8006c10 <ADC_ConfigureBoostMode+0x148>
 8006b72:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006b76:	d03d      	beq.n	8006bf4 <ADC_ConfigureBoostMode+0x12c>
 8006b78:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006b7c:	d848      	bhi.n	8006c10 <ADC_ConfigureBoostMode+0x148>
 8006b7e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b82:	d033      	beq.n	8006bec <ADC_ConfigureBoostMode+0x124>
 8006b84:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b88:	d842      	bhi.n	8006c10 <ADC_ConfigureBoostMode+0x148>
 8006b8a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006b8e:	d029      	beq.n	8006be4 <ADC_ConfigureBoostMode+0x11c>
 8006b90:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006b94:	d83c      	bhi.n	8006c10 <ADC_ConfigureBoostMode+0x148>
 8006b96:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006b9a:	d01a      	beq.n	8006bd2 <ADC_ConfigureBoostMode+0x10a>
 8006b9c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006ba0:	d836      	bhi.n	8006c10 <ADC_ConfigureBoostMode+0x148>
 8006ba2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006ba6:	d014      	beq.n	8006bd2 <ADC_ConfigureBoostMode+0x10a>
 8006ba8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006bac:	d830      	bhi.n	8006c10 <ADC_ConfigureBoostMode+0x148>
 8006bae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bb2:	d00e      	beq.n	8006bd2 <ADC_ConfigureBoostMode+0x10a>
 8006bb4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bb8:	d82a      	bhi.n	8006c10 <ADC_ConfigureBoostMode+0x148>
 8006bba:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006bbe:	d008      	beq.n	8006bd2 <ADC_ConfigureBoostMode+0x10a>
 8006bc0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006bc4:	d824      	bhi.n	8006c10 <ADC_ConfigureBoostMode+0x148>
 8006bc6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006bca:	d002      	beq.n	8006bd2 <ADC_ConfigureBoostMode+0x10a>
 8006bcc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006bd0:	d11e      	bne.n	8006c10 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	0c9b      	lsrs	r3, r3, #18
 8006bd8:	005b      	lsls	r3, r3, #1
 8006bda:	68fa      	ldr	r2, [r7, #12]
 8006bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006be0:	60fb      	str	r3, [r7, #12]
        break;
 8006be2:	e016      	b.n	8006c12 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	091b      	lsrs	r3, r3, #4
 8006be8:	60fb      	str	r3, [r7, #12]
        break;
 8006bea:	e012      	b.n	8006c12 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	095b      	lsrs	r3, r3, #5
 8006bf0:	60fb      	str	r3, [r7, #12]
        break;
 8006bf2:	e00e      	b.n	8006c12 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	099b      	lsrs	r3, r3, #6
 8006bf8:	60fb      	str	r3, [r7, #12]
        break;
 8006bfa:	e00a      	b.n	8006c12 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	09db      	lsrs	r3, r3, #7
 8006c00:	60fb      	str	r3, [r7, #12]
        break;
 8006c02:	e006      	b.n	8006c12 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	0a1b      	lsrs	r3, r3, #8
 8006c08:	60fb      	str	r3, [r7, #12]
        break;
 8006c0a:	e002      	b.n	8006c12 <ADC_ConfigureBoostMode+0x14a>
        break;
 8006c0c:	bf00      	nop
 8006c0e:	e000      	b.n	8006c12 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8006c10:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006c12:	f7fd feb7 	bl	8004984 <HAL_GetREVID>
 8006c16:	4603      	mov	r3, r0
 8006c18:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d815      	bhi.n	8006c4c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	4a2b      	ldr	r2, [pc, #172]	@ (8006cd0 <ADC_ConfigureBoostMode+0x208>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d908      	bls.n	8006c3a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	689a      	ldr	r2, [r3, #8]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c36:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8006c38:	e03e      	b.n	8006cb8 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	689a      	ldr	r2, [r3, #8]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c48:	609a      	str	r2, [r3, #8]
}
 8006c4a:	e035      	b.n	8006cb8 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	085b      	lsrs	r3, r3, #1
 8006c50:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	4a1f      	ldr	r2, [pc, #124]	@ (8006cd4 <ADC_ConfigureBoostMode+0x20c>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d808      	bhi.n	8006c6c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	689a      	ldr	r2, [r3, #8]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006c68:	609a      	str	r2, [r3, #8]
}
 8006c6a:	e025      	b.n	8006cb8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	4a1a      	ldr	r2, [pc, #104]	@ (8006cd8 <ADC_ConfigureBoostMode+0x210>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d80a      	bhi.n	8006c8a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c86:	609a      	str	r2, [r3, #8]
}
 8006c88:	e016      	b.n	8006cb8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	4a13      	ldr	r2, [pc, #76]	@ (8006cdc <ADC_ConfigureBoostMode+0x214>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d80a      	bhi.n	8006ca8 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ca4:	609a      	str	r2, [r3, #8]
}
 8006ca6:	e007      	b.n	8006cb8 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	689a      	ldr	r2, [r3, #8]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8006cb6:	609a      	str	r2, [r3, #8]
}
 8006cb8:	bf00      	nop
 8006cba:	3710      	adds	r7, #16
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	40022000 	.word	0x40022000
 8006cc4:	40022100 	.word	0x40022100
 8006cc8:	40022300 	.word	0x40022300
 8006ccc:	58026300 	.word	0x58026300
 8006cd0:	01312d00 	.word	0x01312d00
 8006cd4:	005f5e10 	.word	0x005f5e10
 8006cd8:	00bebc20 	.word	0x00bebc20
 8006cdc:	017d7840 	.word	0x017d7840

08006ce0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b083      	sub	sp, #12
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8006ce8:	bf00      	nop
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8006cfc:	bf00      	nop
 8006cfe:	370c      	adds	r7, #12
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr

08006d08 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b083      	sub	sp, #12
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8006d10:	bf00      	nop
 8006d12:	370c      	adds	r7, #12
 8006d14:	46bd      	mov	sp, r7
 8006d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1a:	4770      	bx	lr

08006d1c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b083      	sub	sp, #12
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8006d38:	bf00      	nop
 8006d3a:	370c      	adds	r7, #12
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr

08006d44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b085      	sub	sp, #20
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f003 0307 	and.w	r3, r3, #7
 8006d52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006d54:	4b0b      	ldr	r3, [pc, #44]	@ (8006d84 <__NVIC_SetPriorityGrouping+0x40>)
 8006d56:	68db      	ldr	r3, [r3, #12]
 8006d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006d5a:	68ba      	ldr	r2, [r7, #8]
 8006d5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006d60:	4013      	ands	r3, r2
 8006d62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006d6c:	4b06      	ldr	r3, [pc, #24]	@ (8006d88 <__NVIC_SetPriorityGrouping+0x44>)
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006d72:	4a04      	ldr	r2, [pc, #16]	@ (8006d84 <__NVIC_SetPriorityGrouping+0x40>)
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	60d3      	str	r3, [r2, #12]
}
 8006d78:	bf00      	nop
 8006d7a:	3714      	adds	r7, #20
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr
 8006d84:	e000ed00 	.word	0xe000ed00
 8006d88:	05fa0000 	.word	0x05fa0000

08006d8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006d90:	4b04      	ldr	r3, [pc, #16]	@ (8006da4 <__NVIC_GetPriorityGrouping+0x18>)
 8006d92:	68db      	ldr	r3, [r3, #12]
 8006d94:	0a1b      	lsrs	r3, r3, #8
 8006d96:	f003 0307 	and.w	r3, r3, #7
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr
 8006da4:	e000ed00 	.word	0xe000ed00

08006da8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	4603      	mov	r3, r0
 8006db0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006db2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	db0b      	blt.n	8006dd2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006dba:	88fb      	ldrh	r3, [r7, #6]
 8006dbc:	f003 021f 	and.w	r2, r3, #31
 8006dc0:	4907      	ldr	r1, [pc, #28]	@ (8006de0 <__NVIC_EnableIRQ+0x38>)
 8006dc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006dc6:	095b      	lsrs	r3, r3, #5
 8006dc8:	2001      	movs	r0, #1
 8006dca:	fa00 f202 	lsl.w	r2, r0, r2
 8006dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006dd2:	bf00      	nop
 8006dd4:	370c      	adds	r7, #12
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ddc:	4770      	bx	lr
 8006dde:	bf00      	nop
 8006de0:	e000e100 	.word	0xe000e100

08006de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	4603      	mov	r3, r0
 8006dec:	6039      	str	r1, [r7, #0]
 8006dee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006df0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	db0a      	blt.n	8006e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	b2da      	uxtb	r2, r3
 8006dfc:	490c      	ldr	r1, [pc, #48]	@ (8006e30 <__NVIC_SetPriority+0x4c>)
 8006dfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e02:	0112      	lsls	r2, r2, #4
 8006e04:	b2d2      	uxtb	r2, r2
 8006e06:	440b      	add	r3, r1
 8006e08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006e0c:	e00a      	b.n	8006e24 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	b2da      	uxtb	r2, r3
 8006e12:	4908      	ldr	r1, [pc, #32]	@ (8006e34 <__NVIC_SetPriority+0x50>)
 8006e14:	88fb      	ldrh	r3, [r7, #6]
 8006e16:	f003 030f 	and.w	r3, r3, #15
 8006e1a:	3b04      	subs	r3, #4
 8006e1c:	0112      	lsls	r2, r2, #4
 8006e1e:	b2d2      	uxtb	r2, r2
 8006e20:	440b      	add	r3, r1
 8006e22:	761a      	strb	r2, [r3, #24]
}
 8006e24:	bf00      	nop
 8006e26:	370c      	adds	r7, #12
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr
 8006e30:	e000e100 	.word	0xe000e100
 8006e34:	e000ed00 	.word	0xe000ed00

08006e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b089      	sub	sp, #36	@ 0x24
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f003 0307 	and.w	r3, r3, #7
 8006e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e4c:	69fb      	ldr	r3, [r7, #28]
 8006e4e:	f1c3 0307 	rsb	r3, r3, #7
 8006e52:	2b04      	cmp	r3, #4
 8006e54:	bf28      	it	cs
 8006e56:	2304      	movcs	r3, #4
 8006e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	3304      	adds	r3, #4
 8006e5e:	2b06      	cmp	r3, #6
 8006e60:	d902      	bls.n	8006e68 <NVIC_EncodePriority+0x30>
 8006e62:	69fb      	ldr	r3, [r7, #28]
 8006e64:	3b03      	subs	r3, #3
 8006e66:	e000      	b.n	8006e6a <NVIC_EncodePriority+0x32>
 8006e68:	2300      	movs	r3, #0
 8006e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8006e70:	69bb      	ldr	r3, [r7, #24]
 8006e72:	fa02 f303 	lsl.w	r3, r2, r3
 8006e76:	43da      	mvns	r2, r3
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	401a      	ands	r2, r3
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006e80:	f04f 31ff 	mov.w	r1, #4294967295
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	fa01 f303 	lsl.w	r3, r1, r3
 8006e8a:	43d9      	mvns	r1, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e90:	4313      	orrs	r3, r2
         );
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	3724      	adds	r7, #36	@ 0x24
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
	...

08006ea0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b082      	sub	sp, #8
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2b07      	cmp	r3, #7
 8006eac:	d00f      	beq.n	8006ece <HAL_NVIC_SetPriorityGrouping+0x2e>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2b06      	cmp	r3, #6
 8006eb2:	d00c      	beq.n	8006ece <HAL_NVIC_SetPriorityGrouping+0x2e>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b05      	cmp	r3, #5
 8006eb8:	d009      	beq.n	8006ece <HAL_NVIC_SetPriorityGrouping+0x2e>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2b04      	cmp	r3, #4
 8006ebe:	d006      	beq.n	8006ece <HAL_NVIC_SetPriorityGrouping+0x2e>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2b03      	cmp	r3, #3
 8006ec4:	d003      	beq.n	8006ece <HAL_NVIC_SetPriorityGrouping+0x2e>
 8006ec6:	2191      	movs	r1, #145	@ 0x91
 8006ec8:	4804      	ldr	r0, [pc, #16]	@ (8006edc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8006eca:	f7fc fa27 	bl	800331c <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f7ff ff38 	bl	8006d44 <__NVIC_SetPriorityGrouping>
}
 8006ed4:	bf00      	nop
 8006ed6:	3708      	adds	r7, #8
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}
 8006edc:	0801e34c 	.word	0x0801e34c

08006ee0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b086      	sub	sp, #24
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	607a      	str	r2, [r7, #4]
 8006eec:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2b0f      	cmp	r3, #15
 8006ef2:	d903      	bls.n	8006efc <HAL_NVIC_SetPriority+0x1c>
 8006ef4:	21a9      	movs	r1, #169	@ 0xa9
 8006ef6:	480e      	ldr	r0, [pc, #56]	@ (8006f30 <HAL_NVIC_SetPriority+0x50>)
 8006ef8:	f7fc fa10 	bl	800331c <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	2b0f      	cmp	r3, #15
 8006f00:	d903      	bls.n	8006f0a <HAL_NVIC_SetPriority+0x2a>
 8006f02:	21aa      	movs	r1, #170	@ 0xaa
 8006f04:	480a      	ldr	r0, [pc, #40]	@ (8006f30 <HAL_NVIC_SetPriority+0x50>)
 8006f06:	f7fc fa09 	bl	800331c <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 8006f0a:	f7ff ff3f 	bl	8006d8c <__NVIC_GetPriorityGrouping>
 8006f0e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006f10:	687a      	ldr	r2, [r7, #4]
 8006f12:	68b9      	ldr	r1, [r7, #8]
 8006f14:	6978      	ldr	r0, [r7, #20]
 8006f16:	f7ff ff8f 	bl	8006e38 <NVIC_EncodePriority>
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006f20:	4611      	mov	r1, r2
 8006f22:	4618      	mov	r0, r3
 8006f24:	f7ff ff5e 	bl	8006de4 <__NVIC_SetPriority>
}
 8006f28:	bf00      	nop
 8006f2a:	3718      	adds	r7, #24
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}
 8006f30:	0801e34c 	.word	0x0801e34c

08006f34 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b082      	sub	sp, #8
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8006f3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	da03      	bge.n	8006f4e <HAL_NVIC_EnableIRQ+0x1a>
 8006f46:	21bd      	movs	r1, #189	@ 0xbd
 8006f48:	4805      	ldr	r0, [pc, #20]	@ (8006f60 <HAL_NVIC_EnableIRQ+0x2c>)
 8006f4a:	f7fc f9e7 	bl	800331c <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006f4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f52:	4618      	mov	r0, r3
 8006f54:	f7ff ff28 	bl	8006da8 <__NVIC_EnableIRQ>
}
 8006f58:	bf00      	nop
 8006f5a:	3708      	adds	r7, #8
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}
 8006f60:	0801e34c 	.word	0x0801e34c

08006f64 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b082      	sub	sp, #8
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d101      	bne.n	8006f76 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	e115      	b.n	80071a2 <HAL_DCMI_Init+0x23e>
  }

  /* Check function parameters */
  assert_param(IS_DCMI_ALL_INSTANCE(hdcmi->Instance));
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a8c      	ldr	r2, [pc, #560]	@ (80071ac <HAL_DCMI_Init+0x248>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d003      	beq.n	8006f88 <HAL_DCMI_Init+0x24>
 8006f80:	21bb      	movs	r1, #187	@ 0xbb
 8006f82:	488b      	ldr	r0, [pc, #556]	@ (80071b0 <HAL_DCMI_Init+0x24c>)
 8006f84:	f7fc f9ca 	bl	800331c <assert_failed>
  assert_param(IS_DCMI_PCKPOLARITY(hdcmi->Init.PCKPolarity));
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d007      	beq.n	8006fa0 <HAL_DCMI_Init+0x3c>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	2b20      	cmp	r3, #32
 8006f96:	d003      	beq.n	8006fa0 <HAL_DCMI_Init+0x3c>
 8006f98:	21bc      	movs	r1, #188	@ 0xbc
 8006f9a:	4885      	ldr	r0, [pc, #532]	@ (80071b0 <HAL_DCMI_Init+0x24c>)
 8006f9c:	f7fc f9be 	bl	800331c <assert_failed>
  assert_param(IS_DCMI_VSPOLARITY(hdcmi->Init.VSPolarity));
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	68db      	ldr	r3, [r3, #12]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d007      	beq.n	8006fb8 <HAL_DCMI_Init+0x54>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	68db      	ldr	r3, [r3, #12]
 8006fac:	2b80      	cmp	r3, #128	@ 0x80
 8006fae:	d003      	beq.n	8006fb8 <HAL_DCMI_Init+0x54>
 8006fb0:	21bd      	movs	r1, #189	@ 0xbd
 8006fb2:	487f      	ldr	r0, [pc, #508]	@ (80071b0 <HAL_DCMI_Init+0x24c>)
 8006fb4:	f7fc f9b2 	bl	800331c <assert_failed>
  assert_param(IS_DCMI_HSPOLARITY(hdcmi->Init.HSPolarity));
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	691b      	ldr	r3, [r3, #16]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d007      	beq.n	8006fd0 <HAL_DCMI_Init+0x6c>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	691b      	ldr	r3, [r3, #16]
 8006fc4:	2b40      	cmp	r3, #64	@ 0x40
 8006fc6:	d003      	beq.n	8006fd0 <HAL_DCMI_Init+0x6c>
 8006fc8:	21be      	movs	r1, #190	@ 0xbe
 8006fca:	4879      	ldr	r0, [pc, #484]	@ (80071b0 <HAL_DCMI_Init+0x24c>)
 8006fcc:	f7fc f9a6 	bl	800331c <assert_failed>
  assert_param(IS_DCMI_SYNCHRO(hdcmi->Init.SynchroMode));
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d007      	beq.n	8006fe8 <HAL_DCMI_Init+0x84>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	2b10      	cmp	r3, #16
 8006fde:	d003      	beq.n	8006fe8 <HAL_DCMI_Init+0x84>
 8006fe0:	21bf      	movs	r1, #191	@ 0xbf
 8006fe2:	4873      	ldr	r0, [pc, #460]	@ (80071b0 <HAL_DCMI_Init+0x24c>)
 8006fe4:	f7fc f99a 	bl	800331c <assert_failed>
  assert_param(IS_DCMI_CAPTURE_RATE(hdcmi->Init.CaptureRate));
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	695b      	ldr	r3, [r3, #20]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d00d      	beq.n	800700c <HAL_DCMI_Init+0xa8>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	695b      	ldr	r3, [r3, #20]
 8006ff4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ff8:	d008      	beq.n	800700c <HAL_DCMI_Init+0xa8>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	695b      	ldr	r3, [r3, #20]
 8006ffe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007002:	d003      	beq.n	800700c <HAL_DCMI_Init+0xa8>
 8007004:	21c0      	movs	r1, #192	@ 0xc0
 8007006:	486a      	ldr	r0, [pc, #424]	@ (80071b0 <HAL_DCMI_Init+0x24c>)
 8007008:	f7fc f988 	bl	800331c <assert_failed>
  assert_param(IS_DCMI_EXTENDED_DATA(hdcmi->Init.ExtendedDataMode));
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	699b      	ldr	r3, [r3, #24]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d012      	beq.n	800703a <HAL_DCMI_Init+0xd6>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	699b      	ldr	r3, [r3, #24]
 8007018:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800701c:	d00d      	beq.n	800703a <HAL_DCMI_Init+0xd6>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	699b      	ldr	r3, [r3, #24]
 8007022:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007026:	d008      	beq.n	800703a <HAL_DCMI_Init+0xd6>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	699b      	ldr	r3, [r3, #24]
 800702c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007030:	d003      	beq.n	800703a <HAL_DCMI_Init+0xd6>
 8007032:	21c1      	movs	r1, #193	@ 0xc1
 8007034:	485e      	ldr	r0, [pc, #376]	@ (80071b0 <HAL_DCMI_Init+0x24c>)
 8007036:	f7fc f971 	bl	800331c <assert_failed>
  assert_param(IS_DCMI_MODE_JPEG(hdcmi->Init.JPEGMode));
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a1b      	ldr	r3, [r3, #32]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d007      	beq.n	8007052 <HAL_DCMI_Init+0xee>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6a1b      	ldr	r3, [r3, #32]
 8007046:	2b08      	cmp	r3, #8
 8007048:	d003      	beq.n	8007052 <HAL_DCMI_Init+0xee>
 800704a:	21c2      	movs	r1, #194	@ 0xc2
 800704c:	4858      	ldr	r0, [pc, #352]	@ (80071b0 <HAL_DCMI_Init+0x24c>)
 800704e:	f7fc f965 	bl	800331c <assert_failed>

  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007056:	2b00      	cmp	r3, #0
 8007058:	d012      	beq.n	8007080 <HAL_DCMI_Init+0x11c>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800705e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007062:	d00d      	beq.n	8007080 <HAL_DCMI_Init+0x11c>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007068:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800706c:	d008      	beq.n	8007080 <HAL_DCMI_Init+0x11c>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007072:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007076:	d003      	beq.n	8007080 <HAL_DCMI_Init+0x11c>
 8007078:	21c4      	movs	r1, #196	@ 0xc4
 800707a:	484d      	ldr	r0, [pc, #308]	@ (80071b0 <HAL_DCMI_Init+0x24c>)
 800707c:	f7fc f94e 	bl	800331c <assert_failed>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007084:	2b00      	cmp	r3, #0
 8007086:	d008      	beq.n	800709a <HAL_DCMI_Init+0x136>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800708c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007090:	d003      	beq.n	800709a <HAL_DCMI_Init+0x136>
 8007092:	21c5      	movs	r1, #197	@ 0xc5
 8007094:	4846      	ldr	r0, [pc, #280]	@ (80071b0 <HAL_DCMI_Init+0x24c>)
 8007096:	f7fc f941 	bl	800331c <assert_failed>
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d008      	beq.n	80070b4 <HAL_DCMI_Init+0x150>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80070aa:	d003      	beq.n	80070b4 <HAL_DCMI_Init+0x150>
 80070ac:	21c6      	movs	r1, #198	@ 0xc6
 80070ae:	4840      	ldr	r0, [pc, #256]	@ (80071b0 <HAL_DCMI_Init+0x24c>)
 80070b0:	f7fc f934 	bl	800331c <assert_failed>
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d008      	beq.n	80070ce <HAL_DCMI_Init+0x16a>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070c4:	d003      	beq.n	80070ce <HAL_DCMI_Init+0x16a>
 80070c6:	21c7      	movs	r1, #199	@ 0xc7
 80070c8:	4839      	ldr	r0, [pc, #228]	@ (80071b0 <HAL_DCMI_Init+0x24c>)
 80070ca:	f7fc f927 	bl	800331c <assert_failed>

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d102      	bne.n	80070e0 <HAL_DCMI_Init+0x17c>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f7fb f8b4 	bl	8002248 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2202      	movs	r2, #2
 80070e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	699b      	ldr	r3, [r3, #24]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d002      	beq.n	80070f6 <HAL_DCMI_Init+0x192>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2200      	movs	r2, #0
 80070f4:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	6819      	ldr	r1, [r3, #0]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	4b2c      	ldr	r3, [pc, #176]	@ (80071b4 <HAL_DCMI_Init+0x250>)
 8007102:	400b      	ands	r3, r1
 8007104:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	6819      	ldr	r1, [r3, #0]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	685a      	ldr	r2, [r3, #4]
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	695b      	ldr	r3, [r3, #20]
 8007114:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800711a:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	691b      	ldr	r3, [r3, #16]
 8007120:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8007126:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	699b      	ldr	r3, [r3, #24]
 800712c:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8007132:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007138:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 800713e:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007144:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800714a:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	430a      	orrs	r2, r1
 8007152:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	2b10      	cmp	r3, #16
 800715a:	d112      	bne.n	8007182 <HAL_DCMI_Init+0x21e>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	7f1b      	ldrb	r3, [r3, #28]
 8007160:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	7f5b      	ldrb	r3, [r3, #29]
 8007166:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8007168:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	7f9b      	ldrb	r3, [r3, #30]
 800716e:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8007170:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	7fdb      	ldrb	r3, [r3, #31]
 8007178:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 800717e:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8007180:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	68da      	ldr	r2, [r3, #12]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f042 021e 	orr.w	r2, r2, #30
 8007190:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2200      	movs	r2, #0
 8007196:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2201      	movs	r2, #1
 800719c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80071a0:	2300      	movs	r3, #0
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3708      	adds	r7, #8
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop
 80071ac:	48020000 	.word	0x48020000
 80071b0:	0801e3e0 	.word	0x0801e3e0
 80071b4:	ffe0f007 	.word	0xffe0f007

080071b8 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b084      	sub	sp, #16
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f003 0304 	and.w	r3, r3, #4
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d016      	beq.n	8007200 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	2204      	movs	r2, #4
 80071d8:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071de:	f043 0202 	orr.w	r2, r3, #2
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2204      	movs	r2, #4
 80071ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071f2:	4a31      	ldr	r2, [pc, #196]	@ (80072b8 <HAL_DCMI_IRQHandler+0x100>)
 80071f4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071fa:	4618      	mov	r0, r3
 80071fc:	f001 fb28 	bl	8008850 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f003 0302 	and.w	r3, r3, #2
 8007206:	2b00      	cmp	r3, #0
 8007208:	d016      	beq.n	8007238 <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2202      	movs	r2, #2
 8007210:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007216:	f043 0201 	orr.w	r2, r3, #1
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2204      	movs	r2, #4
 8007222:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800722a:	4a23      	ldr	r2, [pc, #140]	@ (80072b8 <HAL_DCMI_IRQHandler+0x100>)
 800722c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007232:	4618      	mov	r0, r3
 8007234:	f001 fb0c 	bl	8008850 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f003 0310 	and.w	r3, r3, #16
 800723e:	2b00      	cmp	r3, #0
 8007240:	d006      	beq.n	8007250 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2210      	movs	r2, #16
 8007248:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 f840 	bl	80072d0 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* VSYNC interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f003 0308 	and.w	r3, r3, #8
 8007256:	2b00      	cmp	r3, #0
 8007258:	d006      	beq.n	8007268 <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	2208      	movs	r2, #8
 8007260:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 f83e 	bl	80072e4 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* FRAME interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f003 0301 	and.w	r3, r3, #1
 800726e:	2b00      	cmp	r3, #0
 8007270:	d01d      	beq.n	80072ae <HAL_DCMI_IRQHandler+0xf6>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f003 0302 	and.w	r3, r3, #2
 800727c:	2b02      	cmp	r3, #2
 800727e:	d107      	bne.n	8007290 <HAL_DCMI_IRQHandler+0xd8>
    {
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	68da      	ldr	r2, [r3, #12]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f022 021e 	bic.w	r2, r2, #30
 800728e:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	68da      	ldr	r2, [r3, #12]
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f022 0201 	bic.w	r2, r2, #1
 800729e:	60da      	str	r2, [r3, #12]

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2201      	movs	r2, #1
 80072a6:	615a      	str	r2, [r3, #20]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f7fa fe05 	bl	8001eb8 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 80072ae:	bf00      	nop
 80072b0:	3710      	adds	r7, #16
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	080072f9 	.word	0x080072f9

080072bc <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 80072c4:	bf00      	nop
 80072c6:	370c      	adds	r7, #12
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 80072d8:	bf00      	nop
 80072da:	370c      	adds	r7, #12
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr

080072e4 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b083      	sub	sp, #12
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 80072ec:	bf00      	nop
 80072ee:	370c      	adds	r7, #12
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr

080072f8 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b084      	sub	sp, #16
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007304:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800730a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800730c:	2b02      	cmp	r3, #2
 800730e:	d009      	beq.n	8007324 <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800731c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 8007324:	68f8      	ldr	r0, [r7, #12]
 8007326:	f7ff ffc9 	bl	80072bc <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 800732a:	bf00      	nop
 800732c:	3710      	adds	r7, #16
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
	...

08007334 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b086      	sub	sp, #24
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800733c:	f7fd fb16 	bl	800496c <HAL_GetTick>
 8007340:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d102      	bne.n	800734e <HAL_DMA_Init+0x1a>
  {
    return HAL_ERROR;
 8007348:	2301      	movs	r3, #1
 800734a:	f000 bcb2 	b.w	8007cb2 <HAL_DMA_Init+0x97e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a87      	ldr	r2, [pc, #540]	@ (8007570 <HAL_DMA_Init+0x23c>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d076      	beq.n	8007446 <HAL_DMA_Init+0x112>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a85      	ldr	r2, [pc, #532]	@ (8007574 <HAL_DMA_Init+0x240>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d071      	beq.n	8007446 <HAL_DMA_Init+0x112>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a84      	ldr	r2, [pc, #528]	@ (8007578 <HAL_DMA_Init+0x244>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d06c      	beq.n	8007446 <HAL_DMA_Init+0x112>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a82      	ldr	r2, [pc, #520]	@ (800757c <HAL_DMA_Init+0x248>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d067      	beq.n	8007446 <HAL_DMA_Init+0x112>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a81      	ldr	r2, [pc, #516]	@ (8007580 <HAL_DMA_Init+0x24c>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d062      	beq.n	8007446 <HAL_DMA_Init+0x112>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a7f      	ldr	r2, [pc, #508]	@ (8007584 <HAL_DMA_Init+0x250>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d05d      	beq.n	8007446 <HAL_DMA_Init+0x112>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a7e      	ldr	r2, [pc, #504]	@ (8007588 <HAL_DMA_Init+0x254>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d058      	beq.n	8007446 <HAL_DMA_Init+0x112>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a7c      	ldr	r2, [pc, #496]	@ (800758c <HAL_DMA_Init+0x258>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d053      	beq.n	8007446 <HAL_DMA_Init+0x112>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a7b      	ldr	r2, [pc, #492]	@ (8007590 <HAL_DMA_Init+0x25c>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d04e      	beq.n	8007446 <HAL_DMA_Init+0x112>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a79      	ldr	r2, [pc, #484]	@ (8007594 <HAL_DMA_Init+0x260>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d049      	beq.n	8007446 <HAL_DMA_Init+0x112>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4a78      	ldr	r2, [pc, #480]	@ (8007598 <HAL_DMA_Init+0x264>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d044      	beq.n	8007446 <HAL_DMA_Init+0x112>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a76      	ldr	r2, [pc, #472]	@ (800759c <HAL_DMA_Init+0x268>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d03f      	beq.n	8007446 <HAL_DMA_Init+0x112>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a75      	ldr	r2, [pc, #468]	@ (80075a0 <HAL_DMA_Init+0x26c>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d03a      	beq.n	8007446 <HAL_DMA_Init+0x112>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a73      	ldr	r2, [pc, #460]	@ (80075a4 <HAL_DMA_Init+0x270>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d035      	beq.n	8007446 <HAL_DMA_Init+0x112>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a72      	ldr	r2, [pc, #456]	@ (80075a8 <HAL_DMA_Init+0x274>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d030      	beq.n	8007446 <HAL_DMA_Init+0x112>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a70      	ldr	r2, [pc, #448]	@ (80075ac <HAL_DMA_Init+0x278>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d02b      	beq.n	8007446 <HAL_DMA_Init+0x112>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a6f      	ldr	r2, [pc, #444]	@ (80075b0 <HAL_DMA_Init+0x27c>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d026      	beq.n	8007446 <HAL_DMA_Init+0x112>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a6d      	ldr	r2, [pc, #436]	@ (80075b4 <HAL_DMA_Init+0x280>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d021      	beq.n	8007446 <HAL_DMA_Init+0x112>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a6c      	ldr	r2, [pc, #432]	@ (80075b8 <HAL_DMA_Init+0x284>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d01c      	beq.n	8007446 <HAL_DMA_Init+0x112>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4a6a      	ldr	r2, [pc, #424]	@ (80075bc <HAL_DMA_Init+0x288>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d017      	beq.n	8007446 <HAL_DMA_Init+0x112>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a69      	ldr	r2, [pc, #420]	@ (80075c0 <HAL_DMA_Init+0x28c>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d012      	beq.n	8007446 <HAL_DMA_Init+0x112>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a67      	ldr	r2, [pc, #412]	@ (80075c4 <HAL_DMA_Init+0x290>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d00d      	beq.n	8007446 <HAL_DMA_Init+0x112>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a66      	ldr	r2, [pc, #408]	@ (80075c8 <HAL_DMA_Init+0x294>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d008      	beq.n	8007446 <HAL_DMA_Init+0x112>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a64      	ldr	r2, [pc, #400]	@ (80075cc <HAL_DMA_Init+0x298>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d003      	beq.n	8007446 <HAL_DMA_Init+0x112>
 800743e:	21e6      	movs	r1, #230	@ 0xe6
 8007440:	4863      	ldr	r0, [pc, #396]	@ (80075d0 <HAL_DMA_Init+0x29c>)
 8007442:	f7fb ff6b 	bl	800331c <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d00b      	beq.n	8007466 <HAL_DMA_Init+0x132>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	2b40      	cmp	r3, #64	@ 0x40
 8007454:	d007      	beq.n	8007466 <HAL_DMA_Init+0x132>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	2b80      	cmp	r3, #128	@ 0x80
 800745c:	d003      	beq.n	8007466 <HAL_DMA_Init+0x132>
 800745e:	21e7      	movs	r1, #231	@ 0xe7
 8007460:	485b      	ldr	r0, [pc, #364]	@ (80075d0 <HAL_DMA_Init+0x29c>)
 8007462:	f7fb ff5b 	bl	800331c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800746e:	d007      	beq.n	8007480 <HAL_DMA_Init+0x14c>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	68db      	ldr	r3, [r3, #12]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d003      	beq.n	8007480 <HAL_DMA_Init+0x14c>
 8007478:	21e8      	movs	r1, #232	@ 0xe8
 800747a:	4855      	ldr	r0, [pc, #340]	@ (80075d0 <HAL_DMA_Init+0x29c>)
 800747c:	f7fb ff4e 	bl	800331c <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	691b      	ldr	r3, [r3, #16]
 8007484:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007488:	d007      	beq.n	800749a <HAL_DMA_Init+0x166>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	691b      	ldr	r3, [r3, #16]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d003      	beq.n	800749a <HAL_DMA_Init+0x166>
 8007492:	21e9      	movs	r1, #233	@ 0xe9
 8007494:	484e      	ldr	r0, [pc, #312]	@ (80075d0 <HAL_DMA_Init+0x29c>)
 8007496:	f7fb ff41 	bl	800331c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	695b      	ldr	r3, [r3, #20]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d00d      	beq.n	80074be <HAL_DMA_Init+0x18a>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	695b      	ldr	r3, [r3, #20]
 80074a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074aa:	d008      	beq.n	80074be <HAL_DMA_Init+0x18a>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	695b      	ldr	r3, [r3, #20]
 80074b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074b4:	d003      	beq.n	80074be <HAL_DMA_Init+0x18a>
 80074b6:	21ea      	movs	r1, #234	@ 0xea
 80074b8:	4845      	ldr	r0, [pc, #276]	@ (80075d0 <HAL_DMA_Init+0x29c>)
 80074ba:	f7fb ff2f 	bl	800331c <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	699b      	ldr	r3, [r3, #24]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d00d      	beq.n	80074e2 <HAL_DMA_Init+0x1ae>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	699b      	ldr	r3, [r3, #24]
 80074ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074ce:	d008      	beq.n	80074e2 <HAL_DMA_Init+0x1ae>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	699b      	ldr	r3, [r3, #24]
 80074d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074d8:	d003      	beq.n	80074e2 <HAL_DMA_Init+0x1ae>
 80074da:	21eb      	movs	r1, #235	@ 0xeb
 80074dc:	483c      	ldr	r0, [pc, #240]	@ (80075d0 <HAL_DMA_Init+0x29c>)
 80074de:	f7fb ff1d 	bl	800331c <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	69db      	ldr	r3, [r3, #28]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d016      	beq.n	8007518 <HAL_DMA_Init+0x1e4>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	69db      	ldr	r3, [r3, #28]
 80074ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074f2:	d011      	beq.n	8007518 <HAL_DMA_Init+0x1e4>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	69db      	ldr	r3, [r3, #28]
 80074f8:	2b20      	cmp	r3, #32
 80074fa:	d00d      	beq.n	8007518 <HAL_DMA_Init+0x1e4>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	69db      	ldr	r3, [r3, #28]
 8007500:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007504:	d008      	beq.n	8007518 <HAL_DMA_Init+0x1e4>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	69db      	ldr	r3, [r3, #28]
 800750a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800750e:	d003      	beq.n	8007518 <HAL_DMA_Init+0x1e4>
 8007510:	21ec      	movs	r1, #236	@ 0xec
 8007512:	482f      	ldr	r0, [pc, #188]	@ (80075d0 <HAL_DMA_Init+0x29c>)
 8007514:	f7fb ff02 	bl	800331c <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6a1b      	ldr	r3, [r3, #32]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d012      	beq.n	8007546 <HAL_DMA_Init+0x212>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6a1b      	ldr	r3, [r3, #32]
 8007524:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007528:	d00d      	beq.n	8007546 <HAL_DMA_Init+0x212>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6a1b      	ldr	r3, [r3, #32]
 800752e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007532:	d008      	beq.n	8007546 <HAL_DMA_Init+0x212>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6a1b      	ldr	r3, [r3, #32]
 8007538:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800753c:	d003      	beq.n	8007546 <HAL_DMA_Init+0x212>
 800753e:	21ed      	movs	r1, #237	@ 0xed
 8007540:	4823      	ldr	r0, [pc, #140]	@ (80075d0 <HAL_DMA_Init+0x29c>)
 8007542:	f7fb feeb 	bl	800331c <assert_failed>

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a09      	ldr	r2, [pc, #36]	@ (8007570 <HAL_DMA_Init+0x23c>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d07d      	beq.n	800764c <HAL_DMA_Init+0x318>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a07      	ldr	r2, [pc, #28]	@ (8007574 <HAL_DMA_Init+0x240>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d078      	beq.n	800764c <HAL_DMA_Init+0x318>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a06      	ldr	r2, [pc, #24]	@ (8007578 <HAL_DMA_Init+0x244>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d073      	beq.n	800764c <HAL_DMA_Init+0x318>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a04      	ldr	r2, [pc, #16]	@ (800757c <HAL_DMA_Init+0x248>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d06e      	beq.n	800764c <HAL_DMA_Init+0x318>
 800756e:	e031      	b.n	80075d4 <HAL_DMA_Init+0x2a0>
 8007570:	40020010 	.word	0x40020010
 8007574:	40020028 	.word	0x40020028
 8007578:	40020040 	.word	0x40020040
 800757c:	40020058 	.word	0x40020058
 8007580:	40020070 	.word	0x40020070
 8007584:	40020088 	.word	0x40020088
 8007588:	400200a0 	.word	0x400200a0
 800758c:	400200b8 	.word	0x400200b8
 8007590:	40020410 	.word	0x40020410
 8007594:	40020428 	.word	0x40020428
 8007598:	40020440 	.word	0x40020440
 800759c:	40020458 	.word	0x40020458
 80075a0:	40020470 	.word	0x40020470
 80075a4:	40020488 	.word	0x40020488
 80075a8:	400204a0 	.word	0x400204a0
 80075ac:	400204b8 	.word	0x400204b8
 80075b0:	58025408 	.word	0x58025408
 80075b4:	5802541c 	.word	0x5802541c
 80075b8:	58025430 	.word	0x58025430
 80075bc:	58025444 	.word	0x58025444
 80075c0:	58025458 	.word	0x58025458
 80075c4:	5802546c 	.word	0x5802546c
 80075c8:	58025480 	.word	0x58025480
 80075cc:	58025494 	.word	0x58025494
 80075d0:	0801e470 	.word	0x0801e470
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a89      	ldr	r2, [pc, #548]	@ (8007800 <HAL_DMA_Init+0x4cc>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d036      	beq.n	800764c <HAL_DMA_Init+0x318>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a88      	ldr	r2, [pc, #544]	@ (8007804 <HAL_DMA_Init+0x4d0>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d031      	beq.n	800764c <HAL_DMA_Init+0x318>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a86      	ldr	r2, [pc, #536]	@ (8007808 <HAL_DMA_Init+0x4d4>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d02c      	beq.n	800764c <HAL_DMA_Init+0x318>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a85      	ldr	r2, [pc, #532]	@ (800780c <HAL_DMA_Init+0x4d8>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d027      	beq.n	800764c <HAL_DMA_Init+0x318>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a83      	ldr	r2, [pc, #524]	@ (8007810 <HAL_DMA_Init+0x4dc>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d022      	beq.n	800764c <HAL_DMA_Init+0x318>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a82      	ldr	r2, [pc, #520]	@ (8007814 <HAL_DMA_Init+0x4e0>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d01d      	beq.n	800764c <HAL_DMA_Init+0x318>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a80      	ldr	r2, [pc, #512]	@ (8007818 <HAL_DMA_Init+0x4e4>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d018      	beq.n	800764c <HAL_DMA_Init+0x318>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a7f      	ldr	r2, [pc, #508]	@ (800781c <HAL_DMA_Init+0x4e8>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d013      	beq.n	800764c <HAL_DMA_Init+0x318>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a7d      	ldr	r2, [pc, #500]	@ (8007820 <HAL_DMA_Init+0x4ec>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d00e      	beq.n	800764c <HAL_DMA_Init+0x318>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a7c      	ldr	r2, [pc, #496]	@ (8007824 <HAL_DMA_Init+0x4f0>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d009      	beq.n	800764c <HAL_DMA_Init+0x318>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a7a      	ldr	r2, [pc, #488]	@ (8007828 <HAL_DMA_Init+0x4f4>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d004      	beq.n	800764c <HAL_DMA_Init+0x318>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a79      	ldr	r2, [pc, #484]	@ (800782c <HAL_DMA_Init+0x4f8>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d101      	bne.n	8007650 <HAL_DMA_Init+0x31c>
 800764c:	2301      	movs	r3, #1
 800764e:	e000      	b.n	8007652 <HAL_DMA_Init+0x31e>
 8007650:	2300      	movs	r3, #0
 8007652:	2b00      	cmp	r3, #0
 8007654:	f000 8197 	beq.w	8007986 <HAL_DMA_Init+0x652>
  {
    assert_param(IS_DMA_REQUEST(hdma->Init.Request));
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	2b73      	cmp	r3, #115	@ 0x73
 800765e:	d903      	bls.n	8007668 <HAL_DMA_Init+0x334>
 8007660:	21f1      	movs	r1, #241	@ 0xf1
 8007662:	4873      	ldr	r0, [pc, #460]	@ (8007830 <HAL_DMA_Init+0x4fc>)
 8007664:	f7fb fe5a 	bl	800331c <assert_failed>
    assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800766c:	2b00      	cmp	r3, #0
 800766e:	d007      	beq.n	8007680 <HAL_DMA_Init+0x34c>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007674:	2b04      	cmp	r3, #4
 8007676:	d003      	beq.n	8007680 <HAL_DMA_Init+0x34c>
 8007678:	21f2      	movs	r1, #242	@ 0xf2
 800767a:	486d      	ldr	r0, [pc, #436]	@ (8007830 <HAL_DMA_Init+0x4fc>)
 800767c:	f7fb fe4e 	bl	800331c <assert_failed>
    /* Check the memory burst, peripheral burst and FIFO threshold parameters only
       when FIFO mode is enabled */
    if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007684:	2b00      	cmp	r3, #0
 8007686:	d041      	beq.n	800770c <HAL_DMA_Init+0x3d8>
    {
      assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800768c:	2b00      	cmp	r3, #0
 800768e:	d00f      	beq.n	80076b0 <HAL_DMA_Init+0x37c>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007694:	2b01      	cmp	r3, #1
 8007696:	d00b      	beq.n	80076b0 <HAL_DMA_Init+0x37c>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800769c:	2b02      	cmp	r3, #2
 800769e:	d007      	beq.n	80076b0 <HAL_DMA_Init+0x37c>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076a4:	2b03      	cmp	r3, #3
 80076a6:	d003      	beq.n	80076b0 <HAL_DMA_Init+0x37c>
 80076a8:	21f7      	movs	r1, #247	@ 0xf7
 80076aa:	4861      	ldr	r0, [pc, #388]	@ (8007830 <HAL_DMA_Init+0x4fc>)
 80076ac:	f7fb fe36 	bl	800331c <assert_failed>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d012      	beq.n	80076de <HAL_DMA_Init+0x3aa>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80076c0:	d00d      	beq.n	80076de <HAL_DMA_Init+0x3aa>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80076ca:	d008      	beq.n	80076de <HAL_DMA_Init+0x3aa>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076d0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80076d4:	d003      	beq.n	80076de <HAL_DMA_Init+0x3aa>
 80076d6:	21f8      	movs	r1, #248	@ 0xf8
 80076d8:	4855      	ldr	r0, [pc, #340]	@ (8007830 <HAL_DMA_Init+0x4fc>)
 80076da:	f7fb fe1f 	bl	800331c <assert_failed>
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d012      	beq.n	800770c <HAL_DMA_Init+0x3d8>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80076ee:	d00d      	beq.n	800770c <HAL_DMA_Init+0x3d8>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80076f8:	d008      	beq.n	800770c <HAL_DMA_Init+0x3d8>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076fe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007702:	d003      	beq.n	800770c <HAL_DMA_Init+0x3d8>
 8007704:	21f9      	movs	r1, #249	@ 0xf9
 8007706:	484a      	ldr	r0, [pc, #296]	@ (8007830 <HAL_DMA_Init+0x4fc>)
 8007708:	f7fb fe08 	bl	800331c <assert_failed>
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2202      	movs	r2, #2
 8007710:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2200      	movs	r2, #0
 8007718:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a44      	ldr	r2, [pc, #272]	@ (8007834 <HAL_DMA_Init+0x500>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d04a      	beq.n	80077bc <HAL_DMA_Init+0x488>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a43      	ldr	r2, [pc, #268]	@ (8007838 <HAL_DMA_Init+0x504>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d045      	beq.n	80077bc <HAL_DMA_Init+0x488>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a41      	ldr	r2, [pc, #260]	@ (800783c <HAL_DMA_Init+0x508>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d040      	beq.n	80077bc <HAL_DMA_Init+0x488>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a40      	ldr	r2, [pc, #256]	@ (8007840 <HAL_DMA_Init+0x50c>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d03b      	beq.n	80077bc <HAL_DMA_Init+0x488>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a2d      	ldr	r2, [pc, #180]	@ (8007800 <HAL_DMA_Init+0x4cc>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d036      	beq.n	80077bc <HAL_DMA_Init+0x488>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a2c      	ldr	r2, [pc, #176]	@ (8007804 <HAL_DMA_Init+0x4d0>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d031      	beq.n	80077bc <HAL_DMA_Init+0x488>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a2a      	ldr	r2, [pc, #168]	@ (8007808 <HAL_DMA_Init+0x4d4>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d02c      	beq.n	80077bc <HAL_DMA_Init+0x488>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a29      	ldr	r2, [pc, #164]	@ (800780c <HAL_DMA_Init+0x4d8>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d027      	beq.n	80077bc <HAL_DMA_Init+0x488>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a27      	ldr	r2, [pc, #156]	@ (8007810 <HAL_DMA_Init+0x4dc>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d022      	beq.n	80077bc <HAL_DMA_Init+0x488>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a26      	ldr	r2, [pc, #152]	@ (8007814 <HAL_DMA_Init+0x4e0>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d01d      	beq.n	80077bc <HAL_DMA_Init+0x488>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a24      	ldr	r2, [pc, #144]	@ (8007818 <HAL_DMA_Init+0x4e4>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d018      	beq.n	80077bc <HAL_DMA_Init+0x488>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a23      	ldr	r2, [pc, #140]	@ (800781c <HAL_DMA_Init+0x4e8>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d013      	beq.n	80077bc <HAL_DMA_Init+0x488>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a21      	ldr	r2, [pc, #132]	@ (8007820 <HAL_DMA_Init+0x4ec>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d00e      	beq.n	80077bc <HAL_DMA_Init+0x488>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a20      	ldr	r2, [pc, #128]	@ (8007824 <HAL_DMA_Init+0x4f0>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d009      	beq.n	80077bc <HAL_DMA_Init+0x488>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4a1e      	ldr	r2, [pc, #120]	@ (8007828 <HAL_DMA_Init+0x4f4>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d004      	beq.n	80077bc <HAL_DMA_Init+0x488>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a1d      	ldr	r2, [pc, #116]	@ (800782c <HAL_DMA_Init+0x4f8>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d108      	bne.n	80077ce <HAL_DMA_Init+0x49a>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f022 0201 	bic.w	r2, r2, #1
 80077ca:	601a      	str	r2, [r3, #0]
 80077cc:	e007      	b.n	80077de <HAL_DMA_Init+0x4aa>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f022 0201 	bic.w	r2, r2, #1
 80077dc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80077de:	e031      	b.n	8007844 <HAL_DMA_Init+0x510>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80077e0:	f7fd f8c4 	bl	800496c <HAL_GetTick>
 80077e4:	4602      	mov	r2, r0
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	1ad3      	subs	r3, r2, r3
 80077ea:	2b05      	cmp	r3, #5
 80077ec:	d92a      	bls.n	8007844 <HAL_DMA_Init+0x510>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2220      	movs	r2, #32
 80077f2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2203      	movs	r2, #3
 80077f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80077fc:	2301      	movs	r3, #1
 80077fe:	e258      	b.n	8007cb2 <HAL_DMA_Init+0x97e>
 8007800:	40020070 	.word	0x40020070
 8007804:	40020088 	.word	0x40020088
 8007808:	400200a0 	.word	0x400200a0
 800780c:	400200b8 	.word	0x400200b8
 8007810:	40020410 	.word	0x40020410
 8007814:	40020428 	.word	0x40020428
 8007818:	40020440 	.word	0x40020440
 800781c:	40020458 	.word	0x40020458
 8007820:	40020470 	.word	0x40020470
 8007824:	40020488 	.word	0x40020488
 8007828:	400204a0 	.word	0x400204a0
 800782c:	400204b8 	.word	0x400204b8
 8007830:	0801e470 	.word	0x0801e470
 8007834:	40020010 	.word	0x40020010
 8007838:	40020028 	.word	0x40020028
 800783c:	40020040 	.word	0x40020040
 8007840:	40020058 	.word	0x40020058
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f003 0301 	and.w	r3, r3, #1
 800784e:	2b00      	cmp	r3, #0
 8007850:	d1c6      	bne.n	80077e0 <HAL_DMA_Init+0x4ac>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800785a:	697a      	ldr	r2, [r7, #20]
 800785c:	4b8a      	ldr	r3, [pc, #552]	@ (8007a88 <HAL_DMA_Init+0x754>)
 800785e:	4013      	ands	r3, r2
 8007860:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800786a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	691b      	ldr	r3, [r3, #16]
 8007870:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007876:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	699b      	ldr	r3, [r3, #24]
 800787c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007882:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6a1b      	ldr	r3, [r3, #32]
 8007888:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800788a:	697a      	ldr	r2, [r7, #20]
 800788c:	4313      	orrs	r3, r2
 800788e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007894:	2b04      	cmp	r3, #4
 8007896:	d107      	bne.n	80078a8 <HAL_DMA_Init+0x574>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078a0:	4313      	orrs	r3, r2
 80078a2:	697a      	ldr	r2, [r7, #20]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80078a8:	4b78      	ldr	r3, [pc, #480]	@ (8007a8c <HAL_DMA_Init+0x758>)
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	4b78      	ldr	r3, [pc, #480]	@ (8007a90 <HAL_DMA_Init+0x75c>)
 80078ae:	4013      	ands	r3, r2
 80078b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078b4:	d328      	bcc.n	8007908 <HAL_DMA_Init+0x5d4>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	2b28      	cmp	r3, #40	@ 0x28
 80078bc:	d903      	bls.n	80078c6 <HAL_DMA_Init+0x592>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80078c4:	d917      	bls.n	80078f6 <HAL_DMA_Init+0x5c2>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	2b3e      	cmp	r3, #62	@ 0x3e
 80078cc:	d903      	bls.n	80078d6 <HAL_DMA_Init+0x5a2>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	2b42      	cmp	r3, #66	@ 0x42
 80078d4:	d90f      	bls.n	80078f6 <HAL_DMA_Init+0x5c2>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	685b      	ldr	r3, [r3, #4]
 80078da:	2b46      	cmp	r3, #70	@ 0x46
 80078dc:	d903      	bls.n	80078e6 <HAL_DMA_Init+0x5b2>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	2b48      	cmp	r3, #72	@ 0x48
 80078e4:	d907      	bls.n	80078f6 <HAL_DMA_Init+0x5c2>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	2b4e      	cmp	r3, #78	@ 0x4e
 80078ec:	d905      	bls.n	80078fa <HAL_DMA_Init+0x5c6>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	2b52      	cmp	r3, #82	@ 0x52
 80078f4:	d801      	bhi.n	80078fa <HAL_DMA_Init+0x5c6>
 80078f6:	2301      	movs	r3, #1
 80078f8:	e000      	b.n	80078fc <HAL_DMA_Init+0x5c8>
 80078fa:	2300      	movs	r3, #0
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d003      	beq.n	8007908 <HAL_DMA_Init+0x5d4>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8007900:	697b      	ldr	r3, [r7, #20]
 8007902:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007906:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	697a      	ldr	r2, [r7, #20]
 800790e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	695b      	ldr	r3, [r3, #20]
 8007916:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	f023 0307 	bic.w	r3, r3, #7
 800791e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007924:	697a      	ldr	r2, [r7, #20]
 8007926:	4313      	orrs	r3, r2
 8007928:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800792e:	2b04      	cmp	r3, #4
 8007930:	d117      	bne.n	8007962 <HAL_DMA_Init+0x62e>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007936:	697a      	ldr	r2, [r7, #20]
 8007938:	4313      	orrs	r3, r2
 800793a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007940:	2b00      	cmp	r3, #0
 8007942:	d00e      	beq.n	8007962 <HAL_DMA_Init+0x62e>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f002 fb5f 	bl	800a008 <DMA_CheckFifoParam>
 800794a:	4603      	mov	r3, r0
 800794c:	2b00      	cmp	r3, #0
 800794e:	d008      	beq.n	8007962 <HAL_DMA_Init+0x62e>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2240      	movs	r2, #64	@ 0x40
 8007954:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2201      	movs	r2, #1
 800795a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	e1a7      	b.n	8007cb2 <HAL_DMA_Init+0x97e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	697a      	ldr	r2, [r7, #20]
 8007968:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f002 fa9a 	bl	8009ea4 <DMA_CalcBaseAndBitshift>
 8007970:	4603      	mov	r3, r0
 8007972:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007978:	f003 031f 	and.w	r3, r3, #31
 800797c:	223f      	movs	r2, #63	@ 0x3f
 800797e:	409a      	lsls	r2, r3
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	609a      	str	r2, [r3, #8]
 8007984:	e0dd      	b.n	8007b42 <HAL_DMA_Init+0x80e>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4a42      	ldr	r2, [pc, #264]	@ (8007a94 <HAL_DMA_Init+0x760>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d022      	beq.n	80079d6 <HAL_DMA_Init+0x6a2>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a40      	ldr	r2, [pc, #256]	@ (8007a98 <HAL_DMA_Init+0x764>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d01d      	beq.n	80079d6 <HAL_DMA_Init+0x6a2>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4a3f      	ldr	r2, [pc, #252]	@ (8007a9c <HAL_DMA_Init+0x768>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d018      	beq.n	80079d6 <HAL_DMA_Init+0x6a2>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4a3d      	ldr	r2, [pc, #244]	@ (8007aa0 <HAL_DMA_Init+0x76c>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d013      	beq.n	80079d6 <HAL_DMA_Init+0x6a2>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4a3c      	ldr	r2, [pc, #240]	@ (8007aa4 <HAL_DMA_Init+0x770>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d00e      	beq.n	80079d6 <HAL_DMA_Init+0x6a2>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a3a      	ldr	r2, [pc, #232]	@ (8007aa8 <HAL_DMA_Init+0x774>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d009      	beq.n	80079d6 <HAL_DMA_Init+0x6a2>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a39      	ldr	r2, [pc, #228]	@ (8007aac <HAL_DMA_Init+0x778>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d004      	beq.n	80079d6 <HAL_DMA_Init+0x6a2>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a37      	ldr	r2, [pc, #220]	@ (8007ab0 <HAL_DMA_Init+0x77c>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d101      	bne.n	80079da <HAL_DMA_Init+0x6a6>
 80079d6:	2301      	movs	r3, #1
 80079d8:	e000      	b.n	80079dc <HAL_DMA_Init+0x6a8>
 80079da:	2300      	movs	r3, #0
 80079dc:	2b00      	cmp	r3, #0
 80079de:	f000 80a7 	beq.w	8007b30 <HAL_DMA_Init+0x7fc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a2b      	ldr	r2, [pc, #172]	@ (8007a94 <HAL_DMA_Init+0x760>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d022      	beq.n	8007a32 <HAL_DMA_Init+0x6fe>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a29      	ldr	r2, [pc, #164]	@ (8007a98 <HAL_DMA_Init+0x764>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d01d      	beq.n	8007a32 <HAL_DMA_Init+0x6fe>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a28      	ldr	r2, [pc, #160]	@ (8007a9c <HAL_DMA_Init+0x768>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d018      	beq.n	8007a32 <HAL_DMA_Init+0x6fe>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a26      	ldr	r2, [pc, #152]	@ (8007aa0 <HAL_DMA_Init+0x76c>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d013      	beq.n	8007a32 <HAL_DMA_Init+0x6fe>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a25      	ldr	r2, [pc, #148]	@ (8007aa4 <HAL_DMA_Init+0x770>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d00e      	beq.n	8007a32 <HAL_DMA_Init+0x6fe>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4a23      	ldr	r2, [pc, #140]	@ (8007aa8 <HAL_DMA_Init+0x774>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d009      	beq.n	8007a32 <HAL_DMA_Init+0x6fe>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	4a22      	ldr	r2, [pc, #136]	@ (8007aac <HAL_DMA_Init+0x778>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d004      	beq.n	8007a32 <HAL_DMA_Init+0x6fe>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a20      	ldr	r2, [pc, #128]	@ (8007ab0 <HAL_DMA_Init+0x77c>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d101      	bne.n	8007a36 <HAL_DMA_Init+0x702>
 8007a32:	2301      	movs	r3, #1
 8007a34:	e000      	b.n	8007a38 <HAL_DMA_Init+0x704>
 8007a36:	2300      	movs	r3, #0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d008      	beq.n	8007a4e <HAL_DMA_Init+0x71a>
    {
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	2b11      	cmp	r3, #17
 8007a42:	d904      	bls.n	8007a4e <HAL_DMA_Init+0x71a>
 8007a44:	f240 116b 	movw	r1, #363	@ 0x16b
 8007a48:	481a      	ldr	r0, [pc, #104]	@ (8007ab4 <HAL_DMA_Init+0x780>)
 8007a4a:	f7fb fc67 	bl	800331c <assert_failed>
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2202      	movs	r2, #2
 8007a52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8007a66:	697a      	ldr	r2, [r7, #20]
 8007a68:	4b13      	ldr	r3, [pc, #76]	@ (8007ab8 <HAL_DMA_Init+0x784>)
 8007a6a:	4013      	ands	r3, r2
 8007a6c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	2b40      	cmp	r3, #64	@ 0x40
 8007a74:	d022      	beq.n	8007abc <HAL_DMA_Init+0x788>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	2b80      	cmp	r3, #128	@ 0x80
 8007a7c:	d102      	bne.n	8007a84 <HAL_DMA_Init+0x750>
 8007a7e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007a82:	e01c      	b.n	8007abe <HAL_DMA_Init+0x78a>
 8007a84:	2300      	movs	r3, #0
 8007a86:	e01a      	b.n	8007abe <HAL_DMA_Init+0x78a>
 8007a88:	fe10803f 	.word	0xfe10803f
 8007a8c:	5c001000 	.word	0x5c001000
 8007a90:	ffff0000 	.word	0xffff0000
 8007a94:	58025408 	.word	0x58025408
 8007a98:	5802541c 	.word	0x5802541c
 8007a9c:	58025430 	.word	0x58025430
 8007aa0:	58025444 	.word	0x58025444
 8007aa4:	58025458 	.word	0x58025458
 8007aa8:	5802546c 	.word	0x5802546c
 8007aac:	58025480 	.word	0x58025480
 8007ab0:	58025494 	.word	0x58025494
 8007ab4:	0801e470 	.word	0x0801e470
 8007ab8:	fffe000f 	.word	0xfffe000f
 8007abc:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	68d2      	ldr	r2, [r2, #12]
 8007ac2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007ac4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	691b      	ldr	r3, [r3, #16]
 8007aca:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007acc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	695b      	ldr	r3, [r3, #20]
 8007ad2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007ad4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	699b      	ldr	r3, [r3, #24]
 8007ada:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007adc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	69db      	ldr	r3, [r3, #28]
 8007ae2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007ae4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6a1b      	ldr	r3, [r3, #32]
 8007aea:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007aec:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007aee:	697a      	ldr	r2, [r7, #20]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	697a      	ldr	r2, [r7, #20]
 8007afa:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	461a      	mov	r2, r3
 8007b02:	4b6e      	ldr	r3, [pc, #440]	@ (8007cbc <HAL_DMA_Init+0x988>)
 8007b04:	4413      	add	r3, r2
 8007b06:	4a6e      	ldr	r2, [pc, #440]	@ (8007cc0 <HAL_DMA_Init+0x98c>)
 8007b08:	fba2 2303 	umull	r2, r3, r2, r3
 8007b0c:	091b      	lsrs	r3, r3, #4
 8007b0e:	009a      	lsls	r2, r3, #2
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f002 f9c5 	bl	8009ea4 <DMA_CalcBaseAndBitshift>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b22:	f003 031f 	and.w	r3, r3, #31
 8007b26:	2201      	movs	r2, #1
 8007b28:	409a      	lsls	r2, r3
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	605a      	str	r2, [r3, #4]
 8007b2e:	e008      	b.n	8007b42 <HAL_DMA_Init+0x80e>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2240      	movs	r2, #64	@ 0x40
 8007b34:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2203      	movs	r2, #3
 8007b3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	e0b7      	b.n	8007cb2 <HAL_DMA_Init+0x97e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a5f      	ldr	r2, [pc, #380]	@ (8007cc4 <HAL_DMA_Init+0x990>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d072      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a5d      	ldr	r2, [pc, #372]	@ (8007cc8 <HAL_DMA_Init+0x994>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d06d      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a5c      	ldr	r2, [pc, #368]	@ (8007ccc <HAL_DMA_Init+0x998>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d068      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a5a      	ldr	r2, [pc, #360]	@ (8007cd0 <HAL_DMA_Init+0x99c>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d063      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a59      	ldr	r2, [pc, #356]	@ (8007cd4 <HAL_DMA_Init+0x9a0>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d05e      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a57      	ldr	r2, [pc, #348]	@ (8007cd8 <HAL_DMA_Init+0x9a4>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d059      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a56      	ldr	r2, [pc, #344]	@ (8007cdc <HAL_DMA_Init+0x9a8>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d054      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4a54      	ldr	r2, [pc, #336]	@ (8007ce0 <HAL_DMA_Init+0x9ac>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d04f      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a53      	ldr	r2, [pc, #332]	@ (8007ce4 <HAL_DMA_Init+0x9b0>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d04a      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a51      	ldr	r2, [pc, #324]	@ (8007ce8 <HAL_DMA_Init+0x9b4>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d045      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4a50      	ldr	r2, [pc, #320]	@ (8007cec <HAL_DMA_Init+0x9b8>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d040      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a4e      	ldr	r2, [pc, #312]	@ (8007cf0 <HAL_DMA_Init+0x9bc>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d03b      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a4d      	ldr	r2, [pc, #308]	@ (8007cf4 <HAL_DMA_Init+0x9c0>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d036      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4a4b      	ldr	r2, [pc, #300]	@ (8007cf8 <HAL_DMA_Init+0x9c4>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d031      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4a4a      	ldr	r2, [pc, #296]	@ (8007cfc <HAL_DMA_Init+0x9c8>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d02c      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a48      	ldr	r2, [pc, #288]	@ (8007d00 <HAL_DMA_Init+0x9cc>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d027      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4a47      	ldr	r2, [pc, #284]	@ (8007d04 <HAL_DMA_Init+0x9d0>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d022      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a45      	ldr	r2, [pc, #276]	@ (8007d08 <HAL_DMA_Init+0x9d4>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d01d      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	4a44      	ldr	r2, [pc, #272]	@ (8007d0c <HAL_DMA_Init+0x9d8>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d018      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a42      	ldr	r2, [pc, #264]	@ (8007d10 <HAL_DMA_Init+0x9dc>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d013      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4a41      	ldr	r2, [pc, #260]	@ (8007d14 <HAL_DMA_Init+0x9e0>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d00e      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a3f      	ldr	r2, [pc, #252]	@ (8007d18 <HAL_DMA_Init+0x9e4>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d009      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a3e      	ldr	r2, [pc, #248]	@ (8007d1c <HAL_DMA_Init+0x9e8>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d004      	beq.n	8007c32 <HAL_DMA_Init+0x8fe>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a3c      	ldr	r2, [pc, #240]	@ (8007d20 <HAL_DMA_Init+0x9ec>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d101      	bne.n	8007c36 <HAL_DMA_Init+0x902>
 8007c32:	2301      	movs	r3, #1
 8007c34:	e000      	b.n	8007c38 <HAL_DMA_Init+0x904>
 8007c36:	2300      	movs	r3, #0
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d032      	beq.n	8007ca2 <HAL_DMA_Init+0x96e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f002 fa5f 	bl	800a100 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	2b80      	cmp	r3, #128	@ 0x80
 8007c48:	d102      	bne.n	8007c50 <HAL_DMA_Init+0x91c>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	685a      	ldr	r2, [r3, #4]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c58:	b2d2      	uxtb	r2, r2
 8007c5a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c60:	687a      	ldr	r2, [r7, #4]
 8007c62:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007c64:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d010      	beq.n	8007c90 <HAL_DMA_Init+0x95c>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	685b      	ldr	r3, [r3, #4]
 8007c72:	2b08      	cmp	r3, #8
 8007c74:	d80c      	bhi.n	8007c90 <HAL_DMA_Init+0x95c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f002 fadc 	bl	800a234 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c80:	2200      	movs	r2, #0
 8007c82:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c88:	687a      	ldr	r2, [r7, #4]
 8007c8a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007c8c:	605a      	str	r2, [r3, #4]
 8007c8e:	e008      	b.n	8007ca2 <HAL_DMA_Init+0x96e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3718      	adds	r7, #24
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
 8007cba:	bf00      	nop
 8007cbc:	a7fdabf8 	.word	0xa7fdabf8
 8007cc0:	cccccccd 	.word	0xcccccccd
 8007cc4:	40020010 	.word	0x40020010
 8007cc8:	40020028 	.word	0x40020028
 8007ccc:	40020040 	.word	0x40020040
 8007cd0:	40020058 	.word	0x40020058
 8007cd4:	40020070 	.word	0x40020070
 8007cd8:	40020088 	.word	0x40020088
 8007cdc:	400200a0 	.word	0x400200a0
 8007ce0:	400200b8 	.word	0x400200b8
 8007ce4:	40020410 	.word	0x40020410
 8007ce8:	40020428 	.word	0x40020428
 8007cec:	40020440 	.word	0x40020440
 8007cf0:	40020458 	.word	0x40020458
 8007cf4:	40020470 	.word	0x40020470
 8007cf8:	40020488 	.word	0x40020488
 8007cfc:	400204a0 	.word	0x400204a0
 8007d00:	400204b8 	.word	0x400204b8
 8007d04:	58025408 	.word	0x58025408
 8007d08:	5802541c 	.word	0x5802541c
 8007d0c:	58025430 	.word	0x58025430
 8007d10:	58025444 	.word	0x58025444
 8007d14:	58025458 	.word	0x58025458
 8007d18:	5802546c 	.word	0x5802546c
 8007d1c:	58025480 	.word	0x58025480
 8007d20:	58025494 	.word	0x58025494

08007d24 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b086      	sub	sp, #24
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	60f8      	str	r0, [r7, #12]
 8007d2c:	60b9      	str	r1, [r7, #8]
 8007d2e:	607a      	str	r2, [r7, #4]
 8007d30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d32:	2300      	movs	r3, #0
 8007d34:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d003      	beq.n	8007d44 <HAL_DMA_Start_IT+0x20>
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d42:	d304      	bcc.n	8007d4e <HAL_DMA_Start_IT+0x2a>
 8007d44:	f240 21ae 	movw	r1, #686	@ 0x2ae
 8007d48:	4879      	ldr	r0, [pc, #484]	@ (8007f30 <HAL_DMA_Start_IT+0x20c>)
 8007d4a:	f7fb fae7 	bl	800331c <assert_failed>

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d101      	bne.n	8007d58 <HAL_DMA_Start_IT+0x34>
  {
    return HAL_ERROR;
 8007d54:	2301      	movs	r3, #1
 8007d56:	e228      	b.n	80081aa <HAL_DMA_Start_IT+0x486>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d101      	bne.n	8007d66 <HAL_DMA_Start_IT+0x42>
 8007d62:	2302      	movs	r3, #2
 8007d64:	e221      	b.n	80081aa <HAL_DMA_Start_IT+0x486>
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2201      	movs	r2, #1
 8007d6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007d74:	b2db      	uxtb	r3, r3
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	f040 820c 	bne.w	8008194 <HAL_DMA_Start_IT+0x470>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2202      	movs	r2, #2
 8007d80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	2200      	movs	r2, #0
 8007d88:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a69      	ldr	r2, [pc, #420]	@ (8007f34 <HAL_DMA_Start_IT+0x210>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d04a      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a67      	ldr	r2, [pc, #412]	@ (8007f38 <HAL_DMA_Start_IT+0x214>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d045      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a66      	ldr	r2, [pc, #408]	@ (8007f3c <HAL_DMA_Start_IT+0x218>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d040      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a64      	ldr	r2, [pc, #400]	@ (8007f40 <HAL_DMA_Start_IT+0x21c>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d03b      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4a63      	ldr	r2, [pc, #396]	@ (8007f44 <HAL_DMA_Start_IT+0x220>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d036      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a61      	ldr	r2, [pc, #388]	@ (8007f48 <HAL_DMA_Start_IT+0x224>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d031      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a60      	ldr	r2, [pc, #384]	@ (8007f4c <HAL_DMA_Start_IT+0x228>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d02c      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a5e      	ldr	r2, [pc, #376]	@ (8007f50 <HAL_DMA_Start_IT+0x22c>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d027      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a5d      	ldr	r2, [pc, #372]	@ (8007f54 <HAL_DMA_Start_IT+0x230>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d022      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a5b      	ldr	r2, [pc, #364]	@ (8007f58 <HAL_DMA_Start_IT+0x234>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d01d      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a5a      	ldr	r2, [pc, #360]	@ (8007f5c <HAL_DMA_Start_IT+0x238>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d018      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a58      	ldr	r2, [pc, #352]	@ (8007f60 <HAL_DMA_Start_IT+0x23c>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d013      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a57      	ldr	r2, [pc, #348]	@ (8007f64 <HAL_DMA_Start_IT+0x240>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d00e      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4a55      	ldr	r2, [pc, #340]	@ (8007f68 <HAL_DMA_Start_IT+0x244>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d009      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4a54      	ldr	r2, [pc, #336]	@ (8007f6c <HAL_DMA_Start_IT+0x248>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d004      	beq.n	8007e2a <HAL_DMA_Start_IT+0x106>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a52      	ldr	r2, [pc, #328]	@ (8007f70 <HAL_DMA_Start_IT+0x24c>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d108      	bne.n	8007e3c <HAL_DMA_Start_IT+0x118>
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f022 0201 	bic.w	r2, r2, #1
 8007e38:	601a      	str	r2, [r3, #0]
 8007e3a:	e007      	b.n	8007e4c <HAL_DMA_Start_IT+0x128>
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	681a      	ldr	r2, [r3, #0]
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f022 0201 	bic.w	r2, r2, #1
 8007e4a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	687a      	ldr	r2, [r7, #4]
 8007e50:	68b9      	ldr	r1, [r7, #8]
 8007e52:	68f8      	ldr	r0, [r7, #12]
 8007e54:	f001 fe7a 	bl	8009b4c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a35      	ldr	r2, [pc, #212]	@ (8007f34 <HAL_DMA_Start_IT+0x210>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d04a      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a34      	ldr	r2, [pc, #208]	@ (8007f38 <HAL_DMA_Start_IT+0x214>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d045      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a32      	ldr	r2, [pc, #200]	@ (8007f3c <HAL_DMA_Start_IT+0x218>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d040      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a31      	ldr	r2, [pc, #196]	@ (8007f40 <HAL_DMA_Start_IT+0x21c>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d03b      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a2f      	ldr	r2, [pc, #188]	@ (8007f44 <HAL_DMA_Start_IT+0x220>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d036      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a2e      	ldr	r2, [pc, #184]	@ (8007f48 <HAL_DMA_Start_IT+0x224>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d031      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a2c      	ldr	r2, [pc, #176]	@ (8007f4c <HAL_DMA_Start_IT+0x228>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d02c      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a2b      	ldr	r2, [pc, #172]	@ (8007f50 <HAL_DMA_Start_IT+0x22c>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d027      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a29      	ldr	r2, [pc, #164]	@ (8007f54 <HAL_DMA_Start_IT+0x230>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d022      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4a28      	ldr	r2, [pc, #160]	@ (8007f58 <HAL_DMA_Start_IT+0x234>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d01d      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a26      	ldr	r2, [pc, #152]	@ (8007f5c <HAL_DMA_Start_IT+0x238>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d018      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a25      	ldr	r2, [pc, #148]	@ (8007f60 <HAL_DMA_Start_IT+0x23c>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d013      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a23      	ldr	r2, [pc, #140]	@ (8007f64 <HAL_DMA_Start_IT+0x240>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d00e      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a22      	ldr	r2, [pc, #136]	@ (8007f68 <HAL_DMA_Start_IT+0x244>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d009      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a20      	ldr	r2, [pc, #128]	@ (8007f6c <HAL_DMA_Start_IT+0x248>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d004      	beq.n	8007ef8 <HAL_DMA_Start_IT+0x1d4>
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a1f      	ldr	r2, [pc, #124]	@ (8007f70 <HAL_DMA_Start_IT+0x24c>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d101      	bne.n	8007efc <HAL_DMA_Start_IT+0x1d8>
 8007ef8:	2301      	movs	r3, #1
 8007efa:	e000      	b.n	8007efe <HAL_DMA_Start_IT+0x1da>
 8007efc:	2300      	movs	r3, #0
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d038      	beq.n	8007f74 <HAL_DMA_Start_IT+0x250>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f023 021e 	bic.w	r2, r3, #30
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f042 0216 	orr.w	r2, r2, #22
 8007f14:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d040      	beq.n	8007fa0 <HAL_DMA_Start_IT+0x27c>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	681a      	ldr	r2, [r3, #0]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f042 0208 	orr.w	r2, r2, #8
 8007f2c:	601a      	str	r2, [r3, #0]
 8007f2e:	e037      	b.n	8007fa0 <HAL_DMA_Start_IT+0x27c>
 8007f30:	0801e470 	.word	0x0801e470
 8007f34:	40020010 	.word	0x40020010
 8007f38:	40020028 	.word	0x40020028
 8007f3c:	40020040 	.word	0x40020040
 8007f40:	40020058 	.word	0x40020058
 8007f44:	40020070 	.word	0x40020070
 8007f48:	40020088 	.word	0x40020088
 8007f4c:	400200a0 	.word	0x400200a0
 8007f50:	400200b8 	.word	0x400200b8
 8007f54:	40020410 	.word	0x40020410
 8007f58:	40020428 	.word	0x40020428
 8007f5c:	40020440 	.word	0x40020440
 8007f60:	40020458 	.word	0x40020458
 8007f64:	40020470 	.word	0x40020470
 8007f68:	40020488 	.word	0x40020488
 8007f6c:	400204a0 	.word	0x400204a0
 8007f70:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f023 020e 	bic.w	r2, r3, #14
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f042 020a 	orr.w	r2, r2, #10
 8007f86:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d007      	beq.n	8007fa0 <HAL_DMA_Start_IT+0x27c>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f042 0204 	orr.w	r2, r2, #4
 8007f9e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4a83      	ldr	r2, [pc, #524]	@ (80081b4 <HAL_DMA_Start_IT+0x490>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d072      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a82      	ldr	r2, [pc, #520]	@ (80081b8 <HAL_DMA_Start_IT+0x494>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d06d      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a80      	ldr	r2, [pc, #512]	@ (80081bc <HAL_DMA_Start_IT+0x498>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d068      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a7f      	ldr	r2, [pc, #508]	@ (80081c0 <HAL_DMA_Start_IT+0x49c>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d063      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a7d      	ldr	r2, [pc, #500]	@ (80081c4 <HAL_DMA_Start_IT+0x4a0>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d05e      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a7c      	ldr	r2, [pc, #496]	@ (80081c8 <HAL_DMA_Start_IT+0x4a4>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d059      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a7a      	ldr	r2, [pc, #488]	@ (80081cc <HAL_DMA_Start_IT+0x4a8>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d054      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a79      	ldr	r2, [pc, #484]	@ (80081d0 <HAL_DMA_Start_IT+0x4ac>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d04f      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a77      	ldr	r2, [pc, #476]	@ (80081d4 <HAL_DMA_Start_IT+0x4b0>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d04a      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a76      	ldr	r2, [pc, #472]	@ (80081d8 <HAL_DMA_Start_IT+0x4b4>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d045      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a74      	ldr	r2, [pc, #464]	@ (80081dc <HAL_DMA_Start_IT+0x4b8>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d040      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a73      	ldr	r2, [pc, #460]	@ (80081e0 <HAL_DMA_Start_IT+0x4bc>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d03b      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a71      	ldr	r2, [pc, #452]	@ (80081e4 <HAL_DMA_Start_IT+0x4c0>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d036      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a70      	ldr	r2, [pc, #448]	@ (80081e8 <HAL_DMA_Start_IT+0x4c4>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d031      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a6e      	ldr	r2, [pc, #440]	@ (80081ec <HAL_DMA_Start_IT+0x4c8>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d02c      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a6d      	ldr	r2, [pc, #436]	@ (80081f0 <HAL_DMA_Start_IT+0x4cc>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d027      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a6b      	ldr	r2, [pc, #428]	@ (80081f4 <HAL_DMA_Start_IT+0x4d0>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d022      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a6a      	ldr	r2, [pc, #424]	@ (80081f8 <HAL_DMA_Start_IT+0x4d4>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d01d      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a68      	ldr	r2, [pc, #416]	@ (80081fc <HAL_DMA_Start_IT+0x4d8>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d018      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a67      	ldr	r2, [pc, #412]	@ (8008200 <HAL_DMA_Start_IT+0x4dc>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d013      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a65      	ldr	r2, [pc, #404]	@ (8008204 <HAL_DMA_Start_IT+0x4e0>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d00e      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a64      	ldr	r2, [pc, #400]	@ (8008208 <HAL_DMA_Start_IT+0x4e4>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d009      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a62      	ldr	r2, [pc, #392]	@ (800820c <HAL_DMA_Start_IT+0x4e8>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d004      	beq.n	8008090 <HAL_DMA_Start_IT+0x36c>
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a61      	ldr	r2, [pc, #388]	@ (8008210 <HAL_DMA_Start_IT+0x4ec>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d101      	bne.n	8008094 <HAL_DMA_Start_IT+0x370>
 8008090:	2301      	movs	r3, #1
 8008092:	e000      	b.n	8008096 <HAL_DMA_Start_IT+0x372>
 8008094:	2300      	movs	r3, #0
 8008096:	2b00      	cmp	r3, #0
 8008098:	d01a      	beq.n	80080d0 <HAL_DMA_Start_IT+0x3ac>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d007      	beq.n	80080b8 <HAL_DMA_Start_IT+0x394>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80080b6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d007      	beq.n	80080d0 <HAL_DMA_Start_IT+0x3ac>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80080ce:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a37      	ldr	r2, [pc, #220]	@ (80081b4 <HAL_DMA_Start_IT+0x490>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d04a      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a36      	ldr	r2, [pc, #216]	@ (80081b8 <HAL_DMA_Start_IT+0x494>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d045      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a34      	ldr	r2, [pc, #208]	@ (80081bc <HAL_DMA_Start_IT+0x498>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d040      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a33      	ldr	r2, [pc, #204]	@ (80081c0 <HAL_DMA_Start_IT+0x49c>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d03b      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a31      	ldr	r2, [pc, #196]	@ (80081c4 <HAL_DMA_Start_IT+0x4a0>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d036      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a30      	ldr	r2, [pc, #192]	@ (80081c8 <HAL_DMA_Start_IT+0x4a4>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d031      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a2e      	ldr	r2, [pc, #184]	@ (80081cc <HAL_DMA_Start_IT+0x4a8>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d02c      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a2d      	ldr	r2, [pc, #180]	@ (80081d0 <HAL_DMA_Start_IT+0x4ac>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d027      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a2b      	ldr	r2, [pc, #172]	@ (80081d4 <HAL_DMA_Start_IT+0x4b0>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d022      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a2a      	ldr	r2, [pc, #168]	@ (80081d8 <HAL_DMA_Start_IT+0x4b4>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d01d      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a28      	ldr	r2, [pc, #160]	@ (80081dc <HAL_DMA_Start_IT+0x4b8>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d018      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a27      	ldr	r2, [pc, #156]	@ (80081e0 <HAL_DMA_Start_IT+0x4bc>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d013      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a25      	ldr	r2, [pc, #148]	@ (80081e4 <HAL_DMA_Start_IT+0x4c0>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d00e      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a24      	ldr	r2, [pc, #144]	@ (80081e8 <HAL_DMA_Start_IT+0x4c4>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d009      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a22      	ldr	r2, [pc, #136]	@ (80081ec <HAL_DMA_Start_IT+0x4c8>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d004      	beq.n	8008170 <HAL_DMA_Start_IT+0x44c>
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a21      	ldr	r2, [pc, #132]	@ (80081f0 <HAL_DMA_Start_IT+0x4cc>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d108      	bne.n	8008182 <HAL_DMA_Start_IT+0x45e>
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	681a      	ldr	r2, [r3, #0]
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f042 0201 	orr.w	r2, r2, #1
 800817e:	601a      	str	r2, [r3, #0]
 8008180:	e012      	b.n	80081a8 <HAL_DMA_Start_IT+0x484>
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	681a      	ldr	r2, [r3, #0]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f042 0201 	orr.w	r2, r2, #1
 8008190:	601a      	str	r2, [r3, #0]
 8008192:	e009      	b.n	80081a8 <HAL_DMA_Start_IT+0x484>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800819a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2200      	movs	r2, #0
 80081a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80081a4:	2301      	movs	r3, #1
 80081a6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80081a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3718      	adds	r7, #24
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop
 80081b4:	40020010 	.word	0x40020010
 80081b8:	40020028 	.word	0x40020028
 80081bc:	40020040 	.word	0x40020040
 80081c0:	40020058 	.word	0x40020058
 80081c4:	40020070 	.word	0x40020070
 80081c8:	40020088 	.word	0x40020088
 80081cc:	400200a0 	.word	0x400200a0
 80081d0:	400200b8 	.word	0x400200b8
 80081d4:	40020410 	.word	0x40020410
 80081d8:	40020428 	.word	0x40020428
 80081dc:	40020440 	.word	0x40020440
 80081e0:	40020458 	.word	0x40020458
 80081e4:	40020470 	.word	0x40020470
 80081e8:	40020488 	.word	0x40020488
 80081ec:	400204a0 	.word	0x400204a0
 80081f0:	400204b8 	.word	0x400204b8
 80081f4:	58025408 	.word	0x58025408
 80081f8:	5802541c 	.word	0x5802541c
 80081fc:	58025430 	.word	0x58025430
 8008200:	58025444 	.word	0x58025444
 8008204:	58025458 	.word	0x58025458
 8008208:	5802546c 	.word	0x5802546c
 800820c:	58025480 	.word	0x58025480
 8008210:	58025494 	.word	0x58025494

08008214 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b086      	sub	sp, #24
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800821c:	f7fc fba6 	bl	800496c <HAL_GetTick>
 8008220:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d101      	bne.n	800822c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8008228:	2301      	movs	r3, #1
 800822a:	e2dc      	b.n	80087e6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008232:	b2db      	uxtb	r3, r3
 8008234:	2b02      	cmp	r3, #2
 8008236:	d008      	beq.n	800824a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2280      	movs	r2, #128	@ 0x80
 800823c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2200      	movs	r2, #0
 8008242:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8008246:	2301      	movs	r3, #1
 8008248:	e2cd      	b.n	80087e6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4a76      	ldr	r2, [pc, #472]	@ (8008428 <HAL_DMA_Abort+0x214>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d04a      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4a74      	ldr	r2, [pc, #464]	@ (800842c <HAL_DMA_Abort+0x218>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d045      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4a73      	ldr	r2, [pc, #460]	@ (8008430 <HAL_DMA_Abort+0x21c>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d040      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4a71      	ldr	r2, [pc, #452]	@ (8008434 <HAL_DMA_Abort+0x220>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d03b      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	4a70      	ldr	r2, [pc, #448]	@ (8008438 <HAL_DMA_Abort+0x224>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d036      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a6e      	ldr	r2, [pc, #440]	@ (800843c <HAL_DMA_Abort+0x228>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d031      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a6d      	ldr	r2, [pc, #436]	@ (8008440 <HAL_DMA_Abort+0x22c>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d02c      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a6b      	ldr	r2, [pc, #428]	@ (8008444 <HAL_DMA_Abort+0x230>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d027      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a6a      	ldr	r2, [pc, #424]	@ (8008448 <HAL_DMA_Abort+0x234>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d022      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a68      	ldr	r2, [pc, #416]	@ (800844c <HAL_DMA_Abort+0x238>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d01d      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a67      	ldr	r2, [pc, #412]	@ (8008450 <HAL_DMA_Abort+0x23c>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d018      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a65      	ldr	r2, [pc, #404]	@ (8008454 <HAL_DMA_Abort+0x240>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d013      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a64      	ldr	r2, [pc, #400]	@ (8008458 <HAL_DMA_Abort+0x244>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d00e      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a62      	ldr	r2, [pc, #392]	@ (800845c <HAL_DMA_Abort+0x248>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d009      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a61      	ldr	r2, [pc, #388]	@ (8008460 <HAL_DMA_Abort+0x24c>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d004      	beq.n	80082ea <HAL_DMA_Abort+0xd6>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	4a5f      	ldr	r2, [pc, #380]	@ (8008464 <HAL_DMA_Abort+0x250>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d101      	bne.n	80082ee <HAL_DMA_Abort+0xda>
 80082ea:	2301      	movs	r3, #1
 80082ec:	e000      	b.n	80082f0 <HAL_DMA_Abort+0xdc>
 80082ee:	2300      	movs	r3, #0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d013      	beq.n	800831c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	681a      	ldr	r2, [r3, #0]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f022 021e 	bic.w	r2, r2, #30
 8008302:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	695a      	ldr	r2, [r3, #20]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008312:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	617b      	str	r3, [r7, #20]
 800831a:	e00a      	b.n	8008332 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	681a      	ldr	r2, [r3, #0]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f022 020e 	bic.w	r2, r2, #14
 800832a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a3c      	ldr	r2, [pc, #240]	@ (8008428 <HAL_DMA_Abort+0x214>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d072      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a3a      	ldr	r2, [pc, #232]	@ (800842c <HAL_DMA_Abort+0x218>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d06d      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a39      	ldr	r2, [pc, #228]	@ (8008430 <HAL_DMA_Abort+0x21c>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d068      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a37      	ldr	r2, [pc, #220]	@ (8008434 <HAL_DMA_Abort+0x220>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d063      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a36      	ldr	r2, [pc, #216]	@ (8008438 <HAL_DMA_Abort+0x224>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d05e      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a34      	ldr	r2, [pc, #208]	@ (800843c <HAL_DMA_Abort+0x228>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d059      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a33      	ldr	r2, [pc, #204]	@ (8008440 <HAL_DMA_Abort+0x22c>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d054      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a31      	ldr	r2, [pc, #196]	@ (8008444 <HAL_DMA_Abort+0x230>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d04f      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a30      	ldr	r2, [pc, #192]	@ (8008448 <HAL_DMA_Abort+0x234>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d04a      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a2e      	ldr	r2, [pc, #184]	@ (800844c <HAL_DMA_Abort+0x238>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d045      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a2d      	ldr	r2, [pc, #180]	@ (8008450 <HAL_DMA_Abort+0x23c>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d040      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a2b      	ldr	r2, [pc, #172]	@ (8008454 <HAL_DMA_Abort+0x240>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d03b      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a2a      	ldr	r2, [pc, #168]	@ (8008458 <HAL_DMA_Abort+0x244>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d036      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a28      	ldr	r2, [pc, #160]	@ (800845c <HAL_DMA_Abort+0x248>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d031      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a27      	ldr	r2, [pc, #156]	@ (8008460 <HAL_DMA_Abort+0x24c>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d02c      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a25      	ldr	r2, [pc, #148]	@ (8008464 <HAL_DMA_Abort+0x250>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d027      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a24      	ldr	r2, [pc, #144]	@ (8008468 <HAL_DMA_Abort+0x254>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d022      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a22      	ldr	r2, [pc, #136]	@ (800846c <HAL_DMA_Abort+0x258>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d01d      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a21      	ldr	r2, [pc, #132]	@ (8008470 <HAL_DMA_Abort+0x25c>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d018      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4a1f      	ldr	r2, [pc, #124]	@ (8008474 <HAL_DMA_Abort+0x260>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d013      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a1e      	ldr	r2, [pc, #120]	@ (8008478 <HAL_DMA_Abort+0x264>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d00e      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a1c      	ldr	r2, [pc, #112]	@ (800847c <HAL_DMA_Abort+0x268>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d009      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a1b      	ldr	r2, [pc, #108]	@ (8008480 <HAL_DMA_Abort+0x26c>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d004      	beq.n	8008422 <HAL_DMA_Abort+0x20e>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a19      	ldr	r2, [pc, #100]	@ (8008484 <HAL_DMA_Abort+0x270>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d132      	bne.n	8008488 <HAL_DMA_Abort+0x274>
 8008422:	2301      	movs	r3, #1
 8008424:	e031      	b.n	800848a <HAL_DMA_Abort+0x276>
 8008426:	bf00      	nop
 8008428:	40020010 	.word	0x40020010
 800842c:	40020028 	.word	0x40020028
 8008430:	40020040 	.word	0x40020040
 8008434:	40020058 	.word	0x40020058
 8008438:	40020070 	.word	0x40020070
 800843c:	40020088 	.word	0x40020088
 8008440:	400200a0 	.word	0x400200a0
 8008444:	400200b8 	.word	0x400200b8
 8008448:	40020410 	.word	0x40020410
 800844c:	40020428 	.word	0x40020428
 8008450:	40020440 	.word	0x40020440
 8008454:	40020458 	.word	0x40020458
 8008458:	40020470 	.word	0x40020470
 800845c:	40020488 	.word	0x40020488
 8008460:	400204a0 	.word	0x400204a0
 8008464:	400204b8 	.word	0x400204b8
 8008468:	58025408 	.word	0x58025408
 800846c:	5802541c 	.word	0x5802541c
 8008470:	58025430 	.word	0x58025430
 8008474:	58025444 	.word	0x58025444
 8008478:	58025458 	.word	0x58025458
 800847c:	5802546c 	.word	0x5802546c
 8008480:	58025480 	.word	0x58025480
 8008484:	58025494 	.word	0x58025494
 8008488:	2300      	movs	r3, #0
 800848a:	2b00      	cmp	r3, #0
 800848c:	d007      	beq.n	800849e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008492:	681a      	ldr	r2, [r3, #0]
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008498:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800849c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a6d      	ldr	r2, [pc, #436]	@ (8008658 <HAL_DMA_Abort+0x444>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d04a      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a6b      	ldr	r2, [pc, #428]	@ (800865c <HAL_DMA_Abort+0x448>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d045      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a6a      	ldr	r2, [pc, #424]	@ (8008660 <HAL_DMA_Abort+0x44c>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d040      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a68      	ldr	r2, [pc, #416]	@ (8008664 <HAL_DMA_Abort+0x450>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d03b      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a67      	ldr	r2, [pc, #412]	@ (8008668 <HAL_DMA_Abort+0x454>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d036      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a65      	ldr	r2, [pc, #404]	@ (800866c <HAL_DMA_Abort+0x458>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d031      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a64      	ldr	r2, [pc, #400]	@ (8008670 <HAL_DMA_Abort+0x45c>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d02c      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a62      	ldr	r2, [pc, #392]	@ (8008674 <HAL_DMA_Abort+0x460>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d027      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4a61      	ldr	r2, [pc, #388]	@ (8008678 <HAL_DMA_Abort+0x464>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d022      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a5f      	ldr	r2, [pc, #380]	@ (800867c <HAL_DMA_Abort+0x468>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d01d      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a5e      	ldr	r2, [pc, #376]	@ (8008680 <HAL_DMA_Abort+0x46c>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d018      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a5c      	ldr	r2, [pc, #368]	@ (8008684 <HAL_DMA_Abort+0x470>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d013      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4a5b      	ldr	r2, [pc, #364]	@ (8008688 <HAL_DMA_Abort+0x474>)
 800851c:	4293      	cmp	r3, r2
 800851e:	d00e      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a59      	ldr	r2, [pc, #356]	@ (800868c <HAL_DMA_Abort+0x478>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d009      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4a58      	ldr	r2, [pc, #352]	@ (8008690 <HAL_DMA_Abort+0x47c>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d004      	beq.n	800853e <HAL_DMA_Abort+0x32a>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4a56      	ldr	r2, [pc, #344]	@ (8008694 <HAL_DMA_Abort+0x480>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d108      	bne.n	8008550 <HAL_DMA_Abort+0x33c>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f022 0201 	bic.w	r2, r2, #1
 800854c:	601a      	str	r2, [r3, #0]
 800854e:	e007      	b.n	8008560 <HAL_DMA_Abort+0x34c>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f022 0201 	bic.w	r2, r2, #1
 800855e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008560:	e013      	b.n	800858a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008562:	f7fc fa03 	bl	800496c <HAL_GetTick>
 8008566:	4602      	mov	r2, r0
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	1ad3      	subs	r3, r2, r3
 800856c:	2b05      	cmp	r3, #5
 800856e:	d90c      	bls.n	800858a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2220      	movs	r2, #32
 8008574:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2203      	movs	r2, #3
 800857a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8008586:	2301      	movs	r3, #1
 8008588:	e12d      	b.n	80087e6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f003 0301 	and.w	r3, r3, #1
 8008592:	2b00      	cmp	r3, #0
 8008594:	d1e5      	bne.n	8008562 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4a2f      	ldr	r2, [pc, #188]	@ (8008658 <HAL_DMA_Abort+0x444>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d04a      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	4a2d      	ldr	r2, [pc, #180]	@ (800865c <HAL_DMA_Abort+0x448>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d045      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a2c      	ldr	r2, [pc, #176]	@ (8008660 <HAL_DMA_Abort+0x44c>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d040      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4a2a      	ldr	r2, [pc, #168]	@ (8008664 <HAL_DMA_Abort+0x450>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d03b      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4a29      	ldr	r2, [pc, #164]	@ (8008668 <HAL_DMA_Abort+0x454>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d036      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	4a27      	ldr	r2, [pc, #156]	@ (800866c <HAL_DMA_Abort+0x458>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d031      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	4a26      	ldr	r2, [pc, #152]	@ (8008670 <HAL_DMA_Abort+0x45c>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	d02c      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a24      	ldr	r2, [pc, #144]	@ (8008674 <HAL_DMA_Abort+0x460>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d027      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4a23      	ldr	r2, [pc, #140]	@ (8008678 <HAL_DMA_Abort+0x464>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d022      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a21      	ldr	r2, [pc, #132]	@ (800867c <HAL_DMA_Abort+0x468>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d01d      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a20      	ldr	r2, [pc, #128]	@ (8008680 <HAL_DMA_Abort+0x46c>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d018      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a1e      	ldr	r2, [pc, #120]	@ (8008684 <HAL_DMA_Abort+0x470>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d013      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a1d      	ldr	r2, [pc, #116]	@ (8008688 <HAL_DMA_Abort+0x474>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d00e      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a1b      	ldr	r2, [pc, #108]	@ (800868c <HAL_DMA_Abort+0x478>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d009      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a1a      	ldr	r2, [pc, #104]	@ (8008690 <HAL_DMA_Abort+0x47c>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d004      	beq.n	8008636 <HAL_DMA_Abort+0x422>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a18      	ldr	r2, [pc, #96]	@ (8008694 <HAL_DMA_Abort+0x480>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d101      	bne.n	800863a <HAL_DMA_Abort+0x426>
 8008636:	2301      	movs	r3, #1
 8008638:	e000      	b.n	800863c <HAL_DMA_Abort+0x428>
 800863a:	2300      	movs	r3, #0
 800863c:	2b00      	cmp	r3, #0
 800863e:	d02b      	beq.n	8008698 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008644:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800864a:	f003 031f 	and.w	r3, r3, #31
 800864e:	223f      	movs	r2, #63	@ 0x3f
 8008650:	409a      	lsls	r2, r3
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	609a      	str	r2, [r3, #8]
 8008656:	e02a      	b.n	80086ae <HAL_DMA_Abort+0x49a>
 8008658:	40020010 	.word	0x40020010
 800865c:	40020028 	.word	0x40020028
 8008660:	40020040 	.word	0x40020040
 8008664:	40020058 	.word	0x40020058
 8008668:	40020070 	.word	0x40020070
 800866c:	40020088 	.word	0x40020088
 8008670:	400200a0 	.word	0x400200a0
 8008674:	400200b8 	.word	0x400200b8
 8008678:	40020410 	.word	0x40020410
 800867c:	40020428 	.word	0x40020428
 8008680:	40020440 	.word	0x40020440
 8008684:	40020458 	.word	0x40020458
 8008688:	40020470 	.word	0x40020470
 800868c:	40020488 	.word	0x40020488
 8008690:	400204a0 	.word	0x400204a0
 8008694:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800869c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086a2:	f003 031f 	and.w	r3, r3, #31
 80086a6:	2201      	movs	r2, #1
 80086a8:	409a      	lsls	r2, r3
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a4f      	ldr	r2, [pc, #316]	@ (80087f0 <HAL_DMA_Abort+0x5dc>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d072      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a4d      	ldr	r2, [pc, #308]	@ (80087f4 <HAL_DMA_Abort+0x5e0>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d06d      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a4c      	ldr	r2, [pc, #304]	@ (80087f8 <HAL_DMA_Abort+0x5e4>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d068      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a4a      	ldr	r2, [pc, #296]	@ (80087fc <HAL_DMA_Abort+0x5e8>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d063      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a49      	ldr	r2, [pc, #292]	@ (8008800 <HAL_DMA_Abort+0x5ec>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d05e      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a47      	ldr	r2, [pc, #284]	@ (8008804 <HAL_DMA_Abort+0x5f0>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d059      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a46      	ldr	r2, [pc, #280]	@ (8008808 <HAL_DMA_Abort+0x5f4>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d054      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a44      	ldr	r2, [pc, #272]	@ (800880c <HAL_DMA_Abort+0x5f8>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d04f      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4a43      	ldr	r2, [pc, #268]	@ (8008810 <HAL_DMA_Abort+0x5fc>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d04a      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4a41      	ldr	r2, [pc, #260]	@ (8008814 <HAL_DMA_Abort+0x600>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d045      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4a40      	ldr	r2, [pc, #256]	@ (8008818 <HAL_DMA_Abort+0x604>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d040      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a3e      	ldr	r2, [pc, #248]	@ (800881c <HAL_DMA_Abort+0x608>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d03b      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a3d      	ldr	r2, [pc, #244]	@ (8008820 <HAL_DMA_Abort+0x60c>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d036      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4a3b      	ldr	r2, [pc, #236]	@ (8008824 <HAL_DMA_Abort+0x610>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d031      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a3a      	ldr	r2, [pc, #232]	@ (8008828 <HAL_DMA_Abort+0x614>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d02c      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a38      	ldr	r2, [pc, #224]	@ (800882c <HAL_DMA_Abort+0x618>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d027      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a37      	ldr	r2, [pc, #220]	@ (8008830 <HAL_DMA_Abort+0x61c>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d022      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a35      	ldr	r2, [pc, #212]	@ (8008834 <HAL_DMA_Abort+0x620>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d01d      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a34      	ldr	r2, [pc, #208]	@ (8008838 <HAL_DMA_Abort+0x624>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d018      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a32      	ldr	r2, [pc, #200]	@ (800883c <HAL_DMA_Abort+0x628>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d013      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a31      	ldr	r2, [pc, #196]	@ (8008840 <HAL_DMA_Abort+0x62c>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d00e      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a2f      	ldr	r2, [pc, #188]	@ (8008844 <HAL_DMA_Abort+0x630>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d009      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	4a2e      	ldr	r2, [pc, #184]	@ (8008848 <HAL_DMA_Abort+0x634>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d004      	beq.n	800879e <HAL_DMA_Abort+0x58a>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4a2c      	ldr	r2, [pc, #176]	@ (800884c <HAL_DMA_Abort+0x638>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d101      	bne.n	80087a2 <HAL_DMA_Abort+0x58e>
 800879e:	2301      	movs	r3, #1
 80087a0:	e000      	b.n	80087a4 <HAL_DMA_Abort+0x590>
 80087a2:	2300      	movs	r3, #0
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d015      	beq.n	80087d4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80087b0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d00c      	beq.n	80087d4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80087c8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087ce:	687a      	ldr	r2, [r7, #4]
 80087d0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80087d2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2200      	movs	r2, #0
 80087e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80087e4:	2300      	movs	r3, #0
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3718      	adds	r7, #24
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}
 80087ee:	bf00      	nop
 80087f0:	40020010 	.word	0x40020010
 80087f4:	40020028 	.word	0x40020028
 80087f8:	40020040 	.word	0x40020040
 80087fc:	40020058 	.word	0x40020058
 8008800:	40020070 	.word	0x40020070
 8008804:	40020088 	.word	0x40020088
 8008808:	400200a0 	.word	0x400200a0
 800880c:	400200b8 	.word	0x400200b8
 8008810:	40020410 	.word	0x40020410
 8008814:	40020428 	.word	0x40020428
 8008818:	40020440 	.word	0x40020440
 800881c:	40020458 	.word	0x40020458
 8008820:	40020470 	.word	0x40020470
 8008824:	40020488 	.word	0x40020488
 8008828:	400204a0 	.word	0x400204a0
 800882c:	400204b8 	.word	0x400204b8
 8008830:	58025408 	.word	0x58025408
 8008834:	5802541c 	.word	0x5802541c
 8008838:	58025430 	.word	0x58025430
 800883c:	58025444 	.word	0x58025444
 8008840:	58025458 	.word	0x58025458
 8008844:	5802546c 	.word	0x5802546c
 8008848:	58025480 	.word	0x58025480
 800884c:	58025494 	.word	0x58025494

08008850 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b084      	sub	sp, #16
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d101      	bne.n	8008862 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800885e:	2301      	movs	r3, #1
 8008860:	e237      	b.n	8008cd2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008868:	b2db      	uxtb	r3, r3
 800886a:	2b02      	cmp	r3, #2
 800886c:	d004      	beq.n	8008878 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2280      	movs	r2, #128	@ 0x80
 8008872:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008874:	2301      	movs	r3, #1
 8008876:	e22c      	b.n	8008cd2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a5c      	ldr	r2, [pc, #368]	@ (80089f0 <HAL_DMA_Abort_IT+0x1a0>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d04a      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a5b      	ldr	r2, [pc, #364]	@ (80089f4 <HAL_DMA_Abort_IT+0x1a4>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d045      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4a59      	ldr	r2, [pc, #356]	@ (80089f8 <HAL_DMA_Abort_IT+0x1a8>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d040      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a58      	ldr	r2, [pc, #352]	@ (80089fc <HAL_DMA_Abort_IT+0x1ac>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d03b      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4a56      	ldr	r2, [pc, #344]	@ (8008a00 <HAL_DMA_Abort_IT+0x1b0>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d036      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a55      	ldr	r2, [pc, #340]	@ (8008a04 <HAL_DMA_Abort_IT+0x1b4>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d031      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a53      	ldr	r2, [pc, #332]	@ (8008a08 <HAL_DMA_Abort_IT+0x1b8>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d02c      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4a52      	ldr	r2, [pc, #328]	@ (8008a0c <HAL_DMA_Abort_IT+0x1bc>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d027      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a50      	ldr	r2, [pc, #320]	@ (8008a10 <HAL_DMA_Abort_IT+0x1c0>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d022      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a4f      	ldr	r2, [pc, #316]	@ (8008a14 <HAL_DMA_Abort_IT+0x1c4>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d01d      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a4d      	ldr	r2, [pc, #308]	@ (8008a18 <HAL_DMA_Abort_IT+0x1c8>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d018      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a4c      	ldr	r2, [pc, #304]	@ (8008a1c <HAL_DMA_Abort_IT+0x1cc>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d013      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a4a      	ldr	r2, [pc, #296]	@ (8008a20 <HAL_DMA_Abort_IT+0x1d0>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d00e      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a49      	ldr	r2, [pc, #292]	@ (8008a24 <HAL_DMA_Abort_IT+0x1d4>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d009      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a47      	ldr	r2, [pc, #284]	@ (8008a28 <HAL_DMA_Abort_IT+0x1d8>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d004      	beq.n	8008918 <HAL_DMA_Abort_IT+0xc8>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a46      	ldr	r2, [pc, #280]	@ (8008a2c <HAL_DMA_Abort_IT+0x1dc>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d101      	bne.n	800891c <HAL_DMA_Abort_IT+0xcc>
 8008918:	2301      	movs	r3, #1
 800891a:	e000      	b.n	800891e <HAL_DMA_Abort_IT+0xce>
 800891c:	2300      	movs	r3, #0
 800891e:	2b00      	cmp	r3, #0
 8008920:	f000 8086 	beq.w	8008a30 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2204      	movs	r2, #4
 8008928:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a2f      	ldr	r2, [pc, #188]	@ (80089f0 <HAL_DMA_Abort_IT+0x1a0>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d04a      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4a2e      	ldr	r2, [pc, #184]	@ (80089f4 <HAL_DMA_Abort_IT+0x1a4>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d045      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a2c      	ldr	r2, [pc, #176]	@ (80089f8 <HAL_DMA_Abort_IT+0x1a8>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d040      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	4a2b      	ldr	r2, [pc, #172]	@ (80089fc <HAL_DMA_Abort_IT+0x1ac>)
 8008950:	4293      	cmp	r3, r2
 8008952:	d03b      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4a29      	ldr	r2, [pc, #164]	@ (8008a00 <HAL_DMA_Abort_IT+0x1b0>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d036      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a28      	ldr	r2, [pc, #160]	@ (8008a04 <HAL_DMA_Abort_IT+0x1b4>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d031      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a26      	ldr	r2, [pc, #152]	@ (8008a08 <HAL_DMA_Abort_IT+0x1b8>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d02c      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a25      	ldr	r2, [pc, #148]	@ (8008a0c <HAL_DMA_Abort_IT+0x1bc>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d027      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a23      	ldr	r2, [pc, #140]	@ (8008a10 <HAL_DMA_Abort_IT+0x1c0>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d022      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a22      	ldr	r2, [pc, #136]	@ (8008a14 <HAL_DMA_Abort_IT+0x1c4>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d01d      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a20      	ldr	r2, [pc, #128]	@ (8008a18 <HAL_DMA_Abort_IT+0x1c8>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d018      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a1f      	ldr	r2, [pc, #124]	@ (8008a1c <HAL_DMA_Abort_IT+0x1cc>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d013      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a1d      	ldr	r2, [pc, #116]	@ (8008a20 <HAL_DMA_Abort_IT+0x1d0>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d00e      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a1c      	ldr	r2, [pc, #112]	@ (8008a24 <HAL_DMA_Abort_IT+0x1d4>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d009      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a1a      	ldr	r2, [pc, #104]	@ (8008a28 <HAL_DMA_Abort_IT+0x1d8>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d004      	beq.n	80089cc <HAL_DMA_Abort_IT+0x17c>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a19      	ldr	r2, [pc, #100]	@ (8008a2c <HAL_DMA_Abort_IT+0x1dc>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d108      	bne.n	80089de <HAL_DMA_Abort_IT+0x18e>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	681a      	ldr	r2, [r3, #0]
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f022 0201 	bic.w	r2, r2, #1
 80089da:	601a      	str	r2, [r3, #0]
 80089dc:	e178      	b.n	8008cd0 <HAL_DMA_Abort_IT+0x480>
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f022 0201 	bic.w	r2, r2, #1
 80089ec:	601a      	str	r2, [r3, #0]
 80089ee:	e16f      	b.n	8008cd0 <HAL_DMA_Abort_IT+0x480>
 80089f0:	40020010 	.word	0x40020010
 80089f4:	40020028 	.word	0x40020028
 80089f8:	40020040 	.word	0x40020040
 80089fc:	40020058 	.word	0x40020058
 8008a00:	40020070 	.word	0x40020070
 8008a04:	40020088 	.word	0x40020088
 8008a08:	400200a0 	.word	0x400200a0
 8008a0c:	400200b8 	.word	0x400200b8
 8008a10:	40020410 	.word	0x40020410
 8008a14:	40020428 	.word	0x40020428
 8008a18:	40020440 	.word	0x40020440
 8008a1c:	40020458 	.word	0x40020458
 8008a20:	40020470 	.word	0x40020470
 8008a24:	40020488 	.word	0x40020488
 8008a28:	400204a0 	.word	0x400204a0
 8008a2c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f022 020e 	bic.w	r2, r2, #14
 8008a3e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a6c      	ldr	r2, [pc, #432]	@ (8008bf8 <HAL_DMA_Abort_IT+0x3a8>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d04a      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a6b      	ldr	r2, [pc, #428]	@ (8008bfc <HAL_DMA_Abort_IT+0x3ac>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d045      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a69      	ldr	r2, [pc, #420]	@ (8008c00 <HAL_DMA_Abort_IT+0x3b0>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d040      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a68      	ldr	r2, [pc, #416]	@ (8008c04 <HAL_DMA_Abort_IT+0x3b4>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d03b      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a66      	ldr	r2, [pc, #408]	@ (8008c08 <HAL_DMA_Abort_IT+0x3b8>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d036      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a65      	ldr	r2, [pc, #404]	@ (8008c0c <HAL_DMA_Abort_IT+0x3bc>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d031      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a63      	ldr	r2, [pc, #396]	@ (8008c10 <HAL_DMA_Abort_IT+0x3c0>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d02c      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a62      	ldr	r2, [pc, #392]	@ (8008c14 <HAL_DMA_Abort_IT+0x3c4>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d027      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a60      	ldr	r2, [pc, #384]	@ (8008c18 <HAL_DMA_Abort_IT+0x3c8>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d022      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a5f      	ldr	r2, [pc, #380]	@ (8008c1c <HAL_DMA_Abort_IT+0x3cc>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d01d      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a5d      	ldr	r2, [pc, #372]	@ (8008c20 <HAL_DMA_Abort_IT+0x3d0>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d018      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4a5c      	ldr	r2, [pc, #368]	@ (8008c24 <HAL_DMA_Abort_IT+0x3d4>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d013      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4a5a      	ldr	r2, [pc, #360]	@ (8008c28 <HAL_DMA_Abort_IT+0x3d8>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d00e      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a59      	ldr	r2, [pc, #356]	@ (8008c2c <HAL_DMA_Abort_IT+0x3dc>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d009      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	4a57      	ldr	r2, [pc, #348]	@ (8008c30 <HAL_DMA_Abort_IT+0x3e0>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d004      	beq.n	8008ae0 <HAL_DMA_Abort_IT+0x290>
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4a56      	ldr	r2, [pc, #344]	@ (8008c34 <HAL_DMA_Abort_IT+0x3e4>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d108      	bne.n	8008af2 <HAL_DMA_Abort_IT+0x2a2>
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	681a      	ldr	r2, [r3, #0]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f022 0201 	bic.w	r2, r2, #1
 8008aee:	601a      	str	r2, [r3, #0]
 8008af0:	e007      	b.n	8008b02 <HAL_DMA_Abort_IT+0x2b2>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	681a      	ldr	r2, [r3, #0]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f022 0201 	bic.w	r2, r2, #1
 8008b00:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4a3c      	ldr	r2, [pc, #240]	@ (8008bf8 <HAL_DMA_Abort_IT+0x3a8>)
 8008b08:	4293      	cmp	r3, r2
 8008b0a:	d072      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a3a      	ldr	r2, [pc, #232]	@ (8008bfc <HAL_DMA_Abort_IT+0x3ac>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d06d      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	4a39      	ldr	r2, [pc, #228]	@ (8008c00 <HAL_DMA_Abort_IT+0x3b0>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d068      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	4a37      	ldr	r2, [pc, #220]	@ (8008c04 <HAL_DMA_Abort_IT+0x3b4>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d063      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	4a36      	ldr	r2, [pc, #216]	@ (8008c08 <HAL_DMA_Abort_IT+0x3b8>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d05e      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4a34      	ldr	r2, [pc, #208]	@ (8008c0c <HAL_DMA_Abort_IT+0x3bc>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d059      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a33      	ldr	r2, [pc, #204]	@ (8008c10 <HAL_DMA_Abort_IT+0x3c0>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d054      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4a31      	ldr	r2, [pc, #196]	@ (8008c14 <HAL_DMA_Abort_IT+0x3c4>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d04f      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4a30      	ldr	r2, [pc, #192]	@ (8008c18 <HAL_DMA_Abort_IT+0x3c8>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d04a      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4a2e      	ldr	r2, [pc, #184]	@ (8008c1c <HAL_DMA_Abort_IT+0x3cc>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d045      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	4a2d      	ldr	r2, [pc, #180]	@ (8008c20 <HAL_DMA_Abort_IT+0x3d0>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d040      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a2b      	ldr	r2, [pc, #172]	@ (8008c24 <HAL_DMA_Abort_IT+0x3d4>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d03b      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4a2a      	ldr	r2, [pc, #168]	@ (8008c28 <HAL_DMA_Abort_IT+0x3d8>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d036      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a28      	ldr	r2, [pc, #160]	@ (8008c2c <HAL_DMA_Abort_IT+0x3dc>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d031      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4a27      	ldr	r2, [pc, #156]	@ (8008c30 <HAL_DMA_Abort_IT+0x3e0>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d02c      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a25      	ldr	r2, [pc, #148]	@ (8008c34 <HAL_DMA_Abort_IT+0x3e4>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d027      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a24      	ldr	r2, [pc, #144]	@ (8008c38 <HAL_DMA_Abort_IT+0x3e8>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d022      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4a22      	ldr	r2, [pc, #136]	@ (8008c3c <HAL_DMA_Abort_IT+0x3ec>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d01d      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4a21      	ldr	r2, [pc, #132]	@ (8008c40 <HAL_DMA_Abort_IT+0x3f0>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d018      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4a1f      	ldr	r2, [pc, #124]	@ (8008c44 <HAL_DMA_Abort_IT+0x3f4>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d013      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4a1e      	ldr	r2, [pc, #120]	@ (8008c48 <HAL_DMA_Abort_IT+0x3f8>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d00e      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4a1c      	ldr	r2, [pc, #112]	@ (8008c4c <HAL_DMA_Abort_IT+0x3fc>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d009      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a1b      	ldr	r2, [pc, #108]	@ (8008c50 <HAL_DMA_Abort_IT+0x400>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d004      	beq.n	8008bf2 <HAL_DMA_Abort_IT+0x3a2>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4a19      	ldr	r2, [pc, #100]	@ (8008c54 <HAL_DMA_Abort_IT+0x404>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d132      	bne.n	8008c58 <HAL_DMA_Abort_IT+0x408>
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	e031      	b.n	8008c5a <HAL_DMA_Abort_IT+0x40a>
 8008bf6:	bf00      	nop
 8008bf8:	40020010 	.word	0x40020010
 8008bfc:	40020028 	.word	0x40020028
 8008c00:	40020040 	.word	0x40020040
 8008c04:	40020058 	.word	0x40020058
 8008c08:	40020070 	.word	0x40020070
 8008c0c:	40020088 	.word	0x40020088
 8008c10:	400200a0 	.word	0x400200a0
 8008c14:	400200b8 	.word	0x400200b8
 8008c18:	40020410 	.word	0x40020410
 8008c1c:	40020428 	.word	0x40020428
 8008c20:	40020440 	.word	0x40020440
 8008c24:	40020458 	.word	0x40020458
 8008c28:	40020470 	.word	0x40020470
 8008c2c:	40020488 	.word	0x40020488
 8008c30:	400204a0 	.word	0x400204a0
 8008c34:	400204b8 	.word	0x400204b8
 8008c38:	58025408 	.word	0x58025408
 8008c3c:	5802541c 	.word	0x5802541c
 8008c40:	58025430 	.word	0x58025430
 8008c44:	58025444 	.word	0x58025444
 8008c48:	58025458 	.word	0x58025458
 8008c4c:	5802546c 	.word	0x5802546c
 8008c50:	58025480 	.word	0x58025480
 8008c54:	58025494 	.word	0x58025494
 8008c58:	2300      	movs	r3, #0
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d028      	beq.n	8008cb0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c62:	681a      	ldr	r2, [r3, #0]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c68:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008c6c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c72:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c78:	f003 031f 	and.w	r3, r3, #31
 8008c7c:	2201      	movs	r2, #1
 8008c7e:	409a      	lsls	r2, r3
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008c8c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d00c      	beq.n	8008cb0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ca0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008ca4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008caa:	687a      	ldr	r2, [r7, #4]
 8008cac:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008cae:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d003      	beq.n	8008cd0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008cd0:	2300      	movs	r3, #0
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3710      	adds	r7, #16
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
 8008cda:	bf00      	nop

08008cdc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b08a      	sub	sp, #40	@ 0x28
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008ce8:	4b67      	ldr	r3, [pc, #412]	@ (8008e88 <HAL_DMA_IRQHandler+0x1ac>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a67      	ldr	r2, [pc, #412]	@ (8008e8c <HAL_DMA_IRQHandler+0x1b0>)
 8008cee:	fba2 2303 	umull	r2, r3, r2, r3
 8008cf2:	0a9b      	lsrs	r3, r3, #10
 8008cf4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cfa:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d00:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8008d02:	6a3b      	ldr	r3, [r7, #32]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8008d08:	69fb      	ldr	r3, [r7, #28]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a5f      	ldr	r2, [pc, #380]	@ (8008e90 <HAL_DMA_IRQHandler+0x1b4>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d04a      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a5d      	ldr	r2, [pc, #372]	@ (8008e94 <HAL_DMA_IRQHandler+0x1b8>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d045      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a5c      	ldr	r2, [pc, #368]	@ (8008e98 <HAL_DMA_IRQHandler+0x1bc>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d040      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a5a      	ldr	r2, [pc, #360]	@ (8008e9c <HAL_DMA_IRQHandler+0x1c0>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d03b      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4a59      	ldr	r2, [pc, #356]	@ (8008ea0 <HAL_DMA_IRQHandler+0x1c4>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d036      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	4a57      	ldr	r2, [pc, #348]	@ (8008ea4 <HAL_DMA_IRQHandler+0x1c8>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d031      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	4a56      	ldr	r2, [pc, #344]	@ (8008ea8 <HAL_DMA_IRQHandler+0x1cc>)
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d02c      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	4a54      	ldr	r2, [pc, #336]	@ (8008eac <HAL_DMA_IRQHandler+0x1d0>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d027      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	4a53      	ldr	r2, [pc, #332]	@ (8008eb0 <HAL_DMA_IRQHandler+0x1d4>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d022      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a51      	ldr	r2, [pc, #324]	@ (8008eb4 <HAL_DMA_IRQHandler+0x1d8>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d01d      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4a50      	ldr	r2, [pc, #320]	@ (8008eb8 <HAL_DMA_IRQHandler+0x1dc>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d018      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4a4e      	ldr	r2, [pc, #312]	@ (8008ebc <HAL_DMA_IRQHandler+0x1e0>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d013      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a4d      	ldr	r2, [pc, #308]	@ (8008ec0 <HAL_DMA_IRQHandler+0x1e4>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d00e      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4a4b      	ldr	r2, [pc, #300]	@ (8008ec4 <HAL_DMA_IRQHandler+0x1e8>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d009      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4a4a      	ldr	r2, [pc, #296]	@ (8008ec8 <HAL_DMA_IRQHandler+0x1ec>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d004      	beq.n	8008dae <HAL_DMA_IRQHandler+0xd2>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a48      	ldr	r2, [pc, #288]	@ (8008ecc <HAL_DMA_IRQHandler+0x1f0>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d101      	bne.n	8008db2 <HAL_DMA_IRQHandler+0xd6>
 8008dae:	2301      	movs	r3, #1
 8008db0:	e000      	b.n	8008db4 <HAL_DMA_IRQHandler+0xd8>
 8008db2:	2300      	movs	r3, #0
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	f000 842b 	beq.w	8009610 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008dbe:	f003 031f 	and.w	r3, r3, #31
 8008dc2:	2208      	movs	r2, #8
 8008dc4:	409a      	lsls	r2, r3
 8008dc6:	69bb      	ldr	r3, [r7, #24]
 8008dc8:	4013      	ands	r3, r2
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	f000 80a2 	beq.w	8008f14 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a2e      	ldr	r2, [pc, #184]	@ (8008e90 <HAL_DMA_IRQHandler+0x1b4>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d04a      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a2d      	ldr	r2, [pc, #180]	@ (8008e94 <HAL_DMA_IRQHandler+0x1b8>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d045      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a2b      	ldr	r2, [pc, #172]	@ (8008e98 <HAL_DMA_IRQHandler+0x1bc>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d040      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4a2a      	ldr	r2, [pc, #168]	@ (8008e9c <HAL_DMA_IRQHandler+0x1c0>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d03b      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a28      	ldr	r2, [pc, #160]	@ (8008ea0 <HAL_DMA_IRQHandler+0x1c4>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d036      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a27      	ldr	r2, [pc, #156]	@ (8008ea4 <HAL_DMA_IRQHandler+0x1c8>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d031      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a25      	ldr	r2, [pc, #148]	@ (8008ea8 <HAL_DMA_IRQHandler+0x1cc>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d02c      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a24      	ldr	r2, [pc, #144]	@ (8008eac <HAL_DMA_IRQHandler+0x1d0>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d027      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a22      	ldr	r2, [pc, #136]	@ (8008eb0 <HAL_DMA_IRQHandler+0x1d4>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d022      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a21      	ldr	r2, [pc, #132]	@ (8008eb4 <HAL_DMA_IRQHandler+0x1d8>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d01d      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a1f      	ldr	r2, [pc, #124]	@ (8008eb8 <HAL_DMA_IRQHandler+0x1dc>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d018      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4a1e      	ldr	r2, [pc, #120]	@ (8008ebc <HAL_DMA_IRQHandler+0x1e0>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d013      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a1c      	ldr	r2, [pc, #112]	@ (8008ec0 <HAL_DMA_IRQHandler+0x1e4>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d00e      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	4a1b      	ldr	r2, [pc, #108]	@ (8008ec4 <HAL_DMA_IRQHandler+0x1e8>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d009      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4a19      	ldr	r2, [pc, #100]	@ (8008ec8 <HAL_DMA_IRQHandler+0x1ec>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d004      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x194>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4a18      	ldr	r2, [pc, #96]	@ (8008ecc <HAL_DMA_IRQHandler+0x1f0>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d12f      	bne.n	8008ed0 <HAL_DMA_IRQHandler+0x1f4>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f003 0304 	and.w	r3, r3, #4
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	bf14      	ite	ne
 8008e7e:	2301      	movne	r3, #1
 8008e80:	2300      	moveq	r3, #0
 8008e82:	b2db      	uxtb	r3, r3
 8008e84:	e02e      	b.n	8008ee4 <HAL_DMA_IRQHandler+0x208>
 8008e86:	bf00      	nop
 8008e88:	24000000 	.word	0x24000000
 8008e8c:	1b4e81b5 	.word	0x1b4e81b5
 8008e90:	40020010 	.word	0x40020010
 8008e94:	40020028 	.word	0x40020028
 8008e98:	40020040 	.word	0x40020040
 8008e9c:	40020058 	.word	0x40020058
 8008ea0:	40020070 	.word	0x40020070
 8008ea4:	40020088 	.word	0x40020088
 8008ea8:	400200a0 	.word	0x400200a0
 8008eac:	400200b8 	.word	0x400200b8
 8008eb0:	40020410 	.word	0x40020410
 8008eb4:	40020428 	.word	0x40020428
 8008eb8:	40020440 	.word	0x40020440
 8008ebc:	40020458 	.word	0x40020458
 8008ec0:	40020470 	.word	0x40020470
 8008ec4:	40020488 	.word	0x40020488
 8008ec8:	400204a0 	.word	0x400204a0
 8008ecc:	400204b8 	.word	0x400204b8
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f003 0308 	and.w	r3, r3, #8
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	bf14      	ite	ne
 8008ede:	2301      	movne	r3, #1
 8008ee0:	2300      	moveq	r3, #0
 8008ee2:	b2db      	uxtb	r3, r3
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d015      	beq.n	8008f14 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	681a      	ldr	r2, [r3, #0]
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f022 0204 	bic.w	r2, r2, #4
 8008ef6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008efc:	f003 031f 	and.w	r3, r3, #31
 8008f00:	2208      	movs	r2, #8
 8008f02:	409a      	lsls	r2, r3
 8008f04:	6a3b      	ldr	r3, [r7, #32]
 8008f06:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f0c:	f043 0201 	orr.w	r2, r3, #1
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f18:	f003 031f 	and.w	r3, r3, #31
 8008f1c:	69ba      	ldr	r2, [r7, #24]
 8008f1e:	fa22 f303 	lsr.w	r3, r2, r3
 8008f22:	f003 0301 	and.w	r3, r3, #1
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d06e      	beq.n	8009008 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4a69      	ldr	r2, [pc, #420]	@ (80090d4 <HAL_DMA_IRQHandler+0x3f8>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d04a      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4a67      	ldr	r2, [pc, #412]	@ (80090d8 <HAL_DMA_IRQHandler+0x3fc>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d045      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a66      	ldr	r2, [pc, #408]	@ (80090dc <HAL_DMA_IRQHandler+0x400>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d040      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a64      	ldr	r2, [pc, #400]	@ (80090e0 <HAL_DMA_IRQHandler+0x404>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d03b      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a63      	ldr	r2, [pc, #396]	@ (80090e4 <HAL_DMA_IRQHandler+0x408>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d036      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a61      	ldr	r2, [pc, #388]	@ (80090e8 <HAL_DMA_IRQHandler+0x40c>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d031      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a60      	ldr	r2, [pc, #384]	@ (80090ec <HAL_DMA_IRQHandler+0x410>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d02c      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a5e      	ldr	r2, [pc, #376]	@ (80090f0 <HAL_DMA_IRQHandler+0x414>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d027      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4a5d      	ldr	r2, [pc, #372]	@ (80090f4 <HAL_DMA_IRQHandler+0x418>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d022      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a5b      	ldr	r2, [pc, #364]	@ (80090f8 <HAL_DMA_IRQHandler+0x41c>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d01d      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a5a      	ldr	r2, [pc, #360]	@ (80090fc <HAL_DMA_IRQHandler+0x420>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d018      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a58      	ldr	r2, [pc, #352]	@ (8009100 <HAL_DMA_IRQHandler+0x424>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d013      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a57      	ldr	r2, [pc, #348]	@ (8009104 <HAL_DMA_IRQHandler+0x428>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d00e      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a55      	ldr	r2, [pc, #340]	@ (8009108 <HAL_DMA_IRQHandler+0x42c>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d009      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4a54      	ldr	r2, [pc, #336]	@ (800910c <HAL_DMA_IRQHandler+0x430>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d004      	beq.n	8008fca <HAL_DMA_IRQHandler+0x2ee>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4a52      	ldr	r2, [pc, #328]	@ (8009110 <HAL_DMA_IRQHandler+0x434>)
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d10a      	bne.n	8008fe0 <HAL_DMA_IRQHandler+0x304>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	695b      	ldr	r3, [r3, #20]
 8008fd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	bf14      	ite	ne
 8008fd8:	2301      	movne	r3, #1
 8008fda:	2300      	moveq	r3, #0
 8008fdc:	b2db      	uxtb	r3, r3
 8008fde:	e003      	b.n	8008fe8 <HAL_DMA_IRQHandler+0x30c>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d00d      	beq.n	8009008 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ff0:	f003 031f 	and.w	r3, r3, #31
 8008ff4:	2201      	movs	r2, #1
 8008ff6:	409a      	lsls	r2, r3
 8008ff8:	6a3b      	ldr	r3, [r7, #32]
 8008ffa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009000:	f043 0202 	orr.w	r2, r3, #2
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800900c:	f003 031f 	and.w	r3, r3, #31
 8009010:	2204      	movs	r2, #4
 8009012:	409a      	lsls	r2, r3
 8009014:	69bb      	ldr	r3, [r7, #24]
 8009016:	4013      	ands	r3, r2
 8009018:	2b00      	cmp	r3, #0
 800901a:	f000 808f 	beq.w	800913c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4a2c      	ldr	r2, [pc, #176]	@ (80090d4 <HAL_DMA_IRQHandler+0x3f8>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d04a      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a2a      	ldr	r2, [pc, #168]	@ (80090d8 <HAL_DMA_IRQHandler+0x3fc>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d045      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4a29      	ldr	r2, [pc, #164]	@ (80090dc <HAL_DMA_IRQHandler+0x400>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d040      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a27      	ldr	r2, [pc, #156]	@ (80090e0 <HAL_DMA_IRQHandler+0x404>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d03b      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a26      	ldr	r2, [pc, #152]	@ (80090e4 <HAL_DMA_IRQHandler+0x408>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d036      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a24      	ldr	r2, [pc, #144]	@ (80090e8 <HAL_DMA_IRQHandler+0x40c>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d031      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a23      	ldr	r2, [pc, #140]	@ (80090ec <HAL_DMA_IRQHandler+0x410>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d02c      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a21      	ldr	r2, [pc, #132]	@ (80090f0 <HAL_DMA_IRQHandler+0x414>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d027      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4a20      	ldr	r2, [pc, #128]	@ (80090f4 <HAL_DMA_IRQHandler+0x418>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d022      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a1e      	ldr	r2, [pc, #120]	@ (80090f8 <HAL_DMA_IRQHandler+0x41c>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d01d      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	4a1d      	ldr	r2, [pc, #116]	@ (80090fc <HAL_DMA_IRQHandler+0x420>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d018      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	4a1b      	ldr	r2, [pc, #108]	@ (8009100 <HAL_DMA_IRQHandler+0x424>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d013      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	4a1a      	ldr	r2, [pc, #104]	@ (8009104 <HAL_DMA_IRQHandler+0x428>)
 800909c:	4293      	cmp	r3, r2
 800909e:	d00e      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a18      	ldr	r2, [pc, #96]	@ (8009108 <HAL_DMA_IRQHandler+0x42c>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d009      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	4a17      	ldr	r2, [pc, #92]	@ (800910c <HAL_DMA_IRQHandler+0x430>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d004      	beq.n	80090be <HAL_DMA_IRQHandler+0x3e2>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a15      	ldr	r2, [pc, #84]	@ (8009110 <HAL_DMA_IRQHandler+0x434>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d12a      	bne.n	8009114 <HAL_DMA_IRQHandler+0x438>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f003 0302 	and.w	r3, r3, #2
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	bf14      	ite	ne
 80090cc:	2301      	movne	r3, #1
 80090ce:	2300      	moveq	r3, #0
 80090d0:	b2db      	uxtb	r3, r3
 80090d2:	e023      	b.n	800911c <HAL_DMA_IRQHandler+0x440>
 80090d4:	40020010 	.word	0x40020010
 80090d8:	40020028 	.word	0x40020028
 80090dc:	40020040 	.word	0x40020040
 80090e0:	40020058 	.word	0x40020058
 80090e4:	40020070 	.word	0x40020070
 80090e8:	40020088 	.word	0x40020088
 80090ec:	400200a0 	.word	0x400200a0
 80090f0:	400200b8 	.word	0x400200b8
 80090f4:	40020410 	.word	0x40020410
 80090f8:	40020428 	.word	0x40020428
 80090fc:	40020440 	.word	0x40020440
 8009100:	40020458 	.word	0x40020458
 8009104:	40020470 	.word	0x40020470
 8009108:	40020488 	.word	0x40020488
 800910c:	400204a0 	.word	0x400204a0
 8009110:	400204b8 	.word	0x400204b8
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2300      	movs	r3, #0
 800911c:	2b00      	cmp	r3, #0
 800911e:	d00d      	beq.n	800913c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009124:	f003 031f 	and.w	r3, r3, #31
 8009128:	2204      	movs	r2, #4
 800912a:	409a      	lsls	r2, r3
 800912c:	6a3b      	ldr	r3, [r7, #32]
 800912e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009134:	f043 0204 	orr.w	r2, r3, #4
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009140:	f003 031f 	and.w	r3, r3, #31
 8009144:	2210      	movs	r2, #16
 8009146:	409a      	lsls	r2, r3
 8009148:	69bb      	ldr	r3, [r7, #24]
 800914a:	4013      	ands	r3, r2
 800914c:	2b00      	cmp	r3, #0
 800914e:	f000 80a6 	beq.w	800929e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a85      	ldr	r2, [pc, #532]	@ (800936c <HAL_DMA_IRQHandler+0x690>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d04a      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a83      	ldr	r2, [pc, #524]	@ (8009370 <HAL_DMA_IRQHandler+0x694>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d045      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a82      	ldr	r2, [pc, #520]	@ (8009374 <HAL_DMA_IRQHandler+0x698>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d040      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a80      	ldr	r2, [pc, #512]	@ (8009378 <HAL_DMA_IRQHandler+0x69c>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d03b      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4a7f      	ldr	r2, [pc, #508]	@ (800937c <HAL_DMA_IRQHandler+0x6a0>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d036      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	4a7d      	ldr	r2, [pc, #500]	@ (8009380 <HAL_DMA_IRQHandler+0x6a4>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d031      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	4a7c      	ldr	r2, [pc, #496]	@ (8009384 <HAL_DMA_IRQHandler+0x6a8>)
 8009194:	4293      	cmp	r3, r2
 8009196:	d02c      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4a7a      	ldr	r2, [pc, #488]	@ (8009388 <HAL_DMA_IRQHandler+0x6ac>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d027      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a79      	ldr	r2, [pc, #484]	@ (800938c <HAL_DMA_IRQHandler+0x6b0>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d022      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a77      	ldr	r2, [pc, #476]	@ (8009390 <HAL_DMA_IRQHandler+0x6b4>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d01d      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a76      	ldr	r2, [pc, #472]	@ (8009394 <HAL_DMA_IRQHandler+0x6b8>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d018      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4a74      	ldr	r2, [pc, #464]	@ (8009398 <HAL_DMA_IRQHandler+0x6bc>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d013      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a73      	ldr	r2, [pc, #460]	@ (800939c <HAL_DMA_IRQHandler+0x6c0>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d00e      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a71      	ldr	r2, [pc, #452]	@ (80093a0 <HAL_DMA_IRQHandler+0x6c4>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d009      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a70      	ldr	r2, [pc, #448]	@ (80093a4 <HAL_DMA_IRQHandler+0x6c8>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d004      	beq.n	80091f2 <HAL_DMA_IRQHandler+0x516>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4a6e      	ldr	r2, [pc, #440]	@ (80093a8 <HAL_DMA_IRQHandler+0x6cc>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d10a      	bne.n	8009208 <HAL_DMA_IRQHandler+0x52c>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f003 0308 	and.w	r3, r3, #8
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	bf14      	ite	ne
 8009200:	2301      	movne	r3, #1
 8009202:	2300      	moveq	r3, #0
 8009204:	b2db      	uxtb	r3, r3
 8009206:	e009      	b.n	800921c <HAL_DMA_IRQHandler+0x540>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f003 0304 	and.w	r3, r3, #4
 8009212:	2b00      	cmp	r3, #0
 8009214:	bf14      	ite	ne
 8009216:	2301      	movne	r3, #1
 8009218:	2300      	moveq	r3, #0
 800921a:	b2db      	uxtb	r3, r3
 800921c:	2b00      	cmp	r3, #0
 800921e:	d03e      	beq.n	800929e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009224:	f003 031f 	and.w	r3, r3, #31
 8009228:	2210      	movs	r2, #16
 800922a:	409a      	lsls	r2, r3
 800922c:	6a3b      	ldr	r3, [r7, #32]
 800922e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800923a:	2b00      	cmp	r3, #0
 800923c:	d018      	beq.n	8009270 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009248:	2b00      	cmp	r3, #0
 800924a:	d108      	bne.n	800925e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009250:	2b00      	cmp	r3, #0
 8009252:	d024      	beq.n	800929e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	4798      	blx	r3
 800925c:	e01f      	b.n	800929e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009262:	2b00      	cmp	r3, #0
 8009264:	d01b      	beq.n	800929e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	4798      	blx	r3
 800926e:	e016      	b.n	800929e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800927a:	2b00      	cmp	r3, #0
 800927c:	d107      	bne.n	800928e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	681a      	ldr	r2, [r3, #0]
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	f022 0208 	bic.w	r2, r2, #8
 800928c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009292:	2b00      	cmp	r3, #0
 8009294:	d003      	beq.n	800929e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092a2:	f003 031f 	and.w	r3, r3, #31
 80092a6:	2220      	movs	r2, #32
 80092a8:	409a      	lsls	r2, r3
 80092aa:	69bb      	ldr	r3, [r7, #24]
 80092ac:	4013      	ands	r3, r2
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	f000 8110 	beq.w	80094d4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4a2c      	ldr	r2, [pc, #176]	@ (800936c <HAL_DMA_IRQHandler+0x690>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d04a      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	4a2b      	ldr	r2, [pc, #172]	@ (8009370 <HAL_DMA_IRQHandler+0x694>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d045      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4a29      	ldr	r2, [pc, #164]	@ (8009374 <HAL_DMA_IRQHandler+0x698>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d040      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a28      	ldr	r2, [pc, #160]	@ (8009378 <HAL_DMA_IRQHandler+0x69c>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	d03b      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a26      	ldr	r2, [pc, #152]	@ (800937c <HAL_DMA_IRQHandler+0x6a0>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d036      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4a25      	ldr	r2, [pc, #148]	@ (8009380 <HAL_DMA_IRQHandler+0x6a4>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d031      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a23      	ldr	r2, [pc, #140]	@ (8009384 <HAL_DMA_IRQHandler+0x6a8>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d02c      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a22      	ldr	r2, [pc, #136]	@ (8009388 <HAL_DMA_IRQHandler+0x6ac>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d027      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4a20      	ldr	r2, [pc, #128]	@ (800938c <HAL_DMA_IRQHandler+0x6b0>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d022      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4a1f      	ldr	r2, [pc, #124]	@ (8009390 <HAL_DMA_IRQHandler+0x6b4>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d01d      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4a1d      	ldr	r2, [pc, #116]	@ (8009394 <HAL_DMA_IRQHandler+0x6b8>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d018      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a1c      	ldr	r2, [pc, #112]	@ (8009398 <HAL_DMA_IRQHandler+0x6bc>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d013      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a1a      	ldr	r2, [pc, #104]	@ (800939c <HAL_DMA_IRQHandler+0x6c0>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d00e      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a19      	ldr	r2, [pc, #100]	@ (80093a0 <HAL_DMA_IRQHandler+0x6c4>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d009      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a17      	ldr	r2, [pc, #92]	@ (80093a4 <HAL_DMA_IRQHandler+0x6c8>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d004      	beq.n	8009354 <HAL_DMA_IRQHandler+0x678>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4a16      	ldr	r2, [pc, #88]	@ (80093a8 <HAL_DMA_IRQHandler+0x6cc>)
 8009350:	4293      	cmp	r3, r2
 8009352:	d12b      	bne.n	80093ac <HAL_DMA_IRQHandler+0x6d0>
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f003 0310 	and.w	r3, r3, #16
 800935e:	2b00      	cmp	r3, #0
 8009360:	bf14      	ite	ne
 8009362:	2301      	movne	r3, #1
 8009364:	2300      	moveq	r3, #0
 8009366:	b2db      	uxtb	r3, r3
 8009368:	e02a      	b.n	80093c0 <HAL_DMA_IRQHandler+0x6e4>
 800936a:	bf00      	nop
 800936c:	40020010 	.word	0x40020010
 8009370:	40020028 	.word	0x40020028
 8009374:	40020040 	.word	0x40020040
 8009378:	40020058 	.word	0x40020058
 800937c:	40020070 	.word	0x40020070
 8009380:	40020088 	.word	0x40020088
 8009384:	400200a0 	.word	0x400200a0
 8009388:	400200b8 	.word	0x400200b8
 800938c:	40020410 	.word	0x40020410
 8009390:	40020428 	.word	0x40020428
 8009394:	40020440 	.word	0x40020440
 8009398:	40020458 	.word	0x40020458
 800939c:	40020470 	.word	0x40020470
 80093a0:	40020488 	.word	0x40020488
 80093a4:	400204a0 	.word	0x400204a0
 80093a8:	400204b8 	.word	0x400204b8
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f003 0302 	and.w	r3, r3, #2
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	bf14      	ite	ne
 80093ba:	2301      	movne	r3, #1
 80093bc:	2300      	moveq	r3, #0
 80093be:	b2db      	uxtb	r3, r3
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	f000 8087 	beq.w	80094d4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093ca:	f003 031f 	and.w	r3, r3, #31
 80093ce:	2220      	movs	r2, #32
 80093d0:	409a      	lsls	r2, r3
 80093d2:	6a3b      	ldr	r3, [r7, #32]
 80093d4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	2b04      	cmp	r3, #4
 80093e0:	d139      	bne.n	8009456 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	681a      	ldr	r2, [r3, #0]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f022 0216 	bic.w	r2, r2, #22
 80093f0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	695a      	ldr	r2, [r3, #20]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009400:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009406:	2b00      	cmp	r3, #0
 8009408:	d103      	bne.n	8009412 <HAL_DMA_IRQHandler+0x736>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800940e:	2b00      	cmp	r3, #0
 8009410:	d007      	beq.n	8009422 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	681a      	ldr	r2, [r3, #0]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f022 0208 	bic.w	r2, r2, #8
 8009420:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009426:	f003 031f 	and.w	r3, r3, #31
 800942a:	223f      	movs	r2, #63	@ 0x3f
 800942c:	409a      	lsls	r2, r3
 800942e:	6a3b      	ldr	r3, [r7, #32]
 8009430:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2201      	movs	r2, #1
 8009436:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2200      	movs	r2, #0
 800943e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009446:	2b00      	cmp	r3, #0
 8009448:	f000 834a 	beq.w	8009ae0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	4798      	blx	r3
          }
          return;
 8009454:	e344      	b.n	8009ae0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009460:	2b00      	cmp	r3, #0
 8009462:	d018      	beq.n	8009496 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800946e:	2b00      	cmp	r3, #0
 8009470:	d108      	bne.n	8009484 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009476:	2b00      	cmp	r3, #0
 8009478:	d02c      	beq.n	80094d4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	4798      	blx	r3
 8009482:	e027      	b.n	80094d4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009488:	2b00      	cmp	r3, #0
 800948a:	d023      	beq.n	80094d4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	4798      	blx	r3
 8009494:	e01e      	b.n	80094d4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d10f      	bne.n	80094c4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f022 0210 	bic.w	r2, r2, #16
 80094b2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2201      	movs	r2, #1
 80094b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2200      	movs	r2, #0
 80094c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d003      	beq.n	80094d4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094d8:	2b00      	cmp	r3, #0
 80094da:	f000 8306 	beq.w	8009aea <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094e2:	f003 0301 	and.w	r3, r3, #1
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	f000 8088 	beq.w	80095fc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2204      	movs	r2, #4
 80094f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a7a      	ldr	r2, [pc, #488]	@ (80096e4 <HAL_DMA_IRQHandler+0xa08>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d04a      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	4a79      	ldr	r2, [pc, #484]	@ (80096e8 <HAL_DMA_IRQHandler+0xa0c>)
 8009504:	4293      	cmp	r3, r2
 8009506:	d045      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4a77      	ldr	r2, [pc, #476]	@ (80096ec <HAL_DMA_IRQHandler+0xa10>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d040      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	4a76      	ldr	r2, [pc, #472]	@ (80096f0 <HAL_DMA_IRQHandler+0xa14>)
 8009518:	4293      	cmp	r3, r2
 800951a:	d03b      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4a74      	ldr	r2, [pc, #464]	@ (80096f4 <HAL_DMA_IRQHandler+0xa18>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d036      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	4a73      	ldr	r2, [pc, #460]	@ (80096f8 <HAL_DMA_IRQHandler+0xa1c>)
 800952c:	4293      	cmp	r3, r2
 800952e:	d031      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a71      	ldr	r2, [pc, #452]	@ (80096fc <HAL_DMA_IRQHandler+0xa20>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d02c      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4a70      	ldr	r2, [pc, #448]	@ (8009700 <HAL_DMA_IRQHandler+0xa24>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d027      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	4a6e      	ldr	r2, [pc, #440]	@ (8009704 <HAL_DMA_IRQHandler+0xa28>)
 800954a:	4293      	cmp	r3, r2
 800954c:	d022      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	4a6d      	ldr	r2, [pc, #436]	@ (8009708 <HAL_DMA_IRQHandler+0xa2c>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d01d      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a6b      	ldr	r2, [pc, #428]	@ (800970c <HAL_DMA_IRQHandler+0xa30>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d018      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	4a6a      	ldr	r2, [pc, #424]	@ (8009710 <HAL_DMA_IRQHandler+0xa34>)
 8009568:	4293      	cmp	r3, r2
 800956a:	d013      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a68      	ldr	r2, [pc, #416]	@ (8009714 <HAL_DMA_IRQHandler+0xa38>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d00e      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	4a67      	ldr	r2, [pc, #412]	@ (8009718 <HAL_DMA_IRQHandler+0xa3c>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d009      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	4a65      	ldr	r2, [pc, #404]	@ (800971c <HAL_DMA_IRQHandler+0xa40>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d004      	beq.n	8009594 <HAL_DMA_IRQHandler+0x8b8>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a64      	ldr	r2, [pc, #400]	@ (8009720 <HAL_DMA_IRQHandler+0xa44>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d108      	bne.n	80095a6 <HAL_DMA_IRQHandler+0x8ca>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	681a      	ldr	r2, [r3, #0]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f022 0201 	bic.w	r2, r2, #1
 80095a2:	601a      	str	r2, [r3, #0]
 80095a4:	e007      	b.n	80095b6 <HAL_DMA_IRQHandler+0x8da>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	681a      	ldr	r2, [r3, #0]
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f022 0201 	bic.w	r2, r2, #1
 80095b4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	3301      	adds	r3, #1
 80095ba:	60fb      	str	r3, [r7, #12]
 80095bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095be:	429a      	cmp	r2, r3
 80095c0:	d307      	bcc.n	80095d2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f003 0301 	and.w	r3, r3, #1
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d1f2      	bne.n	80095b6 <HAL_DMA_IRQHandler+0x8da>
 80095d0:	e000      	b.n	80095d4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80095d2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f003 0301 	and.w	r3, r3, #1
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d004      	beq.n	80095ec <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2203      	movs	r2, #3
 80095e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80095ea:	e003      	b.n	80095f4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2201      	movs	r2, #1
 80095f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009600:	2b00      	cmp	r3, #0
 8009602:	f000 8272 	beq.w	8009aea <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	4798      	blx	r3
 800960e:	e26c      	b.n	8009aea <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a43      	ldr	r2, [pc, #268]	@ (8009724 <HAL_DMA_IRQHandler+0xa48>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d022      	beq.n	8009660 <HAL_DMA_IRQHandler+0x984>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4a42      	ldr	r2, [pc, #264]	@ (8009728 <HAL_DMA_IRQHandler+0xa4c>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d01d      	beq.n	8009660 <HAL_DMA_IRQHandler+0x984>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a40      	ldr	r2, [pc, #256]	@ (800972c <HAL_DMA_IRQHandler+0xa50>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d018      	beq.n	8009660 <HAL_DMA_IRQHandler+0x984>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	4a3f      	ldr	r2, [pc, #252]	@ (8009730 <HAL_DMA_IRQHandler+0xa54>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d013      	beq.n	8009660 <HAL_DMA_IRQHandler+0x984>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a3d      	ldr	r2, [pc, #244]	@ (8009734 <HAL_DMA_IRQHandler+0xa58>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d00e      	beq.n	8009660 <HAL_DMA_IRQHandler+0x984>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	4a3c      	ldr	r2, [pc, #240]	@ (8009738 <HAL_DMA_IRQHandler+0xa5c>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d009      	beq.n	8009660 <HAL_DMA_IRQHandler+0x984>
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a3a      	ldr	r2, [pc, #232]	@ (800973c <HAL_DMA_IRQHandler+0xa60>)
 8009652:	4293      	cmp	r3, r2
 8009654:	d004      	beq.n	8009660 <HAL_DMA_IRQHandler+0x984>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a39      	ldr	r2, [pc, #228]	@ (8009740 <HAL_DMA_IRQHandler+0xa64>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d101      	bne.n	8009664 <HAL_DMA_IRQHandler+0x988>
 8009660:	2301      	movs	r3, #1
 8009662:	e000      	b.n	8009666 <HAL_DMA_IRQHandler+0x98a>
 8009664:	2300      	movs	r3, #0
 8009666:	2b00      	cmp	r3, #0
 8009668:	f000 823f 	beq.w	8009aea <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009678:	f003 031f 	and.w	r3, r3, #31
 800967c:	2204      	movs	r2, #4
 800967e:	409a      	lsls	r2, r3
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	4013      	ands	r3, r2
 8009684:	2b00      	cmp	r3, #0
 8009686:	f000 80cd 	beq.w	8009824 <HAL_DMA_IRQHandler+0xb48>
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	f003 0304 	and.w	r3, r3, #4
 8009690:	2b00      	cmp	r3, #0
 8009692:	f000 80c7 	beq.w	8009824 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800969a:	f003 031f 	and.w	r3, r3, #31
 800969e:	2204      	movs	r2, #4
 80096a0:	409a      	lsls	r2, r3
 80096a2:	69fb      	ldr	r3, [r7, #28]
 80096a4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d049      	beq.n	8009744 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80096b0:	693b      	ldr	r3, [r7, #16]
 80096b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d109      	bne.n	80096ce <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80096be:	2b00      	cmp	r3, #0
 80096c0:	f000 8210 	beq.w	8009ae4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80096cc:	e20a      	b.n	8009ae4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	f000 8206 	beq.w	8009ae4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80096e0:	e200      	b.n	8009ae4 <HAL_DMA_IRQHandler+0xe08>
 80096e2:	bf00      	nop
 80096e4:	40020010 	.word	0x40020010
 80096e8:	40020028 	.word	0x40020028
 80096ec:	40020040 	.word	0x40020040
 80096f0:	40020058 	.word	0x40020058
 80096f4:	40020070 	.word	0x40020070
 80096f8:	40020088 	.word	0x40020088
 80096fc:	400200a0 	.word	0x400200a0
 8009700:	400200b8 	.word	0x400200b8
 8009704:	40020410 	.word	0x40020410
 8009708:	40020428 	.word	0x40020428
 800970c:	40020440 	.word	0x40020440
 8009710:	40020458 	.word	0x40020458
 8009714:	40020470 	.word	0x40020470
 8009718:	40020488 	.word	0x40020488
 800971c:	400204a0 	.word	0x400204a0
 8009720:	400204b8 	.word	0x400204b8
 8009724:	58025408 	.word	0x58025408
 8009728:	5802541c 	.word	0x5802541c
 800972c:	58025430 	.word	0x58025430
 8009730:	58025444 	.word	0x58025444
 8009734:	58025458 	.word	0x58025458
 8009738:	5802546c 	.word	0x5802546c
 800973c:	58025480 	.word	0x58025480
 8009740:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	f003 0320 	and.w	r3, r3, #32
 800974a:	2b00      	cmp	r3, #0
 800974c:	d160      	bne.n	8009810 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4a7f      	ldr	r2, [pc, #508]	@ (8009950 <HAL_DMA_IRQHandler+0xc74>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d04a      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a7d      	ldr	r2, [pc, #500]	@ (8009954 <HAL_DMA_IRQHandler+0xc78>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d045      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a7c      	ldr	r2, [pc, #496]	@ (8009958 <HAL_DMA_IRQHandler+0xc7c>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d040      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a7a      	ldr	r2, [pc, #488]	@ (800995c <HAL_DMA_IRQHandler+0xc80>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d03b      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	4a79      	ldr	r2, [pc, #484]	@ (8009960 <HAL_DMA_IRQHandler+0xc84>)
 800977c:	4293      	cmp	r3, r2
 800977e:	d036      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	4a77      	ldr	r2, [pc, #476]	@ (8009964 <HAL_DMA_IRQHandler+0xc88>)
 8009786:	4293      	cmp	r3, r2
 8009788:	d031      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	4a76      	ldr	r2, [pc, #472]	@ (8009968 <HAL_DMA_IRQHandler+0xc8c>)
 8009790:	4293      	cmp	r3, r2
 8009792:	d02c      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4a74      	ldr	r2, [pc, #464]	@ (800996c <HAL_DMA_IRQHandler+0xc90>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d027      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4a73      	ldr	r2, [pc, #460]	@ (8009970 <HAL_DMA_IRQHandler+0xc94>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d022      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	4a71      	ldr	r2, [pc, #452]	@ (8009974 <HAL_DMA_IRQHandler+0xc98>)
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d01d      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	4a70      	ldr	r2, [pc, #448]	@ (8009978 <HAL_DMA_IRQHandler+0xc9c>)
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d018      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4a6e      	ldr	r2, [pc, #440]	@ (800997c <HAL_DMA_IRQHandler+0xca0>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d013      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	4a6d      	ldr	r2, [pc, #436]	@ (8009980 <HAL_DMA_IRQHandler+0xca4>)
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d00e      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	4a6b      	ldr	r2, [pc, #428]	@ (8009984 <HAL_DMA_IRQHandler+0xca8>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d009      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	4a6a      	ldr	r2, [pc, #424]	@ (8009988 <HAL_DMA_IRQHandler+0xcac>)
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d004      	beq.n	80097ee <HAL_DMA_IRQHandler+0xb12>
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	4a68      	ldr	r2, [pc, #416]	@ (800998c <HAL_DMA_IRQHandler+0xcb0>)
 80097ea:	4293      	cmp	r3, r2
 80097ec:	d108      	bne.n	8009800 <HAL_DMA_IRQHandler+0xb24>
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	681a      	ldr	r2, [r3, #0]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f022 0208 	bic.w	r2, r2, #8
 80097fc:	601a      	str	r2, [r3, #0]
 80097fe:	e007      	b.n	8009810 <HAL_DMA_IRQHandler+0xb34>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	681a      	ldr	r2, [r3, #0]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f022 0204 	bic.w	r2, r2, #4
 800980e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009814:	2b00      	cmp	r3, #0
 8009816:	f000 8165 	beq.w	8009ae4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009822:	e15f      	b.n	8009ae4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009828:	f003 031f 	and.w	r3, r3, #31
 800982c:	2202      	movs	r2, #2
 800982e:	409a      	lsls	r2, r3
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	4013      	ands	r3, r2
 8009834:	2b00      	cmp	r3, #0
 8009836:	f000 80c5 	beq.w	80099c4 <HAL_DMA_IRQHandler+0xce8>
 800983a:	693b      	ldr	r3, [r7, #16]
 800983c:	f003 0302 	and.w	r3, r3, #2
 8009840:	2b00      	cmp	r3, #0
 8009842:	f000 80bf 	beq.w	80099c4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800984a:	f003 031f 	and.w	r3, r3, #31
 800984e:	2202      	movs	r2, #2
 8009850:	409a      	lsls	r2, r3
 8009852:	69fb      	ldr	r3, [r7, #28]
 8009854:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800985c:	2b00      	cmp	r3, #0
 800985e:	d018      	beq.n	8009892 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009860:	693b      	ldr	r3, [r7, #16]
 8009862:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009866:	2b00      	cmp	r3, #0
 8009868:	d109      	bne.n	800987e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800986e:	2b00      	cmp	r3, #0
 8009870:	f000 813a 	beq.w	8009ae8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800987c:	e134      	b.n	8009ae8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009882:	2b00      	cmp	r3, #0
 8009884:	f000 8130 	beq.w	8009ae8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009890:	e12a      	b.n	8009ae8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	f003 0320 	and.w	r3, r3, #32
 8009898:	2b00      	cmp	r3, #0
 800989a:	f040 8089 	bne.w	80099b0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a2b      	ldr	r2, [pc, #172]	@ (8009950 <HAL_DMA_IRQHandler+0xc74>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d04a      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a29      	ldr	r2, [pc, #164]	@ (8009954 <HAL_DMA_IRQHandler+0xc78>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d045      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4a28      	ldr	r2, [pc, #160]	@ (8009958 <HAL_DMA_IRQHandler+0xc7c>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d040      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	4a26      	ldr	r2, [pc, #152]	@ (800995c <HAL_DMA_IRQHandler+0xc80>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d03b      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4a25      	ldr	r2, [pc, #148]	@ (8009960 <HAL_DMA_IRQHandler+0xc84>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d036      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a23      	ldr	r2, [pc, #140]	@ (8009964 <HAL_DMA_IRQHandler+0xc88>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d031      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	4a22      	ldr	r2, [pc, #136]	@ (8009968 <HAL_DMA_IRQHandler+0xc8c>)
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d02c      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4a20      	ldr	r2, [pc, #128]	@ (800996c <HAL_DMA_IRQHandler+0xc90>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d027      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4a1f      	ldr	r2, [pc, #124]	@ (8009970 <HAL_DMA_IRQHandler+0xc94>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d022      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a1d      	ldr	r2, [pc, #116]	@ (8009974 <HAL_DMA_IRQHandler+0xc98>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d01d      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4a1c      	ldr	r2, [pc, #112]	@ (8009978 <HAL_DMA_IRQHandler+0xc9c>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d018      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a1a      	ldr	r2, [pc, #104]	@ (800997c <HAL_DMA_IRQHandler+0xca0>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d013      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a19      	ldr	r2, [pc, #100]	@ (8009980 <HAL_DMA_IRQHandler+0xca4>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d00e      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a17      	ldr	r2, [pc, #92]	@ (8009984 <HAL_DMA_IRQHandler+0xca8>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d009      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a16      	ldr	r2, [pc, #88]	@ (8009988 <HAL_DMA_IRQHandler+0xcac>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d004      	beq.n	800993e <HAL_DMA_IRQHandler+0xc62>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a14      	ldr	r2, [pc, #80]	@ (800998c <HAL_DMA_IRQHandler+0xcb0>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d128      	bne.n	8009990 <HAL_DMA_IRQHandler+0xcb4>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	681a      	ldr	r2, [r3, #0]
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f022 0214 	bic.w	r2, r2, #20
 800994c:	601a      	str	r2, [r3, #0]
 800994e:	e027      	b.n	80099a0 <HAL_DMA_IRQHandler+0xcc4>
 8009950:	40020010 	.word	0x40020010
 8009954:	40020028 	.word	0x40020028
 8009958:	40020040 	.word	0x40020040
 800995c:	40020058 	.word	0x40020058
 8009960:	40020070 	.word	0x40020070
 8009964:	40020088 	.word	0x40020088
 8009968:	400200a0 	.word	0x400200a0
 800996c:	400200b8 	.word	0x400200b8
 8009970:	40020410 	.word	0x40020410
 8009974:	40020428 	.word	0x40020428
 8009978:	40020440 	.word	0x40020440
 800997c:	40020458 	.word	0x40020458
 8009980:	40020470 	.word	0x40020470
 8009984:	40020488 	.word	0x40020488
 8009988:	400204a0 	.word	0x400204a0
 800998c:	400204b8 	.word	0x400204b8
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	681a      	ldr	r2, [r3, #0]
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f022 020a 	bic.w	r2, r2, #10
 800999e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2201      	movs	r2, #1
 80099a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2200      	movs	r2, #0
 80099ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	f000 8097 	beq.w	8009ae8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80099c2:	e091      	b.n	8009ae8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099c8:	f003 031f 	and.w	r3, r3, #31
 80099cc:	2208      	movs	r2, #8
 80099ce:	409a      	lsls	r2, r3
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	4013      	ands	r3, r2
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	f000 8088 	beq.w	8009aea <HAL_DMA_IRQHandler+0xe0e>
 80099da:	693b      	ldr	r3, [r7, #16]
 80099dc:	f003 0308 	and.w	r3, r3, #8
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	f000 8082 	beq.w	8009aea <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a41      	ldr	r2, [pc, #260]	@ (8009af0 <HAL_DMA_IRQHandler+0xe14>)
 80099ec:	4293      	cmp	r3, r2
 80099ee:	d04a      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	4a3f      	ldr	r2, [pc, #252]	@ (8009af4 <HAL_DMA_IRQHandler+0xe18>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d045      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	4a3e      	ldr	r2, [pc, #248]	@ (8009af8 <HAL_DMA_IRQHandler+0xe1c>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d040      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a3c      	ldr	r2, [pc, #240]	@ (8009afc <HAL_DMA_IRQHandler+0xe20>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d03b      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4a3b      	ldr	r2, [pc, #236]	@ (8009b00 <HAL_DMA_IRQHandler+0xe24>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d036      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4a39      	ldr	r2, [pc, #228]	@ (8009b04 <HAL_DMA_IRQHandler+0xe28>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d031      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4a38      	ldr	r2, [pc, #224]	@ (8009b08 <HAL_DMA_IRQHandler+0xe2c>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d02c      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4a36      	ldr	r2, [pc, #216]	@ (8009b0c <HAL_DMA_IRQHandler+0xe30>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d027      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4a35      	ldr	r2, [pc, #212]	@ (8009b10 <HAL_DMA_IRQHandler+0xe34>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d022      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a33      	ldr	r2, [pc, #204]	@ (8009b14 <HAL_DMA_IRQHandler+0xe38>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d01d      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a32      	ldr	r2, [pc, #200]	@ (8009b18 <HAL_DMA_IRQHandler+0xe3c>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d018      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4a30      	ldr	r2, [pc, #192]	@ (8009b1c <HAL_DMA_IRQHandler+0xe40>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d013      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4a2f      	ldr	r2, [pc, #188]	@ (8009b20 <HAL_DMA_IRQHandler+0xe44>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d00e      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4a2d      	ldr	r2, [pc, #180]	@ (8009b24 <HAL_DMA_IRQHandler+0xe48>)
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	d009      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	4a2c      	ldr	r2, [pc, #176]	@ (8009b28 <HAL_DMA_IRQHandler+0xe4c>)
 8009a78:	4293      	cmp	r3, r2
 8009a7a:	d004      	beq.n	8009a86 <HAL_DMA_IRQHandler+0xdaa>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	4a2a      	ldr	r2, [pc, #168]	@ (8009b2c <HAL_DMA_IRQHandler+0xe50>)
 8009a82:	4293      	cmp	r3, r2
 8009a84:	d108      	bne.n	8009a98 <HAL_DMA_IRQHandler+0xdbc>
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681a      	ldr	r2, [r3, #0]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f022 021c 	bic.w	r2, r2, #28
 8009a94:	601a      	str	r2, [r3, #0]
 8009a96:	e007      	b.n	8009aa8 <HAL_DMA_IRQHandler+0xdcc>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f022 020e 	bic.w	r2, r2, #14
 8009aa6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009aac:	f003 031f 	and.w	r3, r3, #31
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	409a      	lsls	r2, r3
 8009ab4:	69fb      	ldr	r3, [r7, #28]
 8009ab6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2201      	movs	r2, #1
 8009abc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	2201      	movs	r2, #1
 8009ac2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d009      	beq.n	8009aea <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	4798      	blx	r3
 8009ade:	e004      	b.n	8009aea <HAL_DMA_IRQHandler+0xe0e>
          return;
 8009ae0:	bf00      	nop
 8009ae2:	e002      	b.n	8009aea <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009ae4:	bf00      	nop
 8009ae6:	e000      	b.n	8009aea <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009ae8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009aea:	3728      	adds	r7, #40	@ 0x28
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}
 8009af0:	40020010 	.word	0x40020010
 8009af4:	40020028 	.word	0x40020028
 8009af8:	40020040 	.word	0x40020040
 8009afc:	40020058 	.word	0x40020058
 8009b00:	40020070 	.word	0x40020070
 8009b04:	40020088 	.word	0x40020088
 8009b08:	400200a0 	.word	0x400200a0
 8009b0c:	400200b8 	.word	0x400200b8
 8009b10:	40020410 	.word	0x40020410
 8009b14:	40020428 	.word	0x40020428
 8009b18:	40020440 	.word	0x40020440
 8009b1c:	40020458 	.word	0x40020458
 8009b20:	40020470 	.word	0x40020470
 8009b24:	40020488 	.word	0x40020488
 8009b28:	400204a0 	.word	0x400204a0
 8009b2c:	400204b8 	.word	0x400204b8

08009b30 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8009b30:	b480      	push	{r7}
 8009b32:	b083      	sub	sp, #12
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009b3e:	b2db      	uxtb	r3, r3
}
 8009b40:	4618      	mov	r0, r3
 8009b42:	370c      	adds	r7, #12
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr

08009b4c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b087      	sub	sp, #28
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	60f8      	str	r0, [r7, #12]
 8009b54:	60b9      	str	r1, [r7, #8]
 8009b56:	607a      	str	r2, [r7, #4]
 8009b58:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b5e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b64:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4a7f      	ldr	r2, [pc, #508]	@ (8009d68 <DMA_SetConfig+0x21c>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d072      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a7d      	ldr	r2, [pc, #500]	@ (8009d6c <DMA_SetConfig+0x220>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d06d      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4a7c      	ldr	r2, [pc, #496]	@ (8009d70 <DMA_SetConfig+0x224>)
 8009b80:	4293      	cmp	r3, r2
 8009b82:	d068      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	4a7a      	ldr	r2, [pc, #488]	@ (8009d74 <DMA_SetConfig+0x228>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d063      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4a79      	ldr	r2, [pc, #484]	@ (8009d78 <DMA_SetConfig+0x22c>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d05e      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	4a77      	ldr	r2, [pc, #476]	@ (8009d7c <DMA_SetConfig+0x230>)
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	d059      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a76      	ldr	r2, [pc, #472]	@ (8009d80 <DMA_SetConfig+0x234>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d054      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	4a74      	ldr	r2, [pc, #464]	@ (8009d84 <DMA_SetConfig+0x238>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d04f      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4a73      	ldr	r2, [pc, #460]	@ (8009d88 <DMA_SetConfig+0x23c>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d04a      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	4a71      	ldr	r2, [pc, #452]	@ (8009d8c <DMA_SetConfig+0x240>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d045      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	4a70      	ldr	r2, [pc, #448]	@ (8009d90 <DMA_SetConfig+0x244>)
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d040      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a6e      	ldr	r2, [pc, #440]	@ (8009d94 <DMA_SetConfig+0x248>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d03b      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a6d      	ldr	r2, [pc, #436]	@ (8009d98 <DMA_SetConfig+0x24c>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d036      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a6b      	ldr	r2, [pc, #428]	@ (8009d9c <DMA_SetConfig+0x250>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d031      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a6a      	ldr	r2, [pc, #424]	@ (8009da0 <DMA_SetConfig+0x254>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d02c      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4a68      	ldr	r2, [pc, #416]	@ (8009da4 <DMA_SetConfig+0x258>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d027      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4a67      	ldr	r2, [pc, #412]	@ (8009da8 <DMA_SetConfig+0x25c>)
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d022      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	4a65      	ldr	r2, [pc, #404]	@ (8009dac <DMA_SetConfig+0x260>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d01d      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	4a64      	ldr	r2, [pc, #400]	@ (8009db0 <DMA_SetConfig+0x264>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d018      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	4a62      	ldr	r2, [pc, #392]	@ (8009db4 <DMA_SetConfig+0x268>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d013      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	4a61      	ldr	r2, [pc, #388]	@ (8009db8 <DMA_SetConfig+0x26c>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d00e      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	4a5f      	ldr	r2, [pc, #380]	@ (8009dbc <DMA_SetConfig+0x270>)
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d009      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	4a5e      	ldr	r2, [pc, #376]	@ (8009dc0 <DMA_SetConfig+0x274>)
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d004      	beq.n	8009c56 <DMA_SetConfig+0x10a>
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a5c      	ldr	r2, [pc, #368]	@ (8009dc4 <DMA_SetConfig+0x278>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d101      	bne.n	8009c5a <DMA_SetConfig+0x10e>
 8009c56:	2301      	movs	r3, #1
 8009c58:	e000      	b.n	8009c5c <DMA_SetConfig+0x110>
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d00d      	beq.n	8009c7c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c64:	68fa      	ldr	r2, [r7, #12]
 8009c66:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009c68:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d004      	beq.n	8009c7c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c76:	68fa      	ldr	r2, [r7, #12]
 8009c78:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009c7a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a39      	ldr	r2, [pc, #228]	@ (8009d68 <DMA_SetConfig+0x21c>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d04a      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	4a38      	ldr	r2, [pc, #224]	@ (8009d6c <DMA_SetConfig+0x220>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d045      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4a36      	ldr	r2, [pc, #216]	@ (8009d70 <DMA_SetConfig+0x224>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d040      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	4a35      	ldr	r2, [pc, #212]	@ (8009d74 <DMA_SetConfig+0x228>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	d03b      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	4a33      	ldr	r2, [pc, #204]	@ (8009d78 <DMA_SetConfig+0x22c>)
 8009caa:	4293      	cmp	r3, r2
 8009cac:	d036      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	4a32      	ldr	r2, [pc, #200]	@ (8009d7c <DMA_SetConfig+0x230>)
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	d031      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	4a30      	ldr	r2, [pc, #192]	@ (8009d80 <DMA_SetConfig+0x234>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d02c      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4a2f      	ldr	r2, [pc, #188]	@ (8009d84 <DMA_SetConfig+0x238>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d027      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a2d      	ldr	r2, [pc, #180]	@ (8009d88 <DMA_SetConfig+0x23c>)
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	d022      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	4a2c      	ldr	r2, [pc, #176]	@ (8009d8c <DMA_SetConfig+0x240>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d01d      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	4a2a      	ldr	r2, [pc, #168]	@ (8009d90 <DMA_SetConfig+0x244>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d018      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	4a29      	ldr	r2, [pc, #164]	@ (8009d94 <DMA_SetConfig+0x248>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d013      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4a27      	ldr	r2, [pc, #156]	@ (8009d98 <DMA_SetConfig+0x24c>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d00e      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	4a26      	ldr	r2, [pc, #152]	@ (8009d9c <DMA_SetConfig+0x250>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d009      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4a24      	ldr	r2, [pc, #144]	@ (8009da0 <DMA_SetConfig+0x254>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d004      	beq.n	8009d1c <DMA_SetConfig+0x1d0>
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4a23      	ldr	r2, [pc, #140]	@ (8009da4 <DMA_SetConfig+0x258>)
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d101      	bne.n	8009d20 <DMA_SetConfig+0x1d4>
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	e000      	b.n	8009d22 <DMA_SetConfig+0x1d6>
 8009d20:	2300      	movs	r3, #0
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d059      	beq.n	8009dda <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d2a:	f003 031f 	and.w	r3, r3, #31
 8009d2e:	223f      	movs	r2, #63	@ 0x3f
 8009d30:	409a      	lsls	r2, r3
 8009d32:	697b      	ldr	r3, [r7, #20]
 8009d34:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	681a      	ldr	r2, [r3, #0]
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009d44:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	683a      	ldr	r2, [r7, #0]
 8009d4c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	689b      	ldr	r3, [r3, #8]
 8009d52:	2b40      	cmp	r3, #64	@ 0x40
 8009d54:	d138      	bne.n	8009dc8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	687a      	ldr	r2, [r7, #4]
 8009d5c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	68ba      	ldr	r2, [r7, #8]
 8009d64:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009d66:	e086      	b.n	8009e76 <DMA_SetConfig+0x32a>
 8009d68:	40020010 	.word	0x40020010
 8009d6c:	40020028 	.word	0x40020028
 8009d70:	40020040 	.word	0x40020040
 8009d74:	40020058 	.word	0x40020058
 8009d78:	40020070 	.word	0x40020070
 8009d7c:	40020088 	.word	0x40020088
 8009d80:	400200a0 	.word	0x400200a0
 8009d84:	400200b8 	.word	0x400200b8
 8009d88:	40020410 	.word	0x40020410
 8009d8c:	40020428 	.word	0x40020428
 8009d90:	40020440 	.word	0x40020440
 8009d94:	40020458 	.word	0x40020458
 8009d98:	40020470 	.word	0x40020470
 8009d9c:	40020488 	.word	0x40020488
 8009da0:	400204a0 	.word	0x400204a0
 8009da4:	400204b8 	.word	0x400204b8
 8009da8:	58025408 	.word	0x58025408
 8009dac:	5802541c 	.word	0x5802541c
 8009db0:	58025430 	.word	0x58025430
 8009db4:	58025444 	.word	0x58025444
 8009db8:	58025458 	.word	0x58025458
 8009dbc:	5802546c 	.word	0x5802546c
 8009dc0:	58025480 	.word	0x58025480
 8009dc4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	68ba      	ldr	r2, [r7, #8]
 8009dce:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	687a      	ldr	r2, [r7, #4]
 8009dd6:	60da      	str	r2, [r3, #12]
}
 8009dd8:	e04d      	b.n	8009e76 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	4a29      	ldr	r2, [pc, #164]	@ (8009e84 <DMA_SetConfig+0x338>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d022      	beq.n	8009e2a <DMA_SetConfig+0x2de>
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4a27      	ldr	r2, [pc, #156]	@ (8009e88 <DMA_SetConfig+0x33c>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d01d      	beq.n	8009e2a <DMA_SetConfig+0x2de>
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a26      	ldr	r2, [pc, #152]	@ (8009e8c <DMA_SetConfig+0x340>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d018      	beq.n	8009e2a <DMA_SetConfig+0x2de>
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4a24      	ldr	r2, [pc, #144]	@ (8009e90 <DMA_SetConfig+0x344>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d013      	beq.n	8009e2a <DMA_SetConfig+0x2de>
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4a23      	ldr	r2, [pc, #140]	@ (8009e94 <DMA_SetConfig+0x348>)
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d00e      	beq.n	8009e2a <DMA_SetConfig+0x2de>
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a21      	ldr	r2, [pc, #132]	@ (8009e98 <DMA_SetConfig+0x34c>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d009      	beq.n	8009e2a <DMA_SetConfig+0x2de>
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4a20      	ldr	r2, [pc, #128]	@ (8009e9c <DMA_SetConfig+0x350>)
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d004      	beq.n	8009e2a <DMA_SetConfig+0x2de>
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4a1e      	ldr	r2, [pc, #120]	@ (8009ea0 <DMA_SetConfig+0x354>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d101      	bne.n	8009e2e <DMA_SetConfig+0x2e2>
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	e000      	b.n	8009e30 <DMA_SetConfig+0x2e4>
 8009e2e:	2300      	movs	r3, #0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d020      	beq.n	8009e76 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e38:	f003 031f 	and.w	r3, r3, #31
 8009e3c:	2201      	movs	r2, #1
 8009e3e:	409a      	lsls	r2, r3
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	683a      	ldr	r2, [r7, #0]
 8009e4a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	689b      	ldr	r3, [r3, #8]
 8009e50:	2b40      	cmp	r3, #64	@ 0x40
 8009e52:	d108      	bne.n	8009e66 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	687a      	ldr	r2, [r7, #4]
 8009e5a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	68ba      	ldr	r2, [r7, #8]
 8009e62:	60da      	str	r2, [r3, #12]
}
 8009e64:	e007      	b.n	8009e76 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	68ba      	ldr	r2, [r7, #8]
 8009e6c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	687a      	ldr	r2, [r7, #4]
 8009e74:	60da      	str	r2, [r3, #12]
}
 8009e76:	bf00      	nop
 8009e78:	371c      	adds	r7, #28
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e80:	4770      	bx	lr
 8009e82:	bf00      	nop
 8009e84:	58025408 	.word	0x58025408
 8009e88:	5802541c 	.word	0x5802541c
 8009e8c:	58025430 	.word	0x58025430
 8009e90:	58025444 	.word	0x58025444
 8009e94:	58025458 	.word	0x58025458
 8009e98:	5802546c 	.word	0x5802546c
 8009e9c:	58025480 	.word	0x58025480
 8009ea0:	58025494 	.word	0x58025494

08009ea4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b085      	sub	sp, #20
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	4a42      	ldr	r2, [pc, #264]	@ (8009fbc <DMA_CalcBaseAndBitshift+0x118>)
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d04a      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	4a41      	ldr	r2, [pc, #260]	@ (8009fc0 <DMA_CalcBaseAndBitshift+0x11c>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d045      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	4a3f      	ldr	r2, [pc, #252]	@ (8009fc4 <DMA_CalcBaseAndBitshift+0x120>)
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d040      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	4a3e      	ldr	r2, [pc, #248]	@ (8009fc8 <DMA_CalcBaseAndBitshift+0x124>)
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d03b      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	4a3c      	ldr	r2, [pc, #240]	@ (8009fcc <DMA_CalcBaseAndBitshift+0x128>)
 8009eda:	4293      	cmp	r3, r2
 8009edc:	d036      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	4a3b      	ldr	r2, [pc, #236]	@ (8009fd0 <DMA_CalcBaseAndBitshift+0x12c>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d031      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	4a39      	ldr	r2, [pc, #228]	@ (8009fd4 <DMA_CalcBaseAndBitshift+0x130>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d02c      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	4a38      	ldr	r2, [pc, #224]	@ (8009fd8 <DMA_CalcBaseAndBitshift+0x134>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d027      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a36      	ldr	r2, [pc, #216]	@ (8009fdc <DMA_CalcBaseAndBitshift+0x138>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d022      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	4a35      	ldr	r2, [pc, #212]	@ (8009fe0 <DMA_CalcBaseAndBitshift+0x13c>)
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d01d      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	4a33      	ldr	r2, [pc, #204]	@ (8009fe4 <DMA_CalcBaseAndBitshift+0x140>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d018      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	4a32      	ldr	r2, [pc, #200]	@ (8009fe8 <DMA_CalcBaseAndBitshift+0x144>)
 8009f20:	4293      	cmp	r3, r2
 8009f22:	d013      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	4a30      	ldr	r2, [pc, #192]	@ (8009fec <DMA_CalcBaseAndBitshift+0x148>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d00e      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4a2f      	ldr	r2, [pc, #188]	@ (8009ff0 <DMA_CalcBaseAndBitshift+0x14c>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d009      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	4a2d      	ldr	r2, [pc, #180]	@ (8009ff4 <DMA_CalcBaseAndBitshift+0x150>)
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d004      	beq.n	8009f4c <DMA_CalcBaseAndBitshift+0xa8>
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	4a2c      	ldr	r2, [pc, #176]	@ (8009ff8 <DMA_CalcBaseAndBitshift+0x154>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d101      	bne.n	8009f50 <DMA_CalcBaseAndBitshift+0xac>
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	e000      	b.n	8009f52 <DMA_CalcBaseAndBitshift+0xae>
 8009f50:	2300      	movs	r3, #0
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d024      	beq.n	8009fa0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	b2db      	uxtb	r3, r3
 8009f5c:	3b10      	subs	r3, #16
 8009f5e:	4a27      	ldr	r2, [pc, #156]	@ (8009ffc <DMA_CalcBaseAndBitshift+0x158>)
 8009f60:	fba2 2303 	umull	r2, r3, r2, r3
 8009f64:	091b      	lsrs	r3, r3, #4
 8009f66:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	f003 0307 	and.w	r3, r3, #7
 8009f6e:	4a24      	ldr	r2, [pc, #144]	@ (800a000 <DMA_CalcBaseAndBitshift+0x15c>)
 8009f70:	5cd3      	ldrb	r3, [r2, r3]
 8009f72:	461a      	mov	r2, r3
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2b03      	cmp	r3, #3
 8009f7c:	d908      	bls.n	8009f90 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	461a      	mov	r2, r3
 8009f84:	4b1f      	ldr	r3, [pc, #124]	@ (800a004 <DMA_CalcBaseAndBitshift+0x160>)
 8009f86:	4013      	ands	r3, r2
 8009f88:	1d1a      	adds	r2, r3, #4
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	659a      	str	r2, [r3, #88]	@ 0x58
 8009f8e:	e00d      	b.n	8009fac <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	461a      	mov	r2, r3
 8009f96:	4b1b      	ldr	r3, [pc, #108]	@ (800a004 <DMA_CalcBaseAndBitshift+0x160>)
 8009f98:	4013      	ands	r3, r2
 8009f9a:	687a      	ldr	r2, [r7, #4]
 8009f9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f9e:	e005      	b.n	8009fac <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	3714      	adds	r7, #20
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fba:	4770      	bx	lr
 8009fbc:	40020010 	.word	0x40020010
 8009fc0:	40020028 	.word	0x40020028
 8009fc4:	40020040 	.word	0x40020040
 8009fc8:	40020058 	.word	0x40020058
 8009fcc:	40020070 	.word	0x40020070
 8009fd0:	40020088 	.word	0x40020088
 8009fd4:	400200a0 	.word	0x400200a0
 8009fd8:	400200b8 	.word	0x400200b8
 8009fdc:	40020410 	.word	0x40020410
 8009fe0:	40020428 	.word	0x40020428
 8009fe4:	40020440 	.word	0x40020440
 8009fe8:	40020458 	.word	0x40020458
 8009fec:	40020470 	.word	0x40020470
 8009ff0:	40020488 	.word	0x40020488
 8009ff4:	400204a0 	.word	0x400204a0
 8009ff8:	400204b8 	.word	0x400204b8
 8009ffc:	aaaaaaab 	.word	0xaaaaaaab
 800a000:	0801ed74 	.word	0x0801ed74
 800a004:	fffffc00 	.word	0xfffffc00

0800a008 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800a008:	b480      	push	{r7}
 800a00a:	b085      	sub	sp, #20
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a010:	2300      	movs	r3, #0
 800a012:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	699b      	ldr	r3, [r3, #24]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d120      	bne.n	800a05e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a020:	2b03      	cmp	r3, #3
 800a022:	d858      	bhi.n	800a0d6 <DMA_CheckFifoParam+0xce>
 800a024:	a201      	add	r2, pc, #4	@ (adr r2, 800a02c <DMA_CheckFifoParam+0x24>)
 800a026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a02a:	bf00      	nop
 800a02c:	0800a03d 	.word	0x0800a03d
 800a030:	0800a04f 	.word	0x0800a04f
 800a034:	0800a03d 	.word	0x0800a03d
 800a038:	0800a0d7 	.word	0x0800a0d7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a040:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a044:	2b00      	cmp	r3, #0
 800a046:	d048      	beq.n	800a0da <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800a048:	2301      	movs	r3, #1
 800a04a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a04c:	e045      	b.n	800a0da <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a052:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a056:	d142      	bne.n	800a0de <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800a058:	2301      	movs	r3, #1
 800a05a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a05c:	e03f      	b.n	800a0de <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	699b      	ldr	r3, [r3, #24]
 800a062:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a066:	d123      	bne.n	800a0b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a06c:	2b03      	cmp	r3, #3
 800a06e:	d838      	bhi.n	800a0e2 <DMA_CheckFifoParam+0xda>
 800a070:	a201      	add	r2, pc, #4	@ (adr r2, 800a078 <DMA_CheckFifoParam+0x70>)
 800a072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a076:	bf00      	nop
 800a078:	0800a089 	.word	0x0800a089
 800a07c:	0800a08f 	.word	0x0800a08f
 800a080:	0800a089 	.word	0x0800a089
 800a084:	0800a0a1 	.word	0x0800a0a1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800a088:	2301      	movs	r3, #1
 800a08a:	73fb      	strb	r3, [r7, #15]
        break;
 800a08c:	e030      	b.n	800a0f0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a092:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a096:	2b00      	cmp	r3, #0
 800a098:	d025      	beq.n	800a0e6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800a09a:	2301      	movs	r3, #1
 800a09c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a09e:	e022      	b.n	800a0e6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0a4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a0a8:	d11f      	bne.n	800a0ea <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a0ae:	e01c      	b.n	800a0ea <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0b4:	2b02      	cmp	r3, #2
 800a0b6:	d902      	bls.n	800a0be <DMA_CheckFifoParam+0xb6>
 800a0b8:	2b03      	cmp	r3, #3
 800a0ba:	d003      	beq.n	800a0c4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800a0bc:	e018      	b.n	800a0f0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800a0be:	2301      	movs	r3, #1
 800a0c0:	73fb      	strb	r3, [r7, #15]
        break;
 800a0c2:	e015      	b.n	800a0f0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d00e      	beq.n	800a0ee <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	73fb      	strb	r3, [r7, #15]
    break;
 800a0d4:	e00b      	b.n	800a0ee <DMA_CheckFifoParam+0xe6>
        break;
 800a0d6:	bf00      	nop
 800a0d8:	e00a      	b.n	800a0f0 <DMA_CheckFifoParam+0xe8>
        break;
 800a0da:	bf00      	nop
 800a0dc:	e008      	b.n	800a0f0 <DMA_CheckFifoParam+0xe8>
        break;
 800a0de:	bf00      	nop
 800a0e0:	e006      	b.n	800a0f0 <DMA_CheckFifoParam+0xe8>
        break;
 800a0e2:	bf00      	nop
 800a0e4:	e004      	b.n	800a0f0 <DMA_CheckFifoParam+0xe8>
        break;
 800a0e6:	bf00      	nop
 800a0e8:	e002      	b.n	800a0f0 <DMA_CheckFifoParam+0xe8>
        break;
 800a0ea:	bf00      	nop
 800a0ec:	e000      	b.n	800a0f0 <DMA_CheckFifoParam+0xe8>
    break;
 800a0ee:	bf00      	nop
    }
  }

  return status;
 800a0f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	3714      	adds	r7, #20
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fc:	4770      	bx	lr
 800a0fe:	bf00      	nop

0800a100 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a100:	b480      	push	{r7}
 800a102:	b085      	sub	sp, #20
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4a38      	ldr	r2, [pc, #224]	@ (800a1f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800a114:	4293      	cmp	r3, r2
 800a116:	d022      	beq.n	800a15e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	4a36      	ldr	r2, [pc, #216]	@ (800a1f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d01d      	beq.n	800a15e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	4a35      	ldr	r2, [pc, #212]	@ (800a1fc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800a128:	4293      	cmp	r3, r2
 800a12a:	d018      	beq.n	800a15e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a33      	ldr	r2, [pc, #204]	@ (800a200 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800a132:	4293      	cmp	r3, r2
 800a134:	d013      	beq.n	800a15e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	4a32      	ldr	r2, [pc, #200]	@ (800a204 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d00e      	beq.n	800a15e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4a30      	ldr	r2, [pc, #192]	@ (800a208 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d009      	beq.n	800a15e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	4a2f      	ldr	r2, [pc, #188]	@ (800a20c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d004      	beq.n	800a15e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	4a2d      	ldr	r2, [pc, #180]	@ (800a210 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d101      	bne.n	800a162 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800a15e:	2301      	movs	r3, #1
 800a160:	e000      	b.n	800a164 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800a162:	2300      	movs	r3, #0
 800a164:	2b00      	cmp	r3, #0
 800a166:	d01a      	beq.n	800a19e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	b2db      	uxtb	r3, r3
 800a16e:	3b08      	subs	r3, #8
 800a170:	4a28      	ldr	r2, [pc, #160]	@ (800a214 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800a172:	fba2 2303 	umull	r2, r3, r2, r3
 800a176:	091b      	lsrs	r3, r3, #4
 800a178:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800a17a:	68fa      	ldr	r2, [r7, #12]
 800a17c:	4b26      	ldr	r3, [pc, #152]	@ (800a218 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800a17e:	4413      	add	r3, r2
 800a180:	009b      	lsls	r3, r3, #2
 800a182:	461a      	mov	r2, r3
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	4a24      	ldr	r2, [pc, #144]	@ (800a21c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800a18c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	f003 031f 	and.w	r3, r3, #31
 800a194:	2201      	movs	r2, #1
 800a196:	409a      	lsls	r2, r3
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800a19c:	e024      	b.n	800a1e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	b2db      	uxtb	r3, r3
 800a1a4:	3b10      	subs	r3, #16
 800a1a6:	4a1e      	ldr	r2, [pc, #120]	@ (800a220 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800a1a8:	fba2 2303 	umull	r2, r3, r2, r3
 800a1ac:	091b      	lsrs	r3, r3, #4
 800a1ae:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	4a1c      	ldr	r2, [pc, #112]	@ (800a224 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d806      	bhi.n	800a1c6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	4a1b      	ldr	r2, [pc, #108]	@ (800a228 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d902      	bls.n	800a1c6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	3308      	adds	r3, #8
 800a1c4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800a1c6:	68fa      	ldr	r2, [r7, #12]
 800a1c8:	4b18      	ldr	r3, [pc, #96]	@ (800a22c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800a1ca:	4413      	add	r3, r2
 800a1cc:	009b      	lsls	r3, r3, #2
 800a1ce:	461a      	mov	r2, r3
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	4a16      	ldr	r2, [pc, #88]	@ (800a230 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800a1d8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	f003 031f 	and.w	r3, r3, #31
 800a1e0:	2201      	movs	r2, #1
 800a1e2:	409a      	lsls	r2, r3
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a1e8:	bf00      	nop
 800a1ea:	3714      	adds	r7, #20
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f2:	4770      	bx	lr
 800a1f4:	58025408 	.word	0x58025408
 800a1f8:	5802541c 	.word	0x5802541c
 800a1fc:	58025430 	.word	0x58025430
 800a200:	58025444 	.word	0x58025444
 800a204:	58025458 	.word	0x58025458
 800a208:	5802546c 	.word	0x5802546c
 800a20c:	58025480 	.word	0x58025480
 800a210:	58025494 	.word	0x58025494
 800a214:	cccccccd 	.word	0xcccccccd
 800a218:	16009600 	.word	0x16009600
 800a21c:	58025880 	.word	0x58025880
 800a220:	aaaaaaab 	.word	0xaaaaaaab
 800a224:	400204b8 	.word	0x400204b8
 800a228:	4002040f 	.word	0x4002040f
 800a22c:	10008200 	.word	0x10008200
 800a230:	40020880 	.word	0x40020880

0800a234 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a234:	b480      	push	{r7}
 800a236:	b085      	sub	sp, #20
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	685b      	ldr	r3, [r3, #4]
 800a240:	b2db      	uxtb	r3, r3
 800a242:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d04a      	beq.n	800a2e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	2b08      	cmp	r3, #8
 800a24e:	d847      	bhi.n	800a2e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	4a25      	ldr	r2, [pc, #148]	@ (800a2ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800a256:	4293      	cmp	r3, r2
 800a258:	d022      	beq.n	800a2a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	4a24      	ldr	r2, [pc, #144]	@ (800a2f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800a260:	4293      	cmp	r3, r2
 800a262:	d01d      	beq.n	800a2a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	4a22      	ldr	r2, [pc, #136]	@ (800a2f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d018      	beq.n	800a2a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	4a21      	ldr	r2, [pc, #132]	@ (800a2f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d013      	beq.n	800a2a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	4a1f      	ldr	r2, [pc, #124]	@ (800a2fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800a27e:	4293      	cmp	r3, r2
 800a280:	d00e      	beq.n	800a2a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4a1e      	ldr	r2, [pc, #120]	@ (800a300 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d009      	beq.n	800a2a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4a1c      	ldr	r2, [pc, #112]	@ (800a304 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800a292:	4293      	cmp	r3, r2
 800a294:	d004      	beq.n	800a2a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4a1b      	ldr	r2, [pc, #108]	@ (800a308 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d101      	bne.n	800a2a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	e000      	b.n	800a2a6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d00a      	beq.n	800a2c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800a2aa:	68fa      	ldr	r2, [r7, #12]
 800a2ac:	4b17      	ldr	r3, [pc, #92]	@ (800a30c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800a2ae:	4413      	add	r3, r2
 800a2b0:	009b      	lsls	r3, r3, #2
 800a2b2:	461a      	mov	r2, r3
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	4a15      	ldr	r2, [pc, #84]	@ (800a310 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800a2bc:	671a      	str	r2, [r3, #112]	@ 0x70
 800a2be:	e009      	b.n	800a2d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a2c0:	68fa      	ldr	r2, [r7, #12]
 800a2c2:	4b14      	ldr	r3, [pc, #80]	@ (800a314 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800a2c4:	4413      	add	r3, r2
 800a2c6:	009b      	lsls	r3, r3, #2
 800a2c8:	461a      	mov	r2, r3
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	4a11      	ldr	r2, [pc, #68]	@ (800a318 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800a2d2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	3b01      	subs	r3, #1
 800a2d8:	2201      	movs	r2, #1
 800a2da:	409a      	lsls	r2, r3
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800a2e0:	bf00      	nop
 800a2e2:	3714      	adds	r7, #20
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ea:	4770      	bx	lr
 800a2ec:	58025408 	.word	0x58025408
 800a2f0:	5802541c 	.word	0x5802541c
 800a2f4:	58025430 	.word	0x58025430
 800a2f8:	58025444 	.word	0x58025444
 800a2fc:	58025458 	.word	0x58025458
 800a300:	5802546c 	.word	0x5802546c
 800a304:	58025480 	.word	0x58025480
 800a308:	58025494 	.word	0x58025494
 800a30c:	1600963f 	.word	0x1600963f
 800a310:	58025940 	.word	0x58025940
 800a314:	1000823f 	.word	0x1000823f
 800a318:	40020940 	.word	0x40020940

0800a31c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b088      	sub	sp, #32
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
 800a324:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a326:	2300      	movs	r3, #0
 800a328:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800a32a:	4b43      	ldr	r3, [pc, #268]	@ (800a438 <HAL_GPIO_Init+0x11c>)
 800a32c:	617b      	str	r3, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	4a42      	ldr	r2, [pc, #264]	@ (800a43c <HAL_GPIO_Init+0x120>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d02b      	beq.n	800a38e <HAL_GPIO_Init+0x72>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	4a41      	ldr	r2, [pc, #260]	@ (800a440 <HAL_GPIO_Init+0x124>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d027      	beq.n	800a38e <HAL_GPIO_Init+0x72>
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	4a40      	ldr	r2, [pc, #256]	@ (800a444 <HAL_GPIO_Init+0x128>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d023      	beq.n	800a38e <HAL_GPIO_Init+0x72>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	4a3f      	ldr	r2, [pc, #252]	@ (800a448 <HAL_GPIO_Init+0x12c>)
 800a34a:	4293      	cmp	r3, r2
 800a34c:	d01f      	beq.n	800a38e <HAL_GPIO_Init+0x72>
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	4a3e      	ldr	r2, [pc, #248]	@ (800a44c <HAL_GPIO_Init+0x130>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d01b      	beq.n	800a38e <HAL_GPIO_Init+0x72>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	4a3d      	ldr	r2, [pc, #244]	@ (800a450 <HAL_GPIO_Init+0x134>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d017      	beq.n	800a38e <HAL_GPIO_Init+0x72>
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	4a3c      	ldr	r2, [pc, #240]	@ (800a454 <HAL_GPIO_Init+0x138>)
 800a362:	4293      	cmp	r3, r2
 800a364:	d013      	beq.n	800a38e <HAL_GPIO_Init+0x72>
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	4a3b      	ldr	r2, [pc, #236]	@ (800a458 <HAL_GPIO_Init+0x13c>)
 800a36a:	4293      	cmp	r3, r2
 800a36c:	d00f      	beq.n	800a38e <HAL_GPIO_Init+0x72>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	4a3a      	ldr	r2, [pc, #232]	@ (800a45c <HAL_GPIO_Init+0x140>)
 800a372:	4293      	cmp	r3, r2
 800a374:	d00b      	beq.n	800a38e <HAL_GPIO_Init+0x72>
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	4a39      	ldr	r2, [pc, #228]	@ (800a460 <HAL_GPIO_Init+0x144>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d007      	beq.n	800a38e <HAL_GPIO_Init+0x72>
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	4a38      	ldr	r2, [pc, #224]	@ (800a464 <HAL_GPIO_Init+0x148>)
 800a382:	4293      	cmp	r3, r2
 800a384:	d003      	beq.n	800a38e <HAL_GPIO_Init+0x72>
 800a386:	21b3      	movs	r1, #179	@ 0xb3
 800a388:	4837      	ldr	r0, [pc, #220]	@ (800a468 <HAL_GPIO_Init+0x14c>)
 800a38a:	f7f8 ffc7 	bl	800331c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	b29b      	uxth	r3, r3
 800a394:	2b00      	cmp	r3, #0
 800a396:	d004      	beq.n	800a3a2 <HAL_GPIO_Init+0x86>
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3a0:	d303      	bcc.n	800a3aa <HAL_GPIO_Init+0x8e>
 800a3a2:	21b4      	movs	r1, #180	@ 0xb4
 800a3a4:	4830      	ldr	r0, [pc, #192]	@ (800a468 <HAL_GPIO_Init+0x14c>)
 800a3a6:	f7f8 ffb9 	bl	800331c <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	685b      	ldr	r3, [r3, #4]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	f000 824f 	beq.w	800a852 <HAL_GPIO_Init+0x536>
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	685b      	ldr	r3, [r3, #4]
 800a3b8:	2b01      	cmp	r3, #1
 800a3ba:	f000 824a 	beq.w	800a852 <HAL_GPIO_Init+0x536>
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	685b      	ldr	r3, [r3, #4]
 800a3c2:	2b11      	cmp	r3, #17
 800a3c4:	f000 8245 	beq.w	800a852 <HAL_GPIO_Init+0x536>
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	2b02      	cmp	r3, #2
 800a3ce:	f000 8240 	beq.w	800a852 <HAL_GPIO_Init+0x536>
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	2b12      	cmp	r3, #18
 800a3d8:	f000 823b 	beq.w	800a852 <HAL_GPIO_Init+0x536>
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	685b      	ldr	r3, [r3, #4]
 800a3e0:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 800a3e4:	f000 8235 	beq.w	800a852 <HAL_GPIO_Init+0x536>
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	685b      	ldr	r3, [r3, #4]
 800a3ec:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 800a3f0:	f000 822f 	beq.w	800a852 <HAL_GPIO_Init+0x536>
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	685b      	ldr	r3, [r3, #4]
 800a3f8:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 800a3fc:	f000 8229 	beq.w	800a852 <HAL_GPIO_Init+0x536>
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 800a408:	f000 8223 	beq.w	800a852 <HAL_GPIO_Init+0x536>
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	685b      	ldr	r3, [r3, #4]
 800a410:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 800a414:	f000 821d 	beq.w	800a852 <HAL_GPIO_Init+0x536>
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	685b      	ldr	r3, [r3, #4]
 800a41c:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 800a420:	f000 8217 	beq.w	800a852 <HAL_GPIO_Init+0x536>
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	685b      	ldr	r3, [r3, #4]
 800a428:	2b03      	cmp	r3, #3
 800a42a:	f000 8212 	beq.w	800a852 <HAL_GPIO_Init+0x536>
 800a42e:	21b5      	movs	r1, #181	@ 0xb5
 800a430:	480d      	ldr	r0, [pc, #52]	@ (800a468 <HAL_GPIO_Init+0x14c>)
 800a432:	f7f8 ff73 	bl	800331c <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a436:	e20c      	b.n	800a852 <HAL_GPIO_Init+0x536>
 800a438:	58000080 	.word	0x58000080
 800a43c:	58020000 	.word	0x58020000
 800a440:	58020400 	.word	0x58020400
 800a444:	58020800 	.word	0x58020800
 800a448:	58020c00 	.word	0x58020c00
 800a44c:	58021000 	.word	0x58021000
 800a450:	58021400 	.word	0x58021400
 800a454:	58021800 	.word	0x58021800
 800a458:	58021c00 	.word	0x58021c00
 800a45c:	58022000 	.word	0x58022000
 800a460:	58022400 	.word	0x58022400
 800a464:	58022800 	.word	0x58022800
 800a468:	0801e500 	.word	0x0801e500
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	681a      	ldr	r2, [r3, #0]
 800a470:	2101      	movs	r1, #1
 800a472:	69fb      	ldr	r3, [r7, #28]
 800a474:	fa01 f303 	lsl.w	r3, r1, r3
 800a478:	4013      	ands	r3, r2
 800a47a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800a47c:	693b      	ldr	r3, [r7, #16]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	f000 81e4 	beq.w	800a84c <HAL_GPIO_Init+0x530>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a484:	683b      	ldr	r3, [r7, #0]
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	f003 0303 	and.w	r3, r3, #3
 800a48c:	2b01      	cmp	r3, #1
 800a48e:	d005      	beq.n	800a49c <HAL_GPIO_Init+0x180>
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	685b      	ldr	r3, [r3, #4]
 800a494:	f003 0303 	and.w	r3, r3, #3
 800a498:	2b02      	cmp	r3, #2
 800a49a:	d144      	bne.n	800a526 <HAL_GPIO_Init+0x20a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	68db      	ldr	r3, [r3, #12]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d00f      	beq.n	800a4c4 <HAL_GPIO_Init+0x1a8>
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	68db      	ldr	r3, [r3, #12]
 800a4a8:	2b01      	cmp	r3, #1
 800a4aa:	d00b      	beq.n	800a4c4 <HAL_GPIO_Init+0x1a8>
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	68db      	ldr	r3, [r3, #12]
 800a4b0:	2b02      	cmp	r3, #2
 800a4b2:	d007      	beq.n	800a4c4 <HAL_GPIO_Init+0x1a8>
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	68db      	ldr	r3, [r3, #12]
 800a4b8:	2b03      	cmp	r3, #3
 800a4ba:	d003      	beq.n	800a4c4 <HAL_GPIO_Init+0x1a8>
 800a4bc:	21c4      	movs	r1, #196	@ 0xc4
 800a4be:	489a      	ldr	r0, [pc, #616]	@ (800a728 <HAL_GPIO_Init+0x40c>)
 800a4c0:	f7f8 ff2c 	bl	800331c <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	689b      	ldr	r3, [r3, #8]
 800a4c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a4ca:	69fb      	ldr	r3, [r7, #28]
 800a4cc:	005b      	lsls	r3, r3, #1
 800a4ce:	2203      	movs	r2, #3
 800a4d0:	fa02 f303 	lsl.w	r3, r2, r3
 800a4d4:	43db      	mvns	r3, r3
 800a4d6:	69ba      	ldr	r2, [r7, #24]
 800a4d8:	4013      	ands	r3, r2
 800a4da:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	68da      	ldr	r2, [r3, #12]
 800a4e0:	69fb      	ldr	r3, [r7, #28]
 800a4e2:	005b      	lsls	r3, r3, #1
 800a4e4:	fa02 f303 	lsl.w	r3, r2, r3
 800a4e8:	69ba      	ldr	r2, [r7, #24]
 800a4ea:	4313      	orrs	r3, r2
 800a4ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	69ba      	ldr	r2, [r7, #24]
 800a4f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	685b      	ldr	r3, [r3, #4]
 800a4f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a4fa:	2201      	movs	r2, #1
 800a4fc:	69fb      	ldr	r3, [r7, #28]
 800a4fe:	fa02 f303 	lsl.w	r3, r2, r3
 800a502:	43db      	mvns	r3, r3
 800a504:	69ba      	ldr	r2, [r7, #24]
 800a506:	4013      	ands	r3, r2
 800a508:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	685b      	ldr	r3, [r3, #4]
 800a50e:	091b      	lsrs	r3, r3, #4
 800a510:	f003 0201 	and.w	r2, r3, #1
 800a514:	69fb      	ldr	r3, [r7, #28]
 800a516:	fa02 f303 	lsl.w	r3, r2, r3
 800a51a:	69ba      	ldr	r2, [r7, #24]
 800a51c:	4313      	orrs	r3, r2
 800a51e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	69ba      	ldr	r2, [r7, #24]
 800a524:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	685b      	ldr	r3, [r3, #4]
 800a52a:	f003 0303 	and.w	r3, r3, #3
 800a52e:	2b03      	cmp	r3, #3
 800a530:	d027      	beq.n	800a582 <HAL_GPIO_Init+0x266>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	689b      	ldr	r3, [r3, #8]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d00b      	beq.n	800a552 <HAL_GPIO_Init+0x236>
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	689b      	ldr	r3, [r3, #8]
 800a53e:	2b01      	cmp	r3, #1
 800a540:	d007      	beq.n	800a552 <HAL_GPIO_Init+0x236>
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	689b      	ldr	r3, [r3, #8]
 800a546:	2b02      	cmp	r3, #2
 800a548:	d003      	beq.n	800a552 <HAL_GPIO_Init+0x236>
 800a54a:	21d6      	movs	r1, #214	@ 0xd6
 800a54c:	4876      	ldr	r0, [pc, #472]	@ (800a728 <HAL_GPIO_Init+0x40c>)
 800a54e:	f7f8 fee5 	bl	800331c <assert_failed>

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	68db      	ldr	r3, [r3, #12]
 800a556:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a558:	69fb      	ldr	r3, [r7, #28]
 800a55a:	005b      	lsls	r3, r3, #1
 800a55c:	2203      	movs	r2, #3
 800a55e:	fa02 f303 	lsl.w	r3, r2, r3
 800a562:	43db      	mvns	r3, r3
 800a564:	69ba      	ldr	r2, [r7, #24]
 800a566:	4013      	ands	r3, r2
 800a568:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	689a      	ldr	r2, [r3, #8]
 800a56e:	69fb      	ldr	r3, [r7, #28]
 800a570:	005b      	lsls	r3, r3, #1
 800a572:	fa02 f303 	lsl.w	r3, r2, r3
 800a576:	69ba      	ldr	r2, [r7, #24]
 800a578:	4313      	orrs	r3, r2
 800a57a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	69ba      	ldr	r2, [r7, #24]
 800a580:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	685b      	ldr	r3, [r3, #4]
 800a586:	f003 0303 	and.w	r3, r3, #3
 800a58a:	2b02      	cmp	r3, #2
 800a58c:	d15b      	bne.n	800a646 <HAL_GPIO_Init+0x32a>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	4a66      	ldr	r2, [pc, #408]	@ (800a72c <HAL_GPIO_Init+0x410>)
 800a592:	4293      	cmp	r3, r2
 800a594:	d02b      	beq.n	800a5ee <HAL_GPIO_Init+0x2d2>
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	4a65      	ldr	r2, [pc, #404]	@ (800a730 <HAL_GPIO_Init+0x414>)
 800a59a:	4293      	cmp	r3, r2
 800a59c:	d027      	beq.n	800a5ee <HAL_GPIO_Init+0x2d2>
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	4a64      	ldr	r2, [pc, #400]	@ (800a734 <HAL_GPIO_Init+0x418>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	d023      	beq.n	800a5ee <HAL_GPIO_Init+0x2d2>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	4a63      	ldr	r2, [pc, #396]	@ (800a738 <HAL_GPIO_Init+0x41c>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d01f      	beq.n	800a5ee <HAL_GPIO_Init+0x2d2>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	4a62      	ldr	r2, [pc, #392]	@ (800a73c <HAL_GPIO_Init+0x420>)
 800a5b2:	4293      	cmp	r3, r2
 800a5b4:	d01b      	beq.n	800a5ee <HAL_GPIO_Init+0x2d2>
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	4a61      	ldr	r2, [pc, #388]	@ (800a740 <HAL_GPIO_Init+0x424>)
 800a5ba:	4293      	cmp	r3, r2
 800a5bc:	d017      	beq.n	800a5ee <HAL_GPIO_Init+0x2d2>
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	4a60      	ldr	r2, [pc, #384]	@ (800a744 <HAL_GPIO_Init+0x428>)
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d013      	beq.n	800a5ee <HAL_GPIO_Init+0x2d2>
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	4a5f      	ldr	r2, [pc, #380]	@ (800a748 <HAL_GPIO_Init+0x42c>)
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d00f      	beq.n	800a5ee <HAL_GPIO_Init+0x2d2>
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	4a5e      	ldr	r2, [pc, #376]	@ (800a74c <HAL_GPIO_Init+0x430>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d00b      	beq.n	800a5ee <HAL_GPIO_Init+0x2d2>
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	4a5d      	ldr	r2, [pc, #372]	@ (800a750 <HAL_GPIO_Init+0x434>)
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d007      	beq.n	800a5ee <HAL_GPIO_Init+0x2d2>
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	4a5c      	ldr	r2, [pc, #368]	@ (800a754 <HAL_GPIO_Init+0x438>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d003      	beq.n	800a5ee <HAL_GPIO_Init+0x2d2>
 800a5e6:	21e3      	movs	r1, #227	@ 0xe3
 800a5e8:	484f      	ldr	r0, [pc, #316]	@ (800a728 <HAL_GPIO_Init+0x40c>)
 800a5ea:	f7f8 fe97 	bl	800331c <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	691b      	ldr	r3, [r3, #16]
 800a5f2:	2b0f      	cmp	r3, #15
 800a5f4:	d903      	bls.n	800a5fe <HAL_GPIO_Init+0x2e2>
 800a5f6:	21e4      	movs	r1, #228	@ 0xe4
 800a5f8:	484b      	ldr	r0, [pc, #300]	@ (800a728 <HAL_GPIO_Init+0x40c>)
 800a5fa:	f7f8 fe8f 	bl	800331c <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a5fe:	69fb      	ldr	r3, [r7, #28]
 800a600:	08da      	lsrs	r2, r3, #3
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	3208      	adds	r2, #8
 800a606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a60a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a60c:	69fb      	ldr	r3, [r7, #28]
 800a60e:	f003 0307 	and.w	r3, r3, #7
 800a612:	009b      	lsls	r3, r3, #2
 800a614:	220f      	movs	r2, #15
 800a616:	fa02 f303 	lsl.w	r3, r2, r3
 800a61a:	43db      	mvns	r3, r3
 800a61c:	69ba      	ldr	r2, [r7, #24]
 800a61e:	4013      	ands	r3, r2
 800a620:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	691a      	ldr	r2, [r3, #16]
 800a626:	69fb      	ldr	r3, [r7, #28]
 800a628:	f003 0307 	and.w	r3, r3, #7
 800a62c:	009b      	lsls	r3, r3, #2
 800a62e:	fa02 f303 	lsl.w	r3, r2, r3
 800a632:	69ba      	ldr	r2, [r7, #24]
 800a634:	4313      	orrs	r3, r2
 800a636:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a638:	69fb      	ldr	r3, [r7, #28]
 800a63a:	08da      	lsrs	r2, r3, #3
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	3208      	adds	r2, #8
 800a640:	69b9      	ldr	r1, [r7, #24]
 800a642:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a64c:	69fb      	ldr	r3, [r7, #28]
 800a64e:	005b      	lsls	r3, r3, #1
 800a650:	2203      	movs	r2, #3
 800a652:	fa02 f303 	lsl.w	r3, r2, r3
 800a656:	43db      	mvns	r3, r3
 800a658:	69ba      	ldr	r2, [r7, #24]
 800a65a:	4013      	ands	r3, r2
 800a65c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	685b      	ldr	r3, [r3, #4]
 800a662:	f003 0203 	and.w	r2, r3, #3
 800a666:	69fb      	ldr	r3, [r7, #28]
 800a668:	005b      	lsls	r3, r3, #1
 800a66a:	fa02 f303 	lsl.w	r3, r2, r3
 800a66e:	69ba      	ldr	r2, [r7, #24]
 800a670:	4313      	orrs	r3, r2
 800a672:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	69ba      	ldr	r2, [r7, #24]
 800a678:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	685b      	ldr	r3, [r3, #4]
 800a67e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a682:	2b00      	cmp	r3, #0
 800a684:	f000 80e2 	beq.w	800a84c <HAL_GPIO_Init+0x530>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a688:	4b33      	ldr	r3, [pc, #204]	@ (800a758 <HAL_GPIO_Init+0x43c>)
 800a68a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a68e:	4a32      	ldr	r2, [pc, #200]	@ (800a758 <HAL_GPIO_Init+0x43c>)
 800a690:	f043 0302 	orr.w	r3, r3, #2
 800a694:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800a698:	4b2f      	ldr	r3, [pc, #188]	@ (800a758 <HAL_GPIO_Init+0x43c>)
 800a69a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a69e:	f003 0302 	and.w	r3, r3, #2
 800a6a2:	60fb      	str	r3, [r7, #12]
 800a6a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a6a6:	4a2d      	ldr	r2, [pc, #180]	@ (800a75c <HAL_GPIO_Init+0x440>)
 800a6a8:	69fb      	ldr	r3, [r7, #28]
 800a6aa:	089b      	lsrs	r3, r3, #2
 800a6ac:	3302      	adds	r3, #2
 800a6ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a6b4:	69fb      	ldr	r3, [r7, #28]
 800a6b6:	f003 0303 	and.w	r3, r3, #3
 800a6ba:	009b      	lsls	r3, r3, #2
 800a6bc:	220f      	movs	r2, #15
 800a6be:	fa02 f303 	lsl.w	r3, r2, r3
 800a6c2:	43db      	mvns	r3, r3
 800a6c4:	69ba      	ldr	r2, [r7, #24]
 800a6c6:	4013      	ands	r3, r2
 800a6c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	4a17      	ldr	r2, [pc, #92]	@ (800a72c <HAL_GPIO_Init+0x410>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	d054      	beq.n	800a77c <HAL_GPIO_Init+0x460>
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	4a16      	ldr	r2, [pc, #88]	@ (800a730 <HAL_GPIO_Init+0x414>)
 800a6d6:	4293      	cmp	r3, r2
 800a6d8:	d04e      	beq.n	800a778 <HAL_GPIO_Init+0x45c>
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	4a15      	ldr	r2, [pc, #84]	@ (800a734 <HAL_GPIO_Init+0x418>)
 800a6de:	4293      	cmp	r3, r2
 800a6e0:	d048      	beq.n	800a774 <HAL_GPIO_Init+0x458>
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	4a14      	ldr	r2, [pc, #80]	@ (800a738 <HAL_GPIO_Init+0x41c>)
 800a6e6:	4293      	cmp	r3, r2
 800a6e8:	d042      	beq.n	800a770 <HAL_GPIO_Init+0x454>
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	4a13      	ldr	r2, [pc, #76]	@ (800a73c <HAL_GPIO_Init+0x420>)
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d03c      	beq.n	800a76c <HAL_GPIO_Init+0x450>
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	4a12      	ldr	r2, [pc, #72]	@ (800a740 <HAL_GPIO_Init+0x424>)
 800a6f6:	4293      	cmp	r3, r2
 800a6f8:	d036      	beq.n	800a768 <HAL_GPIO_Init+0x44c>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	4a11      	ldr	r2, [pc, #68]	@ (800a744 <HAL_GPIO_Init+0x428>)
 800a6fe:	4293      	cmp	r3, r2
 800a700:	d030      	beq.n	800a764 <HAL_GPIO_Init+0x448>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	4a10      	ldr	r2, [pc, #64]	@ (800a748 <HAL_GPIO_Init+0x42c>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d02a      	beq.n	800a760 <HAL_GPIO_Init+0x444>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	4a0f      	ldr	r2, [pc, #60]	@ (800a74c <HAL_GPIO_Init+0x430>)
 800a70e:	4293      	cmp	r3, r2
 800a710:	d007      	beq.n	800a722 <HAL_GPIO_Init+0x406>
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	4a0e      	ldr	r2, [pc, #56]	@ (800a750 <HAL_GPIO_Init+0x434>)
 800a716:	4293      	cmp	r3, r2
 800a718:	d101      	bne.n	800a71e <HAL_GPIO_Init+0x402>
 800a71a:	2309      	movs	r3, #9
 800a71c:	e02f      	b.n	800a77e <HAL_GPIO_Init+0x462>
 800a71e:	230a      	movs	r3, #10
 800a720:	e02d      	b.n	800a77e <HAL_GPIO_Init+0x462>
 800a722:	2308      	movs	r3, #8
 800a724:	e02b      	b.n	800a77e <HAL_GPIO_Init+0x462>
 800a726:	bf00      	nop
 800a728:	0801e500 	.word	0x0801e500
 800a72c:	58020000 	.word	0x58020000
 800a730:	58020400 	.word	0x58020400
 800a734:	58020800 	.word	0x58020800
 800a738:	58020c00 	.word	0x58020c00
 800a73c:	58021000 	.word	0x58021000
 800a740:	58021400 	.word	0x58021400
 800a744:	58021800 	.word	0x58021800
 800a748:	58021c00 	.word	0x58021c00
 800a74c:	58022000 	.word	0x58022000
 800a750:	58022400 	.word	0x58022400
 800a754:	58022800 	.word	0x58022800
 800a758:	58024400 	.word	0x58024400
 800a75c:	58000400 	.word	0x58000400
 800a760:	2307      	movs	r3, #7
 800a762:	e00c      	b.n	800a77e <HAL_GPIO_Init+0x462>
 800a764:	2306      	movs	r3, #6
 800a766:	e00a      	b.n	800a77e <HAL_GPIO_Init+0x462>
 800a768:	2305      	movs	r3, #5
 800a76a:	e008      	b.n	800a77e <HAL_GPIO_Init+0x462>
 800a76c:	2304      	movs	r3, #4
 800a76e:	e006      	b.n	800a77e <HAL_GPIO_Init+0x462>
 800a770:	2303      	movs	r3, #3
 800a772:	e004      	b.n	800a77e <HAL_GPIO_Init+0x462>
 800a774:	2302      	movs	r3, #2
 800a776:	e002      	b.n	800a77e <HAL_GPIO_Init+0x462>
 800a778:	2301      	movs	r3, #1
 800a77a:	e000      	b.n	800a77e <HAL_GPIO_Init+0x462>
 800a77c:	2300      	movs	r3, #0
 800a77e:	69fa      	ldr	r2, [r7, #28]
 800a780:	f002 0203 	and.w	r2, r2, #3
 800a784:	0092      	lsls	r2, r2, #2
 800a786:	4093      	lsls	r3, r2
 800a788:	69ba      	ldr	r2, [r7, #24]
 800a78a:	4313      	orrs	r3, r2
 800a78c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a78e:	4937      	ldr	r1, [pc, #220]	@ (800a86c <HAL_GPIO_Init+0x550>)
 800a790:	69fb      	ldr	r3, [r7, #28]
 800a792:	089b      	lsrs	r3, r3, #2
 800a794:	3302      	adds	r3, #2
 800a796:	69ba      	ldr	r2, [r7, #24]
 800a798:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a79c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a7a4:	693b      	ldr	r3, [r7, #16]
 800a7a6:	43db      	mvns	r3, r3
 800a7a8:	69ba      	ldr	r2, [r7, #24]
 800a7aa:	4013      	ands	r3, r2
 800a7ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	685b      	ldr	r3, [r3, #4]
 800a7b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d003      	beq.n	800a7c2 <HAL_GPIO_Init+0x4a6>
        {
          temp |= iocurrent;
 800a7ba:	69ba      	ldr	r2, [r7, #24]
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	4313      	orrs	r3, r2
 800a7c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800a7c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a7c6:	69bb      	ldr	r3, [r7, #24]
 800a7c8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800a7ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a7ce:	685b      	ldr	r3, [r3, #4]
 800a7d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a7d2:	693b      	ldr	r3, [r7, #16]
 800a7d4:	43db      	mvns	r3, r3
 800a7d6:	69ba      	ldr	r2, [r7, #24]
 800a7d8:	4013      	ands	r3, r2
 800a7da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	685b      	ldr	r3, [r3, #4]
 800a7e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d003      	beq.n	800a7f0 <HAL_GPIO_Init+0x4d4>
        {
          temp |= iocurrent;
 800a7e8:	69ba      	ldr	r2, [r7, #24]
 800a7ea:	693b      	ldr	r3, [r7, #16]
 800a7ec:	4313      	orrs	r3, r2
 800a7ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800a7f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a7f4:	69bb      	ldr	r3, [r7, #24]
 800a7f6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800a7f8:	697b      	ldr	r3, [r7, #20]
 800a7fa:	685b      	ldr	r3, [r3, #4]
 800a7fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a7fe:	693b      	ldr	r3, [r7, #16]
 800a800:	43db      	mvns	r3, r3
 800a802:	69ba      	ldr	r2, [r7, #24]
 800a804:	4013      	ands	r3, r2
 800a806:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	685b      	ldr	r3, [r3, #4]
 800a80c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a810:	2b00      	cmp	r3, #0
 800a812:	d003      	beq.n	800a81c <HAL_GPIO_Init+0x500>
        {
          temp |= iocurrent;
 800a814:	69ba      	ldr	r2, [r7, #24]
 800a816:	693b      	ldr	r3, [r7, #16]
 800a818:	4313      	orrs	r3, r2
 800a81a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	69ba      	ldr	r2, [r7, #24]
 800a820:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800a822:	697b      	ldr	r3, [r7, #20]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a828:	693b      	ldr	r3, [r7, #16]
 800a82a:	43db      	mvns	r3, r3
 800a82c:	69ba      	ldr	r2, [r7, #24]
 800a82e:	4013      	ands	r3, r2
 800a830:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	685b      	ldr	r3, [r3, #4]
 800a836:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d003      	beq.n	800a846 <HAL_GPIO_Init+0x52a>
        {
          temp |= iocurrent;
 800a83e:	69ba      	ldr	r2, [r7, #24]
 800a840:	693b      	ldr	r3, [r7, #16]
 800a842:	4313      	orrs	r3, r2
 800a844:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800a846:	697b      	ldr	r3, [r7, #20]
 800a848:	69ba      	ldr	r2, [r7, #24]
 800a84a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800a84c:	69fb      	ldr	r3, [r7, #28]
 800a84e:	3301      	adds	r3, #1
 800a850:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	681a      	ldr	r2, [r3, #0]
 800a856:	69fb      	ldr	r3, [r7, #28]
 800a858:	fa22 f303 	lsr.w	r3, r2, r3
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	f47f ae05 	bne.w	800a46c <HAL_GPIO_Init+0x150>
  }
}
 800a862:	bf00      	nop
 800a864:	bf00      	nop
 800a866:	3720      	adds	r7, #32
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}
 800a86c:	58000400 	.word	0x58000400

0800a870 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b082      	sub	sp, #8
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
 800a878:	460b      	mov	r3, r1
 800a87a:	807b      	strh	r3, [r7, #2]
 800a87c:	4613      	mov	r3, r2
 800a87e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800a880:	887b      	ldrh	r3, [r7, #2]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d104      	bne.n	800a890 <HAL_GPIO_WritePin+0x20>
 800a886:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800a88a:	480e      	ldr	r0, [pc, #56]	@ (800a8c4 <HAL_GPIO_WritePin+0x54>)
 800a88c:	f7f8 fd46 	bl	800331c <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800a890:	787b      	ldrb	r3, [r7, #1]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d007      	beq.n	800a8a6 <HAL_GPIO_WritePin+0x36>
 800a896:	787b      	ldrb	r3, [r7, #1]
 800a898:	2b01      	cmp	r3, #1
 800a89a:	d004      	beq.n	800a8a6 <HAL_GPIO_WritePin+0x36>
 800a89c:	f240 11ab 	movw	r1, #427	@ 0x1ab
 800a8a0:	4808      	ldr	r0, [pc, #32]	@ (800a8c4 <HAL_GPIO_WritePin+0x54>)
 800a8a2:	f7f8 fd3b 	bl	800331c <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 800a8a6:	787b      	ldrb	r3, [r7, #1]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d003      	beq.n	800a8b4 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a8ac:	887a      	ldrh	r2, [r7, #2]
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800a8b2:	e003      	b.n	800a8bc <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a8b4:	887b      	ldrh	r3, [r7, #2]
 800a8b6:	041a      	lsls	r2, r3, #16
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	619a      	str	r2, [r3, #24]
}
 800a8bc:	bf00      	nop
 800a8be:	3708      	adds	r7, #8
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}
 800a8c4:	0801e500 	.word	0x0801e500

0800a8c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b082      	sub	sp, #8
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800a8d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8d6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800a8da:	88fb      	ldrh	r3, [r7, #6]
 800a8dc:	4013      	ands	r3, r2
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d008      	beq.n	800a8f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a8e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a8e6:	88fb      	ldrh	r3, [r7, #6]
 800a8e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a8ec:	88fb      	ldrh	r3, [r7, #6]
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f000 f804 	bl	800a8fc <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800a8f4:	bf00      	nop
 800a8f6:	3708      	adds	r7, #8
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	b083      	sub	sp, #12
 800a900:	af00      	add	r7, sp, #0
 800a902:	4603      	mov	r3, r0
 800a904:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800a906:	bf00      	nop
 800a908:	370c      	adds	r7, #12
 800a90a:	46bd      	mov	sp, r7
 800a90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a910:	4770      	bx	lr
	...

0800a914 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b082      	sub	sp, #8
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HSEM_SEMID(SemID));
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2b1f      	cmp	r3, #31
 800a920:	d903      	bls.n	800a92a <HAL_HSEM_FastTake+0x16>
 800a922:	21c7      	movs	r1, #199	@ 0xc7
 800a924:	4808      	ldr	r0, [pc, #32]	@ (800a948 <HAL_HSEM_FastTake+0x34>)
 800a926:	f7f8 fcf9 	bl	800331c <assert_failed>
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800a92a:	4a08      	ldr	r2, [pc, #32]	@ (800a94c <HAL_HSEM_FastTake+0x38>)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	3320      	adds	r3, #32
 800a930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a934:	4a06      	ldr	r2, [pc, #24]	@ (800a950 <HAL_HSEM_FastTake+0x3c>)
 800a936:	4293      	cmp	r3, r2
 800a938:	d101      	bne.n	800a93e <HAL_HSEM_FastTake+0x2a>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800a93a:	2300      	movs	r3, #0
 800a93c:	e000      	b.n	800a940 <HAL_HSEM_FastTake+0x2c>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 800a93e:	2301      	movs	r3, #1
}
 800a940:	4618      	mov	r0, r3
 800a942:	3708      	adds	r7, #8
 800a944:	46bd      	mov	sp, r7
 800a946:	bd80      	pop	{r7, pc}
 800a948:	0801e590 	.word	0x0801e590
 800a94c:	58026400 	.word	0x58026400
 800a950:	80000300 	.word	0x80000300

0800a954 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b082      	sub	sp, #8
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HSEM_SEMID(SemID));
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2b1f      	cmp	r3, #31
 800a962:	d903      	bls.n	800a96c <HAL_HSEM_Release+0x18>
 800a964:	21f0      	movs	r1, #240	@ 0xf0
 800a966:	480a      	ldr	r0, [pc, #40]	@ (800a990 <HAL_HSEM_Release+0x3c>)
 800a968:	f7f8 fcd8 	bl	800331c <assert_failed>
  assert_param(IS_HSEM_PROCESSID(ProcessID));
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	2bff      	cmp	r3, #255	@ 0xff
 800a970:	d903      	bls.n	800a97a <HAL_HSEM_Release+0x26>
 800a972:	21f1      	movs	r1, #241	@ 0xf1
 800a974:	4806      	ldr	r0, [pc, #24]	@ (800a990 <HAL_HSEM_Release+0x3c>)
 800a976:	f7f8 fcd1 	bl	800331c <assert_failed>

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800a97a:	4906      	ldr	r1, [pc, #24]	@ (800a994 <HAL_HSEM_Release+0x40>)
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 800a988:	bf00      	nop
 800a98a:	3708      	adds	r7, #8
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}
 800a990:	0801e590 	.word	0x0801e590
 800a994:	58026400 	.word	0x58026400

0800a998 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b082      	sub	sp, #8
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d101      	bne.n	800a9aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	e113      	b.n	800abd2 <HAL_I2C_Init+0x23a>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	4a8b      	ldr	r2, [pc, #556]	@ (800abdc <HAL_I2C_Init+0x244>)
 800a9b0:	4293      	cmp	r3, r2
 800a9b2:	d013      	beq.n	800a9dc <HAL_I2C_Init+0x44>
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	4a89      	ldr	r2, [pc, #548]	@ (800abe0 <HAL_I2C_Init+0x248>)
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	d00e      	beq.n	800a9dc <HAL_I2C_Init+0x44>
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	4a88      	ldr	r2, [pc, #544]	@ (800abe4 <HAL_I2C_Init+0x24c>)
 800a9c4:	4293      	cmp	r3, r2
 800a9c6:	d009      	beq.n	800a9dc <HAL_I2C_Init+0x44>
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	4a86      	ldr	r2, [pc, #536]	@ (800abe8 <HAL_I2C_Init+0x250>)
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d004      	beq.n	800a9dc <HAL_I2C_Init+0x44>
 800a9d2:	f44f 7108 	mov.w	r1, #544	@ 0x220
 800a9d6:	4885      	ldr	r0, [pc, #532]	@ (800abec <HAL_I2C_Init+0x254>)
 800a9d8:	f7f8 fca0 	bl	800331c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	689b      	ldr	r3, [r3, #8]
 800a9e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a9e4:	d304      	bcc.n	800a9f0 <HAL_I2C_Init+0x58>
 800a9e6:	f240 2121 	movw	r1, #545	@ 0x221
 800a9ea:	4880      	ldr	r0, [pc, #512]	@ (800abec <HAL_I2C_Init+0x254>)
 800a9ec:	f7f8 fc96 	bl	800331c <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	68db      	ldr	r3, [r3, #12]
 800a9f4:	2b01      	cmp	r3, #1
 800a9f6:	d008      	beq.n	800aa0a <HAL_I2C_Init+0x72>
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	68db      	ldr	r3, [r3, #12]
 800a9fc:	2b02      	cmp	r3, #2
 800a9fe:	d004      	beq.n	800aa0a <HAL_I2C_Init+0x72>
 800aa00:	f240 2122 	movw	r1, #546	@ 0x222
 800aa04:	4879      	ldr	r0, [pc, #484]	@ (800abec <HAL_I2C_Init+0x254>)
 800aa06:	f7f8 fc89 	bl	800331c <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	691b      	ldr	r3, [r3, #16]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d009      	beq.n	800aa26 <HAL_I2C_Init+0x8e>
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	691b      	ldr	r3, [r3, #16]
 800aa16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa1a:	d004      	beq.n	800aa26 <HAL_I2C_Init+0x8e>
 800aa1c:	f240 2123 	movw	r1, #547	@ 0x223
 800aa20:	4872      	ldr	r0, [pc, #456]	@ (800abec <HAL_I2C_Init+0x254>)
 800aa22:	f7f8 fc7b 	bl	800331c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	695b      	ldr	r3, [r3, #20]
 800aa2a:	2bff      	cmp	r3, #255	@ 0xff
 800aa2c:	d904      	bls.n	800aa38 <HAL_I2C_Init+0xa0>
 800aa2e:	f44f 7109 	mov.w	r1, #548	@ 0x224
 800aa32:	486e      	ldr	r0, [pc, #440]	@ (800abec <HAL_I2C_Init+0x254>)
 800aa34:	f7f8 fc72 	bl	800331c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	699b      	ldr	r3, [r3, #24]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d020      	beq.n	800aa82 <HAL_I2C_Init+0xea>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	699b      	ldr	r3, [r3, #24]
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	d01c      	beq.n	800aa82 <HAL_I2C_Init+0xea>
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	699b      	ldr	r3, [r3, #24]
 800aa4c:	2b02      	cmp	r3, #2
 800aa4e:	d018      	beq.n	800aa82 <HAL_I2C_Init+0xea>
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	699b      	ldr	r3, [r3, #24]
 800aa54:	2b03      	cmp	r3, #3
 800aa56:	d014      	beq.n	800aa82 <HAL_I2C_Init+0xea>
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	699b      	ldr	r3, [r3, #24]
 800aa5c:	2b04      	cmp	r3, #4
 800aa5e:	d010      	beq.n	800aa82 <HAL_I2C_Init+0xea>
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	699b      	ldr	r3, [r3, #24]
 800aa64:	2b05      	cmp	r3, #5
 800aa66:	d00c      	beq.n	800aa82 <HAL_I2C_Init+0xea>
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	699b      	ldr	r3, [r3, #24]
 800aa6c:	2b06      	cmp	r3, #6
 800aa6e:	d008      	beq.n	800aa82 <HAL_I2C_Init+0xea>
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	699b      	ldr	r3, [r3, #24]
 800aa74:	2b07      	cmp	r3, #7
 800aa76:	d004      	beq.n	800aa82 <HAL_I2C_Init+0xea>
 800aa78:	f240 2125 	movw	r1, #549	@ 0x225
 800aa7c:	485b      	ldr	r0, [pc, #364]	@ (800abec <HAL_I2C_Init+0x254>)
 800aa7e:	f7f8 fc4d 	bl	800331c <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	69db      	ldr	r3, [r3, #28]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d009      	beq.n	800aa9e <HAL_I2C_Init+0x106>
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	69db      	ldr	r3, [r3, #28]
 800aa8e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800aa92:	d004      	beq.n	800aa9e <HAL_I2C_Init+0x106>
 800aa94:	f240 2126 	movw	r1, #550	@ 0x226
 800aa98:	4854      	ldr	r0, [pc, #336]	@ (800abec <HAL_I2C_Init+0x254>)
 800aa9a:	f7f8 fc3f 	bl	800331c <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6a1b      	ldr	r3, [r3, #32]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d009      	beq.n	800aaba <HAL_I2C_Init+0x122>
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6a1b      	ldr	r3, [r3, #32]
 800aaaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aaae:	d004      	beq.n	800aaba <HAL_I2C_Init+0x122>
 800aab0:	f240 2127 	movw	r1, #551	@ 0x227
 800aab4:	484d      	ldr	r0, [pc, #308]	@ (800abec <HAL_I2C_Init+0x254>)
 800aab6:	f7f8 fc31 	bl	800331c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aac0:	b2db      	uxtb	r3, r3
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d106      	bne.n	800aad4 <HAL_I2C_Init+0x13c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2200      	movs	r2, #0
 800aaca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f7f8 f994 	bl	8002dfc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2224      	movs	r2, #36	@ 0x24
 800aad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	681a      	ldr	r2, [r3, #0]
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	f022 0201 	bic.w	r2, r2, #1
 800aaea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	685a      	ldr	r2, [r3, #4]
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800aaf8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	689a      	ldr	r2, [r3, #8]
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ab08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	68db      	ldr	r3, [r3, #12]
 800ab0e:	2b01      	cmp	r3, #1
 800ab10:	d107      	bne.n	800ab22 <HAL_I2C_Init+0x18a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	689a      	ldr	r2, [r3, #8]
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ab1e:	609a      	str	r2, [r3, #8]
 800ab20:	e006      	b.n	800ab30 <HAL_I2C_Init+0x198>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	689a      	ldr	r2, [r3, #8]
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800ab2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	68db      	ldr	r3, [r3, #12]
 800ab34:	2b02      	cmp	r3, #2
 800ab36:	d108      	bne.n	800ab4a <HAL_I2C_Init+0x1b2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	685a      	ldr	r2, [r3, #4]
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ab46:	605a      	str	r2, [r3, #4]
 800ab48:	e007      	b.n	800ab5a <HAL_I2C_Init+0x1c2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	685a      	ldr	r2, [r3, #4]
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ab58:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	6859      	ldr	r1, [r3, #4]
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681a      	ldr	r2, [r3, #0]
 800ab64:	4b22      	ldr	r3, [pc, #136]	@ (800abf0 <HAL_I2C_Init+0x258>)
 800ab66:	430b      	orrs	r3, r1
 800ab68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	68da      	ldr	r2, [r3, #12]
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ab78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	691a      	ldr	r2, [r3, #16]
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	695b      	ldr	r3, [r3, #20]
 800ab82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	699b      	ldr	r3, [r3, #24]
 800ab8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	430a      	orrs	r2, r1
 800ab92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	69d9      	ldr	r1, [r3, #28]
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	6a1a      	ldr	r2, [r3, #32]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	430a      	orrs	r2, r1
 800aba2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	681a      	ldr	r2, [r3, #0]
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f042 0201 	orr.w	r2, r2, #1
 800abb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	2200      	movs	r2, #0
 800abb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	2220      	movs	r2, #32
 800abbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2200      	movs	r2, #0
 800abc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2200      	movs	r2, #0
 800abcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800abd0:	2300      	movs	r3, #0
}
 800abd2:	4618      	mov	r0, r3
 800abd4:	3708      	adds	r7, #8
 800abd6:	46bd      	mov	sp, r7
 800abd8:	bd80      	pop	{r7, pc}
 800abda:	bf00      	nop
 800abdc:	40005400 	.word	0x40005400
 800abe0:	40005800 	.word	0x40005800
 800abe4:	40005c00 	.word	0x40005c00
 800abe8:	58001c00 	.word	0x58001c00
 800abec:	0801e620 	.word	0x0801e620
 800abf0:	02008000 	.word	0x02008000

0800abf4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b088      	sub	sp, #32
 800abf8:	af02      	add	r7, sp, #8
 800abfa:	60f8      	str	r0, [r7, #12]
 800abfc:	607a      	str	r2, [r7, #4]
 800abfe:	461a      	mov	r2, r3
 800ac00:	460b      	mov	r3, r1
 800ac02:	817b      	strh	r3, [r7, #10]
 800ac04:	4613      	mov	r3, r2
 800ac06:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac0e:	b2db      	uxtb	r3, r3
 800ac10:	2b20      	cmp	r3, #32
 800ac12:	f040 80fd 	bne.w	800ae10 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ac1c:	2b01      	cmp	r3, #1
 800ac1e:	d101      	bne.n	800ac24 <HAL_I2C_Master_Transmit+0x30>
 800ac20:	2302      	movs	r3, #2
 800ac22:	e0f6      	b.n	800ae12 <HAL_I2C_Master_Transmit+0x21e>
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	2201      	movs	r2, #1
 800ac28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ac2c:	f7f9 fe9e 	bl	800496c <HAL_GetTick>
 800ac30:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ac32:	693b      	ldr	r3, [r7, #16]
 800ac34:	9300      	str	r3, [sp, #0]
 800ac36:	2319      	movs	r3, #25
 800ac38:	2201      	movs	r2, #1
 800ac3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ac3e:	68f8      	ldr	r0, [r7, #12]
 800ac40:	f002 f80f 	bl	800cc62 <I2C_WaitOnFlagUntilTimeout>
 800ac44:	4603      	mov	r3, r0
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d001      	beq.n	800ac4e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	e0e1      	b.n	800ae12 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	2221      	movs	r2, #33	@ 0x21
 800ac52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	2210      	movs	r2, #16
 800ac5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	2200      	movs	r2, #0
 800ac62:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	687a      	ldr	r2, [r7, #4]
 800ac68:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	893a      	ldrh	r2, [r7, #8]
 800ac6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	2200      	movs	r2, #0
 800ac74:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac7a:	b29b      	uxth	r3, r3
 800ac7c:	2bff      	cmp	r3, #255	@ 0xff
 800ac7e:	d906      	bls.n	800ac8e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	22ff      	movs	r2, #255	@ 0xff
 800ac84:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800ac86:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ac8a:	617b      	str	r3, [r7, #20]
 800ac8c:	e007      	b.n	800ac9e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac92:	b29a      	uxth	r2, r3
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800ac98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ac9c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d024      	beq.n	800acf0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acaa:	781a      	ldrb	r2, [r3, #0]
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acb6:	1c5a      	adds	r2, r3, #1
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acc0:	b29b      	uxth	r3, r3
 800acc2:	3b01      	subs	r3, #1
 800acc4:	b29a      	uxth	r2, r3
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acce:	3b01      	subs	r3, #1
 800acd0:	b29a      	uxth	r2, r3
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acda:	b2db      	uxtb	r3, r3
 800acdc:	3301      	adds	r3, #1
 800acde:	b2da      	uxtb	r2, r3
 800ace0:	8979      	ldrh	r1, [r7, #10]
 800ace2:	4b4e      	ldr	r3, [pc, #312]	@ (800ae1c <HAL_I2C_Master_Transmit+0x228>)
 800ace4:	9300      	str	r3, [sp, #0]
 800ace6:	697b      	ldr	r3, [r7, #20]
 800ace8:	68f8      	ldr	r0, [r7, #12]
 800acea:	f002 f97d 	bl	800cfe8 <I2C_TransferConfig>
 800acee:	e066      	b.n	800adbe <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acf4:	b2da      	uxtb	r2, r3
 800acf6:	8979      	ldrh	r1, [r7, #10]
 800acf8:	4b48      	ldr	r3, [pc, #288]	@ (800ae1c <HAL_I2C_Master_Transmit+0x228>)
 800acfa:	9300      	str	r3, [sp, #0]
 800acfc:	697b      	ldr	r3, [r7, #20]
 800acfe:	68f8      	ldr	r0, [r7, #12]
 800ad00:	f002 f972 	bl	800cfe8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800ad04:	e05b      	b.n	800adbe <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ad06:	693a      	ldr	r2, [r7, #16]
 800ad08:	6a39      	ldr	r1, [r7, #32]
 800ad0a:	68f8      	ldr	r0, [r7, #12]
 800ad0c:	f002 f802 	bl	800cd14 <I2C_WaitOnTXISFlagUntilTimeout>
 800ad10:	4603      	mov	r3, r0
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d001      	beq.n	800ad1a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800ad16:	2301      	movs	r3, #1
 800ad18:	e07b      	b.n	800ae12 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad1e:	781a      	ldrb	r2, [r3, #0]
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad2a:	1c5a      	adds	r2, r3, #1
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad34:	b29b      	uxth	r3, r3
 800ad36:	3b01      	subs	r3, #1
 800ad38:	b29a      	uxth	r2, r3
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad42:	3b01      	subs	r3, #1
 800ad44:	b29a      	uxth	r2, r3
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad4e:	b29b      	uxth	r3, r3
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d034      	beq.n	800adbe <HAL_I2C_Master_Transmit+0x1ca>
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d130      	bne.n	800adbe <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ad5c:	693b      	ldr	r3, [r7, #16]
 800ad5e:	9300      	str	r3, [sp, #0]
 800ad60:	6a3b      	ldr	r3, [r7, #32]
 800ad62:	2200      	movs	r2, #0
 800ad64:	2180      	movs	r1, #128	@ 0x80
 800ad66:	68f8      	ldr	r0, [r7, #12]
 800ad68:	f001 ff7b 	bl	800cc62 <I2C_WaitOnFlagUntilTimeout>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d001      	beq.n	800ad76 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800ad72:	2301      	movs	r3, #1
 800ad74:	e04d      	b.n	800ae12 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad7a:	b29b      	uxth	r3, r3
 800ad7c:	2bff      	cmp	r3, #255	@ 0xff
 800ad7e:	d90e      	bls.n	800ad9e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	22ff      	movs	r2, #255	@ 0xff
 800ad84:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad8a:	b2da      	uxtb	r2, r3
 800ad8c:	8979      	ldrh	r1, [r7, #10]
 800ad8e:	2300      	movs	r3, #0
 800ad90:	9300      	str	r3, [sp, #0]
 800ad92:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ad96:	68f8      	ldr	r0, [r7, #12]
 800ad98:	f002 f926 	bl	800cfe8 <I2C_TransferConfig>
 800ad9c:	e00f      	b.n	800adbe <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ada2:	b29a      	uxth	r2, r3
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800adac:	b2da      	uxtb	r2, r3
 800adae:	8979      	ldrh	r1, [r7, #10]
 800adb0:	2300      	movs	r3, #0
 800adb2:	9300      	str	r3, [sp, #0]
 800adb4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800adb8:	68f8      	ldr	r0, [r7, #12]
 800adba:	f002 f915 	bl	800cfe8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800adc2:	b29b      	uxth	r3, r3
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d19e      	bne.n	800ad06 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800adc8:	693a      	ldr	r2, [r7, #16]
 800adca:	6a39      	ldr	r1, [r7, #32]
 800adcc:	68f8      	ldr	r0, [r7, #12]
 800adce:	f001 ffe8 	bl	800cda2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800add2:	4603      	mov	r3, r0
 800add4:	2b00      	cmp	r3, #0
 800add6:	d001      	beq.n	800addc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800add8:	2301      	movs	r3, #1
 800adda:	e01a      	b.n	800ae12 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	2220      	movs	r2, #32
 800ade2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	6859      	ldr	r1, [r3, #4]
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	681a      	ldr	r2, [r3, #0]
 800adee:	4b0c      	ldr	r3, [pc, #48]	@ (800ae20 <HAL_I2C_Master_Transmit+0x22c>)
 800adf0:	400b      	ands	r3, r1
 800adf2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	2220      	movs	r2, #32
 800adf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	2200      	movs	r2, #0
 800ae00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	2200      	movs	r2, #0
 800ae08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	e000      	b.n	800ae12 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800ae10:	2302      	movs	r3, #2
  }
}
 800ae12:	4618      	mov	r0, r3
 800ae14:	3718      	adds	r7, #24
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}
 800ae1a:	bf00      	nop
 800ae1c:	80002000 	.word	0x80002000
 800ae20:	fe00e800 	.word	0xfe00e800

0800ae24 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b088      	sub	sp, #32
 800ae28:	af02      	add	r7, sp, #8
 800ae2a:	60f8      	str	r0, [r7, #12]
 800ae2c:	607a      	str	r2, [r7, #4]
 800ae2e:	461a      	mov	r2, r3
 800ae30:	460b      	mov	r3, r1
 800ae32:	817b      	strh	r3, [r7, #10]
 800ae34:	4613      	mov	r3, r2
 800ae36:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ae3e:	b2db      	uxtb	r3, r3
 800ae40:	2b20      	cmp	r3, #32
 800ae42:	d17c      	bne.n	800af3e <HAL_I2C_Master_Transmit_IT+0x11a>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	699b      	ldr	r3, [r3, #24]
 800ae4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ae4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae52:	d101      	bne.n	800ae58 <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 800ae54:	2302      	movs	r3, #2
 800ae56:	e073      	b.n	800af40 <HAL_I2C_Master_Transmit_IT+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ae5e:	2b01      	cmp	r3, #1
 800ae60:	d101      	bne.n	800ae66 <HAL_I2C_Master_Transmit_IT+0x42>
 800ae62:	2302      	movs	r3, #2
 800ae64:	e06c      	b.n	800af40 <HAL_I2C_Master_Transmit_IT+0x11c>
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	2201      	movs	r2, #1
 800ae6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	2221      	movs	r2, #33	@ 0x21
 800ae72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	2210      	movs	r2, #16
 800ae7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	2200      	movs	r2, #0
 800ae82:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	687a      	ldr	r2, [r7, #4]
 800ae88:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	893a      	ldrh	r2, [r7, #8]
 800ae8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	4a2d      	ldr	r2, [pc, #180]	@ (800af48 <HAL_I2C_Master_Transmit_IT+0x124>)
 800ae94:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	4a2c      	ldr	r2, [pc, #176]	@ (800af4c <HAL_I2C_Master_Transmit_IT+0x128>)
 800ae9a:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aea0:	b29b      	uxth	r3, r3
 800aea2:	2bff      	cmp	r3, #255	@ 0xff
 800aea4:	d906      	bls.n	800aeb4 <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	22ff      	movs	r2, #255	@ 0xff
 800aeaa:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800aeac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800aeb0:	617b      	str	r3, [r7, #20]
 800aeb2:	e007      	b.n	800aec4 <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aeb8:	b29a      	uxth	r2, r3
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800aebe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800aec2:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferSize > 0U)
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d024      	beq.n	800af16 <HAL_I2C_Master_Transmit_IT+0xf2>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aed0:	781a      	ldrb	r2, [r3, #0]
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aedc:	1c5a      	adds	r2, r3, #1
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aee6:	b29b      	uxth	r3, r3
 800aee8:	3b01      	subs	r3, #1
 800aeea:	b29a      	uxth	r2, r3
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aef4:	3b01      	subs	r3, #1
 800aef6:	b29a      	uxth	r2, r3
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	851a      	strh	r2, [r3, #40]	@ 0x28

      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af00:	b2db      	uxtb	r3, r3
 800af02:	3301      	adds	r3, #1
 800af04:	b2da      	uxtb	r2, r3
 800af06:	8979      	ldrh	r1, [r7, #10]
 800af08:	4b11      	ldr	r3, [pc, #68]	@ (800af50 <HAL_I2C_Master_Transmit_IT+0x12c>)
 800af0a:	9300      	str	r3, [sp, #0]
 800af0c:	697b      	ldr	r3, [r7, #20]
 800af0e:	68f8      	ldr	r0, [r7, #12]
 800af10:	f002 f86a 	bl	800cfe8 <I2C_TransferConfig>
 800af14:	e009      	b.n	800af2a <HAL_I2C_Master_Transmit_IT+0x106>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af1a:	b2da      	uxtb	r2, r3
 800af1c:	8979      	ldrh	r1, [r7, #10]
 800af1e:	4b0c      	ldr	r3, [pc, #48]	@ (800af50 <HAL_I2C_Master_Transmit_IT+0x12c>)
 800af20:	9300      	str	r3, [sp, #0]
 800af22:	697b      	ldr	r3, [r7, #20]
 800af24:	68f8      	ldr	r0, [r7, #12]
 800af26:	f002 f85f 	bl	800cfe8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	2200      	movs	r2, #0
 800af2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800af32:	2101      	movs	r1, #1
 800af34:	68f8      	ldr	r0, [r7, #12]
 800af36:	f002 f8d3 	bl	800d0e0 <I2C_Enable_IRQ>

    return HAL_OK;
 800af3a:	2300      	movs	r3, #0
 800af3c:	e000      	b.n	800af40 <HAL_I2C_Master_Transmit_IT+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800af3e:	2302      	movs	r3, #2
  }
}
 800af40:	4618      	mov	r0, r3
 800af42:	3718      	adds	r7, #24
 800af44:	46bd      	mov	sp, r7
 800af46:	bd80      	pop	{r7, pc}
 800af48:	ffff0000 	.word	0xffff0000
 800af4c:	0800b355 	.word	0x0800b355
 800af50:	80002000 	.word	0x80002000

0800af54 <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 800af54:	b580      	push	{r7, lr}
 800af56:	b088      	sub	sp, #32
 800af58:	af02      	add	r7, sp, #8
 800af5a:	60f8      	str	r0, [r7, #12]
 800af5c:	607a      	str	r2, [r7, #4]
 800af5e:	461a      	mov	r2, r3
 800af60:	460b      	mov	r3, r1
 800af62:	817b      	strh	r3, [r7, #10]
 800af64:	4613      	mov	r3, r2
 800af66:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af6e:	b2db      	uxtb	r3, r3
 800af70:	2b20      	cmp	r3, #32
 800af72:	d153      	bne.n	800b01c <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	699b      	ldr	r3, [r3, #24]
 800af7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800af7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800af82:	d101      	bne.n	800af88 <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 800af84:	2302      	movs	r3, #2
 800af86:	e04a      	b.n	800b01e <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800af8e:	2b01      	cmp	r3, #1
 800af90:	d101      	bne.n	800af96 <HAL_I2C_Master_Receive_IT+0x42>
 800af92:	2302      	movs	r3, #2
 800af94:	e043      	b.n	800b01e <HAL_I2C_Master_Receive_IT+0xca>
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	2201      	movs	r2, #1
 800af9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	2222      	movs	r2, #34	@ 0x22
 800afa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	2210      	movs	r2, #16
 800afaa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	2200      	movs	r2, #0
 800afb2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	687a      	ldr	r2, [r7, #4]
 800afb8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	893a      	ldrh	r2, [r7, #8]
 800afbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	4a19      	ldr	r2, [pc, #100]	@ (800b028 <HAL_I2C_Master_Receive_IT+0xd4>)
 800afc4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	4a18      	ldr	r2, [pc, #96]	@ (800b02c <HAL_I2C_Master_Receive_IT+0xd8>)
 800afca:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800afd0:	b29b      	uxth	r3, r3
 800afd2:	2bff      	cmp	r3, #255	@ 0xff
 800afd4:	d906      	bls.n	800afe4 <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	22ff      	movs	r2, #255	@ 0xff
 800afda:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800afdc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800afe0:	617b      	str	r3, [r7, #20]
 800afe2:	e007      	b.n	800aff4 <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800afe8:	b29a      	uxth	r2, r3
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800afee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800aff2:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aff8:	b2da      	uxtb	r2, r3
 800affa:	8979      	ldrh	r1, [r7, #10]
 800affc:	4b0c      	ldr	r3, [pc, #48]	@ (800b030 <HAL_I2C_Master_Receive_IT+0xdc>)
 800affe:	9300      	str	r3, [sp, #0]
 800b000:	697b      	ldr	r3, [r7, #20]
 800b002:	68f8      	ldr	r0, [r7, #12]
 800b004:	f001 fff0 	bl	800cfe8 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	2200      	movs	r2, #0
 800b00c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800b010:	2102      	movs	r1, #2
 800b012:	68f8      	ldr	r0, [r7, #12]
 800b014:	f002 f864 	bl	800d0e0 <I2C_Enable_IRQ>

    return HAL_OK;
 800b018:	2300      	movs	r3, #0
 800b01a:	e000      	b.n	800b01e <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 800b01c:	2302      	movs	r3, #2
  }
}
 800b01e:	4618      	mov	r0, r3
 800b020:	3718      	adds	r7, #24
 800b022:	46bd      	mov	sp, r7
 800b024:	bd80      	pop	{r7, pc}
 800b026:	bf00      	nop
 800b028:	ffff0000 	.word	0xffff0000
 800b02c:	0800b355 	.word	0x0800b355
 800b030:	80002400 	.word	0x80002400

0800b034 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b088      	sub	sp, #32
 800b038:	af02      	add	r7, sp, #8
 800b03a:	60f8      	str	r0, [r7, #12]
 800b03c:	4608      	mov	r0, r1
 800b03e:	4611      	mov	r1, r2
 800b040:	461a      	mov	r2, r3
 800b042:	4603      	mov	r3, r0
 800b044:	817b      	strh	r3, [r7, #10]
 800b046:	460b      	mov	r3, r1
 800b048:	813b      	strh	r3, [r7, #8]
 800b04a:	4613      	mov	r3, r2
 800b04c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800b04e:	88fb      	ldrh	r3, [r7, #6]
 800b050:	2b01      	cmp	r3, #1
 800b052:	d007      	beq.n	800b064 <HAL_I2C_Mem_Write+0x30>
 800b054:	88fb      	ldrh	r3, [r7, #6]
 800b056:	2b02      	cmp	r3, #2
 800b058:	d004      	beq.n	800b064 <HAL_I2C_Mem_Write+0x30>
 800b05a:	f640 11e1 	movw	r1, #2529	@ 0x9e1
 800b05e:	4884      	ldr	r0, [pc, #528]	@ (800b270 <HAL_I2C_Mem_Write+0x23c>)
 800b060:	f7f8 f95c 	bl	800331c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b06a:	b2db      	uxtb	r3, r3
 800b06c:	2b20      	cmp	r3, #32
 800b06e:	f040 80f9 	bne.w	800b264 <HAL_I2C_Mem_Write+0x230>
  {
    if ((pData == NULL) || (Size == 0U))
 800b072:	6a3b      	ldr	r3, [r7, #32]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d002      	beq.n	800b07e <HAL_I2C_Mem_Write+0x4a>
 800b078:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d105      	bne.n	800b08a <HAL_I2C_Mem_Write+0x56>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b084:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800b086:	2301      	movs	r3, #1
 800b088:	e0ed      	b.n	800b266 <HAL_I2C_Mem_Write+0x232>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b090:	2b01      	cmp	r3, #1
 800b092:	d101      	bne.n	800b098 <HAL_I2C_Mem_Write+0x64>
 800b094:	2302      	movs	r3, #2
 800b096:	e0e6      	b.n	800b266 <HAL_I2C_Mem_Write+0x232>
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	2201      	movs	r2, #1
 800b09c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b0a0:	f7f9 fc64 	bl	800496c <HAL_GetTick>
 800b0a4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b0a6:	697b      	ldr	r3, [r7, #20]
 800b0a8:	9300      	str	r3, [sp, #0]
 800b0aa:	2319      	movs	r3, #25
 800b0ac:	2201      	movs	r2, #1
 800b0ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b0b2:	68f8      	ldr	r0, [r7, #12]
 800b0b4:	f001 fdd5 	bl	800cc62 <I2C_WaitOnFlagUntilTimeout>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d001      	beq.n	800b0c2 <HAL_I2C_Mem_Write+0x8e>
    {
      return HAL_ERROR;
 800b0be:	2301      	movs	r3, #1
 800b0c0:	e0d1      	b.n	800b266 <HAL_I2C_Mem_Write+0x232>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	2221      	movs	r2, #33	@ 0x21
 800b0c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	2240      	movs	r2, #64	@ 0x40
 800b0ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	6a3a      	ldr	r2, [r7, #32]
 800b0dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b0e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b0ea:	88f8      	ldrh	r0, [r7, #6]
 800b0ec:	893a      	ldrh	r2, [r7, #8]
 800b0ee:	8979      	ldrh	r1, [r7, #10]
 800b0f0:	697b      	ldr	r3, [r7, #20]
 800b0f2:	9301      	str	r3, [sp, #4]
 800b0f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0f6:	9300      	str	r3, [sp, #0]
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	68f8      	ldr	r0, [r7, #12]
 800b0fc:	f000 ff6a 	bl	800bfd4 <I2C_RequestMemoryWrite>
 800b100:	4603      	mov	r3, r0
 800b102:	2b00      	cmp	r3, #0
 800b104:	d005      	beq.n	800b112 <HAL_I2C_Mem_Write+0xde>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	2200      	movs	r2, #0
 800b10a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800b10e:	2301      	movs	r3, #1
 800b110:	e0a9      	b.n	800b266 <HAL_I2C_Mem_Write+0x232>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b116:	b29b      	uxth	r3, r3
 800b118:	2bff      	cmp	r3, #255	@ 0xff
 800b11a:	d90e      	bls.n	800b13a <HAL_I2C_Mem_Write+0x106>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	22ff      	movs	r2, #255	@ 0xff
 800b120:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b126:	b2da      	uxtb	r2, r3
 800b128:	8979      	ldrh	r1, [r7, #10]
 800b12a:	2300      	movs	r3, #0
 800b12c:	9300      	str	r3, [sp, #0]
 800b12e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b132:	68f8      	ldr	r0, [r7, #12]
 800b134:	f001 ff58 	bl	800cfe8 <I2C_TransferConfig>
 800b138:	e00f      	b.n	800b15a <HAL_I2C_Mem_Write+0x126>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b13e:	b29a      	uxth	r2, r3
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b148:	b2da      	uxtb	r2, r3
 800b14a:	8979      	ldrh	r1, [r7, #10]
 800b14c:	2300      	movs	r3, #0
 800b14e:	9300      	str	r3, [sp, #0]
 800b150:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b154:	68f8      	ldr	r0, [r7, #12]
 800b156:	f001 ff47 	bl	800cfe8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b15a:	697a      	ldr	r2, [r7, #20]
 800b15c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b15e:	68f8      	ldr	r0, [r7, #12]
 800b160:	f001 fdd8 	bl	800cd14 <I2C_WaitOnTXISFlagUntilTimeout>
 800b164:	4603      	mov	r3, r0
 800b166:	2b00      	cmp	r3, #0
 800b168:	d001      	beq.n	800b16e <HAL_I2C_Mem_Write+0x13a>
      {
        return HAL_ERROR;
 800b16a:	2301      	movs	r3, #1
 800b16c:	e07b      	b.n	800b266 <HAL_I2C_Mem_Write+0x232>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b172:	781a      	ldrb	r2, [r3, #0]
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b17e:	1c5a      	adds	r2, r3, #1
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b188:	b29b      	uxth	r3, r3
 800b18a:	3b01      	subs	r3, #1
 800b18c:	b29a      	uxth	r2, r3
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b196:	3b01      	subs	r3, #1
 800b198:	b29a      	uxth	r2, r3
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1a2:	b29b      	uxth	r3, r3
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d034      	beq.n	800b212 <HAL_I2C_Mem_Write+0x1de>
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d130      	bne.n	800b212 <HAL_I2C_Mem_Write+0x1de>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	2180      	movs	r1, #128	@ 0x80
 800b1ba:	68f8      	ldr	r0, [r7, #12]
 800b1bc:	f001 fd51 	bl	800cc62 <I2C_WaitOnFlagUntilTimeout>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d001      	beq.n	800b1ca <HAL_I2C_Mem_Write+0x196>
        {
          return HAL_ERROR;
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	e04d      	b.n	800b266 <HAL_I2C_Mem_Write+0x232>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1ce:	b29b      	uxth	r3, r3
 800b1d0:	2bff      	cmp	r3, #255	@ 0xff
 800b1d2:	d90e      	bls.n	800b1f2 <HAL_I2C_Mem_Write+0x1be>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	22ff      	movs	r2, #255	@ 0xff
 800b1d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b1de:	b2da      	uxtb	r2, r3
 800b1e0:	8979      	ldrh	r1, [r7, #10]
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	9300      	str	r3, [sp, #0]
 800b1e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b1ea:	68f8      	ldr	r0, [r7, #12]
 800b1ec:	f001 fefc 	bl	800cfe8 <I2C_TransferConfig>
 800b1f0:	e00f      	b.n	800b212 <HAL_I2C_Mem_Write+0x1de>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1f6:	b29a      	uxth	r2, r3
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b200:	b2da      	uxtb	r2, r3
 800b202:	8979      	ldrh	r1, [r7, #10]
 800b204:	2300      	movs	r3, #0
 800b206:	9300      	str	r3, [sp, #0]
 800b208:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b20c:	68f8      	ldr	r0, [r7, #12]
 800b20e:	f001 feeb 	bl	800cfe8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b216:	b29b      	uxth	r3, r3
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d19e      	bne.n	800b15a <HAL_I2C_Mem_Write+0x126>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b21c:	697a      	ldr	r2, [r7, #20]
 800b21e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b220:	68f8      	ldr	r0, [r7, #12]
 800b222:	f001 fdbe 	bl	800cda2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b226:	4603      	mov	r3, r0
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d001      	beq.n	800b230 <HAL_I2C_Mem_Write+0x1fc>
    {
      return HAL_ERROR;
 800b22c:	2301      	movs	r3, #1
 800b22e:	e01a      	b.n	800b266 <HAL_I2C_Mem_Write+0x232>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	2220      	movs	r2, #32
 800b236:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	6859      	ldr	r1, [r3, #4]
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681a      	ldr	r2, [r3, #0]
 800b242:	4b0c      	ldr	r3, [pc, #48]	@ (800b274 <HAL_I2C_Mem_Write+0x240>)
 800b244:	400b      	ands	r3, r1
 800b246:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	2220      	movs	r2, #32
 800b24c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	2200      	movs	r2, #0
 800b254:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	2200      	movs	r2, #0
 800b25c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b260:	2300      	movs	r3, #0
 800b262:	e000      	b.n	800b266 <HAL_I2C_Mem_Write+0x232>
  }
  else
  {
    return HAL_BUSY;
 800b264:	2302      	movs	r3, #2
  }
}
 800b266:	4618      	mov	r0, r3
 800b268:	3718      	adds	r7, #24
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}
 800b26e:	bf00      	nop
 800b270:	0801e620 	.word	0x0801e620
 800b274:	fe00e800 	.word	0xfe00e800

0800b278 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b278:	b580      	push	{r7, lr}
 800b27a:	b084      	sub	sp, #16
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	699b      	ldr	r3, [r3, #24]
 800b286:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b294:	2b00      	cmp	r3, #0
 800b296:	d005      	beq.n	800b2a4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b29c:	68ba      	ldr	r2, [r7, #8]
 800b29e:	68f9      	ldr	r1, [r7, #12]
 800b2a0:	6878      	ldr	r0, [r7, #4]
 800b2a2:	4798      	blx	r3
  }
}
 800b2a4:	bf00      	nop
 800b2a6:	3710      	adds	r7, #16
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	bd80      	pop	{r7, pc}

0800b2ac <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b2ac:	b480      	push	{r7}
 800b2ae:	b083      	sub	sp, #12
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800b2b4:	bf00      	nop
 800b2b6:	370c      	adds	r7, #12
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2be:	4770      	bx	lr

0800b2c0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b2c0:	b480      	push	{r7}
 800b2c2:	b083      	sub	sp, #12
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800b2c8:	bf00      	nop
 800b2ca:	370c      	adds	r7, #12
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d2:	4770      	bx	lr

0800b2d4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	b083      	sub	sp, #12
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
 800b2dc:	460b      	mov	r3, r1
 800b2de:	70fb      	strb	r3, [r7, #3]
 800b2e0:	4613      	mov	r3, r2
 800b2e2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800b2e4:	bf00      	nop
 800b2e6:	370c      	adds	r7, #12
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ee:	4770      	bx	lr

0800b2f0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b2f0:	b480      	push	{r7}
 800b2f2:	b083      	sub	sp, #12
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800b2f8:	bf00      	nop
 800b2fa:	370c      	adds	r7, #12
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b302:	4770      	bx	lr

0800b304 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b304:	b480      	push	{r7}
 800b306:	b083      	sub	sp, #12
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800b30c:	bf00      	nop
 800b30e:	370c      	adds	r7, #12
 800b310:	46bd      	mov	sp, r7
 800b312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b316:	4770      	bx	lr

0800b318 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b318:	b480      	push	{r7}
 800b31a:	b083      	sub	sp, #12
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800b320:	bf00      	nop
 800b322:	370c      	adds	r7, #12
 800b324:	46bd      	mov	sp, r7
 800b326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32a:	4770      	bx	lr

0800b32c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800b32c:	b480      	push	{r7}
 800b32e:	b083      	sub	sp, #12
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800b334:	bf00      	nop
 800b336:	370c      	adds	r7, #12
 800b338:	46bd      	mov	sp, r7
 800b33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33e:	4770      	bx	lr

0800b340 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b340:	b480      	push	{r7}
 800b342:	b083      	sub	sp, #12
 800b344:	af00      	add	r7, sp, #0
 800b346:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800b348:	bf00      	nop
 800b34a:	370c      	adds	r7, #12
 800b34c:	46bd      	mov	sp, r7
 800b34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b352:	4770      	bx	lr

0800b354 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b088      	sub	sp, #32
 800b358:	af02      	add	r7, sp, #8
 800b35a:	60f8      	str	r0, [r7, #12]
 800b35c:	60b9      	str	r1, [r7, #8]
 800b35e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 800b360:	68bb      	ldr	r3, [r7, #8]
 800b362:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b36a:	2b01      	cmp	r3, #1
 800b36c:	d101      	bne.n	800b372 <I2C_Master_ISR_IT+0x1e>
 800b36e:	2302      	movs	r3, #2
 800b370:	e120      	b.n	800b5b4 <I2C_Master_ISR_IT+0x260>
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	2201      	movs	r2, #1
 800b376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	091b      	lsrs	r3, r3, #4
 800b37e:	f003 0301 	and.w	r3, r3, #1
 800b382:	2b00      	cmp	r3, #0
 800b384:	d013      	beq.n	800b3ae <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	091b      	lsrs	r3, r3, #4
 800b38a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d00d      	beq.n	800b3ae <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	2210      	movs	r2, #16
 800b398:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b39e:	f043 0204 	orr.w	r2, r3, #4
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b3a6:	68f8      	ldr	r0, [r7, #12]
 800b3a8:	f001 fc19 	bl	800cbde <I2C_Flush_TXDR>
 800b3ac:	e0ed      	b.n	800b58a <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800b3ae:	697b      	ldr	r3, [r7, #20]
 800b3b0:	089b      	lsrs	r3, r3, #2
 800b3b2:	f003 0301 	and.w	r3, r3, #1
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d023      	beq.n	800b402 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	089b      	lsrs	r3, r3, #2
 800b3be:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d01d      	beq.n	800b402 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800b3c6:	697b      	ldr	r3, [r7, #20]
 800b3c8:	f023 0304 	bic.w	r3, r3, #4
 800b3cc:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3d8:	b2d2      	uxtb	r2, r2
 800b3da:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3e0:	1c5a      	adds	r2, r3, #1
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b3ea:	3b01      	subs	r3, #1
 800b3ec:	b29a      	uxth	r2, r3
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3f6:	b29b      	uxth	r3, r3
 800b3f8:	3b01      	subs	r3, #1
 800b3fa:	b29a      	uxth	r2, r3
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800b400:	e0c3      	b.n	800b58a <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800b402:	697b      	ldr	r3, [r7, #20]
 800b404:	099b      	lsrs	r3, r3, #6
 800b406:	f003 0301 	and.w	r3, r3, #1
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d12a      	bne.n	800b464 <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b40e:	697b      	ldr	r3, [r7, #20]
 800b410:	085b      	lsrs	r3, r3, #1
 800b412:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800b416:	2b00      	cmp	r3, #0
 800b418:	d024      	beq.n	800b464 <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	085b      	lsrs	r3, r3, #1
 800b41e:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b422:	2b00      	cmp	r3, #0
 800b424:	d01e      	beq.n	800b464 <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b42a:	b29b      	uxth	r3, r3
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	f000 80ac 	beq.w	800b58a <I2C_Master_ISR_IT+0x236>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b436:	781a      	ldrb	r2, [r3, #0]
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b442:	1c5a      	adds	r2, r3, #1
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b44c:	3b01      	subs	r3, #1
 800b44e:	b29a      	uxth	r2, r3
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b458:	b29b      	uxth	r3, r3
 800b45a:	3b01      	subs	r3, #1
 800b45c:	b29a      	uxth	r2, r3
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 800b462:	e092      	b.n	800b58a <I2C_Master_ISR_IT+0x236>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800b464:	697b      	ldr	r3, [r7, #20]
 800b466:	09db      	lsrs	r3, r3, #7
 800b468:	f003 0301 	and.w	r3, r3, #1
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d05d      	beq.n	800b52c <I2C_Master_ISR_IT+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	099b      	lsrs	r3, r3, #6
 800b474:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d057      	beq.n	800b52c <I2C_Master_ISR_IT+0x1d8>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b480:	b29b      	uxth	r3, r3
 800b482:	2b00      	cmp	r3, #0
 800b484:	d040      	beq.n	800b508 <I2C_Master_ISR_IT+0x1b4>
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d13c      	bne.n	800b508 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	685b      	ldr	r3, [r3, #4]
 800b494:	b29b      	uxth	r3, r3
 800b496:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b49a:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b4a0:	b29b      	uxth	r3, r3
 800b4a2:	2bff      	cmp	r3, #255	@ 0xff
 800b4a4:	d90e      	bls.n	800b4c4 <I2C_Master_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	22ff      	movs	r2, #255	@ 0xff
 800b4aa:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b4b0:	b2da      	uxtb	r2, r3
 800b4b2:	8a79      	ldrh	r1, [r7, #18]
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	9300      	str	r3, [sp, #0]
 800b4b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b4bc:	68f8      	ldr	r0, [r7, #12]
 800b4be:	f001 fd93 	bl	800cfe8 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b4c2:	e032      	b.n	800b52a <I2C_Master_ISR_IT+0x1d6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b4c8:	b29a      	uxth	r2, r3
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4d2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b4d6:	d00b      	beq.n	800b4f0 <I2C_Master_ISR_IT+0x19c>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b4dc:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800b4e2:	8a79      	ldrh	r1, [r7, #18]
 800b4e4:	2000      	movs	r0, #0
 800b4e6:	9000      	str	r0, [sp, #0]
 800b4e8:	68f8      	ldr	r0, [r7, #12]
 800b4ea:	f001 fd7d 	bl	800cfe8 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b4ee:	e01c      	b.n	800b52a <I2C_Master_ISR_IT+0x1d6>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b4f4:	b2da      	uxtb	r2, r3
 800b4f6:	8a79      	ldrh	r1, [r7, #18]
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	9300      	str	r3, [sp, #0]
 800b4fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b500:	68f8      	ldr	r0, [r7, #12]
 800b502:	f001 fd71 	bl	800cfe8 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b506:	e010      	b.n	800b52a <I2C_Master_ISR_IT+0x1d6>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	685b      	ldr	r3, [r3, #4]
 800b50e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b512:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b516:	d003      	beq.n	800b520 <I2C_Master_ISR_IT+0x1cc>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800b518:	68f8      	ldr	r0, [r7, #12]
 800b51a:	f000 fe33 	bl	800c184 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b51e:	e034      	b.n	800b58a <I2C_Master_ISR_IT+0x236>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800b520:	2140      	movs	r1, #64	@ 0x40
 800b522:	68f8      	ldr	r0, [r7, #12]
 800b524:	f001 fa44 	bl	800c9b0 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b528:	e02f      	b.n	800b58a <I2C_Master_ISR_IT+0x236>
 800b52a:	e02e      	b.n	800b58a <I2C_Master_ISR_IT+0x236>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	099b      	lsrs	r3, r3, #6
 800b530:	f003 0301 	and.w	r3, r3, #1
 800b534:	2b00      	cmp	r3, #0
 800b536:	d028      	beq.n	800b58a <I2C_Master_ISR_IT+0x236>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	099b      	lsrs	r3, r3, #6
 800b53c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800b540:	2b00      	cmp	r3, #0
 800b542:	d022      	beq.n	800b58a <I2C_Master_ISR_IT+0x236>
  {
    if (hi2c->XferCount == 0U)
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b548:	b29b      	uxth	r3, r3
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d119      	bne.n	800b582 <I2C_Master_ISR_IT+0x22e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	685b      	ldr	r3, [r3, #4]
 800b554:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b558:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b55c:	d015      	beq.n	800b58a <I2C_Master_ISR_IT+0x236>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b562:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b566:	d108      	bne.n	800b57a <I2C_Master_ISR_IT+0x226>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	685a      	ldr	r2, [r3, #4]
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b576:	605a      	str	r2, [r3, #4]
 800b578:	e007      	b.n	800b58a <I2C_Master_ISR_IT+0x236>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800b57a:	68f8      	ldr	r0, [r7, #12]
 800b57c:	f000 fe02 	bl	800c184 <I2C_ITMasterSeqCplt>
 800b580:	e003      	b.n	800b58a <I2C_Master_ISR_IT+0x236>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800b582:	2140      	movs	r1, #64	@ 0x40
 800b584:	68f8      	ldr	r0, [r7, #12]
 800b586:	f001 fa13 	bl	800c9b0 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b58a:	697b      	ldr	r3, [r7, #20]
 800b58c:	095b      	lsrs	r3, r3, #5
 800b58e:	f003 0301 	and.w	r3, r3, #1
 800b592:	2b00      	cmp	r3, #0
 800b594:	d009      	beq.n	800b5aa <I2C_Master_ISR_IT+0x256>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	095b      	lsrs	r3, r3, #5
 800b59a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d003      	beq.n	800b5aa <I2C_Master_ISR_IT+0x256>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800b5a2:	6979      	ldr	r1, [r7, #20]
 800b5a4:	68f8      	ldr	r0, [r7, #12]
 800b5a6:	f000 fe89 	bl	800c2bc <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b5b2:	2300      	movs	r3, #0
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3718      	adds	r7, #24
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}

0800b5bc <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b086      	sub	sp, #24
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	60f8      	str	r0, [r7, #12]
 800b5c4:	60b9      	str	r1, [r7, #8]
 800b5c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5cc:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800b5ce:	68bb      	ldr	r3, [r7, #8]
 800b5d0:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b5d8:	2b01      	cmp	r3, #1
 800b5da:	d101      	bne.n	800b5e0 <I2C_Slave_ISR_IT+0x24>
 800b5dc:	2302      	movs	r3, #2
 800b5de:	e0ed      	b.n	800b7bc <I2C_Slave_ISR_IT+0x200>
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	095b      	lsrs	r3, r3, #5
 800b5ec:	f003 0301 	and.w	r3, r3, #1
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d00a      	beq.n	800b60a <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	095b      	lsrs	r3, r3, #5
 800b5f8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d004      	beq.n	800b60a <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800b600:	6939      	ldr	r1, [r7, #16]
 800b602:	68f8      	ldr	r0, [r7, #12]
 800b604:	f000 ff24 	bl	800c450 <I2C_ITSlaveCplt>
 800b608:	e0d3      	b.n	800b7b2 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b60a:	693b      	ldr	r3, [r7, #16]
 800b60c:	091b      	lsrs	r3, r3, #4
 800b60e:	f003 0301 	and.w	r3, r3, #1
 800b612:	2b00      	cmp	r3, #0
 800b614:	d04d      	beq.n	800b6b2 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	091b      	lsrs	r3, r3, #4
 800b61a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d047      	beq.n	800b6b2 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b626:	b29b      	uxth	r3, r3
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d128      	bne.n	800b67e <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b632:	b2db      	uxtb	r3, r3
 800b634:	2b28      	cmp	r3, #40	@ 0x28
 800b636:	d108      	bne.n	800b64a <I2C_Slave_ISR_IT+0x8e>
 800b638:	697b      	ldr	r3, [r7, #20]
 800b63a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b63e:	d104      	bne.n	800b64a <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800b640:	6939      	ldr	r1, [r7, #16]
 800b642:	68f8      	ldr	r0, [r7, #12]
 800b644:	f001 f95e 	bl	800c904 <I2C_ITListenCplt>
 800b648:	e032      	b.n	800b6b0 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b650:	b2db      	uxtb	r3, r3
 800b652:	2b29      	cmp	r3, #41	@ 0x29
 800b654:	d10e      	bne.n	800b674 <I2C_Slave_ISR_IT+0xb8>
 800b656:	697b      	ldr	r3, [r7, #20]
 800b658:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b65c:	d00a      	beq.n	800b674 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	2210      	movs	r2, #16
 800b664:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800b666:	68f8      	ldr	r0, [r7, #12]
 800b668:	f001 fab9 	bl	800cbde <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b66c:	68f8      	ldr	r0, [r7, #12]
 800b66e:	f000 fdc6 	bl	800c1fe <I2C_ITSlaveSeqCplt>
 800b672:	e01d      	b.n	800b6b0 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	2210      	movs	r2, #16
 800b67a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800b67c:	e096      	b.n	800b7ac <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	2210      	movs	r2, #16
 800b684:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b68a:	f043 0204 	orr.w	r2, r3, #4
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d004      	beq.n	800b6a2 <I2C_Slave_ISR_IT+0xe6>
 800b698:	697b      	ldr	r3, [r7, #20]
 800b69a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b69e:	f040 8085 	bne.w	800b7ac <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6a6:	4619      	mov	r1, r3
 800b6a8:	68f8      	ldr	r0, [r7, #12]
 800b6aa:	f001 f981 	bl	800c9b0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800b6ae:	e07d      	b.n	800b7ac <I2C_Slave_ISR_IT+0x1f0>
 800b6b0:	e07c      	b.n	800b7ac <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800b6b2:	693b      	ldr	r3, [r7, #16]
 800b6b4:	089b      	lsrs	r3, r3, #2
 800b6b6:	f003 0301 	and.w	r3, r3, #1
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d030      	beq.n	800b720 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	089b      	lsrs	r3, r3, #2
 800b6c2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d02a      	beq.n	800b720 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b6ce:	b29b      	uxth	r3, r3
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d018      	beq.n	800b706 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6de:	b2d2      	uxtb	r2, r2
 800b6e0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6e6:	1c5a      	adds	r2, r3, #1
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b6f0:	3b01      	subs	r3, #1
 800b6f2:	b29a      	uxth	r2, r3
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b6fc:	b29b      	uxth	r3, r3
 800b6fe:	3b01      	subs	r3, #1
 800b700:	b29a      	uxth	r2, r3
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b70a:	b29b      	uxth	r3, r3
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d14f      	bne.n	800b7b0 <I2C_Slave_ISR_IT+0x1f4>
 800b710:	697b      	ldr	r3, [r7, #20]
 800b712:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b716:	d04b      	beq.n	800b7b0 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800b718:	68f8      	ldr	r0, [r7, #12]
 800b71a:	f000 fd70 	bl	800c1fe <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800b71e:	e047      	b.n	800b7b0 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b720:	693b      	ldr	r3, [r7, #16]
 800b722:	08db      	lsrs	r3, r3, #3
 800b724:	f003 0301 	and.w	r3, r3, #1
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d00a      	beq.n	800b742 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	08db      	lsrs	r3, r3, #3
 800b730:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b734:	2b00      	cmp	r3, #0
 800b736:	d004      	beq.n	800b742 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800b738:	6939      	ldr	r1, [r7, #16]
 800b73a:	68f8      	ldr	r0, [r7, #12]
 800b73c:	f000 fc9e 	bl	800c07c <I2C_ITAddrCplt>
 800b740:	e037      	b.n	800b7b2 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b742:	693b      	ldr	r3, [r7, #16]
 800b744:	085b      	lsrs	r3, r3, #1
 800b746:	f003 0301 	and.w	r3, r3, #1
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d031      	beq.n	800b7b2 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	085b      	lsrs	r3, r3, #1
 800b752:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b756:	2b00      	cmp	r3, #0
 800b758:	d02b      	beq.n	800b7b2 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b75e:	b29b      	uxth	r3, r3
 800b760:	2b00      	cmp	r3, #0
 800b762:	d018      	beq.n	800b796 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b768:	781a      	ldrb	r2, [r3, #0]
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b774:	1c5a      	adds	r2, r3, #1
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b77e:	b29b      	uxth	r3, r3
 800b780:	3b01      	subs	r3, #1
 800b782:	b29a      	uxth	r2, r3
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b78c:	3b01      	subs	r3, #1
 800b78e:	b29a      	uxth	r2, r3
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	851a      	strh	r2, [r3, #40]	@ 0x28
 800b794:	e00d      	b.n	800b7b2 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800b796:	697b      	ldr	r3, [r7, #20]
 800b798:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b79c:	d002      	beq.n	800b7a4 <I2C_Slave_ISR_IT+0x1e8>
 800b79e:	697b      	ldr	r3, [r7, #20]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d106      	bne.n	800b7b2 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b7a4:	68f8      	ldr	r0, [r7, #12]
 800b7a6:	f000 fd2a 	bl	800c1fe <I2C_ITSlaveSeqCplt>
 800b7aa:	e002      	b.n	800b7b2 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800b7ac:	bf00      	nop
 800b7ae:	e000      	b.n	800b7b2 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800b7b0:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b7ba:	2300      	movs	r3, #0
}
 800b7bc:	4618      	mov	r0, r3
 800b7be:	3718      	adds	r7, #24
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	bd80      	pop	{r7, pc}

0800b7c4 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b088      	sub	sp, #32
 800b7c8:	af02      	add	r7, sp, #8
 800b7ca:	60f8      	str	r0, [r7, #12]
 800b7cc:	60b9      	str	r1, [r7, #8]
 800b7ce:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b7d6:	2b01      	cmp	r3, #1
 800b7d8:	d101      	bne.n	800b7de <I2C_Master_ISR_DMA+0x1a>
 800b7da:	2302      	movs	r3, #2
 800b7dc:	e0e1      	b.n	800b9a2 <I2C_Master_ISR_DMA+0x1de>
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	2201      	movs	r2, #1
 800b7e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	091b      	lsrs	r3, r3, #4
 800b7ea:	f003 0301 	and.w	r3, r3, #1
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d017      	beq.n	800b822 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	091b      	lsrs	r3, r3, #4
 800b7f6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d011      	beq.n	800b822 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	2210      	movs	r2, #16
 800b804:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b80a:	f043 0204 	orr.w	r2, r3, #4
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800b812:	2120      	movs	r1, #32
 800b814:	68f8      	ldr	r0, [r7, #12]
 800b816:	f001 fc63 	bl	800d0e0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b81a:	68f8      	ldr	r0, [r7, #12]
 800b81c:	f001 f9df 	bl	800cbde <I2C_Flush_TXDR>
 800b820:	e0ba      	b.n	800b998 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800b822:	68bb      	ldr	r3, [r7, #8]
 800b824:	09db      	lsrs	r3, r3, #7
 800b826:	f003 0301 	and.w	r3, r3, #1
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d072      	beq.n	800b914 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	099b      	lsrs	r3, r3, #6
 800b832:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800b836:	2b00      	cmp	r3, #0
 800b838:	d06c      	beq.n	800b914 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	681a      	ldr	r2, [r3, #0]
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b848:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b84e:	b29b      	uxth	r3, r3
 800b850:	2b00      	cmp	r3, #0
 800b852:	d04e      	beq.n	800b8f2 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	685b      	ldr	r3, [r3, #4]
 800b85a:	b29b      	uxth	r3, r3
 800b85c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b860:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b866:	b29b      	uxth	r3, r3
 800b868:	2bff      	cmp	r3, #255	@ 0xff
 800b86a:	d906      	bls.n	800b87a <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	22ff      	movs	r2, #255	@ 0xff
 800b870:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 800b872:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b876:	617b      	str	r3, [r7, #20]
 800b878:	e010      	b.n	800b89c <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b87e:	b29a      	uxth	r2, r3
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b888:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b88c:	d003      	beq.n	800b896 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b892:	617b      	str	r3, [r7, #20]
 800b894:	e002      	b.n	800b89c <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800b896:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b89a:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8a0:	b2da      	uxtb	r2, r3
 800b8a2:	8a79      	ldrh	r1, [r7, #18]
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	9300      	str	r3, [sp, #0]
 800b8a8:	697b      	ldr	r3, [r7, #20]
 800b8aa:	68f8      	ldr	r0, [r7, #12]
 800b8ac:	f001 fb9c 	bl	800cfe8 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8b4:	b29a      	uxth	r2, r3
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8ba:	1ad3      	subs	r3, r2, r3
 800b8bc:	b29a      	uxth	r2, r3
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b8c8:	b2db      	uxtb	r3, r3
 800b8ca:	2b22      	cmp	r3, #34	@ 0x22
 800b8cc:	d108      	bne.n	800b8e0 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	681a      	ldr	r2, [r3, #0]
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b8dc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800b8de:	e05b      	b.n	800b998 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	681a      	ldr	r2, [r3, #0]
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b8ee:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800b8f0:	e052      	b.n	800b998 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	685b      	ldr	r3, [r3, #4]
 800b8f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b8fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b900:	d003      	beq.n	800b90a <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800b902:	68f8      	ldr	r0, [r7, #12]
 800b904:	f000 fc3e 	bl	800c184 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800b908:	e046      	b.n	800b998 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800b90a:	2140      	movs	r1, #64	@ 0x40
 800b90c:	68f8      	ldr	r0, [r7, #12]
 800b90e:	f001 f84f 	bl	800c9b0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800b912:	e041      	b.n	800b998 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	099b      	lsrs	r3, r3, #6
 800b918:	f003 0301 	and.w	r3, r3, #1
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d029      	beq.n	800b974 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	099b      	lsrs	r3, r3, #6
 800b924:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d023      	beq.n	800b974 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b930:	b29b      	uxth	r3, r3
 800b932:	2b00      	cmp	r3, #0
 800b934:	d119      	bne.n	800b96a <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	685b      	ldr	r3, [r3, #4]
 800b93c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b940:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b944:	d027      	beq.n	800b996 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b94a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b94e:	d108      	bne.n	800b962 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	685a      	ldr	r2, [r3, #4]
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b95e:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800b960:	e019      	b.n	800b996 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800b962:	68f8      	ldr	r0, [r7, #12]
 800b964:	f000 fc0e 	bl	800c184 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800b968:	e015      	b.n	800b996 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800b96a:	2140      	movs	r1, #64	@ 0x40
 800b96c:	68f8      	ldr	r0, [r7, #12]
 800b96e:	f001 f81f 	bl	800c9b0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800b972:	e010      	b.n	800b996 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b974:	68bb      	ldr	r3, [r7, #8]
 800b976:	095b      	lsrs	r3, r3, #5
 800b978:	f003 0301 	and.w	r3, r3, #1
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d00b      	beq.n	800b998 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	095b      	lsrs	r3, r3, #5
 800b984:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d005      	beq.n	800b998 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800b98c:	68b9      	ldr	r1, [r7, #8]
 800b98e:	68f8      	ldr	r0, [r7, #12]
 800b990:	f000 fc94 	bl	800c2bc <I2C_ITMasterCplt>
 800b994:	e000      	b.n	800b998 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800b996:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	2200      	movs	r2, #0
 800b99c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b9a0:	2300      	movs	r3, #0
}
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	3718      	adds	r7, #24
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}
	...

0800b9ac <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b088      	sub	sp, #32
 800b9b0:	af02      	add	r7, sp, #8
 800b9b2:	60f8      	str	r0, [r7, #12]
 800b9b4:	60b9      	str	r1, [r7, #8]
 800b9b6:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800b9b8:	4b92      	ldr	r3, [pc, #584]	@ (800bc04 <I2C_Mem_ISR_DMA+0x258>)
 800b9ba:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b9c2:	2b01      	cmp	r3, #1
 800b9c4:	d101      	bne.n	800b9ca <I2C_Mem_ISR_DMA+0x1e>
 800b9c6:	2302      	movs	r3, #2
 800b9c8:	e118      	b.n	800bbfc <I2C_Mem_ISR_DMA+0x250>
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	2201      	movs	r2, #1
 800b9ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b9d2:	68bb      	ldr	r3, [r7, #8]
 800b9d4:	091b      	lsrs	r3, r3, #4
 800b9d6:	f003 0301 	and.w	r3, r3, #1
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d017      	beq.n	800ba0e <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	091b      	lsrs	r3, r3, #4
 800b9e2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d011      	beq.n	800ba0e <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	2210      	movs	r2, #16
 800b9f0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9f6:	f043 0204 	orr.w	r2, r3, #4
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800b9fe:	2120      	movs	r1, #32
 800ba00:	68f8      	ldr	r0, [r7, #12]
 800ba02:	f001 fb6d 	bl	800d0e0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ba06:	68f8      	ldr	r0, [r7, #12]
 800ba08:	f001 f8e9 	bl	800cbde <I2C_Flush_TXDR>
 800ba0c:	e0f1      	b.n	800bbf2 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800ba0e:	68bb      	ldr	r3, [r7, #8]
 800ba10:	085b      	lsrs	r3, r3, #1
 800ba12:	f003 0301 	and.w	r3, r3, #1
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d00f      	beq.n	800ba3a <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	085b      	lsrs	r3, r3, #1
 800ba1e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d009      	beq.n	800ba3a <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	68fa      	ldr	r2, [r7, #12]
 800ba2c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ba2e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	f04f 32ff 	mov.w	r2, #4294967295
 800ba36:	651a      	str	r2, [r3, #80]	@ 0x50
 800ba38:	e0db      	b.n	800bbf2 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800ba3a:	68bb      	ldr	r3, [r7, #8]
 800ba3c:	09db      	lsrs	r3, r3, #7
 800ba3e:	f003 0301 	and.w	r3, r3, #1
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d060      	beq.n	800bb08 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	099b      	lsrs	r3, r3, #6
 800ba4a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d05a      	beq.n	800bb08 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ba52:	2101      	movs	r1, #1
 800ba54:	68f8      	ldr	r0, [r7, #12]
 800ba56:	f001 fbc7 	bl	800d1e8 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800ba5a:	2110      	movs	r1, #16
 800ba5c:	68f8      	ldr	r0, [r7, #12]
 800ba5e:	f001 fb3f 	bl	800d0e0 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba66:	b29b      	uxth	r3, r3
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d048      	beq.n	800bafe <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba70:	b29b      	uxth	r3, r3
 800ba72:	2bff      	cmp	r3, #255	@ 0xff
 800ba74:	d910      	bls.n	800ba98 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	22ff      	movs	r2, #255	@ 0xff
 800ba7a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba80:	b299      	uxth	r1, r3
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba86:	b2da      	uxtb	r2, r3
 800ba88:	2300      	movs	r3, #0
 800ba8a:	9300      	str	r3, [sp, #0]
 800ba8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ba90:	68f8      	ldr	r0, [r7, #12]
 800ba92:	f001 faa9 	bl	800cfe8 <I2C_TransferConfig>
 800ba96:	e011      	b.n	800babc <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba9c:	b29a      	uxth	r2, r3
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800baa6:	b299      	uxth	r1, r3
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800baac:	b2da      	uxtb	r2, r3
 800baae:	2300      	movs	r3, #0
 800bab0:	9300      	str	r3, [sp, #0]
 800bab2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bab6:	68f8      	ldr	r0, [r7, #12]
 800bab8:	f001 fa96 	bl	800cfe8 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bac0:	b29a      	uxth	r2, r3
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bac6:	1ad3      	subs	r3, r2, r3
 800bac8:	b29a      	uxth	r2, r3
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bad4:	b2db      	uxtb	r3, r3
 800bad6:	2b22      	cmp	r3, #34	@ 0x22
 800bad8:	d108      	bne.n	800baec <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	681a      	ldr	r2, [r3, #0]
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bae8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800baea:	e082      	b.n	800bbf2 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	681a      	ldr	r2, [r3, #0]
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bafa:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800bafc:	e079      	b.n	800bbf2 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800bafe:	2140      	movs	r1, #64	@ 0x40
 800bb00:	68f8      	ldr	r0, [r7, #12]
 800bb02:	f000 ff55 	bl	800c9b0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800bb06:	e074      	b.n	800bbf2 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	099b      	lsrs	r3, r3, #6
 800bb0c:	f003 0301 	and.w	r3, r3, #1
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d05e      	beq.n	800bbd2 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	099b      	lsrs	r3, r3, #6
 800bb18:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d058      	beq.n	800bbd2 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800bb20:	2101      	movs	r1, #1
 800bb22:	68f8      	ldr	r0, [r7, #12]
 800bb24:	f001 fb60 	bl	800d1e8 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800bb28:	2110      	movs	r1, #16
 800bb2a:	68f8      	ldr	r0, [r7, #12]
 800bb2c:	f001 fad8 	bl	800d0e0 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb36:	b2db      	uxtb	r3, r3
 800bb38:	2b22      	cmp	r3, #34	@ 0x22
 800bb3a:	d101      	bne.n	800bb40 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800bb3c:	4b32      	ldr	r3, [pc, #200]	@ (800bc08 <I2C_Mem_ISR_DMA+0x25c>)
 800bb3e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bb44:	b29b      	uxth	r3, r3
 800bb46:	2bff      	cmp	r3, #255	@ 0xff
 800bb48:	d910      	bls.n	800bb6c <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	22ff      	movs	r2, #255	@ 0xff
 800bb4e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb54:	b299      	uxth	r1, r3
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bb5a:	b2da      	uxtb	r2, r3
 800bb5c:	697b      	ldr	r3, [r7, #20]
 800bb5e:	9300      	str	r3, [sp, #0]
 800bb60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bb64:	68f8      	ldr	r0, [r7, #12]
 800bb66:	f001 fa3f 	bl	800cfe8 <I2C_TransferConfig>
 800bb6a:	e011      	b.n	800bb90 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bb70:	b29a      	uxth	r2, r3
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb7a:	b299      	uxth	r1, r3
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bb80:	b2da      	uxtb	r2, r3
 800bb82:	697b      	ldr	r3, [r7, #20]
 800bb84:	9300      	str	r3, [sp, #0]
 800bb86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bb8a:	68f8      	ldr	r0, [r7, #12]
 800bb8c:	f001 fa2c 	bl	800cfe8 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bb94:	b29a      	uxth	r2, r3
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bb9a:	1ad3      	subs	r3, r2, r3
 800bb9c:	b29a      	uxth	r2, r3
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bba8:	b2db      	uxtb	r3, r3
 800bbaa:	2b22      	cmp	r3, #34	@ 0x22
 800bbac:	d108      	bne.n	800bbc0 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	681a      	ldr	r2, [r3, #0]
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bbbc:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800bbbe:	e018      	b.n	800bbf2 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	681a      	ldr	r2, [r3, #0]
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bbce:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800bbd0:	e00f      	b.n	800bbf2 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800bbd2:	68bb      	ldr	r3, [r7, #8]
 800bbd4:	095b      	lsrs	r3, r3, #5
 800bbd6:	f003 0301 	and.w	r3, r3, #1
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d009      	beq.n	800bbf2 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	095b      	lsrs	r3, r3, #5
 800bbe2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d003      	beq.n	800bbf2 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800bbea:	68b9      	ldr	r1, [r7, #8]
 800bbec:	68f8      	ldr	r0, [r7, #12]
 800bbee:	f000 fb65 	bl	800c2bc <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800bbfa:	2300      	movs	r3, #0
}
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	3718      	adds	r7, #24
 800bc00:	46bd      	mov	sp, r7
 800bc02:	bd80      	pop	{r7, pc}
 800bc04:	80002000 	.word	0x80002000
 800bc08:	80002400 	.word	0x80002400

0800bc0c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b088      	sub	sp, #32
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	60f8      	str	r0, [r7, #12]
 800bc14:	60b9      	str	r1, [r7, #8]
 800bc16:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc1c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800bc1e:	2300      	movs	r3, #0
 800bc20:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bc28:	2b01      	cmp	r3, #1
 800bc2a:	d101      	bne.n	800bc30 <I2C_Slave_ISR_DMA+0x24>
 800bc2c:	2302      	movs	r3, #2
 800bc2e:	e1cc      	b.n	800bfca <I2C_Slave_ISR_DMA+0x3be>
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	2201      	movs	r2, #1
 800bc34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800bc38:	68bb      	ldr	r3, [r7, #8]
 800bc3a:	095b      	lsrs	r3, r3, #5
 800bc3c:	f003 0301 	and.w	r3, r3, #1
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d00a      	beq.n	800bc5a <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	095b      	lsrs	r3, r3, #5
 800bc48:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d004      	beq.n	800bc5a <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800bc50:	68b9      	ldr	r1, [r7, #8]
 800bc52:	68f8      	ldr	r0, [r7, #12]
 800bc54:	f000 fbfc 	bl	800c450 <I2C_ITSlaveCplt>
 800bc58:	e1b2      	b.n	800bfc0 <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800bc5a:	68bb      	ldr	r3, [r7, #8]
 800bc5c:	091b      	lsrs	r3, r3, #4
 800bc5e:	f003 0301 	and.w	r3, r3, #1
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	f000 819c 	beq.w	800bfa0 <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	091b      	lsrs	r3, r3, #4
 800bc6c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	f000 8195 	beq.w	800bfa0 <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	0b9b      	lsrs	r3, r3, #14
 800bc7a:	f003 0301 	and.w	r3, r3, #1
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d106      	bne.n	800bc90 <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	0bdb      	lsrs	r3, r3, #15
 800bc86:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	f000 8181 	beq.w	800bf92 <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d07c      	beq.n	800bd92 <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	0bdb      	lsrs	r3, r3, #15
 800bc9c:	f003 0301 	and.w	r3, r3, #1
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d076      	beq.n	800bd92 <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	4a75      	ldr	r2, [pc, #468]	@ (800be80 <I2C_Slave_ISR_DMA+0x274>)
 800bcac:	4293      	cmp	r3, r2
 800bcae:	d059      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	4a73      	ldr	r2, [pc, #460]	@ (800be84 <I2C_Slave_ISR_DMA+0x278>)
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	d053      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	4a71      	ldr	r2, [pc, #452]	@ (800be88 <I2C_Slave_ISR_DMA+0x27c>)
 800bcc4:	4293      	cmp	r3, r2
 800bcc6:	d04d      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	4a6f      	ldr	r2, [pc, #444]	@ (800be8c <I2C_Slave_ISR_DMA+0x280>)
 800bcd0:	4293      	cmp	r3, r2
 800bcd2:	d047      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	4a6d      	ldr	r2, [pc, #436]	@ (800be90 <I2C_Slave_ISR_DMA+0x284>)
 800bcdc:	4293      	cmp	r3, r2
 800bcde:	d041      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	4a6b      	ldr	r2, [pc, #428]	@ (800be94 <I2C_Slave_ISR_DMA+0x288>)
 800bce8:	4293      	cmp	r3, r2
 800bcea:	d03b      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	4a69      	ldr	r2, [pc, #420]	@ (800be98 <I2C_Slave_ISR_DMA+0x28c>)
 800bcf4:	4293      	cmp	r3, r2
 800bcf6:	d035      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	4a67      	ldr	r2, [pc, #412]	@ (800be9c <I2C_Slave_ISR_DMA+0x290>)
 800bd00:	4293      	cmp	r3, r2
 800bd02:	d02f      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	4a65      	ldr	r2, [pc, #404]	@ (800bea0 <I2C_Slave_ISR_DMA+0x294>)
 800bd0c:	4293      	cmp	r3, r2
 800bd0e:	d029      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	4a63      	ldr	r2, [pc, #396]	@ (800bea4 <I2C_Slave_ISR_DMA+0x298>)
 800bd18:	4293      	cmp	r3, r2
 800bd1a:	d023      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	4a61      	ldr	r2, [pc, #388]	@ (800bea8 <I2C_Slave_ISR_DMA+0x29c>)
 800bd24:	4293      	cmp	r3, r2
 800bd26:	d01d      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	4a5f      	ldr	r2, [pc, #380]	@ (800beac <I2C_Slave_ISR_DMA+0x2a0>)
 800bd30:	4293      	cmp	r3, r2
 800bd32:	d017      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	4a5d      	ldr	r2, [pc, #372]	@ (800beb0 <I2C_Slave_ISR_DMA+0x2a4>)
 800bd3c:	4293      	cmp	r3, r2
 800bd3e:	d011      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	4a5b      	ldr	r2, [pc, #364]	@ (800beb4 <I2C_Slave_ISR_DMA+0x2a8>)
 800bd48:	4293      	cmp	r3, r2
 800bd4a:	d00b      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	4a59      	ldr	r2, [pc, #356]	@ (800beb8 <I2C_Slave_ISR_DMA+0x2ac>)
 800bd54:	4293      	cmp	r3, r2
 800bd56:	d005      	beq.n	800bd64 <I2C_Slave_ISR_DMA+0x158>
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	4a57      	ldr	r2, [pc, #348]	@ (800bebc <I2C_Slave_ISR_DMA+0x2b0>)
 800bd60:	4293      	cmp	r3, r2
 800bd62:	d109      	bne.n	800bd78 <I2C_Slave_ISR_DMA+0x16c>
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	685b      	ldr	r3, [r3, #4]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	bf0c      	ite	eq
 800bd70:	2301      	moveq	r3, #1
 800bd72:	2300      	movne	r3, #0
 800bd74:	b2db      	uxtb	r3, r3
 800bd76:	e008      	b.n	800bd8a <I2C_Slave_ISR_DMA+0x17e>
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	685b      	ldr	r3, [r3, #4]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	bf0c      	ite	eq
 800bd84:	2301      	moveq	r3, #1
 800bd86:	2300      	movne	r3, #0
 800bd88:	b2db      	uxtb	r3, r3
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d001      	beq.n	800bd92 <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 800bd8e:	2301      	movs	r3, #1
 800bd90:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	f000 809f 	beq.w	800beda <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	0b9b      	lsrs	r3, r3, #14
 800bda0:	f003 0301 	and.w	r3, r3, #1
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	f000 8098 	beq.w	800beda <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	4a33      	ldr	r2, [pc, #204]	@ (800be80 <I2C_Slave_ISR_DMA+0x274>)
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	d059      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	4a31      	ldr	r2, [pc, #196]	@ (800be84 <I2C_Slave_ISR_DMA+0x278>)
 800bdbe:	4293      	cmp	r3, r2
 800bdc0:	d053      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	4a2f      	ldr	r2, [pc, #188]	@ (800be88 <I2C_Slave_ISR_DMA+0x27c>)
 800bdca:	4293      	cmp	r3, r2
 800bdcc:	d04d      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	4a2d      	ldr	r2, [pc, #180]	@ (800be8c <I2C_Slave_ISR_DMA+0x280>)
 800bdd6:	4293      	cmp	r3, r2
 800bdd8:	d047      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	4a2b      	ldr	r2, [pc, #172]	@ (800be90 <I2C_Slave_ISR_DMA+0x284>)
 800bde2:	4293      	cmp	r3, r2
 800bde4:	d041      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	4a29      	ldr	r2, [pc, #164]	@ (800be94 <I2C_Slave_ISR_DMA+0x288>)
 800bdee:	4293      	cmp	r3, r2
 800bdf0:	d03b      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	4a27      	ldr	r2, [pc, #156]	@ (800be98 <I2C_Slave_ISR_DMA+0x28c>)
 800bdfa:	4293      	cmp	r3, r2
 800bdfc:	d035      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	4a25      	ldr	r2, [pc, #148]	@ (800be9c <I2C_Slave_ISR_DMA+0x290>)
 800be06:	4293      	cmp	r3, r2
 800be08:	d02f      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	4a23      	ldr	r2, [pc, #140]	@ (800bea0 <I2C_Slave_ISR_DMA+0x294>)
 800be12:	4293      	cmp	r3, r2
 800be14:	d029      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	4a21      	ldr	r2, [pc, #132]	@ (800bea4 <I2C_Slave_ISR_DMA+0x298>)
 800be1e:	4293      	cmp	r3, r2
 800be20:	d023      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	4a1f      	ldr	r2, [pc, #124]	@ (800bea8 <I2C_Slave_ISR_DMA+0x29c>)
 800be2a:	4293      	cmp	r3, r2
 800be2c:	d01d      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	4a1d      	ldr	r2, [pc, #116]	@ (800beac <I2C_Slave_ISR_DMA+0x2a0>)
 800be36:	4293      	cmp	r3, r2
 800be38:	d017      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	4a1b      	ldr	r2, [pc, #108]	@ (800beb0 <I2C_Slave_ISR_DMA+0x2a4>)
 800be42:	4293      	cmp	r3, r2
 800be44:	d011      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	4a19      	ldr	r2, [pc, #100]	@ (800beb4 <I2C_Slave_ISR_DMA+0x2a8>)
 800be4e:	4293      	cmp	r3, r2
 800be50:	d00b      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	4a17      	ldr	r2, [pc, #92]	@ (800beb8 <I2C_Slave_ISR_DMA+0x2ac>)
 800be5a:	4293      	cmp	r3, r2
 800be5c:	d005      	beq.n	800be6a <I2C_Slave_ISR_DMA+0x25e>
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	4a15      	ldr	r2, [pc, #84]	@ (800bebc <I2C_Slave_ISR_DMA+0x2b0>)
 800be66:	4293      	cmp	r3, r2
 800be68:	d12a      	bne.n	800bec0 <I2C_Slave_ISR_DMA+0x2b4>
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	685b      	ldr	r3, [r3, #4]
 800be72:	2b00      	cmp	r3, #0
 800be74:	bf0c      	ite	eq
 800be76:	2301      	moveq	r3, #1
 800be78:	2300      	movne	r3, #0
 800be7a:	b2db      	uxtb	r3, r3
 800be7c:	e029      	b.n	800bed2 <I2C_Slave_ISR_DMA+0x2c6>
 800be7e:	bf00      	nop
 800be80:	40020010 	.word	0x40020010
 800be84:	40020028 	.word	0x40020028
 800be88:	40020040 	.word	0x40020040
 800be8c:	40020058 	.word	0x40020058
 800be90:	40020070 	.word	0x40020070
 800be94:	40020088 	.word	0x40020088
 800be98:	400200a0 	.word	0x400200a0
 800be9c:	400200b8 	.word	0x400200b8
 800bea0:	40020410 	.word	0x40020410
 800bea4:	40020428 	.word	0x40020428
 800bea8:	40020440 	.word	0x40020440
 800beac:	40020458 	.word	0x40020458
 800beb0:	40020470 	.word	0x40020470
 800beb4:	40020488 	.word	0x40020488
 800beb8:	400204a0 	.word	0x400204a0
 800bebc:	400204b8 	.word	0x400204b8
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	685b      	ldr	r3, [r3, #4]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	bf0c      	ite	eq
 800becc:	2301      	moveq	r3, #1
 800bece:	2300      	movne	r3, #0
 800bed0:	b2db      	uxtb	r3, r3
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d001      	beq.n	800beda <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 800bed6:	2301      	movs	r3, #1
 800bed8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800beda:	69fb      	ldr	r3, [r7, #28]
 800bedc:	2b01      	cmp	r3, #1
 800bede:	d128      	bne.n	800bf32 <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bee6:	b2db      	uxtb	r3, r3
 800bee8:	2b28      	cmp	r3, #40	@ 0x28
 800beea:	d108      	bne.n	800befe <I2C_Slave_ISR_DMA+0x2f2>
 800beec:	69bb      	ldr	r3, [r7, #24]
 800beee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bef2:	d104      	bne.n	800befe <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800bef4:	68b9      	ldr	r1, [r7, #8]
 800bef6:	68f8      	ldr	r0, [r7, #12]
 800bef8:	f000 fd04 	bl	800c904 <I2C_ITListenCplt>
 800befc:	e048      	b.n	800bf90 <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bf04:	b2db      	uxtb	r3, r3
 800bf06:	2b29      	cmp	r3, #41	@ 0x29
 800bf08:	d10e      	bne.n	800bf28 <I2C_Slave_ISR_DMA+0x31c>
 800bf0a:	69bb      	ldr	r3, [r7, #24]
 800bf0c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800bf10:	d00a      	beq.n	800bf28 <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	2210      	movs	r2, #16
 800bf18:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800bf1a:	68f8      	ldr	r0, [r7, #12]
 800bf1c:	f000 fe5f 	bl	800cbde <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800bf20:	68f8      	ldr	r0, [r7, #12]
 800bf22:	f000 f96c 	bl	800c1fe <I2C_ITSlaveSeqCplt>
 800bf26:	e033      	b.n	800bf90 <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	2210      	movs	r2, #16
 800bf2e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800bf30:	e034      	b.n	800bf9c <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	2210      	movs	r2, #16
 800bf38:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf3e:	f043 0204 	orr.w	r2, r3, #4
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bf4c:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800bf4e:	69bb      	ldr	r3, [r7, #24]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d003      	beq.n	800bf5c <I2C_Slave_ISR_DMA+0x350>
 800bf54:	69bb      	ldr	r3, [r7, #24]
 800bf56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf5a:	d11f      	bne.n	800bf9c <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800bf5c:	7dfb      	ldrb	r3, [r7, #23]
 800bf5e:	2b21      	cmp	r3, #33	@ 0x21
 800bf60:	d002      	beq.n	800bf68 <I2C_Slave_ISR_DMA+0x35c>
 800bf62:	7dfb      	ldrb	r3, [r7, #23]
 800bf64:	2b29      	cmp	r3, #41	@ 0x29
 800bf66:	d103      	bne.n	800bf70 <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	2221      	movs	r2, #33	@ 0x21
 800bf6c:	631a      	str	r2, [r3, #48]	@ 0x30
 800bf6e:	e008      	b.n	800bf82 <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800bf70:	7dfb      	ldrb	r3, [r7, #23]
 800bf72:	2b22      	cmp	r3, #34	@ 0x22
 800bf74:	d002      	beq.n	800bf7c <I2C_Slave_ISR_DMA+0x370>
 800bf76:	7dfb      	ldrb	r3, [r7, #23]
 800bf78:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf7a:	d102      	bne.n	800bf82 <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	2222      	movs	r2, #34	@ 0x22
 800bf80:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf86:	4619      	mov	r1, r3
 800bf88:	68f8      	ldr	r0, [r7, #12]
 800bf8a:	f000 fd11 	bl	800c9b0 <I2C_ITError>
      if (treatdmanack == 1U)
 800bf8e:	e005      	b.n	800bf9c <I2C_Slave_ISR_DMA+0x390>
 800bf90:	e004      	b.n	800bf9c <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	2210      	movs	r2, #16
 800bf98:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800bf9a:	e011      	b.n	800bfc0 <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800bf9c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800bf9e:	e00f      	b.n	800bfc0 <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	08db      	lsrs	r3, r3, #3
 800bfa4:	f003 0301 	and.w	r3, r3, #1
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d009      	beq.n	800bfc0 <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	08db      	lsrs	r3, r3, #3
 800bfb0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d003      	beq.n	800bfc0 <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800bfb8:	68b9      	ldr	r1, [r7, #8]
 800bfba:	68f8      	ldr	r0, [r7, #12]
 800bfbc:	f000 f85e 	bl	800c07c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800bfc8:	2300      	movs	r3, #0
}
 800bfca:	4618      	mov	r0, r3
 800bfcc:	3720      	adds	r7, #32
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	bd80      	pop	{r7, pc}
 800bfd2:	bf00      	nop

0800bfd4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b086      	sub	sp, #24
 800bfd8:	af02      	add	r7, sp, #8
 800bfda:	60f8      	str	r0, [r7, #12]
 800bfdc:	4608      	mov	r0, r1
 800bfde:	4611      	mov	r1, r2
 800bfe0:	461a      	mov	r2, r3
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	817b      	strh	r3, [r7, #10]
 800bfe6:	460b      	mov	r3, r1
 800bfe8:	813b      	strh	r3, [r7, #8]
 800bfea:	4613      	mov	r3, r2
 800bfec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800bfee:	88fb      	ldrh	r3, [r7, #6]
 800bff0:	b2da      	uxtb	r2, r3
 800bff2:	8979      	ldrh	r1, [r7, #10]
 800bff4:	4b20      	ldr	r3, [pc, #128]	@ (800c078 <I2C_RequestMemoryWrite+0xa4>)
 800bff6:	9300      	str	r3, [sp, #0]
 800bff8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bffc:	68f8      	ldr	r0, [r7, #12]
 800bffe:	f000 fff3 	bl	800cfe8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c002:	69fa      	ldr	r2, [r7, #28]
 800c004:	69b9      	ldr	r1, [r7, #24]
 800c006:	68f8      	ldr	r0, [r7, #12]
 800c008:	f000 fe84 	bl	800cd14 <I2C_WaitOnTXISFlagUntilTimeout>
 800c00c:	4603      	mov	r3, r0
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d001      	beq.n	800c016 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c012:	2301      	movs	r3, #1
 800c014:	e02c      	b.n	800c070 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c016:	88fb      	ldrh	r3, [r7, #6]
 800c018:	2b01      	cmp	r3, #1
 800c01a:	d105      	bne.n	800c028 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c01c:	893b      	ldrh	r3, [r7, #8]
 800c01e:	b2da      	uxtb	r2, r3
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	629a      	str	r2, [r3, #40]	@ 0x28
 800c026:	e015      	b.n	800c054 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c028:	893b      	ldrh	r3, [r7, #8]
 800c02a:	0a1b      	lsrs	r3, r3, #8
 800c02c:	b29b      	uxth	r3, r3
 800c02e:	b2da      	uxtb	r2, r3
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c036:	69fa      	ldr	r2, [r7, #28]
 800c038:	69b9      	ldr	r1, [r7, #24]
 800c03a:	68f8      	ldr	r0, [r7, #12]
 800c03c:	f000 fe6a 	bl	800cd14 <I2C_WaitOnTXISFlagUntilTimeout>
 800c040:	4603      	mov	r3, r0
 800c042:	2b00      	cmp	r3, #0
 800c044:	d001      	beq.n	800c04a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c046:	2301      	movs	r3, #1
 800c048:	e012      	b.n	800c070 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c04a:	893b      	ldrh	r3, [r7, #8]
 800c04c:	b2da      	uxtb	r2, r3
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c054:	69fb      	ldr	r3, [r7, #28]
 800c056:	9300      	str	r3, [sp, #0]
 800c058:	69bb      	ldr	r3, [r7, #24]
 800c05a:	2200      	movs	r2, #0
 800c05c:	2180      	movs	r1, #128	@ 0x80
 800c05e:	68f8      	ldr	r0, [r7, #12]
 800c060:	f000 fdff 	bl	800cc62 <I2C_WaitOnFlagUntilTimeout>
 800c064:	4603      	mov	r3, r0
 800c066:	2b00      	cmp	r3, #0
 800c068:	d001      	beq.n	800c06e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c06a:	2301      	movs	r3, #1
 800c06c:	e000      	b.n	800c070 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c06e:	2300      	movs	r3, #0
}
 800c070:	4618      	mov	r0, r3
 800c072:	3710      	adds	r7, #16
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}
 800c078:	80002000 	.word	0x80002000

0800c07c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b084      	sub	sp, #16
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
 800c084:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c08c:	b2db      	uxtb	r3, r3
 800c08e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c092:	2b28      	cmp	r3, #40	@ 0x28
 800c094:	d16a      	bne.n	800c16c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	699b      	ldr	r3, [r3, #24]
 800c09c:	0c1b      	lsrs	r3, r3, #16
 800c09e:	b2db      	uxtb	r3, r3
 800c0a0:	f003 0301 	and.w	r3, r3, #1
 800c0a4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	699b      	ldr	r3, [r3, #24]
 800c0ac:	0c1b      	lsrs	r3, r3, #16
 800c0ae:	b29b      	uxth	r3, r3
 800c0b0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800c0b4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	689b      	ldr	r3, [r3, #8]
 800c0bc:	b29b      	uxth	r3, r3
 800c0be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c0c2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	68db      	ldr	r3, [r3, #12]
 800c0ca:	b29b      	uxth	r3, r3
 800c0cc:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800c0d0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	68db      	ldr	r3, [r3, #12]
 800c0d6:	2b02      	cmp	r3, #2
 800c0d8:	d138      	bne.n	800c14c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800c0da:	897b      	ldrh	r3, [r7, #10]
 800c0dc:	09db      	lsrs	r3, r3, #7
 800c0de:	b29a      	uxth	r2, r3
 800c0e0:	89bb      	ldrh	r3, [r7, #12]
 800c0e2:	4053      	eors	r3, r2
 800c0e4:	b29b      	uxth	r3, r3
 800c0e6:	f003 0306 	and.w	r3, r3, #6
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d11c      	bne.n	800c128 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800c0ee:	897b      	ldrh	r3, [r7, #10]
 800c0f0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c0f6:	1c5a      	adds	r2, r3, #1
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c100:	2b02      	cmp	r3, #2
 800c102:	d13b      	bne.n	800c17c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2200      	movs	r2, #0
 800c108:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	2208      	movs	r2, #8
 800c110:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	2200      	movs	r2, #0
 800c116:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800c11a:	89ba      	ldrh	r2, [r7, #12]
 800c11c:	7bfb      	ldrb	r3, [r7, #15]
 800c11e:	4619      	mov	r1, r3
 800c120:	6878      	ldr	r0, [r7, #4]
 800c122:	f7ff f8d7 	bl	800b2d4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800c126:	e029      	b.n	800c17c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800c128:	893b      	ldrh	r3, [r7, #8]
 800c12a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800c12c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c130:	6878      	ldr	r0, [r7, #4]
 800c132:	f001 f859 	bl	800d1e8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	2200      	movs	r2, #0
 800c13a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800c13e:	89ba      	ldrh	r2, [r7, #12]
 800c140:	7bfb      	ldrb	r3, [r7, #15]
 800c142:	4619      	mov	r1, r3
 800c144:	6878      	ldr	r0, [r7, #4]
 800c146:	f7ff f8c5 	bl	800b2d4 <HAL_I2C_AddrCallback>
}
 800c14a:	e017      	b.n	800c17c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800c14c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	f001 f849 	bl	800d1e8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	2200      	movs	r2, #0
 800c15a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800c15e:	89ba      	ldrh	r2, [r7, #12]
 800c160:	7bfb      	ldrb	r3, [r7, #15]
 800c162:	4619      	mov	r1, r3
 800c164:	6878      	ldr	r0, [r7, #4]
 800c166:	f7ff f8b5 	bl	800b2d4 <HAL_I2C_AddrCallback>
}
 800c16a:	e007      	b.n	800c17c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	2208      	movs	r2, #8
 800c172:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	2200      	movs	r2, #0
 800c178:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800c17c:	bf00      	nop
 800c17e:	3710      	adds	r7, #16
 800c180:	46bd      	mov	sp, r7
 800c182:	bd80      	pop	{r7, pc}

0800c184 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800c184:	b580      	push	{r7, lr}
 800c186:	b082      	sub	sp, #8
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	2200      	movs	r2, #0
 800c190:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c19a:	b2db      	uxtb	r3, r3
 800c19c:	2b21      	cmp	r3, #33	@ 0x21
 800c19e:	d115      	bne.n	800c1cc <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	2220      	movs	r2, #32
 800c1a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	2211      	movs	r2, #17
 800c1ac:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800c1b4:	2101      	movs	r1, #1
 800c1b6:	6878      	ldr	r0, [r7, #4]
 800c1b8:	f001 f816 	bl	800d1e8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	2200      	movs	r2, #0
 800c1c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800c1c4:	6878      	ldr	r0, [r7, #4]
 800c1c6:	f7f5 fdd1 	bl	8001d6c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c1ca:	e014      	b.n	800c1f6 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	2220      	movs	r2, #32
 800c1d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2212      	movs	r2, #18
 800c1d8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2200      	movs	r2, #0
 800c1de:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800c1e0:	2102      	movs	r1, #2
 800c1e2:	6878      	ldr	r0, [r7, #4]
 800c1e4:	f001 f800 	bl	800d1e8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800c1f0:	6878      	ldr	r0, [r7, #4]
 800c1f2:	f7f5 fdf9 	bl	8001de8 <HAL_I2C_MasterRxCpltCallback>
}
 800c1f6:	bf00      	nop
 800c1f8:	3708      	adds	r7, #8
 800c1fa:	46bd      	mov	sp, r7
 800c1fc:	bd80      	pop	{r7, pc}

0800c1fe <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800c1fe:	b580      	push	{r7, lr}
 800c200:	b084      	sub	sp, #16
 800c202:	af00      	add	r7, sp, #0
 800c204:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2200      	movs	r2, #0
 800c212:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	0b9b      	lsrs	r3, r3, #14
 800c21a:	f003 0301 	and.w	r3, r3, #1
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d008      	beq.n	800c234 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	681a      	ldr	r2, [r3, #0]
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c230:	601a      	str	r2, [r3, #0]
 800c232:	e00d      	b.n	800c250 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	0bdb      	lsrs	r3, r3, #15
 800c238:	f003 0301 	and.w	r3, r3, #1
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d007      	beq.n	800c250 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	681a      	ldr	r2, [r3, #0]
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c24e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c256:	b2db      	uxtb	r3, r3
 800c258:	2b29      	cmp	r3, #41	@ 0x29
 800c25a:	d112      	bne.n	800c282 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2228      	movs	r2, #40	@ 0x28
 800c260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	2221      	movs	r2, #33	@ 0x21
 800c268:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800c26a:	2101      	movs	r1, #1
 800c26c:	6878      	ldr	r0, [r7, #4]
 800c26e:	f000 ffbb 	bl	800d1e8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	2200      	movs	r2, #0
 800c276:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f7ff f816 	bl	800b2ac <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c280:	e017      	b.n	800c2b2 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c288:	b2db      	uxtb	r3, r3
 800c28a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c28c:	d111      	bne.n	800c2b2 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	2228      	movs	r2, #40	@ 0x28
 800c292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	2222      	movs	r2, #34	@ 0x22
 800c29a:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800c29c:	2102      	movs	r1, #2
 800c29e:	6878      	ldr	r0, [r7, #4]
 800c2a0:	f000 ffa2 	bl	800d1e8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	2200      	movs	r2, #0
 800c2a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c2ac:	6878      	ldr	r0, [r7, #4]
 800c2ae:	f7ff f807 	bl	800b2c0 <HAL_I2C_SlaveRxCpltCallback>
}
 800c2b2:	bf00      	nop
 800c2b4:	3710      	adds	r7, #16
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	bd80      	pop	{r7, pc}
	...

0800c2bc <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b086      	sub	sp, #24
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
 800c2c4:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	2220      	movs	r2, #32
 800c2d0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c2d8:	b2db      	uxtb	r3, r3
 800c2da:	2b21      	cmp	r3, #33	@ 0x21
 800c2dc:	d107      	bne.n	800c2ee <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800c2de:	2101      	movs	r1, #1
 800c2e0:	6878      	ldr	r0, [r7, #4]
 800c2e2:	f000 ff81 	bl	800d1e8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	2211      	movs	r2, #17
 800c2ea:	631a      	str	r2, [r3, #48]	@ 0x30
 800c2ec:	e00c      	b.n	800c308 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c2f4:	b2db      	uxtb	r3, r3
 800c2f6:	2b22      	cmp	r3, #34	@ 0x22
 800c2f8:	d106      	bne.n	800c308 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800c2fa:	2102      	movs	r1, #2
 800c2fc:	6878      	ldr	r0, [r7, #4]
 800c2fe:	f000 ff73 	bl	800d1e8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	2212      	movs	r2, #18
 800c306:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	6859      	ldr	r1, [r3, #4]
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	681a      	ldr	r2, [r3, #0]
 800c312:	4b4d      	ldr	r3, [pc, #308]	@ (800c448 <I2C_ITMasterCplt+0x18c>)
 800c314:	400b      	ands	r3, r1
 800c316:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	2200      	movs	r2, #0
 800c31c:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	4a4a      	ldr	r2, [pc, #296]	@ (800c44c <I2C_ITMasterCplt+0x190>)
 800c322:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800c324:	697b      	ldr	r3, [r7, #20]
 800c326:	091b      	lsrs	r3, r3, #4
 800c328:	f003 0301 	and.w	r3, r3, #1
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d009      	beq.n	800c344 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	2210      	movs	r2, #16
 800c336:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c33c:	f043 0204 	orr.w	r2, r3, #4
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c34a:	b2db      	uxtb	r3, r3
 800c34c:	2b60      	cmp	r3, #96	@ 0x60
 800c34e:	d10b      	bne.n	800c368 <I2C_ITMasterCplt+0xac>
 800c350:	697b      	ldr	r3, [r7, #20]
 800c352:	089b      	lsrs	r3, r3, #2
 800c354:	f003 0301 	and.w	r3, r3, #1
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d005      	beq.n	800c368 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c362:	b2db      	uxtb	r3, r3
 800c364:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800c366:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800c368:	6878      	ldr	r0, [r7, #4]
 800c36a:	f000 fc38 	bl	800cbde <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c372:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c37a:	b2db      	uxtb	r3, r3
 800c37c:	2b60      	cmp	r3, #96	@ 0x60
 800c37e:	d002      	beq.n	800c386 <I2C_ITMasterCplt+0xca>
 800c380:	693b      	ldr	r3, [r7, #16]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d006      	beq.n	800c394 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c38a:	4619      	mov	r1, r3
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f000 fb0f 	bl	800c9b0 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c392:	e054      	b.n	800c43e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c39a:	b2db      	uxtb	r3, r3
 800c39c:	2b21      	cmp	r3, #33	@ 0x21
 800c39e:	d124      	bne.n	800c3ea <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2220      	movs	r2, #32
 800c3a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c3b4:	b2db      	uxtb	r3, r3
 800c3b6:	2b40      	cmp	r3, #64	@ 0x40
 800c3b8:	d10b      	bne.n	800c3d2 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2200      	movs	r2, #0
 800c3be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800c3ca:	6878      	ldr	r0, [r7, #4]
 800c3cc:	f7fe ff9a 	bl	800b304 <HAL_I2C_MemTxCpltCallback>
}
 800c3d0:	e035      	b.n	800c43e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	2200      	movs	r2, #0
 800c3de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f7f5 fcc2 	bl	8001d6c <HAL_I2C_MasterTxCpltCallback>
}
 800c3e8:	e029      	b.n	800c43e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c3f0:	b2db      	uxtb	r3, r3
 800c3f2:	2b22      	cmp	r3, #34	@ 0x22
 800c3f4:	d123      	bne.n	800c43e <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	2220      	movs	r2, #32
 800c3fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	2200      	movs	r2, #0
 800c402:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c40a:	b2db      	uxtb	r3, r3
 800c40c:	2b40      	cmp	r3, #64	@ 0x40
 800c40e:	d10b      	bne.n	800c428 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	2200      	movs	r2, #0
 800c414:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	2200      	movs	r2, #0
 800c41c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800c420:	6878      	ldr	r0, [r7, #4]
 800c422:	f7fe ff79 	bl	800b318 <HAL_I2C_MemRxCpltCallback>
}
 800c426:	e00a      	b.n	800c43e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2200      	movs	r2, #0
 800c42c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	2200      	movs	r2, #0
 800c434:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f7f5 fcd5 	bl	8001de8 <HAL_I2C_MasterRxCpltCallback>
}
 800c43e:	bf00      	nop
 800c440:	3718      	adds	r7, #24
 800c442:	46bd      	mov	sp, r7
 800c444:	bd80      	pop	{r7, pc}
 800c446:	bf00      	nop
 800c448:	fe00e800 	.word	0xfe00e800
 800c44c:	ffff0000 	.word	0xffff0000

0800c450 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b086      	sub	sp, #24
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
 800c458:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800c462:	683b      	ldr	r3, [r7, #0]
 800c464:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c46a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c472:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	2220      	movs	r2, #32
 800c47a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800c47c:	7afb      	ldrb	r3, [r7, #11]
 800c47e:	2b21      	cmp	r3, #33	@ 0x21
 800c480:	d002      	beq.n	800c488 <I2C_ITSlaveCplt+0x38>
 800c482:	7afb      	ldrb	r3, [r7, #11]
 800c484:	2b29      	cmp	r3, #41	@ 0x29
 800c486:	d108      	bne.n	800c49a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800c488:	f248 0101 	movw	r1, #32769	@ 0x8001
 800c48c:	6878      	ldr	r0, [r7, #4]
 800c48e:	f000 feab 	bl	800d1e8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	2221      	movs	r2, #33	@ 0x21
 800c496:	631a      	str	r2, [r3, #48]	@ 0x30
 800c498:	e019      	b.n	800c4ce <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800c49a:	7afb      	ldrb	r3, [r7, #11]
 800c49c:	2b22      	cmp	r3, #34	@ 0x22
 800c49e:	d002      	beq.n	800c4a6 <I2C_ITSlaveCplt+0x56>
 800c4a0:	7afb      	ldrb	r3, [r7, #11]
 800c4a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c4a4:	d108      	bne.n	800c4b8 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800c4a6:	f248 0102 	movw	r1, #32770	@ 0x8002
 800c4aa:	6878      	ldr	r0, [r7, #4]
 800c4ac:	f000 fe9c 	bl	800d1e8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	2222      	movs	r2, #34	@ 0x22
 800c4b4:	631a      	str	r2, [r3, #48]	@ 0x30
 800c4b6:	e00a      	b.n	800c4ce <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800c4b8:	7afb      	ldrb	r3, [r7, #11]
 800c4ba:	2b28      	cmp	r3, #40	@ 0x28
 800c4bc:	d107      	bne.n	800c4ce <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800c4be:	f248 0103 	movw	r1, #32771	@ 0x8003
 800c4c2:	6878      	ldr	r0, [r7, #4]
 800c4c4:	f000 fe90 	bl	800d1e8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	2200      	movs	r2, #0
 800c4cc:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	685a      	ldr	r2, [r3, #4]
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c4dc:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	6859      	ldr	r1, [r3, #4]
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681a      	ldr	r2, [r3, #0]
 800c4e8:	4b80      	ldr	r3, [pc, #512]	@ (800c6ec <I2C_ITSlaveCplt+0x29c>)
 800c4ea:	400b      	ands	r3, r1
 800c4ec:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800c4ee:	6878      	ldr	r0, [r7, #4]
 800c4f0:	f000 fb75 	bl	800cbde <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800c4f4:	693b      	ldr	r3, [r7, #16]
 800c4f6:	0b9b      	lsrs	r3, r3, #14
 800c4f8:	f003 0301 	and.w	r3, r3, #1
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d07a      	beq.n	800c5f6 <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	681a      	ldr	r2, [r3, #0]
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c50e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c514:	2b00      	cmp	r3, #0
 800c516:	f000 8112 	beq.w	800c73e <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	4a73      	ldr	r2, [pc, #460]	@ (800c6f0 <I2C_ITSlaveCplt+0x2a0>)
 800c522:	4293      	cmp	r3, r2
 800c524:	d059      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	4a71      	ldr	r2, [pc, #452]	@ (800c6f4 <I2C_ITSlaveCplt+0x2a4>)
 800c52e:	4293      	cmp	r3, r2
 800c530:	d053      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	4a6f      	ldr	r2, [pc, #444]	@ (800c6f8 <I2C_ITSlaveCplt+0x2a8>)
 800c53a:	4293      	cmp	r3, r2
 800c53c:	d04d      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	4a6d      	ldr	r2, [pc, #436]	@ (800c6fc <I2C_ITSlaveCplt+0x2ac>)
 800c546:	4293      	cmp	r3, r2
 800c548:	d047      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	4a6b      	ldr	r2, [pc, #428]	@ (800c700 <I2C_ITSlaveCplt+0x2b0>)
 800c552:	4293      	cmp	r3, r2
 800c554:	d041      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	4a69      	ldr	r2, [pc, #420]	@ (800c704 <I2C_ITSlaveCplt+0x2b4>)
 800c55e:	4293      	cmp	r3, r2
 800c560:	d03b      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	4a67      	ldr	r2, [pc, #412]	@ (800c708 <I2C_ITSlaveCplt+0x2b8>)
 800c56a:	4293      	cmp	r3, r2
 800c56c:	d035      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	4a65      	ldr	r2, [pc, #404]	@ (800c70c <I2C_ITSlaveCplt+0x2bc>)
 800c576:	4293      	cmp	r3, r2
 800c578:	d02f      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	4a63      	ldr	r2, [pc, #396]	@ (800c710 <I2C_ITSlaveCplt+0x2c0>)
 800c582:	4293      	cmp	r3, r2
 800c584:	d029      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	4a61      	ldr	r2, [pc, #388]	@ (800c714 <I2C_ITSlaveCplt+0x2c4>)
 800c58e:	4293      	cmp	r3, r2
 800c590:	d023      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	4a5f      	ldr	r2, [pc, #380]	@ (800c718 <I2C_ITSlaveCplt+0x2c8>)
 800c59a:	4293      	cmp	r3, r2
 800c59c:	d01d      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	4a5d      	ldr	r2, [pc, #372]	@ (800c71c <I2C_ITSlaveCplt+0x2cc>)
 800c5a6:	4293      	cmp	r3, r2
 800c5a8:	d017      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	4a5b      	ldr	r2, [pc, #364]	@ (800c720 <I2C_ITSlaveCplt+0x2d0>)
 800c5b2:	4293      	cmp	r3, r2
 800c5b4:	d011      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	4a59      	ldr	r2, [pc, #356]	@ (800c724 <I2C_ITSlaveCplt+0x2d4>)
 800c5be:	4293      	cmp	r3, r2
 800c5c0:	d00b      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	4a57      	ldr	r2, [pc, #348]	@ (800c728 <I2C_ITSlaveCplt+0x2d8>)
 800c5ca:	4293      	cmp	r3, r2
 800c5cc:	d005      	beq.n	800c5da <I2C_ITSlaveCplt+0x18a>
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	4a55      	ldr	r2, [pc, #340]	@ (800c72c <I2C_ITSlaveCplt+0x2dc>)
 800c5d6:	4293      	cmp	r3, r2
 800c5d8:	d105      	bne.n	800c5e6 <I2C_ITSlaveCplt+0x196>
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	685b      	ldr	r3, [r3, #4]
 800c5e2:	b29b      	uxth	r3, r3
 800c5e4:	e004      	b.n	800c5f0 <I2C_ITSlaveCplt+0x1a0>
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	685b      	ldr	r3, [r3, #4]
 800c5ee:	b29b      	uxth	r3, r3
 800c5f0:	687a      	ldr	r2, [r7, #4]
 800c5f2:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800c5f4:	e0a3      	b.n	800c73e <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800c5f6:	693b      	ldr	r3, [r7, #16]
 800c5f8:	0bdb      	lsrs	r3, r3, #15
 800c5fa:	f003 0301 	and.w	r3, r3, #1
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	f000 809d 	beq.w	800c73e <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	681a      	ldr	r2, [r3, #0]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c612:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c618:	2b00      	cmp	r3, #0
 800c61a:	f000 8090 	beq.w	800c73e <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	4a32      	ldr	r2, [pc, #200]	@ (800c6f0 <I2C_ITSlaveCplt+0x2a0>)
 800c626:	4293      	cmp	r3, r2
 800c628:	d059      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	4a30      	ldr	r2, [pc, #192]	@ (800c6f4 <I2C_ITSlaveCplt+0x2a4>)
 800c632:	4293      	cmp	r3, r2
 800c634:	d053      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	4a2e      	ldr	r2, [pc, #184]	@ (800c6f8 <I2C_ITSlaveCplt+0x2a8>)
 800c63e:	4293      	cmp	r3, r2
 800c640:	d04d      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	4a2c      	ldr	r2, [pc, #176]	@ (800c6fc <I2C_ITSlaveCplt+0x2ac>)
 800c64a:	4293      	cmp	r3, r2
 800c64c:	d047      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	4a2a      	ldr	r2, [pc, #168]	@ (800c700 <I2C_ITSlaveCplt+0x2b0>)
 800c656:	4293      	cmp	r3, r2
 800c658:	d041      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	4a28      	ldr	r2, [pc, #160]	@ (800c704 <I2C_ITSlaveCplt+0x2b4>)
 800c662:	4293      	cmp	r3, r2
 800c664:	d03b      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	4a26      	ldr	r2, [pc, #152]	@ (800c708 <I2C_ITSlaveCplt+0x2b8>)
 800c66e:	4293      	cmp	r3, r2
 800c670:	d035      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	4a24      	ldr	r2, [pc, #144]	@ (800c70c <I2C_ITSlaveCplt+0x2bc>)
 800c67a:	4293      	cmp	r3, r2
 800c67c:	d02f      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	4a22      	ldr	r2, [pc, #136]	@ (800c710 <I2C_ITSlaveCplt+0x2c0>)
 800c686:	4293      	cmp	r3, r2
 800c688:	d029      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	4a20      	ldr	r2, [pc, #128]	@ (800c714 <I2C_ITSlaveCplt+0x2c4>)
 800c692:	4293      	cmp	r3, r2
 800c694:	d023      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	4a1e      	ldr	r2, [pc, #120]	@ (800c718 <I2C_ITSlaveCplt+0x2c8>)
 800c69e:	4293      	cmp	r3, r2
 800c6a0:	d01d      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	4a1c      	ldr	r2, [pc, #112]	@ (800c71c <I2C_ITSlaveCplt+0x2cc>)
 800c6aa:	4293      	cmp	r3, r2
 800c6ac:	d017      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	4a1a      	ldr	r2, [pc, #104]	@ (800c720 <I2C_ITSlaveCplt+0x2d0>)
 800c6b6:	4293      	cmp	r3, r2
 800c6b8:	d011      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	4a18      	ldr	r2, [pc, #96]	@ (800c724 <I2C_ITSlaveCplt+0x2d4>)
 800c6c2:	4293      	cmp	r3, r2
 800c6c4:	d00b      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	4a16      	ldr	r2, [pc, #88]	@ (800c728 <I2C_ITSlaveCplt+0x2d8>)
 800c6ce:	4293      	cmp	r3, r2
 800c6d0:	d005      	beq.n	800c6de <I2C_ITSlaveCplt+0x28e>
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	4a14      	ldr	r2, [pc, #80]	@ (800c72c <I2C_ITSlaveCplt+0x2dc>)
 800c6da:	4293      	cmp	r3, r2
 800c6dc:	d128      	bne.n	800c730 <I2C_ITSlaveCplt+0x2e0>
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	685b      	ldr	r3, [r3, #4]
 800c6e6:	b29b      	uxth	r3, r3
 800c6e8:	e027      	b.n	800c73a <I2C_ITSlaveCplt+0x2ea>
 800c6ea:	bf00      	nop
 800c6ec:	fe00e800 	.word	0xfe00e800
 800c6f0:	40020010 	.word	0x40020010
 800c6f4:	40020028 	.word	0x40020028
 800c6f8:	40020040 	.word	0x40020040
 800c6fc:	40020058 	.word	0x40020058
 800c700:	40020070 	.word	0x40020070
 800c704:	40020088 	.word	0x40020088
 800c708:	400200a0 	.word	0x400200a0
 800c70c:	400200b8 	.word	0x400200b8
 800c710:	40020410 	.word	0x40020410
 800c714:	40020428 	.word	0x40020428
 800c718:	40020440 	.word	0x40020440
 800c71c:	40020458 	.word	0x40020458
 800c720:	40020470 	.word	0x40020470
 800c724:	40020488 	.word	0x40020488
 800c728:	400204a0 	.word	0x400204a0
 800c72c:	400204b8 	.word	0x400204b8
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	685b      	ldr	r3, [r3, #4]
 800c738:	b29b      	uxth	r3, r3
 800c73a:	687a      	ldr	r2, [r7, #4]
 800c73c:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800c73e:	697b      	ldr	r3, [r7, #20]
 800c740:	089b      	lsrs	r3, r3, #2
 800c742:	f003 0301 	and.w	r3, r3, #1
 800c746:	2b00      	cmp	r3, #0
 800c748:	d020      	beq.n	800c78c <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800c74a:	697b      	ldr	r3, [r7, #20]
 800c74c:	f023 0304 	bic.w	r3, r3, #4
 800c750:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c75c:	b2d2      	uxtb	r2, r2
 800c75e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c764:	1c5a      	adds	r2, r3, #1
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d00c      	beq.n	800c78c <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c776:	3b01      	subs	r3, #1
 800c778:	b29a      	uxth	r2, r3
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c782:	b29b      	uxth	r3, r3
 800c784:	3b01      	subs	r3, #1
 800c786:	b29a      	uxth	r2, r3
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c790:	b29b      	uxth	r3, r3
 800c792:	2b00      	cmp	r3, #0
 800c794:	d005      	beq.n	800c7a2 <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c79a:	f043 0204 	orr.w	r2, r3, #4
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c7a2:	697b      	ldr	r3, [r7, #20]
 800c7a4:	091b      	lsrs	r3, r3, #4
 800c7a6:	f003 0301 	and.w	r3, r3, #1
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d04a      	beq.n	800c844 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800c7ae:	693b      	ldr	r3, [r7, #16]
 800c7b0:	091b      	lsrs	r3, r3, #4
 800c7b2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d044      	beq.n	800c844 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c7be:	b29b      	uxth	r3, r3
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d128      	bne.n	800c816 <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c7ca:	b2db      	uxtb	r3, r3
 800c7cc:	2b28      	cmp	r3, #40	@ 0x28
 800c7ce:	d108      	bne.n	800c7e2 <I2C_ITSlaveCplt+0x392>
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c7d6:	d104      	bne.n	800c7e2 <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800c7d8:	6979      	ldr	r1, [r7, #20]
 800c7da:	6878      	ldr	r0, [r7, #4]
 800c7dc:	f000 f892 	bl	800c904 <I2C_ITListenCplt>
 800c7e0:	e030      	b.n	800c844 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c7e8:	b2db      	uxtb	r3, r3
 800c7ea:	2b29      	cmp	r3, #41	@ 0x29
 800c7ec:	d10e      	bne.n	800c80c <I2C_ITSlaveCplt+0x3bc>
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800c7f4:	d00a      	beq.n	800c80c <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	2210      	movs	r2, #16
 800c7fc:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800c7fe:	6878      	ldr	r0, [r7, #4]
 800c800:	f000 f9ed 	bl	800cbde <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800c804:	6878      	ldr	r0, [r7, #4]
 800c806:	f7ff fcfa 	bl	800c1fe <I2C_ITSlaveSeqCplt>
 800c80a:	e01b      	b.n	800c844 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	2210      	movs	r2, #16
 800c812:	61da      	str	r2, [r3, #28]
 800c814:	e016      	b.n	800c844 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	2210      	movs	r2, #16
 800c81c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c822:	f043 0204 	orr.w	r2, r3, #4
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d003      	beq.n	800c838 <I2C_ITSlaveCplt+0x3e8>
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c836:	d105      	bne.n	800c844 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c83c:	4619      	mov	r1, r3
 800c83e:	6878      	ldr	r0, [r7, #4]
 800c840:	f000 f8b6 	bl	800c9b0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	2200      	movs	r2, #0
 800c848:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	2200      	movs	r2, #0
 800c850:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c856:	2b00      	cmp	r3, #0
 800c858:	d010      	beq.n	800c87c <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c85e:	4619      	mov	r1, r3
 800c860:	6878      	ldr	r0, [r7, #4]
 800c862:	f000 f8a5 	bl	800c9b0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c86c:	b2db      	uxtb	r3, r3
 800c86e:	2b28      	cmp	r3, #40	@ 0x28
 800c870:	d141      	bne.n	800c8f6 <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800c872:	6979      	ldr	r1, [r7, #20]
 800c874:	6878      	ldr	r0, [r7, #4]
 800c876:	f000 f845 	bl	800c904 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c87a:	e03c      	b.n	800c8f6 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c880:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800c884:	d014      	beq.n	800c8b0 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800c886:	6878      	ldr	r0, [r7, #4]
 800c888:	f7ff fcb9 	bl	800c1fe <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	4a1c      	ldr	r2, [pc, #112]	@ (800c900 <I2C_ITSlaveCplt+0x4b0>)
 800c890:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	2220      	movs	r2, #32
 800c896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2200      	movs	r2, #0
 800c89e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f7fe fd21 	bl	800b2f0 <HAL_I2C_ListenCpltCallback>
}
 800c8ae:	e022      	b.n	800c8f6 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c8b6:	b2db      	uxtb	r3, r3
 800c8b8:	2b22      	cmp	r3, #34	@ 0x22
 800c8ba:	d10e      	bne.n	800c8da <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	2220      	movs	r2, #32
 800c8c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c8d2:	6878      	ldr	r0, [r7, #4]
 800c8d4:	f7fe fcf4 	bl	800b2c0 <HAL_I2C_SlaveRxCpltCallback>
}
 800c8d8:	e00d      	b.n	800c8f6 <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	2220      	movs	r2, #32
 800c8de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	2200      	movs	r2, #0
 800c8ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800c8f0:	6878      	ldr	r0, [r7, #4]
 800c8f2:	f7fe fcdb 	bl	800b2ac <HAL_I2C_SlaveTxCpltCallback>
}
 800c8f6:	bf00      	nop
 800c8f8:	3718      	adds	r7, #24
 800c8fa:	46bd      	mov	sp, r7
 800c8fc:	bd80      	pop	{r7, pc}
 800c8fe:	bf00      	nop
 800c900:	ffff0000 	.word	0xffff0000

0800c904 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b082      	sub	sp, #8
 800c908:	af00      	add	r7, sp, #0
 800c90a:	6078      	str	r0, [r7, #4]
 800c90c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	4a26      	ldr	r2, [pc, #152]	@ (800c9ac <I2C_ITListenCplt+0xa8>)
 800c912:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	2200      	movs	r2, #0
 800c918:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	2220      	movs	r2, #32
 800c91e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	2200      	movs	r2, #0
 800c926:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	2200      	movs	r2, #0
 800c92e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	089b      	lsrs	r3, r3, #2
 800c934:	f003 0301 	and.w	r3, r3, #1
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d022      	beq.n	800c982 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c946:	b2d2      	uxtb	r2, r2
 800c948:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c94e:	1c5a      	adds	r2, r3, #1
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d012      	beq.n	800c982 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c960:	3b01      	subs	r3, #1
 800c962:	b29a      	uxth	r2, r3
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c96c:	b29b      	uxth	r3, r3
 800c96e:	3b01      	subs	r3, #1
 800c970:	b29a      	uxth	r2, r3
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c97a:	f043 0204 	orr.w	r2, r3, #4
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c982:	f248 0103 	movw	r1, #32771	@ 0x8003
 800c986:	6878      	ldr	r0, [r7, #4]
 800c988:	f000 fc2e 	bl	800d1e8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	2210      	movs	r2, #16
 800c992:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	2200      	movs	r2, #0
 800c998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800c99c:	6878      	ldr	r0, [r7, #4]
 800c99e:	f7fe fca7 	bl	800b2f0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800c9a2:	bf00      	nop
 800c9a4:	3708      	adds	r7, #8
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	bd80      	pop	{r7, pc}
 800c9aa:	bf00      	nop
 800c9ac:	ffff0000 	.word	0xffff0000

0800c9b0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b084      	sub	sp, #16
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
 800c9b8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c9c0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	4a6d      	ldr	r2, [pc, #436]	@ (800cb84 <I2C_ITError+0x1d4>)
 800c9ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	431a      	orrs	r2, r3
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800c9e2:	7bfb      	ldrb	r3, [r7, #15]
 800c9e4:	2b28      	cmp	r3, #40	@ 0x28
 800c9e6:	d005      	beq.n	800c9f4 <I2C_ITError+0x44>
 800c9e8:	7bfb      	ldrb	r3, [r7, #15]
 800c9ea:	2b29      	cmp	r3, #41	@ 0x29
 800c9ec:	d002      	beq.n	800c9f4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800c9ee:	7bfb      	ldrb	r3, [r7, #15]
 800c9f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9f2:	d10b      	bne.n	800ca0c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c9f4:	2103      	movs	r1, #3
 800c9f6:	6878      	ldr	r0, [r7, #4]
 800c9f8:	f000 fbf6 	bl	800d1e8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2228      	movs	r2, #40	@ 0x28
 800ca00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	4a60      	ldr	r2, [pc, #384]	@ (800cb88 <I2C_ITError+0x1d8>)
 800ca08:	635a      	str	r2, [r3, #52]	@ 0x34
 800ca0a:	e030      	b.n	800ca6e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800ca0c:	f248 0103 	movw	r1, #32771	@ 0x8003
 800ca10:	6878      	ldr	r0, [r7, #4]
 800ca12:	f000 fbe9 	bl	800d1e8 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ca16:	6878      	ldr	r0, [r7, #4]
 800ca18:	f000 f8e1 	bl	800cbde <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ca22:	b2db      	uxtb	r3, r3
 800ca24:	2b60      	cmp	r3, #96	@ 0x60
 800ca26:	d01f      	beq.n	800ca68 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	2220      	movs	r2, #32
 800ca2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	699b      	ldr	r3, [r3, #24]
 800ca36:	f003 0320 	and.w	r3, r3, #32
 800ca3a:	2b20      	cmp	r3, #32
 800ca3c:	d114      	bne.n	800ca68 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	699b      	ldr	r3, [r3, #24]
 800ca44:	f003 0310 	and.w	r3, r3, #16
 800ca48:	2b10      	cmp	r3, #16
 800ca4a:	d109      	bne.n	800ca60 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	2210      	movs	r2, #16
 800ca52:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca58:	f043 0204 	orr.w	r2, r3, #4
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	2220      	movs	r2, #32
 800ca66:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2200      	movs	r2, #0
 800ca6c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca72:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d039      	beq.n	800caf0 <I2C_ITError+0x140>
 800ca7c:	68bb      	ldr	r3, [r7, #8]
 800ca7e:	2b11      	cmp	r3, #17
 800ca80:	d002      	beq.n	800ca88 <I2C_ITError+0xd8>
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	2b21      	cmp	r3, #33	@ 0x21
 800ca86:	d133      	bne.n	800caf0 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ca96:	d107      	bne.n	800caa8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	681a      	ldr	r2, [r3, #0]
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800caa6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800caac:	4618      	mov	r0, r3
 800caae:	f7fd f83f 	bl	8009b30 <HAL_DMA_GetState>
 800cab2:	4603      	mov	r3, r0
 800cab4:	2b01      	cmp	r3, #1
 800cab6:	d017      	beq.n	800cae8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cabc:	4a33      	ldr	r2, [pc, #204]	@ (800cb8c <I2C_ITError+0x1dc>)
 800cabe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2200      	movs	r2, #0
 800cac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cacc:	4618      	mov	r0, r3
 800cace:	f7fb febf 	bl	8008850 <HAL_DMA_Abort_IT>
 800cad2:	4603      	mov	r3, r0
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d04d      	beq.n	800cb74 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cadc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cade:	687a      	ldr	r2, [r7, #4]
 800cae0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800cae2:	4610      	mov	r0, r2
 800cae4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800cae6:	e045      	b.n	800cb74 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800cae8:	6878      	ldr	r0, [r7, #4]
 800caea:	f000 f851 	bl	800cb90 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800caee:	e041      	b.n	800cb74 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d039      	beq.n	800cb6c <I2C_ITError+0x1bc>
 800caf8:	68bb      	ldr	r3, [r7, #8]
 800cafa:	2b12      	cmp	r3, #18
 800cafc:	d002      	beq.n	800cb04 <I2C_ITError+0x154>
 800cafe:	68bb      	ldr	r3, [r7, #8]
 800cb00:	2b22      	cmp	r3, #34	@ 0x22
 800cb02:	d133      	bne.n	800cb6c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cb0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cb12:	d107      	bne.n	800cb24 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	681a      	ldr	r2, [r3, #0]
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800cb22:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb28:	4618      	mov	r0, r3
 800cb2a:	f7fd f801 	bl	8009b30 <HAL_DMA_GetState>
 800cb2e:	4603      	mov	r3, r0
 800cb30:	2b01      	cmp	r3, #1
 800cb32:	d017      	beq.n	800cb64 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb38:	4a14      	ldr	r2, [pc, #80]	@ (800cb8c <I2C_ITError+0x1dc>)
 800cb3a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2200      	movs	r2, #0
 800cb40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb48:	4618      	mov	r0, r3
 800cb4a:	f7fb fe81 	bl	8008850 <HAL_DMA_Abort_IT>
 800cb4e:	4603      	mov	r3, r0
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d011      	beq.n	800cb78 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb5a:	687a      	ldr	r2, [r7, #4]
 800cb5c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800cb5e:	4610      	mov	r0, r2
 800cb60:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800cb62:	e009      	b.n	800cb78 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800cb64:	6878      	ldr	r0, [r7, #4]
 800cb66:	f000 f813 	bl	800cb90 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800cb6a:	e005      	b.n	800cb78 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800cb6c:	6878      	ldr	r0, [r7, #4]
 800cb6e:	f000 f80f 	bl	800cb90 <I2C_TreatErrorCallback>
  }
}
 800cb72:	e002      	b.n	800cb7a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800cb74:	bf00      	nop
 800cb76:	e000      	b.n	800cb7a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800cb78:	bf00      	nop
}
 800cb7a:	bf00      	nop
 800cb7c:	3710      	adds	r7, #16
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd80      	pop	{r7, pc}
 800cb82:	bf00      	nop
 800cb84:	ffff0000 	.word	0xffff0000
 800cb88:	0800b5bd 	.word	0x0800b5bd
 800cb8c:	0800cc27 	.word	0x0800cc27

0800cb90 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b082      	sub	sp, #8
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cb9e:	b2db      	uxtb	r3, r3
 800cba0:	2b60      	cmp	r3, #96	@ 0x60
 800cba2:	d10e      	bne.n	800cbc2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	2220      	movs	r2, #32
 800cba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	2200      	movs	r2, #0
 800cbb0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800cbba:	6878      	ldr	r0, [r7, #4]
 800cbbc:	f7fe fbc0 	bl	800b340 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800cbc0:	e009      	b.n	800cbd6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	2200      	movs	r2, #0
 800cbc6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	2200      	movs	r2, #0
 800cbcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800cbd0:	6878      	ldr	r0, [r7, #4]
 800cbd2:	f7fe fbab 	bl	800b32c <HAL_I2C_ErrorCallback>
}
 800cbd6:	bf00      	nop
 800cbd8:	3708      	adds	r7, #8
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	bd80      	pop	{r7, pc}

0800cbde <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800cbde:	b480      	push	{r7}
 800cbe0:	b083      	sub	sp, #12
 800cbe2:	af00      	add	r7, sp, #0
 800cbe4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	699b      	ldr	r3, [r3, #24]
 800cbec:	f003 0302 	and.w	r3, r3, #2
 800cbf0:	2b02      	cmp	r3, #2
 800cbf2:	d103      	bne.n	800cbfc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	2200      	movs	r2, #0
 800cbfa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	699b      	ldr	r3, [r3, #24]
 800cc02:	f003 0301 	and.w	r3, r3, #1
 800cc06:	2b01      	cmp	r3, #1
 800cc08:	d007      	beq.n	800cc1a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	699a      	ldr	r2, [r3, #24]
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	f042 0201 	orr.w	r2, r2, #1
 800cc18:	619a      	str	r2, [r3, #24]
  }
}
 800cc1a:	bf00      	nop
 800cc1c:	370c      	adds	r7, #12
 800cc1e:	46bd      	mov	sp, r7
 800cc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc24:	4770      	bx	lr

0800cc26 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800cc26:	b580      	push	{r7, lr}
 800cc28:	b084      	sub	sp, #16
 800cc2a:	af00      	add	r7, sp, #0
 800cc2c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc32:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d003      	beq.n	800cc44 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc40:	2200      	movs	r2, #0
 800cc42:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d003      	beq.n	800cc54 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc50:	2200      	movs	r2, #0
 800cc52:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800cc54:	68f8      	ldr	r0, [r7, #12]
 800cc56:	f7ff ff9b 	bl	800cb90 <I2C_TreatErrorCallback>
}
 800cc5a:	bf00      	nop
 800cc5c:	3710      	adds	r7, #16
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	bd80      	pop	{r7, pc}

0800cc62 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800cc62:	b580      	push	{r7, lr}
 800cc64:	b084      	sub	sp, #16
 800cc66:	af00      	add	r7, sp, #0
 800cc68:	60f8      	str	r0, [r7, #12]
 800cc6a:	60b9      	str	r1, [r7, #8]
 800cc6c:	603b      	str	r3, [r7, #0]
 800cc6e:	4613      	mov	r3, r2
 800cc70:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800cc72:	e03b      	b.n	800ccec <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cc74:	69ba      	ldr	r2, [r7, #24]
 800cc76:	6839      	ldr	r1, [r7, #0]
 800cc78:	68f8      	ldr	r0, [r7, #12]
 800cc7a:	f000 f8d5 	bl	800ce28 <I2C_IsErrorOccurred>
 800cc7e:	4603      	mov	r3, r0
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d001      	beq.n	800cc88 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800cc84:	2301      	movs	r3, #1
 800cc86:	e041      	b.n	800cd0c <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc8e:	d02d      	beq.n	800ccec <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cc90:	f7f7 fe6c 	bl	800496c <HAL_GetTick>
 800cc94:	4602      	mov	r2, r0
 800cc96:	69bb      	ldr	r3, [r7, #24]
 800cc98:	1ad3      	subs	r3, r2, r3
 800cc9a:	683a      	ldr	r2, [r7, #0]
 800cc9c:	429a      	cmp	r2, r3
 800cc9e:	d302      	bcc.n	800cca6 <I2C_WaitOnFlagUntilTimeout+0x44>
 800cca0:	683b      	ldr	r3, [r7, #0]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d122      	bne.n	800ccec <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	699a      	ldr	r2, [r3, #24]
 800ccac:	68bb      	ldr	r3, [r7, #8]
 800ccae:	4013      	ands	r3, r2
 800ccb0:	68ba      	ldr	r2, [r7, #8]
 800ccb2:	429a      	cmp	r2, r3
 800ccb4:	bf0c      	ite	eq
 800ccb6:	2301      	moveq	r3, #1
 800ccb8:	2300      	movne	r3, #0
 800ccba:	b2db      	uxtb	r3, r3
 800ccbc:	461a      	mov	r2, r3
 800ccbe:	79fb      	ldrb	r3, [r7, #7]
 800ccc0:	429a      	cmp	r2, r3
 800ccc2:	d113      	bne.n	800ccec <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ccc8:	f043 0220 	orr.w	r2, r3, #32
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	2220      	movs	r2, #32
 800ccd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	2200      	movs	r2, #0
 800ccdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	2200      	movs	r2, #0
 800cce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800cce8:	2301      	movs	r3, #1
 800ccea:	e00f      	b.n	800cd0c <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	699a      	ldr	r2, [r3, #24]
 800ccf2:	68bb      	ldr	r3, [r7, #8]
 800ccf4:	4013      	ands	r3, r2
 800ccf6:	68ba      	ldr	r2, [r7, #8]
 800ccf8:	429a      	cmp	r2, r3
 800ccfa:	bf0c      	ite	eq
 800ccfc:	2301      	moveq	r3, #1
 800ccfe:	2300      	movne	r3, #0
 800cd00:	b2db      	uxtb	r3, r3
 800cd02:	461a      	mov	r2, r3
 800cd04:	79fb      	ldrb	r3, [r7, #7]
 800cd06:	429a      	cmp	r2, r3
 800cd08:	d0b4      	beq.n	800cc74 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cd0a:	2300      	movs	r3, #0
}
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	3710      	adds	r7, #16
 800cd10:	46bd      	mov	sp, r7
 800cd12:	bd80      	pop	{r7, pc}

0800cd14 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b084      	sub	sp, #16
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	60f8      	str	r0, [r7, #12]
 800cd1c:	60b9      	str	r1, [r7, #8]
 800cd1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800cd20:	e033      	b.n	800cd8a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cd22:	687a      	ldr	r2, [r7, #4]
 800cd24:	68b9      	ldr	r1, [r7, #8]
 800cd26:	68f8      	ldr	r0, [r7, #12]
 800cd28:	f000 f87e 	bl	800ce28 <I2C_IsErrorOccurred>
 800cd2c:	4603      	mov	r3, r0
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d001      	beq.n	800cd36 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800cd32:	2301      	movs	r3, #1
 800cd34:	e031      	b.n	800cd9a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cd36:	68bb      	ldr	r3, [r7, #8]
 800cd38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd3c:	d025      	beq.n	800cd8a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd3e:	f7f7 fe15 	bl	800496c <HAL_GetTick>
 800cd42:	4602      	mov	r2, r0
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	1ad3      	subs	r3, r2, r3
 800cd48:	68ba      	ldr	r2, [r7, #8]
 800cd4a:	429a      	cmp	r2, r3
 800cd4c:	d302      	bcc.n	800cd54 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800cd4e:	68bb      	ldr	r3, [r7, #8]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d11a      	bne.n	800cd8a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	699b      	ldr	r3, [r3, #24]
 800cd5a:	f003 0302 	and.w	r3, r3, #2
 800cd5e:	2b02      	cmp	r3, #2
 800cd60:	d013      	beq.n	800cd8a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd66:	f043 0220 	orr.w	r2, r3, #32
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	2220      	movs	r2, #32
 800cd72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	2200      	movs	r2, #0
 800cd7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	2200      	movs	r2, #0
 800cd82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800cd86:	2301      	movs	r3, #1
 800cd88:	e007      	b.n	800cd9a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	699b      	ldr	r3, [r3, #24]
 800cd90:	f003 0302 	and.w	r3, r3, #2
 800cd94:	2b02      	cmp	r3, #2
 800cd96:	d1c4      	bne.n	800cd22 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800cd98:	2300      	movs	r3, #0
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	3710      	adds	r7, #16
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	bd80      	pop	{r7, pc}

0800cda2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800cda2:	b580      	push	{r7, lr}
 800cda4:	b084      	sub	sp, #16
 800cda6:	af00      	add	r7, sp, #0
 800cda8:	60f8      	str	r0, [r7, #12]
 800cdaa:	60b9      	str	r1, [r7, #8]
 800cdac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cdae:	e02f      	b.n	800ce10 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cdb0:	687a      	ldr	r2, [r7, #4]
 800cdb2:	68b9      	ldr	r1, [r7, #8]
 800cdb4:	68f8      	ldr	r0, [r7, #12]
 800cdb6:	f000 f837 	bl	800ce28 <I2C_IsErrorOccurred>
 800cdba:	4603      	mov	r3, r0
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d001      	beq.n	800cdc4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800cdc0:	2301      	movs	r3, #1
 800cdc2:	e02d      	b.n	800ce20 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cdc4:	f7f7 fdd2 	bl	800496c <HAL_GetTick>
 800cdc8:	4602      	mov	r2, r0
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	1ad3      	subs	r3, r2, r3
 800cdce:	68ba      	ldr	r2, [r7, #8]
 800cdd0:	429a      	cmp	r2, r3
 800cdd2:	d302      	bcc.n	800cdda <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800cdd4:	68bb      	ldr	r3, [r7, #8]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d11a      	bne.n	800ce10 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	699b      	ldr	r3, [r3, #24]
 800cde0:	f003 0320 	and.w	r3, r3, #32
 800cde4:	2b20      	cmp	r3, #32
 800cde6:	d013      	beq.n	800ce10 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cdec:	f043 0220 	orr.w	r2, r3, #32
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	2220      	movs	r2, #32
 800cdf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	2200      	movs	r2, #0
 800ce00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	2200      	movs	r2, #0
 800ce08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800ce0c:	2301      	movs	r3, #1
 800ce0e:	e007      	b.n	800ce20 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	699b      	ldr	r3, [r3, #24]
 800ce16:	f003 0320 	and.w	r3, r3, #32
 800ce1a:	2b20      	cmp	r3, #32
 800ce1c:	d1c8      	bne.n	800cdb0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ce1e:	2300      	movs	r3, #0
}
 800ce20:	4618      	mov	r0, r3
 800ce22:	3710      	adds	r7, #16
 800ce24:	46bd      	mov	sp, r7
 800ce26:	bd80      	pop	{r7, pc}

0800ce28 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b08a      	sub	sp, #40	@ 0x28
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	60f8      	str	r0, [r7, #12]
 800ce30:	60b9      	str	r1, [r7, #8]
 800ce32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ce34:	2300      	movs	r3, #0
 800ce36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	699b      	ldr	r3, [r3, #24]
 800ce40:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800ce42:	2300      	movs	r3, #0
 800ce44:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800ce4a:	69bb      	ldr	r3, [r7, #24]
 800ce4c:	f003 0310 	and.w	r3, r3, #16
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d068      	beq.n	800cf26 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	2210      	movs	r2, #16
 800ce5a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800ce5c:	e049      	b.n	800cef2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800ce5e:	68bb      	ldr	r3, [r7, #8]
 800ce60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce64:	d045      	beq.n	800cef2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800ce66:	f7f7 fd81 	bl	800496c <HAL_GetTick>
 800ce6a:	4602      	mov	r2, r0
 800ce6c:	69fb      	ldr	r3, [r7, #28]
 800ce6e:	1ad3      	subs	r3, r2, r3
 800ce70:	68ba      	ldr	r2, [r7, #8]
 800ce72:	429a      	cmp	r2, r3
 800ce74:	d302      	bcc.n	800ce7c <I2C_IsErrorOccurred+0x54>
 800ce76:	68bb      	ldr	r3, [r7, #8]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d13a      	bne.n	800cef2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	685b      	ldr	r3, [r3, #4]
 800ce82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ce86:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ce8e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	699b      	ldr	r3, [r3, #24]
 800ce96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ce9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ce9e:	d121      	bne.n	800cee4 <I2C_IsErrorOccurred+0xbc>
 800cea0:	697b      	ldr	r3, [r7, #20]
 800cea2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cea6:	d01d      	beq.n	800cee4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800cea8:	7cfb      	ldrb	r3, [r7, #19]
 800ceaa:	2b20      	cmp	r3, #32
 800ceac:	d01a      	beq.n	800cee4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	685a      	ldr	r2, [r3, #4]
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cebc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800cebe:	f7f7 fd55 	bl	800496c <HAL_GetTick>
 800cec2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cec4:	e00e      	b.n	800cee4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800cec6:	f7f7 fd51 	bl	800496c <HAL_GetTick>
 800ceca:	4602      	mov	r2, r0
 800cecc:	69fb      	ldr	r3, [r7, #28]
 800cece:	1ad3      	subs	r3, r2, r3
 800ced0:	2b19      	cmp	r3, #25
 800ced2:	d907      	bls.n	800cee4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800ced4:	6a3b      	ldr	r3, [r7, #32]
 800ced6:	f043 0320 	orr.w	r3, r3, #32
 800ceda:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800cedc:	2301      	movs	r3, #1
 800cede:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800cee2:	e006      	b.n	800cef2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	699b      	ldr	r3, [r3, #24]
 800ceea:	f003 0320 	and.w	r3, r3, #32
 800ceee:	2b20      	cmp	r3, #32
 800cef0:	d1e9      	bne.n	800cec6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	699b      	ldr	r3, [r3, #24]
 800cef8:	f003 0320 	and.w	r3, r3, #32
 800cefc:	2b20      	cmp	r3, #32
 800cefe:	d003      	beq.n	800cf08 <I2C_IsErrorOccurred+0xe0>
 800cf00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d0aa      	beq.n	800ce5e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800cf08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d103      	bne.n	800cf18 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	2220      	movs	r2, #32
 800cf16:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800cf18:	6a3b      	ldr	r3, [r7, #32]
 800cf1a:	f043 0304 	orr.w	r3, r3, #4
 800cf1e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800cf20:	2301      	movs	r3, #1
 800cf22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	699b      	ldr	r3, [r3, #24]
 800cf2c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800cf2e:	69bb      	ldr	r3, [r7, #24]
 800cf30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d00b      	beq.n	800cf50 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800cf38:	6a3b      	ldr	r3, [r7, #32]
 800cf3a:	f043 0301 	orr.w	r3, r3, #1
 800cf3e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cf48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cf4a:	2301      	movs	r3, #1
 800cf4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800cf50:	69bb      	ldr	r3, [r7, #24]
 800cf52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d00b      	beq.n	800cf72 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800cf5a:	6a3b      	ldr	r3, [r7, #32]
 800cf5c:	f043 0308 	orr.w	r3, r3, #8
 800cf60:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cf6a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cf6c:	2301      	movs	r3, #1
 800cf6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800cf72:	69bb      	ldr	r3, [r7, #24]
 800cf74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d00b      	beq.n	800cf94 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800cf7c:	6a3b      	ldr	r3, [r7, #32]
 800cf7e:	f043 0302 	orr.w	r3, r3, #2
 800cf82:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cf8c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cf8e:	2301      	movs	r3, #1
 800cf90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800cf94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d01c      	beq.n	800cfd6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800cf9c:	68f8      	ldr	r0, [r7, #12]
 800cf9e:	f7ff fe1e 	bl	800cbde <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	6859      	ldr	r1, [r3, #4]
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	681a      	ldr	r2, [r3, #0]
 800cfac:	4b0d      	ldr	r3, [pc, #52]	@ (800cfe4 <I2C_IsErrorOccurred+0x1bc>)
 800cfae:	400b      	ands	r3, r1
 800cfb0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cfb6:	6a3b      	ldr	r3, [r7, #32]
 800cfb8:	431a      	orrs	r2, r3
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	2220      	movs	r2, #32
 800cfc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	2200      	movs	r2, #0
 800cfca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	2200      	movs	r2, #0
 800cfd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800cfd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cfda:	4618      	mov	r0, r3
 800cfdc:	3728      	adds	r7, #40	@ 0x28
 800cfde:	46bd      	mov	sp, r7
 800cfe0:	bd80      	pop	{r7, pc}
 800cfe2:	bf00      	nop
 800cfe4:	fe00e800 	.word	0xfe00e800

0800cfe8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b086      	sub	sp, #24
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	60f8      	str	r0, [r7, #12]
 800cff0:	607b      	str	r3, [r7, #4]
 800cff2:	460b      	mov	r3, r1
 800cff4:	817b      	strh	r3, [r7, #10]
 800cff6:	4613      	mov	r3, r2
 800cff8:	727b      	strb	r3, [r7, #9]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	4a2f      	ldr	r2, [pc, #188]	@ (800d0bc <I2C_TransferConfig+0xd4>)
 800d000:	4293      	cmp	r3, r2
 800d002:	d013      	beq.n	800d02c <I2C_TransferConfig+0x44>
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	4a2d      	ldr	r2, [pc, #180]	@ (800d0c0 <I2C_TransferConfig+0xd8>)
 800d00a:	4293      	cmp	r3, r2
 800d00c:	d00e      	beq.n	800d02c <I2C_TransferConfig+0x44>
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	4a2c      	ldr	r2, [pc, #176]	@ (800d0c4 <I2C_TransferConfig+0xdc>)
 800d014:	4293      	cmp	r3, r2
 800d016:	d009      	beq.n	800d02c <I2C_TransferConfig+0x44>
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	4a2a      	ldr	r2, [pc, #168]	@ (800d0c8 <I2C_TransferConfig+0xe0>)
 800d01e:	4293      	cmp	r3, r2
 800d020:	d004      	beq.n	800d02c <I2C_TransferConfig+0x44>
 800d022:	f641 41a5 	movw	r1, #7333	@ 0x1ca5
 800d026:	4829      	ldr	r0, [pc, #164]	@ (800d0cc <I2C_TransferConfig+0xe4>)
 800d028:	f7f6 f978 	bl	800331c <assert_failed>
  assert_param(IS_TRANSFER_MODE(Mode));
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d032:	d00b      	beq.n	800d04c <I2C_TransferConfig+0x64>
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d03a:	d007      	beq.n	800d04c <I2C_TransferConfig+0x64>
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d004      	beq.n	800d04c <I2C_TransferConfig+0x64>
 800d042:	f641 41a6 	movw	r1, #7334	@ 0x1ca6
 800d046:	4821      	ldr	r0, [pc, #132]	@ (800d0cc <I2C_TransferConfig+0xe4>)
 800d048:	f7f6 f968 	bl	800331c <assert_failed>
  assert_param(IS_TRANSFER_REQUEST(Request));
 800d04c:	6a3b      	ldr	r3, [r7, #32]
 800d04e:	4a20      	ldr	r2, [pc, #128]	@ (800d0d0 <I2C_TransferConfig+0xe8>)
 800d050:	4293      	cmp	r3, r2
 800d052:	d00f      	beq.n	800d074 <I2C_TransferConfig+0x8c>
 800d054:	6a3b      	ldr	r3, [r7, #32]
 800d056:	4a1f      	ldr	r2, [pc, #124]	@ (800d0d4 <I2C_TransferConfig+0xec>)
 800d058:	4293      	cmp	r3, r2
 800d05a:	d00b      	beq.n	800d074 <I2C_TransferConfig+0x8c>
 800d05c:	6a3b      	ldr	r3, [r7, #32]
 800d05e:	4a1e      	ldr	r2, [pc, #120]	@ (800d0d8 <I2C_TransferConfig+0xf0>)
 800d060:	4293      	cmp	r3, r2
 800d062:	d007      	beq.n	800d074 <I2C_TransferConfig+0x8c>
 800d064:	6a3b      	ldr	r3, [r7, #32]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d004      	beq.n	800d074 <I2C_TransferConfig+0x8c>
 800d06a:	f641 41a7 	movw	r1, #7335	@ 0x1ca7
 800d06e:	4817      	ldr	r0, [pc, #92]	@ (800d0cc <I2C_TransferConfig+0xe4>)
 800d070:	f7f6 f954 	bl	800331c <assert_failed>

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d074:	897b      	ldrh	r3, [r7, #10]
 800d076:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800d07a:	7a7b      	ldrb	r3, [r7, #9]
 800d07c:	041b      	lsls	r3, r3, #16
 800d07e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d082:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d088:	6a3b      	ldr	r3, [r7, #32]
 800d08a:	4313      	orrs	r3, r2
 800d08c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d090:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	685a      	ldr	r2, [r3, #4]
 800d098:	6a3b      	ldr	r3, [r7, #32]
 800d09a:	0d5b      	lsrs	r3, r3, #21
 800d09c:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800d0a0:	4b0e      	ldr	r3, [pc, #56]	@ (800d0dc <I2C_TransferConfig+0xf4>)
 800d0a2:	430b      	orrs	r3, r1
 800d0a4:	43db      	mvns	r3, r3
 800d0a6:	ea02 0103 	and.w	r1, r2, r3
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	697a      	ldr	r2, [r7, #20]
 800d0b0:	430a      	orrs	r2, r1
 800d0b2:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800d0b4:	bf00      	nop
 800d0b6:	3718      	adds	r7, #24
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	bd80      	pop	{r7, pc}
 800d0bc:	40005400 	.word	0x40005400
 800d0c0:	40005800 	.word	0x40005800
 800d0c4:	40005c00 	.word	0x40005c00
 800d0c8:	58001c00 	.word	0x58001c00
 800d0cc:	0801e620 	.word	0x0801e620
 800d0d0:	80004000 	.word	0x80004000
 800d0d4:	80002400 	.word	0x80002400
 800d0d8:	80002000 	.word	0x80002000
 800d0dc:	03ff63ff 	.word	0x03ff63ff

0800d0e0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800d0e0:	b480      	push	{r7}
 800d0e2:	b085      	sub	sp, #20
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
 800d0e8:	460b      	mov	r3, r1
 800d0ea:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0f4:	4a39      	ldr	r2, [pc, #228]	@ (800d1dc <I2C_Enable_IRQ+0xfc>)
 800d0f6:	4293      	cmp	r3, r2
 800d0f8:	d032      	beq.n	800d160 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800d0fe:	4a38      	ldr	r2, [pc, #224]	@ (800d1e0 <I2C_Enable_IRQ+0x100>)
 800d100:	4293      	cmp	r3, r2
 800d102:	d02d      	beq.n	800d160 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800d108:	4a36      	ldr	r2, [pc, #216]	@ (800d1e4 <I2C_Enable_IRQ+0x104>)
 800d10a:	4293      	cmp	r3, r2
 800d10c:	d028      	beq.n	800d160 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800d10e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d112:	2b00      	cmp	r3, #0
 800d114:	da03      	bge.n	800d11e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800d11c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800d11e:	887b      	ldrh	r3, [r7, #2]
 800d120:	f003 0301 	and.w	r3, r3, #1
 800d124:	2b00      	cmp	r3, #0
 800d126:	d003      	beq.n	800d130 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800d12e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800d130:	887b      	ldrh	r3, [r7, #2]
 800d132:	f003 0302 	and.w	r3, r3, #2
 800d136:	2b00      	cmp	r3, #0
 800d138:	d003      	beq.n	800d142 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800d140:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800d142:	887b      	ldrh	r3, [r7, #2]
 800d144:	2b10      	cmp	r3, #16
 800d146:	d103      	bne.n	800d150 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800d14e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800d150:	887b      	ldrh	r3, [r7, #2]
 800d152:	2b20      	cmp	r3, #32
 800d154:	d133      	bne.n	800d1be <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	f043 0320 	orr.w	r3, r3, #32
 800d15c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800d15e:	e02e      	b.n	800d1be <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800d160:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d164:	2b00      	cmp	r3, #0
 800d166:	da03      	bge.n	800d170 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800d16e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800d170:	887b      	ldrh	r3, [r7, #2]
 800d172:	f003 0301 	and.w	r3, r3, #1
 800d176:	2b00      	cmp	r3, #0
 800d178:	d003      	beq.n	800d182 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800d180:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800d182:	887b      	ldrh	r3, [r7, #2]
 800d184:	f003 0302 	and.w	r3, r3, #2
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d003      	beq.n	800d194 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800d192:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800d194:	887b      	ldrh	r3, [r7, #2]
 800d196:	2b10      	cmp	r3, #16
 800d198:	d103      	bne.n	800d1a2 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800d1a0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800d1a2:	887b      	ldrh	r3, [r7, #2]
 800d1a4:	2b20      	cmp	r3, #32
 800d1a6:	d103      	bne.n	800d1b0 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800d1ae:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800d1b0:	887b      	ldrh	r3, [r7, #2]
 800d1b2:	2b40      	cmp	r3, #64	@ 0x40
 800d1b4:	d103      	bne.n	800d1be <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1bc:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	6819      	ldr	r1, [r3, #0]
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	68fa      	ldr	r2, [r7, #12]
 800d1ca:	430a      	orrs	r2, r1
 800d1cc:	601a      	str	r2, [r3, #0]
}
 800d1ce:	bf00      	nop
 800d1d0:	3714      	adds	r7, #20
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d8:	4770      	bx	lr
 800d1da:	bf00      	nop
 800d1dc:	0800b7c5 	.word	0x0800b7c5
 800d1e0:	0800bc0d 	.word	0x0800bc0d
 800d1e4:	0800b9ad 	.word	0x0800b9ad

0800d1e8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800d1e8:	b480      	push	{r7}
 800d1ea:	b085      	sub	sp, #20
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
 800d1f0:	460b      	mov	r3, r1
 800d1f2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800d1f8:	887b      	ldrh	r3, [r7, #2]
 800d1fa:	f003 0301 	and.w	r3, r3, #1
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d00f      	beq.n	800d222 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800d208:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d210:	b2db      	uxtb	r3, r3
 800d212:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800d216:	2b28      	cmp	r3, #40	@ 0x28
 800d218:	d003      	beq.n	800d222 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800d220:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800d222:	887b      	ldrh	r3, [r7, #2]
 800d224:	f003 0302 	and.w	r3, r3, #2
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d00f      	beq.n	800d24c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800d232:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d23a:	b2db      	uxtb	r3, r3
 800d23c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800d240:	2b28      	cmp	r3, #40	@ 0x28
 800d242:	d003      	beq.n	800d24c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800d24a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800d24c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d250:	2b00      	cmp	r3, #0
 800d252:	da03      	bge.n	800d25c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800d25a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800d25c:	887b      	ldrh	r3, [r7, #2]
 800d25e:	2b10      	cmp	r3, #16
 800d260:	d103      	bne.n	800d26a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800d268:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800d26a:	887b      	ldrh	r3, [r7, #2]
 800d26c:	2b20      	cmp	r3, #32
 800d26e:	d103      	bne.n	800d278 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	f043 0320 	orr.w	r3, r3, #32
 800d276:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800d278:	887b      	ldrh	r3, [r7, #2]
 800d27a:	2b40      	cmp	r3, #64	@ 0x40
 800d27c:	d103      	bne.n	800d286 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d284:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	6819      	ldr	r1, [r3, #0]
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	43da      	mvns	r2, r3
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	400a      	ands	r2, r1
 800d296:	601a      	str	r2, [r3, #0]
}
 800d298:	bf00      	nop
 800d29a:	3714      	adds	r7, #20
 800d29c:	46bd      	mov	sp, r7
 800d29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a2:	4770      	bx	lr

0800d2a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b082      	sub	sp, #8
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	6078      	str	r0, [r7, #4]
 800d2ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	4a32      	ldr	r2, [pc, #200]	@ (800d37c <HAL_I2CEx_ConfigAnalogFilter+0xd8>)
 800d2b4:	4293      	cmp	r3, r2
 800d2b6:	d012      	beq.n	800d2de <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	4a30      	ldr	r2, [pc, #192]	@ (800d380 <HAL_I2CEx_ConfigAnalogFilter+0xdc>)
 800d2be:	4293      	cmp	r3, r2
 800d2c0:	d00d      	beq.n	800d2de <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	4a2f      	ldr	r2, [pc, #188]	@ (800d384 <HAL_I2CEx_ConfigAnalogFilter+0xe0>)
 800d2c8:	4293      	cmp	r3, r2
 800d2ca:	d008      	beq.n	800d2de <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	4a2d      	ldr	r2, [pc, #180]	@ (800d388 <HAL_I2CEx_ConfigAnalogFilter+0xe4>)
 800d2d2:	4293      	cmp	r3, r2
 800d2d4:	d003      	beq.n	800d2de <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 800d2d6:	2163      	movs	r1, #99	@ 0x63
 800d2d8:	482c      	ldr	r0, [pc, #176]	@ (800d38c <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 800d2da:	f7f6 f81f 	bl	800331c <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800d2de:	683b      	ldr	r3, [r7, #0]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d007      	beq.n	800d2f4 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 800d2e4:	683b      	ldr	r3, [r7, #0]
 800d2e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d2ea:	d003      	beq.n	800d2f4 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 800d2ec:	2164      	movs	r1, #100	@ 0x64
 800d2ee:	4827      	ldr	r0, [pc, #156]	@ (800d38c <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 800d2f0:	f7f6 f814 	bl	800331c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d2fa:	b2db      	uxtb	r3, r3
 800d2fc:	2b20      	cmp	r3, #32
 800d2fe:	d138      	bne.n	800d372 <HAL_I2CEx_ConfigAnalogFilter+0xce>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d306:	2b01      	cmp	r3, #1
 800d308:	d101      	bne.n	800d30e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
 800d30a:	2302      	movs	r3, #2
 800d30c:	e032      	b.n	800d374 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2201      	movs	r2, #1
 800d312:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2224      	movs	r2, #36	@ 0x24
 800d31a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	681a      	ldr	r2, [r3, #0]
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	f022 0201 	bic.w	r2, r2, #1
 800d32c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	681a      	ldr	r2, [r3, #0]
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d33c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	6819      	ldr	r1, [r3, #0]
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	683a      	ldr	r2, [r7, #0]
 800d34a:	430a      	orrs	r2, r1
 800d34c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	681a      	ldr	r2, [r3, #0]
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	f042 0201 	orr.w	r2, r2, #1
 800d35c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	2220      	movs	r2, #32
 800d362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	2200      	movs	r2, #0
 800d36a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d36e:	2300      	movs	r3, #0
 800d370:	e000      	b.n	800d374 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
  }
  else
  {
    return HAL_BUSY;
 800d372:	2302      	movs	r3, #2
  }
}
 800d374:	4618      	mov	r0, r3
 800d376:	3708      	adds	r7, #8
 800d378:	46bd      	mov	sp, r7
 800d37a:	bd80      	pop	{r7, pc}
 800d37c:	40005400 	.word	0x40005400
 800d380:	40005800 	.word	0x40005800
 800d384:	40005c00 	.word	0x40005c00
 800d388:	58001c00 	.word	0x58001c00
 800d38c:	0801e6b0 	.word	0x0801e6b0

0800d390 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800d390:	b580      	push	{r7, lr}
 800d392:	b084      	sub	sp, #16
 800d394:	af00      	add	r7, sp, #0
 800d396:	6078      	str	r0, [r7, #4]
 800d398:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	4a31      	ldr	r2, [pc, #196]	@ (800d464 <HAL_I2CEx_ConfigDigitalFilter+0xd4>)
 800d3a0:	4293      	cmp	r3, r2
 800d3a2:	d012      	beq.n	800d3ca <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	4a2f      	ldr	r2, [pc, #188]	@ (800d468 <HAL_I2CEx_ConfigDigitalFilter+0xd8>)
 800d3aa:	4293      	cmp	r3, r2
 800d3ac:	d00d      	beq.n	800d3ca <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	4a2e      	ldr	r2, [pc, #184]	@ (800d46c <HAL_I2CEx_ConfigDigitalFilter+0xdc>)
 800d3b4:	4293      	cmp	r3, r2
 800d3b6:	d008      	beq.n	800d3ca <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	4a2c      	ldr	r2, [pc, #176]	@ (800d470 <HAL_I2CEx_ConfigDigitalFilter+0xe0>)
 800d3be:	4293      	cmp	r3, r2
 800d3c0:	d003      	beq.n	800d3ca <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 800d3c2:	2191      	movs	r1, #145	@ 0x91
 800d3c4:	482b      	ldr	r0, [pc, #172]	@ (800d474 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 800d3c6:	f7f5 ffa9 	bl	800331c <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	2b0f      	cmp	r3, #15
 800d3ce:	d903      	bls.n	800d3d8 <HAL_I2CEx_ConfigDigitalFilter+0x48>
 800d3d0:	2192      	movs	r1, #146	@ 0x92
 800d3d2:	4828      	ldr	r0, [pc, #160]	@ (800d474 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 800d3d4:	f7f5 ffa2 	bl	800331c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d3de:	b2db      	uxtb	r3, r3
 800d3e0:	2b20      	cmp	r3, #32
 800d3e2:	d139      	bne.n	800d458 <HAL_I2CEx_ConfigDigitalFilter+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d3ea:	2b01      	cmp	r3, #1
 800d3ec:	d101      	bne.n	800d3f2 <HAL_I2CEx_ConfigDigitalFilter+0x62>
 800d3ee:	2302      	movs	r3, #2
 800d3f0:	e033      	b.n	800d45a <HAL_I2CEx_ConfigDigitalFilter+0xca>
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	2201      	movs	r2, #1
 800d3f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	2224      	movs	r2, #36	@ 0x24
 800d3fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	681a      	ldr	r2, [r3, #0]
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	f022 0201 	bic.w	r2, r2, #1
 800d410:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800d420:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	021b      	lsls	r3, r3, #8
 800d426:	68fa      	ldr	r2, [r7, #12]
 800d428:	4313      	orrs	r3, r2
 800d42a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	68fa      	ldr	r2, [r7, #12]
 800d432:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	681a      	ldr	r2, [r3, #0]
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	f042 0201 	orr.w	r2, r2, #1
 800d442:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	2220      	movs	r2, #32
 800d448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	2200      	movs	r2, #0
 800d450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d454:	2300      	movs	r3, #0
 800d456:	e000      	b.n	800d45a <HAL_I2CEx_ConfigDigitalFilter+0xca>
  }
  else
  {
    return HAL_BUSY;
 800d458:	2302      	movs	r3, #2
  }
}
 800d45a:	4618      	mov	r0, r3
 800d45c:	3710      	adds	r7, #16
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}
 800d462:	bf00      	nop
 800d464:	40005400 	.word	0x40005400
 800d468:	40005800 	.word	0x40005800
 800d46c:	40005c00 	.word	0x40005c00
 800d470:	58001c00 	.word	0x58001c00
 800d474:	0801e6b0 	.word	0x0801e6b0

0800d478 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b084      	sub	sp, #16
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	2b02      	cmp	r3, #2
 800d484:	d01c      	beq.n	800d4c0 <HAL_PWREx_ConfigSupply+0x48>
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	2b04      	cmp	r3, #4
 800d48a:	d019      	beq.n	800d4c0 <HAL_PWREx_ConfigSupply+0x48>
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	2b16      	cmp	r3, #22
 800d490:	d016      	beq.n	800d4c0 <HAL_PWREx_ConfigSupply+0x48>
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	2b26      	cmp	r3, #38	@ 0x26
 800d496:	d013      	beq.n	800d4c0 <HAL_PWREx_ConfigSupply+0x48>
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	2b1e      	cmp	r3, #30
 800d49c:	d010      	beq.n	800d4c0 <HAL_PWREx_ConfigSupply+0x48>
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800d4a2:	d00d      	beq.n	800d4c0 <HAL_PWREx_ConfigSupply+0x48>
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	2b1d      	cmp	r3, #29
 800d4a8:	d00a      	beq.n	800d4c0 <HAL_PWREx_ConfigSupply+0x48>
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	2b2d      	cmp	r3, #45	@ 0x2d
 800d4ae:	d007      	beq.n	800d4c0 <HAL_PWREx_ConfigSupply+0x48>
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	2b01      	cmp	r3, #1
 800d4b4:	d004      	beq.n	800d4c0 <HAL_PWREx_ConfigSupply+0x48>
 800d4b6:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 800d4ba:	482b      	ldr	r0, [pc, #172]	@ (800d568 <HAL_PWREx_ConfigSupply+0xf0>)
 800d4bc:	f7f5 ff2e 	bl	800331c <assert_failed>

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800d4c0:	4b2a      	ldr	r3, [pc, #168]	@ (800d56c <HAL_PWREx_ConfigSupply+0xf4>)
 800d4c2:	68db      	ldr	r3, [r3, #12]
 800d4c4:	f003 0307 	and.w	r3, r3, #7
 800d4c8:	2b06      	cmp	r3, #6
 800d4ca:	d00a      	beq.n	800d4e2 <HAL_PWREx_ConfigSupply+0x6a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800d4cc:	4b27      	ldr	r3, [pc, #156]	@ (800d56c <HAL_PWREx_ConfigSupply+0xf4>)
 800d4ce:	68db      	ldr	r3, [r3, #12]
 800d4d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d4d4:	687a      	ldr	r2, [r7, #4]
 800d4d6:	429a      	cmp	r2, r3
 800d4d8:	d001      	beq.n	800d4de <HAL_PWREx_ConfigSupply+0x66>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800d4da:	2301      	movs	r3, #1
 800d4dc:	e040      	b.n	800d560 <HAL_PWREx_ConfigSupply+0xe8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800d4de:	2300      	movs	r3, #0
 800d4e0:	e03e      	b.n	800d560 <HAL_PWREx_ConfigSupply+0xe8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800d4e2:	4b22      	ldr	r3, [pc, #136]	@ (800d56c <HAL_PWREx_ConfigSupply+0xf4>)
 800d4e4:	68db      	ldr	r3, [r3, #12]
 800d4e6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800d4ea:	4920      	ldr	r1, [pc, #128]	@ (800d56c <HAL_PWREx_ConfigSupply+0xf4>)
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	4313      	orrs	r3, r2
 800d4f0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800d4f2:	f7f7 fa3b 	bl	800496c <HAL_GetTick>
 800d4f6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d4f8:	e009      	b.n	800d50e <HAL_PWREx_ConfigSupply+0x96>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800d4fa:	f7f7 fa37 	bl	800496c <HAL_GetTick>
 800d4fe:	4602      	mov	r2, r0
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	1ad3      	subs	r3, r2, r3
 800d504:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d508:	d901      	bls.n	800d50e <HAL_PWREx_ConfigSupply+0x96>
    {
      return HAL_ERROR;
 800d50a:	2301      	movs	r3, #1
 800d50c:	e028      	b.n	800d560 <HAL_PWREx_ConfigSupply+0xe8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d50e:	4b17      	ldr	r3, [pc, #92]	@ (800d56c <HAL_PWREx_ConfigSupply+0xf4>)
 800d510:	685b      	ldr	r3, [r3, #4]
 800d512:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d516:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d51a:	d1ee      	bne.n	800d4fa <HAL_PWREx_ConfigSupply+0x82>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	2b1e      	cmp	r3, #30
 800d520:	d008      	beq.n	800d534 <HAL_PWREx_ConfigSupply+0xbc>
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	2b2e      	cmp	r3, #46	@ 0x2e
 800d526:	d005      	beq.n	800d534 <HAL_PWREx_ConfigSupply+0xbc>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	2b1d      	cmp	r3, #29
 800d52c:	d002      	beq.n	800d534 <HAL_PWREx_ConfigSupply+0xbc>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	2b2d      	cmp	r3, #45	@ 0x2d
 800d532:	d114      	bne.n	800d55e <HAL_PWREx_ConfigSupply+0xe6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800d534:	f7f7 fa1a 	bl	800496c <HAL_GetTick>
 800d538:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800d53a:	e009      	b.n	800d550 <HAL_PWREx_ConfigSupply+0xd8>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800d53c:	f7f7 fa16 	bl	800496c <HAL_GetTick>
 800d540:	4602      	mov	r2, r0
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	1ad3      	subs	r3, r2, r3
 800d546:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d54a:	d901      	bls.n	800d550 <HAL_PWREx_ConfigSupply+0xd8>
      {
        return HAL_ERROR;
 800d54c:	2301      	movs	r3, #1
 800d54e:	e007      	b.n	800d560 <HAL_PWREx_ConfigSupply+0xe8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800d550:	4b06      	ldr	r3, [pc, #24]	@ (800d56c <HAL_PWREx_ConfigSupply+0xf4>)
 800d552:	68db      	ldr	r3, [r3, #12]
 800d554:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d55c:	d1ee      	bne.n	800d53c <HAL_PWREx_ConfigSupply+0xc4>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800d55e:	2300      	movs	r3, #0
}
 800d560:	4618      	mov	r0, r3
 800d562:	3710      	adds	r7, #16
 800d564:	46bd      	mov	sp, r7
 800d566:	bd80      	pop	{r7, pc}
 800d568:	0801e744 	.word	0x0801e744
 800d56c:	58024800 	.word	0x58024800

0800d570 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d570:	b580      	push	{r7, lr}
 800d572:	b08c      	sub	sp, #48	@ 0x30
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d102      	bne.n	800d584 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800d57e:	2301      	movs	r3, #1
 800d580:	f000 bd9c 	b.w	800e0bc <HAL_RCC_OscConfig+0xb4c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d028      	beq.n	800d5de <HAL_RCC_OscConfig+0x6e>
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	f003 0301 	and.w	r3, r3, #1
 800d594:	2b00      	cmp	r3, #0
 800d596:	d122      	bne.n	800d5de <HAL_RCC_OscConfig+0x6e>
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	f003 0302 	and.w	r3, r3, #2
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d11c      	bne.n	800d5de <HAL_RCC_OscConfig+0x6e>
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	f003 0310 	and.w	r3, r3, #16
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d116      	bne.n	800d5de <HAL_RCC_OscConfig+0x6e>
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	f003 0308 	and.w	r3, r3, #8
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d110      	bne.n	800d5de <HAL_RCC_OscConfig+0x6e>
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	f003 0304 	and.w	r3, r3, #4
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d10a      	bne.n	800d5de <HAL_RCC_OscConfig+0x6e>
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	f003 0320 	and.w	r3, r3, #32
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d104      	bne.n	800d5de <HAL_RCC_OscConfig+0x6e>
 800d5d4:	f240 11a1 	movw	r1, #417	@ 0x1a1
 800d5d8:	4897      	ldr	r0, [pc, #604]	@ (800d838 <HAL_RCC_OscConfig+0x2c8>)
 800d5da:	f7f5 fe9f 	bl	800331c <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	f003 0301 	and.w	r3, r3, #1
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	f000 809d 	beq.w	800d726 <HAL_RCC_OscConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	685b      	ldr	r3, [r3, #4]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d00e      	beq.n	800d612 <HAL_RCC_OscConfig+0xa2>
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	685b      	ldr	r3, [r3, #4]
 800d5f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d5fc:	d009      	beq.n	800d612 <HAL_RCC_OscConfig+0xa2>
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	685b      	ldr	r3, [r3, #4]
 800d602:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d606:	d004      	beq.n	800d612 <HAL_RCC_OscConfig+0xa2>
 800d608:	f44f 71d3 	mov.w	r1, #422	@ 0x1a6
 800d60c:	488a      	ldr	r0, [pc, #552]	@ (800d838 <HAL_RCC_OscConfig+0x2c8>)
 800d60e:	f7f5 fe85 	bl	800331c <assert_failed>

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d612:	4b8a      	ldr	r3, [pc, #552]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d614:	691b      	ldr	r3, [r3, #16]
 800d616:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d61a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d61c:	4b87      	ldr	r3, [pc, #540]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d61e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d620:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800d622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d624:	2b10      	cmp	r3, #16
 800d626:	d007      	beq.n	800d638 <HAL_RCC_OscConfig+0xc8>
 800d628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d62a:	2b18      	cmp	r3, #24
 800d62c:	d111      	bne.n	800d652 <HAL_RCC_OscConfig+0xe2>
 800d62e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d630:	f003 0303 	and.w	r3, r3, #3
 800d634:	2b02      	cmp	r3, #2
 800d636:	d10c      	bne.n	800d652 <HAL_RCC_OscConfig+0xe2>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d638:	4b80      	ldr	r3, [pc, #512]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d640:	2b00      	cmp	r3, #0
 800d642:	d06f      	beq.n	800d724 <HAL_RCC_OscConfig+0x1b4>
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	685b      	ldr	r3, [r3, #4]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d16b      	bne.n	800d724 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 800d64c:	2301      	movs	r3, #1
 800d64e:	f000 bd35 	b.w	800e0bc <HAL_RCC_OscConfig+0xb4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	685b      	ldr	r3, [r3, #4]
 800d656:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d65a:	d106      	bne.n	800d66a <HAL_RCC_OscConfig+0xfa>
 800d65c:	4b77      	ldr	r3, [pc, #476]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	4a76      	ldr	r2, [pc, #472]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d662:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d666:	6013      	str	r3, [r2, #0]
 800d668:	e02e      	b.n	800d6c8 <HAL_RCC_OscConfig+0x158>
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	685b      	ldr	r3, [r3, #4]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d10c      	bne.n	800d68c <HAL_RCC_OscConfig+0x11c>
 800d672:	4b72      	ldr	r3, [pc, #456]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	4a71      	ldr	r2, [pc, #452]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d678:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d67c:	6013      	str	r3, [r2, #0]
 800d67e:	4b6f      	ldr	r3, [pc, #444]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	4a6e      	ldr	r2, [pc, #440]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d684:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d688:	6013      	str	r3, [r2, #0]
 800d68a:	e01d      	b.n	800d6c8 <HAL_RCC_OscConfig+0x158>
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	685b      	ldr	r3, [r3, #4]
 800d690:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d694:	d10c      	bne.n	800d6b0 <HAL_RCC_OscConfig+0x140>
 800d696:	4b69      	ldr	r3, [pc, #420]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	4a68      	ldr	r2, [pc, #416]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d69c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d6a0:	6013      	str	r3, [r2, #0]
 800d6a2:	4b66      	ldr	r3, [pc, #408]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	4a65      	ldr	r2, [pc, #404]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d6a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d6ac:	6013      	str	r3, [r2, #0]
 800d6ae:	e00b      	b.n	800d6c8 <HAL_RCC_OscConfig+0x158>
 800d6b0:	4b62      	ldr	r3, [pc, #392]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	4a61      	ldr	r2, [pc, #388]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d6b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d6ba:	6013      	str	r3, [r2, #0]
 800d6bc:	4b5f      	ldr	r3, [pc, #380]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	4a5e      	ldr	r2, [pc, #376]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d6c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d6c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	685b      	ldr	r3, [r3, #4]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d014      	beq.n	800d6fa <HAL_RCC_OscConfig+0x18a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d6d0:	f7f7 f94c 	bl	800496c <HAL_GetTick>
 800d6d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d6d6:	e009      	b.n	800d6ec <HAL_RCC_OscConfig+0x17c>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d6d8:	f7f7 f948 	bl	800496c <HAL_GetTick>
 800d6dc:	4602      	mov	r2, r0
 800d6de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6e0:	1ad3      	subs	r3, r2, r3
 800d6e2:	2b64      	cmp	r3, #100	@ 0x64
 800d6e4:	d902      	bls.n	800d6ec <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 800d6e6:	2303      	movs	r3, #3
 800d6e8:	f000 bce8 	b.w	800e0bc <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d6ec:	4b53      	ldr	r3, [pc, #332]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d0ef      	beq.n	800d6d8 <HAL_RCC_OscConfig+0x168>
 800d6f8:	e015      	b.n	800d726 <HAL_RCC_OscConfig+0x1b6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d6fa:	f7f7 f937 	bl	800496c <HAL_GetTick>
 800d6fe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d700:	e009      	b.n	800d716 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d702:	f7f7 f933 	bl	800496c <HAL_GetTick>
 800d706:	4602      	mov	r2, r0
 800d708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d70a:	1ad3      	subs	r3, r2, r3
 800d70c:	2b64      	cmp	r3, #100	@ 0x64
 800d70e:	d902      	bls.n	800d716 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800d710:	2303      	movs	r3, #3
 800d712:	f000 bcd3 	b.w	800e0bc <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d716:	4b49      	ldr	r3, [pc, #292]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d1ef      	bne.n	800d702 <HAL_RCC_OscConfig+0x192>
 800d722:	e000      	b.n	800d726 <HAL_RCC_OscConfig+0x1b6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d724:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	f003 0302 	and.w	r3, r3, #2
 800d72e:	2b00      	cmp	r3, #0
 800d730:	f000 80f5 	beq.w	800d91e <HAL_RCC_OscConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	68db      	ldr	r3, [r3, #12]
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d018      	beq.n	800d76e <HAL_RCC_OscConfig+0x1fe>
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	68db      	ldr	r3, [r3, #12]
 800d740:	2b01      	cmp	r3, #1
 800d742:	d014      	beq.n	800d76e <HAL_RCC_OscConfig+0x1fe>
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	68db      	ldr	r3, [r3, #12]
 800d748:	2b01      	cmp	r3, #1
 800d74a:	d010      	beq.n	800d76e <HAL_RCC_OscConfig+0x1fe>
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	68db      	ldr	r3, [r3, #12]
 800d750:	2b09      	cmp	r3, #9
 800d752:	d00c      	beq.n	800d76e <HAL_RCC_OscConfig+0x1fe>
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	68db      	ldr	r3, [r3, #12]
 800d758:	2b11      	cmp	r3, #17
 800d75a:	d008      	beq.n	800d76e <HAL_RCC_OscConfig+0x1fe>
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	68db      	ldr	r3, [r3, #12]
 800d760:	2b19      	cmp	r3, #25
 800d762:	d004      	beq.n	800d76e <HAL_RCC_OscConfig+0x1fe>
 800d764:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 800d768:	4833      	ldr	r0, [pc, #204]	@ (800d838 <HAL_RCC_OscConfig+0x2c8>)
 800d76a:	f7f5 fdd7 	bl	800331c <assert_failed>
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	691b      	ldr	r3, [r3, #16]
 800d772:	2b7f      	cmp	r3, #127	@ 0x7f
 800d774:	d904      	bls.n	800d780 <HAL_RCC_OscConfig+0x210>
 800d776:	f240 11db 	movw	r1, #475	@ 0x1db
 800d77a:	482f      	ldr	r0, [pc, #188]	@ (800d838 <HAL_RCC_OscConfig+0x2c8>)
 800d77c:	f7f5 fdce 	bl	800331c <assert_failed>

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d780:	4b2e      	ldr	r3, [pc, #184]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d782:	691b      	ldr	r3, [r3, #16]
 800d784:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d788:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d78a:	4b2c      	ldr	r3, [pc, #176]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d78c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d78e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800d790:	6a3b      	ldr	r3, [r7, #32]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d007      	beq.n	800d7a6 <HAL_RCC_OscConfig+0x236>
 800d796:	6a3b      	ldr	r3, [r7, #32]
 800d798:	2b18      	cmp	r3, #24
 800d79a:	d15c      	bne.n	800d856 <HAL_RCC_OscConfig+0x2e6>
 800d79c:	69fb      	ldr	r3, [r7, #28]
 800d79e:	f003 0303 	and.w	r3, r3, #3
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d157      	bne.n	800d856 <HAL_RCC_OscConfig+0x2e6>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d7a6:	4b25      	ldr	r3, [pc, #148]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	f003 0304 	and.w	r3, r3, #4
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d006      	beq.n	800d7c0 <HAL_RCC_OscConfig+0x250>
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	68db      	ldr	r3, [r3, #12]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d102      	bne.n	800d7c0 <HAL_RCC_OscConfig+0x250>
      {
        return HAL_ERROR;
 800d7ba:	2301      	movs	r3, #1
 800d7bc:	f000 bc7e 	b.w	800e0bc <HAL_RCC_OscConfig+0xb4c>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d7c0:	4b1e      	ldr	r3, [pc, #120]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	f023 0219 	bic.w	r2, r3, #25
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	68db      	ldr	r3, [r3, #12]
 800d7cc:	491b      	ldr	r1, [pc, #108]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d7ce:	4313      	orrs	r3, r2
 800d7d0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d7d2:	f7f7 f8cb 	bl	800496c <HAL_GetTick>
 800d7d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d7d8:	e009      	b.n	800d7ee <HAL_RCC_OscConfig+0x27e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d7da:	f7f7 f8c7 	bl	800496c <HAL_GetTick>
 800d7de:	4602      	mov	r2, r0
 800d7e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7e2:	1ad3      	subs	r3, r2, r3
 800d7e4:	2b02      	cmp	r3, #2
 800d7e6:	d902      	bls.n	800d7ee <HAL_RCC_OscConfig+0x27e>
          {
            return HAL_TIMEOUT;
 800d7e8:	2303      	movs	r3, #3
 800d7ea:	f000 bc67 	b.w	800e0bc <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d7ee:	4b13      	ldr	r3, [pc, #76]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	f003 0304 	and.w	r3, r3, #4
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d0ef      	beq.n	800d7da <HAL_RCC_OscConfig+0x26a>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d7fa:	f7f7 f8c3 	bl	8004984 <HAL_GetREVID>
 800d7fe:	4603      	mov	r3, r0
 800d800:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d804:	4293      	cmp	r3, r2
 800d806:	d81b      	bhi.n	800d840 <HAL_RCC_OscConfig+0x2d0>
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	691b      	ldr	r3, [r3, #16]
 800d80c:	2b40      	cmp	r3, #64	@ 0x40
 800d80e:	d108      	bne.n	800d822 <HAL_RCC_OscConfig+0x2b2>
 800d810:	4b0a      	ldr	r3, [pc, #40]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d812:	685b      	ldr	r3, [r3, #4]
 800d814:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800d818:	4a08      	ldr	r2, [pc, #32]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d81a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d81e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d820:	e07d      	b.n	800d91e <HAL_RCC_OscConfig+0x3ae>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d822:	4b06      	ldr	r3, [pc, #24]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d824:	685b      	ldr	r3, [r3, #4]
 800d826:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	691b      	ldr	r3, [r3, #16]
 800d82e:	031b      	lsls	r3, r3, #12
 800d830:	4902      	ldr	r1, [pc, #8]	@ (800d83c <HAL_RCC_OscConfig+0x2cc>)
 800d832:	4313      	orrs	r3, r2
 800d834:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d836:	e072      	b.n	800d91e <HAL_RCC_OscConfig+0x3ae>
 800d838:	0801e7d8 	.word	0x0801e7d8
 800d83c:	58024400 	.word	0x58024400
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d840:	4b97      	ldr	r3, [pc, #604]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d842:	685b      	ldr	r3, [r3, #4]
 800d844:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	691b      	ldr	r3, [r3, #16]
 800d84c:	061b      	lsls	r3, r3, #24
 800d84e:	4994      	ldr	r1, [pc, #592]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d850:	4313      	orrs	r3, r2
 800d852:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d854:	e063      	b.n	800d91e <HAL_RCC_OscConfig+0x3ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	68db      	ldr	r3, [r3, #12]
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d046      	beq.n	800d8ec <HAL_RCC_OscConfig+0x37c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d85e:	4b90      	ldr	r3, [pc, #576]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	f023 0219 	bic.w	r2, r3, #25
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	68db      	ldr	r3, [r3, #12]
 800d86a:	498d      	ldr	r1, [pc, #564]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d86c:	4313      	orrs	r3, r2
 800d86e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d870:	f7f7 f87c 	bl	800496c <HAL_GetTick>
 800d874:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d876:	e009      	b.n	800d88c <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d878:	f7f7 f878 	bl	800496c <HAL_GetTick>
 800d87c:	4602      	mov	r2, r0
 800d87e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d880:	1ad3      	subs	r3, r2, r3
 800d882:	2b02      	cmp	r3, #2
 800d884:	d902      	bls.n	800d88c <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 800d886:	2303      	movs	r3, #3
 800d888:	f000 bc18 	b.w	800e0bc <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d88c:	4b84      	ldr	r3, [pc, #528]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	f003 0304 	and.w	r3, r3, #4
 800d894:	2b00      	cmp	r3, #0
 800d896:	d0ef      	beq.n	800d878 <HAL_RCC_OscConfig+0x308>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d898:	f7f7 f874 	bl	8004984 <HAL_GetREVID>
 800d89c:	4603      	mov	r3, r0
 800d89e:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d8a2:	4293      	cmp	r3, r2
 800d8a4:	d817      	bhi.n	800d8d6 <HAL_RCC_OscConfig+0x366>
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	691b      	ldr	r3, [r3, #16]
 800d8aa:	2b40      	cmp	r3, #64	@ 0x40
 800d8ac:	d108      	bne.n	800d8c0 <HAL_RCC_OscConfig+0x350>
 800d8ae:	4b7c      	ldr	r3, [pc, #496]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d8b0:	685b      	ldr	r3, [r3, #4]
 800d8b2:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800d8b6:	4a7a      	ldr	r2, [pc, #488]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d8b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d8bc:	6053      	str	r3, [r2, #4]
 800d8be:	e02e      	b.n	800d91e <HAL_RCC_OscConfig+0x3ae>
 800d8c0:	4b77      	ldr	r3, [pc, #476]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d8c2:	685b      	ldr	r3, [r3, #4]
 800d8c4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	691b      	ldr	r3, [r3, #16]
 800d8cc:	031b      	lsls	r3, r3, #12
 800d8ce:	4974      	ldr	r1, [pc, #464]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d8d0:	4313      	orrs	r3, r2
 800d8d2:	604b      	str	r3, [r1, #4]
 800d8d4:	e023      	b.n	800d91e <HAL_RCC_OscConfig+0x3ae>
 800d8d6:	4b72      	ldr	r3, [pc, #456]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d8d8:	685b      	ldr	r3, [r3, #4]
 800d8da:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	691b      	ldr	r3, [r3, #16]
 800d8e2:	061b      	lsls	r3, r3, #24
 800d8e4:	496e      	ldr	r1, [pc, #440]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d8e6:	4313      	orrs	r3, r2
 800d8e8:	604b      	str	r3, [r1, #4]
 800d8ea:	e018      	b.n	800d91e <HAL_RCC_OscConfig+0x3ae>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d8ec:	4b6c      	ldr	r3, [pc, #432]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	4a6b      	ldr	r2, [pc, #428]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d8f2:	f023 0301 	bic.w	r3, r3, #1
 800d8f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d8f8:	f7f7 f838 	bl	800496c <HAL_GetTick>
 800d8fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d8fe:	e008      	b.n	800d912 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d900:	f7f7 f834 	bl	800496c <HAL_GetTick>
 800d904:	4602      	mov	r2, r0
 800d906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d908:	1ad3      	subs	r3, r2, r3
 800d90a:	2b02      	cmp	r3, #2
 800d90c:	d901      	bls.n	800d912 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800d90e:	2303      	movs	r3, #3
 800d910:	e3d4      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d912:	4b63      	ldr	r3, [pc, #396]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	f003 0304 	and.w	r3, r3, #4
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d1f0      	bne.n	800d900 <HAL_RCC_OscConfig+0x390>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	f003 0310 	and.w	r3, r3, #16
 800d926:	2b00      	cmp	r3, #0
 800d928:	f000 80c4 	beq.w	800dab4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	69db      	ldr	r3, [r3, #28]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d008      	beq.n	800d946 <HAL_RCC_OscConfig+0x3d6>
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	69db      	ldr	r3, [r3, #28]
 800d938:	2b80      	cmp	r3, #128	@ 0x80
 800d93a:	d004      	beq.n	800d946 <HAL_RCC_OscConfig+0x3d6>
 800d93c:	f240 212b 	movw	r1, #555	@ 0x22b
 800d940:	4858      	ldr	r0, [pc, #352]	@ (800daa4 <HAL_RCC_OscConfig+0x534>)
 800d942:	f7f5 fceb 	bl	800331c <assert_failed>
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	6a1b      	ldr	r3, [r3, #32]
 800d94a:	2b3f      	cmp	r3, #63	@ 0x3f
 800d94c:	d904      	bls.n	800d958 <HAL_RCC_OscConfig+0x3e8>
 800d94e:	f44f 710b 	mov.w	r1, #556	@ 0x22c
 800d952:	4854      	ldr	r0, [pc, #336]	@ (800daa4 <HAL_RCC_OscConfig+0x534>)
 800d954:	f7f5 fce2 	bl	800331c <assert_failed>

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d958:	4b51      	ldr	r3, [pc, #324]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d95a:	691b      	ldr	r3, [r3, #16]
 800d95c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d960:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d962:	4b4f      	ldr	r3, [pc, #316]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d966:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800d968:	69bb      	ldr	r3, [r7, #24]
 800d96a:	2b08      	cmp	r3, #8
 800d96c:	d007      	beq.n	800d97e <HAL_RCC_OscConfig+0x40e>
 800d96e:	69bb      	ldr	r3, [r7, #24]
 800d970:	2b18      	cmp	r3, #24
 800d972:	d13a      	bne.n	800d9ea <HAL_RCC_OscConfig+0x47a>
 800d974:	697b      	ldr	r3, [r7, #20]
 800d976:	f003 0303 	and.w	r3, r3, #3
 800d97a:	2b01      	cmp	r3, #1
 800d97c:	d135      	bne.n	800d9ea <HAL_RCC_OscConfig+0x47a>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d97e:	4b48      	ldr	r3, [pc, #288]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d986:	2b00      	cmp	r3, #0
 800d988:	d005      	beq.n	800d996 <HAL_RCC_OscConfig+0x426>
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	69db      	ldr	r3, [r3, #28]
 800d98e:	2b80      	cmp	r3, #128	@ 0x80
 800d990:	d001      	beq.n	800d996 <HAL_RCC_OscConfig+0x426>
      {
        return HAL_ERROR;
 800d992:	2301      	movs	r3, #1
 800d994:	e392      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d996:	f7f6 fff5 	bl	8004984 <HAL_GetREVID>
 800d99a:	4603      	mov	r3, r0
 800d99c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d9a0:	4293      	cmp	r3, r2
 800d9a2:	d817      	bhi.n	800d9d4 <HAL_RCC_OscConfig+0x464>
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	6a1b      	ldr	r3, [r3, #32]
 800d9a8:	2b20      	cmp	r3, #32
 800d9aa:	d108      	bne.n	800d9be <HAL_RCC_OscConfig+0x44e>
 800d9ac:	4b3c      	ldr	r3, [pc, #240]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d9ae:	685b      	ldr	r3, [r3, #4]
 800d9b0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800d9b4:	4a3a      	ldr	r2, [pc, #232]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d9b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d9ba:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d9bc:	e07a      	b.n	800dab4 <HAL_RCC_OscConfig+0x544>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d9be:	4b38      	ldr	r3, [pc, #224]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d9c0:	685b      	ldr	r3, [r3, #4]
 800d9c2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	6a1b      	ldr	r3, [r3, #32]
 800d9ca:	069b      	lsls	r3, r3, #26
 800d9cc:	4934      	ldr	r1, [pc, #208]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d9ce:	4313      	orrs	r3, r2
 800d9d0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d9d2:	e06f      	b.n	800dab4 <HAL_RCC_OscConfig+0x544>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d9d4:	4b32      	ldr	r3, [pc, #200]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d9d6:	68db      	ldr	r3, [r3, #12]
 800d9d8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	6a1b      	ldr	r3, [r3, #32]
 800d9e0:	061b      	lsls	r3, r3, #24
 800d9e2:	492f      	ldr	r1, [pc, #188]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d9e4:	4313      	orrs	r3, r2
 800d9e6:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d9e8:	e064      	b.n	800dab4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	69db      	ldr	r3, [r3, #28]
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d042      	beq.n	800da78 <HAL_RCC_OscConfig+0x508>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800d9f2:	4b2b      	ldr	r3, [pc, #172]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	4a2a      	ldr	r2, [pc, #168]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800d9f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d9fe:	f7f6 ffb5 	bl	800496c <HAL_GetTick>
 800da02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800da04:	e008      	b.n	800da18 <HAL_RCC_OscConfig+0x4a8>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800da06:	f7f6 ffb1 	bl	800496c <HAL_GetTick>
 800da0a:	4602      	mov	r2, r0
 800da0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da0e:	1ad3      	subs	r3, r2, r3
 800da10:	2b02      	cmp	r3, #2
 800da12:	d901      	bls.n	800da18 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800da14:	2303      	movs	r3, #3
 800da16:	e351      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800da18:	4b21      	ldr	r3, [pc, #132]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da20:	2b00      	cmp	r3, #0
 800da22:	d0f0      	beq.n	800da06 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800da24:	f7f6 ffae 	bl	8004984 <HAL_GetREVID>
 800da28:	4603      	mov	r3, r0
 800da2a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800da2e:	4293      	cmp	r3, r2
 800da30:	d817      	bhi.n	800da62 <HAL_RCC_OscConfig+0x4f2>
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	6a1b      	ldr	r3, [r3, #32]
 800da36:	2b20      	cmp	r3, #32
 800da38:	d108      	bne.n	800da4c <HAL_RCC_OscConfig+0x4dc>
 800da3a:	4b19      	ldr	r3, [pc, #100]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800da3c:	685b      	ldr	r3, [r3, #4]
 800da3e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800da42:	4a17      	ldr	r2, [pc, #92]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800da44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800da48:	6053      	str	r3, [r2, #4]
 800da4a:	e033      	b.n	800dab4 <HAL_RCC_OscConfig+0x544>
 800da4c:	4b14      	ldr	r3, [pc, #80]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800da4e:	685b      	ldr	r3, [r3, #4]
 800da50:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	6a1b      	ldr	r3, [r3, #32]
 800da58:	069b      	lsls	r3, r3, #26
 800da5a:	4911      	ldr	r1, [pc, #68]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800da5c:	4313      	orrs	r3, r2
 800da5e:	604b      	str	r3, [r1, #4]
 800da60:	e028      	b.n	800dab4 <HAL_RCC_OscConfig+0x544>
 800da62:	4b0f      	ldr	r3, [pc, #60]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800da64:	68db      	ldr	r3, [r3, #12]
 800da66:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	6a1b      	ldr	r3, [r3, #32]
 800da6e:	061b      	lsls	r3, r3, #24
 800da70:	490b      	ldr	r1, [pc, #44]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800da72:	4313      	orrs	r3, r2
 800da74:	60cb      	str	r3, [r1, #12]
 800da76:	e01d      	b.n	800dab4 <HAL_RCC_OscConfig+0x544>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800da78:	4b09      	ldr	r3, [pc, #36]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	4a08      	ldr	r2, [pc, #32]	@ (800daa0 <HAL_RCC_OscConfig+0x530>)
 800da7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800da82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800da84:	f7f6 ff72 	bl	800496c <HAL_GetTick>
 800da88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800da8a:	e00d      	b.n	800daa8 <HAL_RCC_OscConfig+0x538>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800da8c:	f7f6 ff6e 	bl	800496c <HAL_GetTick>
 800da90:	4602      	mov	r2, r0
 800da92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da94:	1ad3      	subs	r3, r2, r3
 800da96:	2b02      	cmp	r3, #2
 800da98:	d906      	bls.n	800daa8 <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 800da9a:	2303      	movs	r3, #3
 800da9c:	e30e      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
 800da9e:	bf00      	nop
 800daa0:	58024400 	.word	0x58024400
 800daa4:	0801e7d8 	.word	0x0801e7d8
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800daa8:	4b96      	ldr	r3, [pc, #600]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d1eb      	bne.n	800da8c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	f003 0308 	and.w	r3, r3, #8
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d043      	beq.n	800db48 <HAL_RCC_OscConfig+0x5d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	695b      	ldr	r3, [r3, #20]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d008      	beq.n	800dada <HAL_RCC_OscConfig+0x56a>
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	695b      	ldr	r3, [r3, #20]
 800dacc:	2b01      	cmp	r3, #1
 800dace:	d004      	beq.n	800dada <HAL_RCC_OscConfig+0x56a>
 800dad0:	f240 216d 	movw	r1, #621	@ 0x26d
 800dad4:	488c      	ldr	r0, [pc, #560]	@ (800dd08 <HAL_RCC_OscConfig+0x798>)
 800dad6:	f7f5 fc21 	bl	800331c <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	695b      	ldr	r3, [r3, #20]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d019      	beq.n	800db16 <HAL_RCC_OscConfig+0x5a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800dae2:	4b88      	ldr	r3, [pc, #544]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dae4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dae6:	4a87      	ldr	r2, [pc, #540]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dae8:	f043 0301 	orr.w	r3, r3, #1
 800daec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800daee:	f7f6 ff3d 	bl	800496c <HAL_GetTick>
 800daf2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800daf4:	e008      	b.n	800db08 <HAL_RCC_OscConfig+0x598>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800daf6:	f7f6 ff39 	bl	800496c <HAL_GetTick>
 800dafa:	4602      	mov	r2, r0
 800dafc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dafe:	1ad3      	subs	r3, r2, r3
 800db00:	2b02      	cmp	r3, #2
 800db02:	d901      	bls.n	800db08 <HAL_RCC_OscConfig+0x598>
        {
          return HAL_TIMEOUT;
 800db04:	2303      	movs	r3, #3
 800db06:	e2d9      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800db08:	4b7e      	ldr	r3, [pc, #504]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800db0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db0c:	f003 0302 	and.w	r3, r3, #2
 800db10:	2b00      	cmp	r3, #0
 800db12:	d0f0      	beq.n	800daf6 <HAL_RCC_OscConfig+0x586>
 800db14:	e018      	b.n	800db48 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800db16:	4b7b      	ldr	r3, [pc, #492]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800db18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db1a:	4a7a      	ldr	r2, [pc, #488]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800db1c:	f023 0301 	bic.w	r3, r3, #1
 800db20:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800db22:	f7f6 ff23 	bl	800496c <HAL_GetTick>
 800db26:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800db28:	e008      	b.n	800db3c <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800db2a:	f7f6 ff1f 	bl	800496c <HAL_GetTick>
 800db2e:	4602      	mov	r2, r0
 800db30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db32:	1ad3      	subs	r3, r2, r3
 800db34:	2b02      	cmp	r3, #2
 800db36:	d901      	bls.n	800db3c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 800db38:	2303      	movs	r3, #3
 800db3a:	e2bf      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800db3c:	4b71      	ldr	r3, [pc, #452]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800db3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db40:	f003 0302 	and.w	r3, r3, #2
 800db44:	2b00      	cmp	r3, #0
 800db46:	d1f0      	bne.n	800db2a <HAL_RCC_OscConfig+0x5ba>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	f003 0320 	and.w	r3, r3, #32
 800db50:	2b00      	cmp	r3, #0
 800db52:	d043      	beq.n	800dbdc <HAL_RCC_OscConfig+0x66c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	699b      	ldr	r3, [r3, #24]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d008      	beq.n	800db6e <HAL_RCC_OscConfig+0x5fe>
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	699b      	ldr	r3, [r3, #24]
 800db60:	2b01      	cmp	r3, #1
 800db62:	d004      	beq.n	800db6e <HAL_RCC_OscConfig+0x5fe>
 800db64:	f44f 7126 	mov.w	r1, #664	@ 0x298
 800db68:	4867      	ldr	r0, [pc, #412]	@ (800dd08 <HAL_RCC_OscConfig+0x798>)
 800db6a:	f7f5 fbd7 	bl	800331c <assert_failed>

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	699b      	ldr	r3, [r3, #24]
 800db72:	2b00      	cmp	r3, #0
 800db74:	d019      	beq.n	800dbaa <HAL_RCC_OscConfig+0x63a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800db76:	4b63      	ldr	r3, [pc, #396]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	4a62      	ldr	r2, [pc, #392]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800db7c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800db80:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800db82:	f7f6 fef3 	bl	800496c <HAL_GetTick>
 800db86:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800db88:	e008      	b.n	800db9c <HAL_RCC_OscConfig+0x62c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800db8a:	f7f6 feef 	bl	800496c <HAL_GetTick>
 800db8e:	4602      	mov	r2, r0
 800db90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db92:	1ad3      	subs	r3, r2, r3
 800db94:	2b02      	cmp	r3, #2
 800db96:	d901      	bls.n	800db9c <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 800db98:	2303      	movs	r3, #3
 800db9a:	e28f      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800db9c:	4b59      	ldr	r3, [pc, #356]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d0f0      	beq.n	800db8a <HAL_RCC_OscConfig+0x61a>
 800dba8:	e018      	b.n	800dbdc <HAL_RCC_OscConfig+0x66c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800dbaa:	4b56      	ldr	r3, [pc, #344]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	4a55      	ldr	r2, [pc, #340]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dbb0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dbb4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800dbb6:	f7f6 fed9 	bl	800496c <HAL_GetTick>
 800dbba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800dbbc:	e008      	b.n	800dbd0 <HAL_RCC_OscConfig+0x660>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dbbe:	f7f6 fed5 	bl	800496c <HAL_GetTick>
 800dbc2:	4602      	mov	r2, r0
 800dbc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbc6:	1ad3      	subs	r3, r2, r3
 800dbc8:	2b02      	cmp	r3, #2
 800dbca:	d901      	bls.n	800dbd0 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 800dbcc:	2303      	movs	r3, #3
 800dbce:	e275      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800dbd0:	4b4c      	ldr	r3, [pc, #304]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d1f0      	bne.n	800dbbe <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	f003 0304 	and.w	r3, r3, #4
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	f000 8099 	beq.w	800dd1c <HAL_RCC_OscConfig+0x7ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	689b      	ldr	r3, [r3, #8]
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d00c      	beq.n	800dc0c <HAL_RCC_OscConfig+0x69c>
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	689b      	ldr	r3, [r3, #8]
 800dbf6:	2b01      	cmp	r3, #1
 800dbf8:	d008      	beq.n	800dc0c <HAL_RCC_OscConfig+0x69c>
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	689b      	ldr	r3, [r3, #8]
 800dbfe:	2b05      	cmp	r3, #5
 800dc00:	d004      	beq.n	800dc0c <HAL_RCC_OscConfig+0x69c>
 800dc02:	f240 21c2 	movw	r1, #706	@ 0x2c2
 800dc06:	4840      	ldr	r0, [pc, #256]	@ (800dd08 <HAL_RCC_OscConfig+0x798>)
 800dc08:	f7f5 fb88 	bl	800331c <assert_failed>

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800dc0c:	4b3f      	ldr	r3, [pc, #252]	@ (800dd0c <HAL_RCC_OscConfig+0x79c>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	4a3e      	ldr	r2, [pc, #248]	@ (800dd0c <HAL_RCC_OscConfig+0x79c>)
 800dc12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dc16:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800dc18:	f7f6 fea8 	bl	800496c <HAL_GetTick>
 800dc1c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800dc1e:	e008      	b.n	800dc32 <HAL_RCC_OscConfig+0x6c2>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dc20:	f7f6 fea4 	bl	800496c <HAL_GetTick>
 800dc24:	4602      	mov	r2, r0
 800dc26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc28:	1ad3      	subs	r3, r2, r3
 800dc2a:	2b64      	cmp	r3, #100	@ 0x64
 800dc2c:	d901      	bls.n	800dc32 <HAL_RCC_OscConfig+0x6c2>
      {
        return HAL_TIMEOUT;
 800dc2e:	2303      	movs	r3, #3
 800dc30:	e244      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800dc32:	4b36      	ldr	r3, [pc, #216]	@ (800dd0c <HAL_RCC_OscConfig+0x79c>)
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d0f0      	beq.n	800dc20 <HAL_RCC_OscConfig+0x6b0>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	689b      	ldr	r3, [r3, #8]
 800dc42:	2b01      	cmp	r3, #1
 800dc44:	d106      	bne.n	800dc54 <HAL_RCC_OscConfig+0x6e4>
 800dc46:	4b2f      	ldr	r3, [pc, #188]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dc48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dc4a:	4a2e      	ldr	r2, [pc, #184]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dc4c:	f043 0301 	orr.w	r3, r3, #1
 800dc50:	6713      	str	r3, [r2, #112]	@ 0x70
 800dc52:	e02d      	b.n	800dcb0 <HAL_RCC_OscConfig+0x740>
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	689b      	ldr	r3, [r3, #8]
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d10c      	bne.n	800dc76 <HAL_RCC_OscConfig+0x706>
 800dc5c:	4b29      	ldr	r3, [pc, #164]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dc5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dc60:	4a28      	ldr	r2, [pc, #160]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dc62:	f023 0301 	bic.w	r3, r3, #1
 800dc66:	6713      	str	r3, [r2, #112]	@ 0x70
 800dc68:	4b26      	ldr	r3, [pc, #152]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dc6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dc6c:	4a25      	ldr	r2, [pc, #148]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dc6e:	f023 0304 	bic.w	r3, r3, #4
 800dc72:	6713      	str	r3, [r2, #112]	@ 0x70
 800dc74:	e01c      	b.n	800dcb0 <HAL_RCC_OscConfig+0x740>
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	689b      	ldr	r3, [r3, #8]
 800dc7a:	2b05      	cmp	r3, #5
 800dc7c:	d10c      	bne.n	800dc98 <HAL_RCC_OscConfig+0x728>
 800dc7e:	4b21      	ldr	r3, [pc, #132]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dc80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dc82:	4a20      	ldr	r2, [pc, #128]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dc84:	f043 0304 	orr.w	r3, r3, #4
 800dc88:	6713      	str	r3, [r2, #112]	@ 0x70
 800dc8a:	4b1e      	ldr	r3, [pc, #120]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dc8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dc8e:	4a1d      	ldr	r2, [pc, #116]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dc90:	f043 0301 	orr.w	r3, r3, #1
 800dc94:	6713      	str	r3, [r2, #112]	@ 0x70
 800dc96:	e00b      	b.n	800dcb0 <HAL_RCC_OscConfig+0x740>
 800dc98:	4b1a      	ldr	r3, [pc, #104]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dc9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dc9c:	4a19      	ldr	r2, [pc, #100]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dc9e:	f023 0301 	bic.w	r3, r3, #1
 800dca2:	6713      	str	r3, [r2, #112]	@ 0x70
 800dca4:	4b17      	ldr	r3, [pc, #92]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dca6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dca8:	4a16      	ldr	r2, [pc, #88]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dcaa:	f023 0304 	bic.w	r3, r3, #4
 800dcae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	689b      	ldr	r3, [r3, #8]
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d015      	beq.n	800dce4 <HAL_RCC_OscConfig+0x774>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dcb8:	f7f6 fe58 	bl	800496c <HAL_GetTick>
 800dcbc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800dcbe:	e00a      	b.n	800dcd6 <HAL_RCC_OscConfig+0x766>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dcc0:	f7f6 fe54 	bl	800496c <HAL_GetTick>
 800dcc4:	4602      	mov	r2, r0
 800dcc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcc8:	1ad3      	subs	r3, r2, r3
 800dcca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dcce:	4293      	cmp	r3, r2
 800dcd0:	d901      	bls.n	800dcd6 <HAL_RCC_OscConfig+0x766>
        {
          return HAL_TIMEOUT;
 800dcd2:	2303      	movs	r3, #3
 800dcd4:	e1f2      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800dcd6:	4b0b      	ldr	r3, [pc, #44]	@ (800dd04 <HAL_RCC_OscConfig+0x794>)
 800dcd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dcda:	f003 0302 	and.w	r3, r3, #2
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d0ee      	beq.n	800dcc0 <HAL_RCC_OscConfig+0x750>
 800dce2:	e01b      	b.n	800dd1c <HAL_RCC_OscConfig+0x7ac>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dce4:	f7f6 fe42 	bl	800496c <HAL_GetTick>
 800dce8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800dcea:	e011      	b.n	800dd10 <HAL_RCC_OscConfig+0x7a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dcec:	f7f6 fe3e 	bl	800496c <HAL_GetTick>
 800dcf0:	4602      	mov	r2, r0
 800dcf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcf4:	1ad3      	subs	r3, r2, r3
 800dcf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dcfa:	4293      	cmp	r3, r2
 800dcfc:	d908      	bls.n	800dd10 <HAL_RCC_OscConfig+0x7a0>
        {
          return HAL_TIMEOUT;
 800dcfe:	2303      	movs	r3, #3
 800dd00:	e1dc      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
 800dd02:	bf00      	nop
 800dd04:	58024400 	.word	0x58024400
 800dd08:	0801e7d8 	.word	0x0801e7d8
 800dd0c:	58024800 	.word	0x58024800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800dd10:	4b97      	ldr	r3, [pc, #604]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800dd12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dd14:	f003 0302 	and.w	r3, r3, #2
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d1e7      	bne.n	800dcec <HAL_RCC_OscConfig+0x77c>
      }
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d00c      	beq.n	800dd3e <HAL_RCC_OscConfig+0x7ce>
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd28:	2b01      	cmp	r3, #1
 800dd2a:	d008      	beq.n	800dd3e <HAL_RCC_OscConfig+0x7ce>
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd30:	2b02      	cmp	r3, #2
 800dd32:	d004      	beq.n	800dd3e <HAL_RCC_OscConfig+0x7ce>
 800dd34:	f44f 713d 	mov.w	r1, #756	@ 0x2f4
 800dd38:	488e      	ldr	r0, [pc, #568]	@ (800df74 <HAL_RCC_OscConfig+0xa04>)
 800dd3a:	f7f5 faef 	bl	800331c <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	f000 81b9 	beq.w	800e0ba <HAL_RCC_OscConfig+0xb4a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800dd48:	4b89      	ldr	r3, [pc, #548]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800dd4a:	691b      	ldr	r3, [r3, #16]
 800dd4c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800dd50:	2b18      	cmp	r3, #24
 800dd52:	f000 813f 	beq.w	800dfd4 <HAL_RCC_OscConfig+0xa64>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd5a:	2b02      	cmp	r3, #2
 800dd5c:	f040 8120 	bne.w	800dfa0 <HAL_RCC_OscConfig+0xa30>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd64:	2b01      	cmp	r3, #1
 800dd66:	d010      	beq.n	800dd8a <HAL_RCC_OscConfig+0x81a>
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d00c      	beq.n	800dd8a <HAL_RCC_OscConfig+0x81a>
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd74:	2b03      	cmp	r3, #3
 800dd76:	d008      	beq.n	800dd8a <HAL_RCC_OscConfig+0x81a>
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd7c:	2b02      	cmp	r3, #2
 800dd7e:	d004      	beq.n	800dd8a <HAL_RCC_OscConfig+0x81a>
 800dd80:	f240 21fd 	movw	r1, #765	@ 0x2fd
 800dd84:	487b      	ldr	r0, [pc, #492]	@ (800df74 <HAL_RCC_OscConfig+0xa04>)
 800dd86:	f7f5 fac9 	bl	800331c <assert_failed>
        assert_param(IS_RCC_PLLRGE_VALUE(RCC_OscInitStruct->PLL.PLLRGE));
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d010      	beq.n	800ddb4 <HAL_RCC_OscConfig+0x844>
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd96:	2b04      	cmp	r3, #4
 800dd98:	d00c      	beq.n	800ddb4 <HAL_RCC_OscConfig+0x844>
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd9e:	2b08      	cmp	r3, #8
 800dda0:	d008      	beq.n	800ddb4 <HAL_RCC_OscConfig+0x844>
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dda6:	2b0c      	cmp	r3, #12
 800dda8:	d004      	beq.n	800ddb4 <HAL_RCC_OscConfig+0x844>
 800ddaa:	f240 21fe 	movw	r1, #766	@ 0x2fe
 800ddae:	4871      	ldr	r0, [pc, #452]	@ (800df74 <HAL_RCC_OscConfig+0xa04>)
 800ddb0:	f7f5 fab4 	bl	800331c <assert_failed>
        assert_param(IS_RCC_PLLVCO_VALUE(RCC_OscInitStruct->PLL.PLLVCOSEL));
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d008      	beq.n	800ddce <HAL_RCC_OscConfig+0x85e>
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ddc0:	2b02      	cmp	r3, #2
 800ddc2:	d004      	beq.n	800ddce <HAL_RCC_OscConfig+0x85e>
 800ddc4:	f240 21ff 	movw	r1, #767	@ 0x2ff
 800ddc8:	486a      	ldr	r0, [pc, #424]	@ (800df74 <HAL_RCC_OscConfig+0xa04>)
 800ddca:	f7f5 faa7 	bl	800331c <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d003      	beq.n	800ddde <HAL_RCC_OscConfig+0x86e>
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddda:	2b3f      	cmp	r3, #63	@ 0x3f
 800dddc:	d904      	bls.n	800dde8 <HAL_RCC_OscConfig+0x878>
 800ddde:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800dde2:	4864      	ldr	r0, [pc, #400]	@ (800df74 <HAL_RCC_OscConfig+0xa04>)
 800dde4:	f7f5 fa9a 	bl	800331c <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ddec:	2b03      	cmp	r3, #3
 800ddee:	d904      	bls.n	800ddfa <HAL_RCC_OscConfig+0x88a>
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ddf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ddf8:	d904      	bls.n	800de04 <HAL_RCC_OscConfig+0x894>
 800ddfa:	f240 3101 	movw	r1, #769	@ 0x301
 800ddfe:	485d      	ldr	r0, [pc, #372]	@ (800df74 <HAL_RCC_OscConfig+0xa04>)
 800de00:	f7f5 fa8c 	bl	800331c <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d003      	beq.n	800de14 <HAL_RCC_OscConfig+0x8a4>
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de10:	2b80      	cmp	r3, #128	@ 0x80
 800de12:	d904      	bls.n	800de1e <HAL_RCC_OscConfig+0x8ae>
 800de14:	f240 3102 	movw	r1, #770	@ 0x302
 800de18:	4856      	ldr	r0, [pc, #344]	@ (800df74 <HAL_RCC_OscConfig+0xa04>)
 800de1a:	f7f5 fa7f 	bl	800331c <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de22:	2b00      	cmp	r3, #0
 800de24:	d003      	beq.n	800de2e <HAL_RCC_OscConfig+0x8be>
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de2a:	2b80      	cmp	r3, #128	@ 0x80
 800de2c:	d904      	bls.n	800de38 <HAL_RCC_OscConfig+0x8c8>
 800de2e:	f240 3103 	movw	r1, #771	@ 0x303
 800de32:	4850      	ldr	r0, [pc, #320]	@ (800df74 <HAL_RCC_OscConfig+0xa04>)
 800de34:	f7f5 fa72 	bl	800331c <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d003      	beq.n	800de48 <HAL_RCC_OscConfig+0x8d8>
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de44:	2b80      	cmp	r3, #128	@ 0x80
 800de46:	d904      	bls.n	800de52 <HAL_RCC_OscConfig+0x8e2>
 800de48:	f44f 7141 	mov.w	r1, #772	@ 0x304
 800de4c:	4849      	ldr	r0, [pc, #292]	@ (800df74 <HAL_RCC_OscConfig+0xa04>)
 800de4e:	f7f5 fa65 	bl	800331c <assert_failed>
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800de56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800de5a:	d304      	bcc.n	800de66 <HAL_RCC_OscConfig+0x8f6>
 800de5c:	f240 3105 	movw	r1, #773	@ 0x305
 800de60:	4844      	ldr	r0, [pc, #272]	@ (800df74 <HAL_RCC_OscConfig+0xa04>)
 800de62:	f7f5 fa5b 	bl	800331c <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800de66:	4b42      	ldr	r3, [pc, #264]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	4a41      	ldr	r2, [pc, #260]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800de6c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800de70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800de72:	f7f6 fd7b 	bl	800496c <HAL_GetTick>
 800de76:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800de78:	e008      	b.n	800de8c <HAL_RCC_OscConfig+0x91c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800de7a:	f7f6 fd77 	bl	800496c <HAL_GetTick>
 800de7e:	4602      	mov	r2, r0
 800de80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de82:	1ad3      	subs	r3, r2, r3
 800de84:	2b02      	cmp	r3, #2
 800de86:	d901      	bls.n	800de8c <HAL_RCC_OscConfig+0x91c>
          {
            return HAL_TIMEOUT;
 800de88:	2303      	movs	r3, #3
 800de8a:	e117      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800de8c:	4b38      	ldr	r3, [pc, #224]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800de94:	2b00      	cmp	r3, #0
 800de96:	d1f0      	bne.n	800de7a <HAL_RCC_OscConfig+0x90a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800de98:	4b35      	ldr	r3, [pc, #212]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800de9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800de9c:	4b36      	ldr	r3, [pc, #216]	@ (800df78 <HAL_RCC_OscConfig+0xa08>)
 800de9e:	4013      	ands	r3, r2
 800dea0:	687a      	ldr	r2, [r7, #4]
 800dea2:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800dea4:	687a      	ldr	r2, [r7, #4]
 800dea6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800dea8:	0112      	lsls	r2, r2, #4
 800deaa:	430a      	orrs	r2, r1
 800deac:	4930      	ldr	r1, [pc, #192]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800deae:	4313      	orrs	r3, r2
 800deb0:	628b      	str	r3, [r1, #40]	@ 0x28
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800deb6:	3b01      	subs	r3, #1
 800deb8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dec0:	3b01      	subs	r3, #1
 800dec2:	025b      	lsls	r3, r3, #9
 800dec4:	b29b      	uxth	r3, r3
 800dec6:	431a      	orrs	r2, r3
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800decc:	3b01      	subs	r3, #1
 800dece:	041b      	lsls	r3, r3, #16
 800ded0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ded4:	431a      	orrs	r2, r3
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800deda:	3b01      	subs	r3, #1
 800dedc:	061b      	lsls	r3, r3, #24
 800dede:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800dee2:	4923      	ldr	r1, [pc, #140]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800dee4:	4313      	orrs	r3, r2
 800dee6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800dee8:	4b21      	ldr	r3, [pc, #132]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800deea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800deec:	4a20      	ldr	r2, [pc, #128]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800deee:	f023 0301 	bic.w	r3, r3, #1
 800def2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800def4:	4b1e      	ldr	r3, [pc, #120]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800def6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800def8:	4b20      	ldr	r3, [pc, #128]	@ (800df7c <HAL_RCC_OscConfig+0xa0c>)
 800defa:	4013      	ands	r3, r2
 800defc:	687a      	ldr	r2, [r7, #4]
 800defe:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800df00:	00d2      	lsls	r2, r2, #3
 800df02:	491b      	ldr	r1, [pc, #108]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df04:	4313      	orrs	r3, r2
 800df06:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800df08:	4b19      	ldr	r3, [pc, #100]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df0c:	f023 020c 	bic.w	r2, r3, #12
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df14:	4916      	ldr	r1, [pc, #88]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df16:	4313      	orrs	r3, r2
 800df18:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800df1a:	4b15      	ldr	r3, [pc, #84]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df1e:	f023 0202 	bic.w	r2, r3, #2
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df26:	4912      	ldr	r1, [pc, #72]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df28:	4313      	orrs	r3, r2
 800df2a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800df2c:	4b10      	ldr	r3, [pc, #64]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df30:	4a0f      	ldr	r2, [pc, #60]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800df36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800df38:	4b0d      	ldr	r3, [pc, #52]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df3c:	4a0c      	ldr	r2, [pc, #48]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800df42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800df44:	4b0a      	ldr	r3, [pc, #40]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df48:	4a09      	ldr	r2, [pc, #36]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df4a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800df4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800df50:	4b07      	ldr	r3, [pc, #28]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df54:	4a06      	ldr	r2, [pc, #24]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df56:	f043 0301 	orr.w	r3, r3, #1
 800df5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800df5c:	4b04      	ldr	r3, [pc, #16]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	4a03      	ldr	r2, [pc, #12]	@ (800df70 <HAL_RCC_OscConfig+0xa00>)
 800df62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800df66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800df68:	f7f6 fd00 	bl	800496c <HAL_GetTick>
 800df6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800df6e:	e010      	b.n	800df92 <HAL_RCC_OscConfig+0xa22>
 800df70:	58024400 	.word	0x58024400
 800df74:	0801e7d8 	.word	0x0801e7d8
 800df78:	fffffc0c 	.word	0xfffffc0c
 800df7c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800df80:	f7f6 fcf4 	bl	800496c <HAL_GetTick>
 800df84:	4602      	mov	r2, r0
 800df86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df88:	1ad3      	subs	r3, r2, r3
 800df8a:	2b02      	cmp	r3, #2
 800df8c:	d901      	bls.n	800df92 <HAL_RCC_OscConfig+0xa22>
          {
            return HAL_TIMEOUT;
 800df8e:	2303      	movs	r3, #3
 800df90:	e094      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800df92:	4b4c      	ldr	r3, [pc, #304]	@ (800e0c4 <HAL_RCC_OscConfig+0xb54>)
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d0f0      	beq.n	800df80 <HAL_RCC_OscConfig+0xa10>
 800df9e:	e08c      	b.n	800e0ba <HAL_RCC_OscConfig+0xb4a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dfa0:	4b48      	ldr	r3, [pc, #288]	@ (800e0c4 <HAL_RCC_OscConfig+0xb54>)
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	4a47      	ldr	r2, [pc, #284]	@ (800e0c4 <HAL_RCC_OscConfig+0xb54>)
 800dfa6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dfaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dfac:	f7f6 fcde 	bl	800496c <HAL_GetTick>
 800dfb0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800dfb2:	e008      	b.n	800dfc6 <HAL_RCC_OscConfig+0xa56>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dfb4:	f7f6 fcda 	bl	800496c <HAL_GetTick>
 800dfb8:	4602      	mov	r2, r0
 800dfba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfbc:	1ad3      	subs	r3, r2, r3
 800dfbe:	2b02      	cmp	r3, #2
 800dfc0:	d901      	bls.n	800dfc6 <HAL_RCC_OscConfig+0xa56>
          {
            return HAL_TIMEOUT;
 800dfc2:	2303      	movs	r3, #3
 800dfc4:	e07a      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800dfc6:	4b3f      	ldr	r3, [pc, #252]	@ (800e0c4 <HAL_RCC_OscConfig+0xb54>)
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d1f0      	bne.n	800dfb4 <HAL_RCC_OscConfig+0xa44>
 800dfd2:	e072      	b.n	800e0ba <HAL_RCC_OscConfig+0xb4a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800dfd4:	4b3b      	ldr	r3, [pc, #236]	@ (800e0c4 <HAL_RCC_OscConfig+0xb54>)
 800dfd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfd8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800dfda:	4b3a      	ldr	r3, [pc, #232]	@ (800e0c4 <HAL_RCC_OscConfig+0xb54>)
 800dfdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfde:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfe4:	2b01      	cmp	r3, #1
 800dfe6:	d031      	beq.n	800e04c <HAL_RCC_OscConfig+0xadc>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dfe8:	693b      	ldr	r3, [r7, #16]
 800dfea:	f003 0203 	and.w	r2, r3, #3
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800dff2:	429a      	cmp	r2, r3
 800dff4:	d12a      	bne.n	800e04c <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800dff6:	693b      	ldr	r3, [r7, #16]
 800dff8:	091b      	lsrs	r3, r3, #4
 800dffa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e002:	429a      	cmp	r2, r3
 800e004:	d122      	bne.n	800e04c <HAL_RCC_OscConfig+0xadc>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e010:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800e012:	429a      	cmp	r2, r3
 800e014:	d11a      	bne.n	800e04c <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	0a5b      	lsrs	r3, r3, #9
 800e01a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e022:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e024:	429a      	cmp	r2, r3
 800e026:	d111      	bne.n	800e04c <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	0c1b      	lsrs	r3, r3, #16
 800e02c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e034:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e036:	429a      	cmp	r2, r3
 800e038:	d108      	bne.n	800e04c <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	0e1b      	lsrs	r3, r3, #24
 800e03e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e046:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e048:	429a      	cmp	r2, r3
 800e04a:	d001      	beq.n	800e050 <HAL_RCC_OscConfig+0xae0>
      {
        return HAL_ERROR;
 800e04c:	2301      	movs	r3, #1
 800e04e:	e035      	b.n	800e0bc <HAL_RCC_OscConfig+0xb4c>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800e050:	4b1c      	ldr	r3, [pc, #112]	@ (800e0c4 <HAL_RCC_OscConfig+0xb54>)
 800e052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e054:	08db      	lsrs	r3, r3, #3
 800e056:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e05a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e060:	693a      	ldr	r2, [r7, #16]
 800e062:	429a      	cmp	r2, r3
 800e064:	d029      	beq.n	800e0ba <HAL_RCC_OscConfig+0xb4a>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e06a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e06e:	d304      	bcc.n	800e07a <HAL_RCC_OscConfig+0xb0a>
 800e070:	f44f 715b 	mov.w	r1, #876	@ 0x36c
 800e074:	4814      	ldr	r0, [pc, #80]	@ (800e0c8 <HAL_RCC_OscConfig+0xb58>)
 800e076:	f7f5 f951 	bl	800331c <assert_failed>
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800e07a:	4b12      	ldr	r3, [pc, #72]	@ (800e0c4 <HAL_RCC_OscConfig+0xb54>)
 800e07c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e07e:	4a11      	ldr	r2, [pc, #68]	@ (800e0c4 <HAL_RCC_OscConfig+0xb54>)
 800e080:	f023 0301 	bic.w	r3, r3, #1
 800e084:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800e086:	f7f6 fc71 	bl	800496c <HAL_GetTick>
 800e08a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800e08c:	bf00      	nop
 800e08e:	f7f6 fc6d 	bl	800496c <HAL_GetTick>
 800e092:	4602      	mov	r2, r0
 800e094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e096:	4293      	cmp	r3, r2
 800e098:	d0f9      	beq.n	800e08e <HAL_RCC_OscConfig+0xb1e>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800e09a:	4b0a      	ldr	r3, [pc, #40]	@ (800e0c4 <HAL_RCC_OscConfig+0xb54>)
 800e09c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e09e:	4b0b      	ldr	r3, [pc, #44]	@ (800e0cc <HAL_RCC_OscConfig+0xb5c>)
 800e0a0:	4013      	ands	r3, r2
 800e0a2:	687a      	ldr	r2, [r7, #4]
 800e0a4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800e0a6:	00d2      	lsls	r2, r2, #3
 800e0a8:	4906      	ldr	r1, [pc, #24]	@ (800e0c4 <HAL_RCC_OscConfig+0xb54>)
 800e0aa:	4313      	orrs	r3, r2
 800e0ac:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800e0ae:	4b05      	ldr	r3, [pc, #20]	@ (800e0c4 <HAL_RCC_OscConfig+0xb54>)
 800e0b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0b2:	4a04      	ldr	r2, [pc, #16]	@ (800e0c4 <HAL_RCC_OscConfig+0xb54>)
 800e0b4:	f043 0301 	orr.w	r3, r3, #1
 800e0b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800e0ba:	2300      	movs	r3, #0
}
 800e0bc:	4618      	mov	r0, r3
 800e0be:	3730      	adds	r7, #48	@ 0x30
 800e0c0:	46bd      	mov	sp, r7
 800e0c2:	bd80      	pop	{r7, pc}
 800e0c4:	58024400 	.word	0x58024400
 800e0c8:	0801e7d8 	.word	0x0801e7d8
 800e0cc:	ffff0007 	.word	0xffff0007

0800e0d0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b086      	sub	sp, #24
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
 800e0d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d101      	bne.n	800e0e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e0e0:	2301      	movs	r3, #1
 800e0e2:	e354      	b.n	800e78e <HAL_RCC_ClockConfig+0x6be>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d003      	beq.n	800e0f4 <HAL_RCC_ClockConfig+0x24>
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	2b3f      	cmp	r3, #63	@ 0x3f
 800e0f2:	d904      	bls.n	800e0fe <HAL_RCC_ClockConfig+0x2e>
 800e0f4:	f240 31a7 	movw	r1, #935	@ 0x3a7
 800e0f8:	4827      	ldr	r0, [pc, #156]	@ (800e198 <HAL_RCC_ClockConfig+0xc8>)
 800e0fa:	f7f5 f90f 	bl	800331c <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800e0fe:	683b      	ldr	r3, [r7, #0]
 800e100:	2b00      	cmp	r3, #0
 800e102:	d031      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e104:	683b      	ldr	r3, [r7, #0]
 800e106:	2b01      	cmp	r3, #1
 800e108:	d02e      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e10a:	683b      	ldr	r3, [r7, #0]
 800e10c:	2b02      	cmp	r3, #2
 800e10e:	d02b      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e110:	683b      	ldr	r3, [r7, #0]
 800e112:	2b03      	cmp	r3, #3
 800e114:	d028      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e116:	683b      	ldr	r3, [r7, #0]
 800e118:	2b04      	cmp	r3, #4
 800e11a:	d025      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e11c:	683b      	ldr	r3, [r7, #0]
 800e11e:	2b05      	cmp	r3, #5
 800e120:	d022      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e122:	683b      	ldr	r3, [r7, #0]
 800e124:	2b06      	cmp	r3, #6
 800e126:	d01f      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e128:	683b      	ldr	r3, [r7, #0]
 800e12a:	2b07      	cmp	r3, #7
 800e12c:	d01c      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e12e:	683b      	ldr	r3, [r7, #0]
 800e130:	2b08      	cmp	r3, #8
 800e132:	d019      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	2b09      	cmp	r3, #9
 800e138:	d016      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	2b0a      	cmp	r3, #10
 800e13e:	d013      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e140:	683b      	ldr	r3, [r7, #0]
 800e142:	2b0b      	cmp	r3, #11
 800e144:	d010      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e146:	683b      	ldr	r3, [r7, #0]
 800e148:	2b0c      	cmp	r3, #12
 800e14a:	d00d      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e14c:	683b      	ldr	r3, [r7, #0]
 800e14e:	2b0d      	cmp	r3, #13
 800e150:	d00a      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e152:	683b      	ldr	r3, [r7, #0]
 800e154:	2b0e      	cmp	r3, #14
 800e156:	d007      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e158:	683b      	ldr	r3, [r7, #0]
 800e15a:	2b0f      	cmp	r3, #15
 800e15c:	d004      	beq.n	800e168 <HAL_RCC_ClockConfig+0x98>
 800e15e:	f44f 716a 	mov.w	r1, #936	@ 0x3a8
 800e162:	480d      	ldr	r0, [pc, #52]	@ (800e198 <HAL_RCC_ClockConfig+0xc8>)
 800e164:	f7f5 f8da 	bl	800331c <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e168:	4b0c      	ldr	r3, [pc, #48]	@ (800e19c <HAL_RCC_ClockConfig+0xcc>)
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	f003 030f 	and.w	r3, r3, #15
 800e170:	683a      	ldr	r2, [r7, #0]
 800e172:	429a      	cmp	r2, r3
 800e174:	d914      	bls.n	800e1a0 <HAL_RCC_ClockConfig+0xd0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e176:	4b09      	ldr	r3, [pc, #36]	@ (800e19c <HAL_RCC_ClockConfig+0xcc>)
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	f023 020f 	bic.w	r2, r3, #15
 800e17e:	4907      	ldr	r1, [pc, #28]	@ (800e19c <HAL_RCC_ClockConfig+0xcc>)
 800e180:	683b      	ldr	r3, [r7, #0]
 800e182:	4313      	orrs	r3, r2
 800e184:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e186:	4b05      	ldr	r3, [pc, #20]	@ (800e19c <HAL_RCC_ClockConfig+0xcc>)
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	f003 030f 	and.w	r3, r3, #15
 800e18e:	683a      	ldr	r2, [r7, #0]
 800e190:	429a      	cmp	r2, r3
 800e192:	d005      	beq.n	800e1a0 <HAL_RCC_ClockConfig+0xd0>
    {
      return HAL_ERROR;
 800e194:	2301      	movs	r3, #1
 800e196:	e2fa      	b.n	800e78e <HAL_RCC_ClockConfig+0x6be>
 800e198:	0801e7d8 	.word	0x0801e7d8
 800e19c:	52002000 	.word	0x52002000

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	f003 0304 	and.w	r3, r3, #4
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d029      	beq.n	800e200 <HAL_RCC_ClockConfig+0x130>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	691a      	ldr	r2, [r3, #16]
 800e1b0:	4b7e      	ldr	r3, [pc, #504]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e1b2:	699b      	ldr	r3, [r3, #24]
 800e1b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e1b8:	429a      	cmp	r2, r3
 800e1ba:	d921      	bls.n	800e200 <HAL_RCC_ClockConfig+0x130>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	691b      	ldr	r3, [r3, #16]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d014      	beq.n	800e1ee <HAL_RCC_ClockConfig+0x11e>
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	691b      	ldr	r3, [r3, #16]
 800e1c8:	2b40      	cmp	r3, #64	@ 0x40
 800e1ca:	d010      	beq.n	800e1ee <HAL_RCC_ClockConfig+0x11e>
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	691b      	ldr	r3, [r3, #16]
 800e1d0:	2b50      	cmp	r3, #80	@ 0x50
 800e1d2:	d00c      	beq.n	800e1ee <HAL_RCC_ClockConfig+0x11e>
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	691b      	ldr	r3, [r3, #16]
 800e1d8:	2b60      	cmp	r3, #96	@ 0x60
 800e1da:	d008      	beq.n	800e1ee <HAL_RCC_ClockConfig+0x11e>
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	691b      	ldr	r3, [r3, #16]
 800e1e0:	2b70      	cmp	r3, #112	@ 0x70
 800e1e2:	d004      	beq.n	800e1ee <HAL_RCC_ClockConfig+0x11e>
 800e1e4:	f44f 7171 	mov.w	r1, #964	@ 0x3c4
 800e1e8:	4871      	ldr	r0, [pc, #452]	@ (800e3b0 <HAL_RCC_ClockConfig+0x2e0>)
 800e1ea:	f7f5 f897 	bl	800331c <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e1ee:	4b6f      	ldr	r3, [pc, #444]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e1f0:	699b      	ldr	r3, [r3, #24]
 800e1f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	691b      	ldr	r3, [r3, #16]
 800e1fa:	496c      	ldr	r1, [pc, #432]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e1fc:	4313      	orrs	r3, r2
 800e1fe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	f003 0308 	and.w	r3, r3, #8
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d029      	beq.n	800e260 <HAL_RCC_ClockConfig+0x190>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	695a      	ldr	r2, [r3, #20]
 800e210:	4b66      	ldr	r3, [pc, #408]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e212:	69db      	ldr	r3, [r3, #28]
 800e214:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e218:	429a      	cmp	r2, r3
 800e21a:	d921      	bls.n	800e260 <HAL_RCC_ClockConfig+0x190>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	695b      	ldr	r3, [r3, #20]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d014      	beq.n	800e24e <HAL_RCC_ClockConfig+0x17e>
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	695b      	ldr	r3, [r3, #20]
 800e228:	2b40      	cmp	r3, #64	@ 0x40
 800e22a:	d010      	beq.n	800e24e <HAL_RCC_ClockConfig+0x17e>
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	695b      	ldr	r3, [r3, #20]
 800e230:	2b50      	cmp	r3, #80	@ 0x50
 800e232:	d00c      	beq.n	800e24e <HAL_RCC_ClockConfig+0x17e>
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	695b      	ldr	r3, [r3, #20]
 800e238:	2b60      	cmp	r3, #96	@ 0x60
 800e23a:	d008      	beq.n	800e24e <HAL_RCC_ClockConfig+0x17e>
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	695b      	ldr	r3, [r3, #20]
 800e240:	2b70      	cmp	r3, #112	@ 0x70
 800e242:	d004      	beq.n	800e24e <HAL_RCC_ClockConfig+0x17e>
 800e244:	f240 31d6 	movw	r1, #982	@ 0x3d6
 800e248:	4859      	ldr	r0, [pc, #356]	@ (800e3b0 <HAL_RCC_ClockConfig+0x2e0>)
 800e24a:	f7f5 f867 	bl	800331c <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800e24e:	4b57      	ldr	r3, [pc, #348]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e250:	69db      	ldr	r3, [r3, #28]
 800e252:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	695b      	ldr	r3, [r3, #20]
 800e25a:	4954      	ldr	r1, [pc, #336]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e25c:	4313      	orrs	r3, r2
 800e25e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	f003 0310 	and.w	r3, r3, #16
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d02d      	beq.n	800e2c8 <HAL_RCC_ClockConfig+0x1f8>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	699a      	ldr	r2, [r3, #24]
 800e270:	4b4e      	ldr	r3, [pc, #312]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e272:	69db      	ldr	r3, [r3, #28]
 800e274:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e278:	429a      	cmp	r2, r3
 800e27a:	d925      	bls.n	800e2c8 <HAL_RCC_ClockConfig+0x1f8>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	699b      	ldr	r3, [r3, #24]
 800e280:	2b00      	cmp	r3, #0
 800e282:	d018      	beq.n	800e2b6 <HAL_RCC_ClockConfig+0x1e6>
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	699b      	ldr	r3, [r3, #24]
 800e288:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e28c:	d013      	beq.n	800e2b6 <HAL_RCC_ClockConfig+0x1e6>
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	699b      	ldr	r3, [r3, #24]
 800e292:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800e296:	d00e      	beq.n	800e2b6 <HAL_RCC_ClockConfig+0x1e6>
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	699b      	ldr	r3, [r3, #24]
 800e29c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800e2a0:	d009      	beq.n	800e2b6 <HAL_RCC_ClockConfig+0x1e6>
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	699b      	ldr	r3, [r3, #24]
 800e2a6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e2aa:	d004      	beq.n	800e2b6 <HAL_RCC_ClockConfig+0x1e6>
 800e2ac:	f240 31e7 	movw	r1, #999	@ 0x3e7
 800e2b0:	483f      	ldr	r0, [pc, #252]	@ (800e3b0 <HAL_RCC_ClockConfig+0x2e0>)
 800e2b2:	f7f5 f833 	bl	800331c <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800e2b6:	4b3d      	ldr	r3, [pc, #244]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e2b8:	69db      	ldr	r3, [r3, #28]
 800e2ba:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	699b      	ldr	r3, [r3, #24]
 800e2c2:	493a      	ldr	r1, [pc, #232]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e2c4:	4313      	orrs	r3, r2
 800e2c6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	f003 0320 	and.w	r3, r3, #32
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d029      	beq.n	800e328 <HAL_RCC_ClockConfig+0x258>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	69da      	ldr	r2, [r3, #28]
 800e2d8:	4b34      	ldr	r3, [pc, #208]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e2da:	6a1b      	ldr	r3, [r3, #32]
 800e2dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e2e0:	429a      	cmp	r2, r3
 800e2e2:	d921      	bls.n	800e328 <HAL_RCC_ClockConfig+0x258>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	69db      	ldr	r3, [r3, #28]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d014      	beq.n	800e316 <HAL_RCC_ClockConfig+0x246>
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	69db      	ldr	r3, [r3, #28]
 800e2f0:	2b40      	cmp	r3, #64	@ 0x40
 800e2f2:	d010      	beq.n	800e316 <HAL_RCC_ClockConfig+0x246>
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	69db      	ldr	r3, [r3, #28]
 800e2f8:	2b50      	cmp	r3, #80	@ 0x50
 800e2fa:	d00c      	beq.n	800e316 <HAL_RCC_ClockConfig+0x246>
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	69db      	ldr	r3, [r3, #28]
 800e300:	2b60      	cmp	r3, #96	@ 0x60
 800e302:	d008      	beq.n	800e316 <HAL_RCC_ClockConfig+0x246>
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	69db      	ldr	r3, [r3, #28]
 800e308:	2b70      	cmp	r3, #112	@ 0x70
 800e30a:	d004      	beq.n	800e316 <HAL_RCC_ClockConfig+0x246>
 800e30c:	f240 31f9 	movw	r1, #1017	@ 0x3f9
 800e310:	4827      	ldr	r0, [pc, #156]	@ (800e3b0 <HAL_RCC_ClockConfig+0x2e0>)
 800e312:	f7f5 f803 	bl	800331c <assert_failed>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800e316:	4b25      	ldr	r3, [pc, #148]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e318:	6a1b      	ldr	r3, [r3, #32]
 800e31a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	69db      	ldr	r3, [r3, #28]
 800e322:	4922      	ldr	r1, [pc, #136]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e324:	4313      	orrs	r3, r2
 800e326:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	f003 0302 	and.w	r3, r3, #2
 800e330:	2b00      	cmp	r3, #0
 800e332:	d03f      	beq.n	800e3b4 <HAL_RCC_ClockConfig+0x2e4>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	68da      	ldr	r2, [r3, #12]
 800e338:	4b1c      	ldr	r3, [pc, #112]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e33a:	699b      	ldr	r3, [r3, #24]
 800e33c:	f003 030f 	and.w	r3, r3, #15
 800e340:	429a      	cmp	r2, r3
 800e342:	d937      	bls.n	800e3b4 <HAL_RCC_ClockConfig+0x2e4>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	68db      	ldr	r3, [r3, #12]
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d024      	beq.n	800e396 <HAL_RCC_ClockConfig+0x2c6>
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	68db      	ldr	r3, [r3, #12]
 800e350:	2b08      	cmp	r3, #8
 800e352:	d020      	beq.n	800e396 <HAL_RCC_ClockConfig+0x2c6>
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	68db      	ldr	r3, [r3, #12]
 800e358:	2b09      	cmp	r3, #9
 800e35a:	d01c      	beq.n	800e396 <HAL_RCC_ClockConfig+0x2c6>
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	68db      	ldr	r3, [r3, #12]
 800e360:	2b0a      	cmp	r3, #10
 800e362:	d018      	beq.n	800e396 <HAL_RCC_ClockConfig+0x2c6>
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	68db      	ldr	r3, [r3, #12]
 800e368:	2b0b      	cmp	r3, #11
 800e36a:	d014      	beq.n	800e396 <HAL_RCC_ClockConfig+0x2c6>
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	68db      	ldr	r3, [r3, #12]
 800e370:	2b0c      	cmp	r3, #12
 800e372:	d010      	beq.n	800e396 <HAL_RCC_ClockConfig+0x2c6>
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	68db      	ldr	r3, [r3, #12]
 800e378:	2b0d      	cmp	r3, #13
 800e37a:	d00c      	beq.n	800e396 <HAL_RCC_ClockConfig+0x2c6>
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	68db      	ldr	r3, [r3, #12]
 800e380:	2b0e      	cmp	r3, #14
 800e382:	d008      	beq.n	800e396 <HAL_RCC_ClockConfig+0x2c6>
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	68db      	ldr	r3, [r3, #12]
 800e388:	2b0f      	cmp	r3, #15
 800e38a:	d004      	beq.n	800e396 <HAL_RCC_ClockConfig+0x2c6>
 800e38c:	f240 410c 	movw	r1, #1036	@ 0x40c
 800e390:	4807      	ldr	r0, [pc, #28]	@ (800e3b0 <HAL_RCC_ClockConfig+0x2e0>)
 800e392:	f7f4 ffc3 	bl	800331c <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e396:	4b05      	ldr	r3, [pc, #20]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e398:	699b      	ldr	r3, [r3, #24]
 800e39a:	f023 020f 	bic.w	r2, r3, #15
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	68db      	ldr	r3, [r3, #12]
 800e3a2:	4902      	ldr	r1, [pc, #8]	@ (800e3ac <HAL_RCC_ClockConfig+0x2dc>)
 800e3a4:	4313      	orrs	r3, r2
 800e3a6:	618b      	str	r3, [r1, #24]
 800e3a8:	e004      	b.n	800e3b4 <HAL_RCC_ClockConfig+0x2e4>
 800e3aa:	bf00      	nop
 800e3ac:	58024400 	.word	0x58024400
 800e3b0:	0801e7d8 	.word	0x0801e7d8
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	f003 0301 	and.w	r3, r3, #1
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	f000 809c 	beq.w	800e4fa <HAL_RCC_ClockConfig+0x42a>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	689b      	ldr	r3, [r3, #8]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d02c      	beq.n	800e424 <HAL_RCC_ClockConfig+0x354>
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	689b      	ldr	r3, [r3, #8]
 800e3ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e3d2:	d027      	beq.n	800e424 <HAL_RCC_ClockConfig+0x354>
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	689b      	ldr	r3, [r3, #8]
 800e3d8:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 800e3dc:	d022      	beq.n	800e424 <HAL_RCC_ClockConfig+0x354>
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	689b      	ldr	r3, [r3, #8]
 800e3e2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800e3e6:	d01d      	beq.n	800e424 <HAL_RCC_ClockConfig+0x354>
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	689b      	ldr	r3, [r3, #8]
 800e3ec:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 800e3f0:	d018      	beq.n	800e424 <HAL_RCC_ClockConfig+0x354>
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	689b      	ldr	r3, [r3, #8]
 800e3f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e3fa:	d013      	beq.n	800e424 <HAL_RCC_ClockConfig+0x354>
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	689b      	ldr	r3, [r3, #8]
 800e400:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 800e404:	d00e      	beq.n	800e424 <HAL_RCC_ClockConfig+0x354>
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	689b      	ldr	r3, [r3, #8]
 800e40a:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800e40e:	d009      	beq.n	800e424 <HAL_RCC_ClockConfig+0x354>
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	689b      	ldr	r3, [r3, #8]
 800e414:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800e418:	d004      	beq.n	800e424 <HAL_RCC_ClockConfig+0x354>
 800e41a:	f240 411c 	movw	r1, #1052	@ 0x41c
 800e41e:	4863      	ldr	r0, [pc, #396]	@ (800e5ac <HAL_RCC_ClockConfig+0x4dc>)
 800e420:	f7f4 ff7c 	bl	800331c <assert_failed>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	685b      	ldr	r3, [r3, #4]
 800e428:	2b01      	cmp	r3, #1
 800e42a:	d010      	beq.n	800e44e <HAL_RCC_ClockConfig+0x37e>
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	685b      	ldr	r3, [r3, #4]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d00c      	beq.n	800e44e <HAL_RCC_ClockConfig+0x37e>
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	685b      	ldr	r3, [r3, #4]
 800e438:	2b02      	cmp	r3, #2
 800e43a:	d008      	beq.n	800e44e <HAL_RCC_ClockConfig+0x37e>
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	685b      	ldr	r3, [r3, #4]
 800e440:	2b03      	cmp	r3, #3
 800e442:	d004      	beq.n	800e44e <HAL_RCC_ClockConfig+0x37e>
 800e444:	f240 411d 	movw	r1, #1053	@ 0x41d
 800e448:	4858      	ldr	r0, [pc, #352]	@ (800e5ac <HAL_RCC_ClockConfig+0x4dc>)
 800e44a:	f7f4 ff67 	bl	800331c <assert_failed>
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800e44e:	4b58      	ldr	r3, [pc, #352]	@ (800e5b0 <HAL_RCC_ClockConfig+0x4e0>)
 800e450:	699b      	ldr	r3, [r3, #24]
 800e452:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	689b      	ldr	r3, [r3, #8]
 800e45a:	4955      	ldr	r1, [pc, #340]	@ (800e5b0 <HAL_RCC_ClockConfig+0x4e0>)
 800e45c:	4313      	orrs	r3, r2
 800e45e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	685b      	ldr	r3, [r3, #4]
 800e464:	2b02      	cmp	r3, #2
 800e466:	d107      	bne.n	800e478 <HAL_RCC_ClockConfig+0x3a8>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e468:	4b51      	ldr	r3, [pc, #324]	@ (800e5b0 <HAL_RCC_ClockConfig+0x4e0>)
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e470:	2b00      	cmp	r3, #0
 800e472:	d121      	bne.n	800e4b8 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 800e474:	2301      	movs	r3, #1
 800e476:	e18a      	b.n	800e78e <HAL_RCC_ClockConfig+0x6be>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	685b      	ldr	r3, [r3, #4]
 800e47c:	2b03      	cmp	r3, #3
 800e47e:	d107      	bne.n	800e490 <HAL_RCC_ClockConfig+0x3c0>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e480:	4b4b      	ldr	r3, [pc, #300]	@ (800e5b0 <HAL_RCC_ClockConfig+0x4e0>)
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d115      	bne.n	800e4b8 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 800e48c:	2301      	movs	r3, #1
 800e48e:	e17e      	b.n	800e78e <HAL_RCC_ClockConfig+0x6be>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	685b      	ldr	r3, [r3, #4]
 800e494:	2b01      	cmp	r3, #1
 800e496:	d107      	bne.n	800e4a8 <HAL_RCC_ClockConfig+0x3d8>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e498:	4b45      	ldr	r3, [pc, #276]	@ (800e5b0 <HAL_RCC_ClockConfig+0x4e0>)
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d109      	bne.n	800e4b8 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 800e4a4:	2301      	movs	r3, #1
 800e4a6:	e172      	b.n	800e78e <HAL_RCC_ClockConfig+0x6be>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e4a8:	4b41      	ldr	r3, [pc, #260]	@ (800e5b0 <HAL_RCC_ClockConfig+0x4e0>)
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	f003 0304 	and.w	r3, r3, #4
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d101      	bne.n	800e4b8 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 800e4b4:	2301      	movs	r3, #1
 800e4b6:	e16a      	b.n	800e78e <HAL_RCC_ClockConfig+0x6be>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e4b8:	4b3d      	ldr	r3, [pc, #244]	@ (800e5b0 <HAL_RCC_ClockConfig+0x4e0>)
 800e4ba:	691b      	ldr	r3, [r3, #16]
 800e4bc:	f023 0207 	bic.w	r2, r3, #7
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	685b      	ldr	r3, [r3, #4]
 800e4c4:	493a      	ldr	r1, [pc, #232]	@ (800e5b0 <HAL_RCC_ClockConfig+0x4e0>)
 800e4c6:	4313      	orrs	r3, r2
 800e4c8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e4ca:	f7f6 fa4f 	bl	800496c <HAL_GetTick>
 800e4ce:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e4d0:	e00a      	b.n	800e4e8 <HAL_RCC_ClockConfig+0x418>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e4d2:	f7f6 fa4b 	bl	800496c <HAL_GetTick>
 800e4d6:	4602      	mov	r2, r0
 800e4d8:	697b      	ldr	r3, [r7, #20]
 800e4da:	1ad3      	subs	r3, r2, r3
 800e4dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e4e0:	4293      	cmp	r3, r2
 800e4e2:	d901      	bls.n	800e4e8 <HAL_RCC_ClockConfig+0x418>
      {
        return HAL_TIMEOUT;
 800e4e4:	2303      	movs	r3, #3
 800e4e6:	e152      	b.n	800e78e <HAL_RCC_ClockConfig+0x6be>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e4e8:	4b31      	ldr	r3, [pc, #196]	@ (800e5b0 <HAL_RCC_ClockConfig+0x4e0>)
 800e4ea:	691b      	ldr	r3, [r3, #16]
 800e4ec:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	685b      	ldr	r3, [r3, #4]
 800e4f4:	00db      	lsls	r3, r3, #3
 800e4f6:	429a      	cmp	r2, r3
 800e4f8:	d1eb      	bne.n	800e4d2 <HAL_RCC_ClockConfig+0x402>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	f003 0302 	and.w	r3, r3, #2
 800e502:	2b00      	cmp	r3, #0
 800e504:	d039      	beq.n	800e57a <HAL_RCC_ClockConfig+0x4aa>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	68da      	ldr	r2, [r3, #12]
 800e50a:	4b29      	ldr	r3, [pc, #164]	@ (800e5b0 <HAL_RCC_ClockConfig+0x4e0>)
 800e50c:	699b      	ldr	r3, [r3, #24]
 800e50e:	f003 030f 	and.w	r3, r3, #15
 800e512:	429a      	cmp	r2, r3
 800e514:	d231      	bcs.n	800e57a <HAL_RCC_ClockConfig+0x4aa>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	68db      	ldr	r3, [r3, #12]
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d024      	beq.n	800e568 <HAL_RCC_ClockConfig+0x498>
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	68db      	ldr	r3, [r3, #12]
 800e522:	2b08      	cmp	r3, #8
 800e524:	d020      	beq.n	800e568 <HAL_RCC_ClockConfig+0x498>
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	68db      	ldr	r3, [r3, #12]
 800e52a:	2b09      	cmp	r3, #9
 800e52c:	d01c      	beq.n	800e568 <HAL_RCC_ClockConfig+0x498>
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	68db      	ldr	r3, [r3, #12]
 800e532:	2b0a      	cmp	r3, #10
 800e534:	d018      	beq.n	800e568 <HAL_RCC_ClockConfig+0x498>
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	68db      	ldr	r3, [r3, #12]
 800e53a:	2b0b      	cmp	r3, #11
 800e53c:	d014      	beq.n	800e568 <HAL_RCC_ClockConfig+0x498>
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	68db      	ldr	r3, [r3, #12]
 800e542:	2b0c      	cmp	r3, #12
 800e544:	d010      	beq.n	800e568 <HAL_RCC_ClockConfig+0x498>
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	68db      	ldr	r3, [r3, #12]
 800e54a:	2b0d      	cmp	r3, #13
 800e54c:	d00c      	beq.n	800e568 <HAL_RCC_ClockConfig+0x498>
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	68db      	ldr	r3, [r3, #12]
 800e552:	2b0e      	cmp	r3, #14
 800e554:	d008      	beq.n	800e568 <HAL_RCC_ClockConfig+0x498>
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	68db      	ldr	r3, [r3, #12]
 800e55a:	2b0f      	cmp	r3, #15
 800e55c:	d004      	beq.n	800e568 <HAL_RCC_ClockConfig+0x498>
 800e55e:	f240 415e 	movw	r1, #1118	@ 0x45e
 800e562:	4812      	ldr	r0, [pc, #72]	@ (800e5ac <HAL_RCC_ClockConfig+0x4dc>)
 800e564:	f7f4 feda 	bl	800331c <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e568:	4b11      	ldr	r3, [pc, #68]	@ (800e5b0 <HAL_RCC_ClockConfig+0x4e0>)
 800e56a:	699b      	ldr	r3, [r3, #24]
 800e56c:	f023 020f 	bic.w	r2, r3, #15
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	68db      	ldr	r3, [r3, #12]
 800e574:	490e      	ldr	r1, [pc, #56]	@ (800e5b0 <HAL_RCC_ClockConfig+0x4e0>)
 800e576:	4313      	orrs	r3, r2
 800e578:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e57a:	4b0e      	ldr	r3, [pc, #56]	@ (800e5b4 <HAL_RCC_ClockConfig+0x4e4>)
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	f003 030f 	and.w	r3, r3, #15
 800e582:	683a      	ldr	r2, [r7, #0]
 800e584:	429a      	cmp	r2, r3
 800e586:	d217      	bcs.n	800e5b8 <HAL_RCC_ClockConfig+0x4e8>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e588:	4b0a      	ldr	r3, [pc, #40]	@ (800e5b4 <HAL_RCC_ClockConfig+0x4e4>)
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	f023 020f 	bic.w	r2, r3, #15
 800e590:	4908      	ldr	r1, [pc, #32]	@ (800e5b4 <HAL_RCC_ClockConfig+0x4e4>)
 800e592:	683b      	ldr	r3, [r7, #0]
 800e594:	4313      	orrs	r3, r2
 800e596:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e598:	4b06      	ldr	r3, [pc, #24]	@ (800e5b4 <HAL_RCC_ClockConfig+0x4e4>)
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	f003 030f 	and.w	r3, r3, #15
 800e5a0:	683a      	ldr	r2, [r7, #0]
 800e5a2:	429a      	cmp	r2, r3
 800e5a4:	d008      	beq.n	800e5b8 <HAL_RCC_ClockConfig+0x4e8>
    {
      return HAL_ERROR;
 800e5a6:	2301      	movs	r3, #1
 800e5a8:	e0f1      	b.n	800e78e <HAL_RCC_ClockConfig+0x6be>
 800e5aa:	bf00      	nop
 800e5ac:	0801e7d8 	.word	0x0801e7d8
 800e5b0:	58024400 	.word	0x58024400
 800e5b4:	52002000 	.word	0x52002000
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	f003 0304 	and.w	r3, r3, #4
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d029      	beq.n	800e618 <HAL_RCC_ClockConfig+0x548>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	691a      	ldr	r2, [r3, #16]
 800e5c8:	4b73      	ldr	r3, [pc, #460]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e5ca:	699b      	ldr	r3, [r3, #24]
 800e5cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e5d0:	429a      	cmp	r2, r3
 800e5d2:	d221      	bcs.n	800e618 <HAL_RCC_ClockConfig+0x548>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	691b      	ldr	r3, [r3, #16]
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d014      	beq.n	800e606 <HAL_RCC_ClockConfig+0x536>
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	691b      	ldr	r3, [r3, #16]
 800e5e0:	2b40      	cmp	r3, #64	@ 0x40
 800e5e2:	d010      	beq.n	800e606 <HAL_RCC_ClockConfig+0x536>
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	691b      	ldr	r3, [r3, #16]
 800e5e8:	2b50      	cmp	r3, #80	@ 0x50
 800e5ea:	d00c      	beq.n	800e606 <HAL_RCC_ClockConfig+0x536>
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	691b      	ldr	r3, [r3, #16]
 800e5f0:	2b60      	cmp	r3, #96	@ 0x60
 800e5f2:	d008      	beq.n	800e606 <HAL_RCC_ClockConfig+0x536>
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	691b      	ldr	r3, [r3, #16]
 800e5f8:	2b70      	cmp	r3, #112	@ 0x70
 800e5fa:	d004      	beq.n	800e606 <HAL_RCC_ClockConfig+0x536>
 800e5fc:	f240 417f 	movw	r1, #1151	@ 0x47f
 800e600:	4866      	ldr	r0, [pc, #408]	@ (800e79c <HAL_RCC_ClockConfig+0x6cc>)
 800e602:	f7f4 fe8b 	bl	800331c <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e606:	4b64      	ldr	r3, [pc, #400]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e608:	699b      	ldr	r3, [r3, #24]
 800e60a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	691b      	ldr	r3, [r3, #16]
 800e612:	4961      	ldr	r1, [pc, #388]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e614:	4313      	orrs	r3, r2
 800e616:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	f003 0308 	and.w	r3, r3, #8
 800e620:	2b00      	cmp	r3, #0
 800e622:	d029      	beq.n	800e678 <HAL_RCC_ClockConfig+0x5a8>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	695a      	ldr	r2, [r3, #20]
 800e628:	4b5b      	ldr	r3, [pc, #364]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e62a:	69db      	ldr	r3, [r3, #28]
 800e62c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e630:	429a      	cmp	r2, r3
 800e632:	d221      	bcs.n	800e678 <HAL_RCC_ClockConfig+0x5a8>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	695b      	ldr	r3, [r3, #20]
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d014      	beq.n	800e666 <HAL_RCC_ClockConfig+0x596>
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	695b      	ldr	r3, [r3, #20]
 800e640:	2b40      	cmp	r3, #64	@ 0x40
 800e642:	d010      	beq.n	800e666 <HAL_RCC_ClockConfig+0x596>
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	695b      	ldr	r3, [r3, #20]
 800e648:	2b50      	cmp	r3, #80	@ 0x50
 800e64a:	d00c      	beq.n	800e666 <HAL_RCC_ClockConfig+0x596>
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	695b      	ldr	r3, [r3, #20]
 800e650:	2b60      	cmp	r3, #96	@ 0x60
 800e652:	d008      	beq.n	800e666 <HAL_RCC_ClockConfig+0x596>
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	695b      	ldr	r3, [r3, #20]
 800e658:	2b70      	cmp	r3, #112	@ 0x70
 800e65a:	d004      	beq.n	800e666 <HAL_RCC_ClockConfig+0x596>
 800e65c:	f240 4191 	movw	r1, #1169	@ 0x491
 800e660:	484e      	ldr	r0, [pc, #312]	@ (800e79c <HAL_RCC_ClockConfig+0x6cc>)
 800e662:	f7f4 fe5b 	bl	800331c <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800e666:	4b4c      	ldr	r3, [pc, #304]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e668:	69db      	ldr	r3, [r3, #28]
 800e66a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	695b      	ldr	r3, [r3, #20]
 800e672:	4949      	ldr	r1, [pc, #292]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e674:	4313      	orrs	r3, r2
 800e676:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	f003 0310 	and.w	r3, r3, #16
 800e680:	2b00      	cmp	r3, #0
 800e682:	d02d      	beq.n	800e6e0 <HAL_RCC_ClockConfig+0x610>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	699a      	ldr	r2, [r3, #24]
 800e688:	4b43      	ldr	r3, [pc, #268]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e68a:	69db      	ldr	r3, [r3, #28]
 800e68c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e690:	429a      	cmp	r2, r3
 800e692:	d225      	bcs.n	800e6e0 <HAL_RCC_ClockConfig+0x610>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	699b      	ldr	r3, [r3, #24]
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d018      	beq.n	800e6ce <HAL_RCC_ClockConfig+0x5fe>
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	699b      	ldr	r3, [r3, #24]
 800e6a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e6a4:	d013      	beq.n	800e6ce <HAL_RCC_ClockConfig+0x5fe>
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	699b      	ldr	r3, [r3, #24]
 800e6aa:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800e6ae:	d00e      	beq.n	800e6ce <HAL_RCC_ClockConfig+0x5fe>
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	699b      	ldr	r3, [r3, #24]
 800e6b4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800e6b8:	d009      	beq.n	800e6ce <HAL_RCC_ClockConfig+0x5fe>
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	699b      	ldr	r3, [r3, #24]
 800e6be:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e6c2:	d004      	beq.n	800e6ce <HAL_RCC_ClockConfig+0x5fe>
 800e6c4:	f240 41a3 	movw	r1, #1187	@ 0x4a3
 800e6c8:	4834      	ldr	r0, [pc, #208]	@ (800e79c <HAL_RCC_ClockConfig+0x6cc>)
 800e6ca:	f7f4 fe27 	bl	800331c <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800e6ce:	4b32      	ldr	r3, [pc, #200]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e6d0:	69db      	ldr	r3, [r3, #28]
 800e6d2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	699b      	ldr	r3, [r3, #24]
 800e6da:	492f      	ldr	r1, [pc, #188]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e6dc:	4313      	orrs	r3, r2
 800e6de:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	f003 0320 	and.w	r3, r3, #32
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d029      	beq.n	800e740 <HAL_RCC_ClockConfig+0x670>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	69da      	ldr	r2, [r3, #28]
 800e6f0:	4b29      	ldr	r3, [pc, #164]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e6f2:	6a1b      	ldr	r3, [r3, #32]
 800e6f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e6f8:	429a      	cmp	r2, r3
 800e6fa:	d221      	bcs.n	800e740 <HAL_RCC_ClockConfig+0x670>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	69db      	ldr	r3, [r3, #28]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d014      	beq.n	800e72e <HAL_RCC_ClockConfig+0x65e>
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	69db      	ldr	r3, [r3, #28]
 800e708:	2b40      	cmp	r3, #64	@ 0x40
 800e70a:	d010      	beq.n	800e72e <HAL_RCC_ClockConfig+0x65e>
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	69db      	ldr	r3, [r3, #28]
 800e710:	2b50      	cmp	r3, #80	@ 0x50
 800e712:	d00c      	beq.n	800e72e <HAL_RCC_ClockConfig+0x65e>
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	69db      	ldr	r3, [r3, #28]
 800e718:	2b60      	cmp	r3, #96	@ 0x60
 800e71a:	d008      	beq.n	800e72e <HAL_RCC_ClockConfig+0x65e>
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	69db      	ldr	r3, [r3, #28]
 800e720:	2b70      	cmp	r3, #112	@ 0x70
 800e722:	d004      	beq.n	800e72e <HAL_RCC_ClockConfig+0x65e>
 800e724:	f240 41b5 	movw	r1, #1205	@ 0x4b5
 800e728:	481c      	ldr	r0, [pc, #112]	@ (800e79c <HAL_RCC_ClockConfig+0x6cc>)
 800e72a:	f7f4 fdf7 	bl	800331c <assert_failed>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800e72e:	4b1a      	ldr	r3, [pc, #104]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e730:	6a1b      	ldr	r3, [r3, #32]
 800e732:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	69db      	ldr	r3, [r3, #28]
 800e73a:	4917      	ldr	r1, [pc, #92]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e73c:	4313      	orrs	r3, r2
 800e73e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800e740:	f000 f922 	bl	800e988 <HAL_RCC_GetSysClockFreq>
 800e744:	4602      	mov	r2, r0
 800e746:	4b14      	ldr	r3, [pc, #80]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e748:	699b      	ldr	r3, [r3, #24]
 800e74a:	0a1b      	lsrs	r3, r3, #8
 800e74c:	f003 030f 	and.w	r3, r3, #15
 800e750:	4913      	ldr	r1, [pc, #76]	@ (800e7a0 <HAL_RCC_ClockConfig+0x6d0>)
 800e752:	5ccb      	ldrb	r3, [r1, r3]
 800e754:	f003 031f 	and.w	r3, r3, #31
 800e758:	fa22 f303 	lsr.w	r3, r2, r3
 800e75c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800e75e:	4b0e      	ldr	r3, [pc, #56]	@ (800e798 <HAL_RCC_ClockConfig+0x6c8>)
 800e760:	699b      	ldr	r3, [r3, #24]
 800e762:	f003 030f 	and.w	r3, r3, #15
 800e766:	4a0e      	ldr	r2, [pc, #56]	@ (800e7a0 <HAL_RCC_ClockConfig+0x6d0>)
 800e768:	5cd3      	ldrb	r3, [r2, r3]
 800e76a:	f003 031f 	and.w	r3, r3, #31
 800e76e:	693a      	ldr	r2, [r7, #16]
 800e770:	fa22 f303 	lsr.w	r3, r2, r3
 800e774:	4a0b      	ldr	r2, [pc, #44]	@ (800e7a4 <HAL_RCC_ClockConfig+0x6d4>)
 800e776:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800e778:	4a0b      	ldr	r2, [pc, #44]	@ (800e7a8 <HAL_RCC_ClockConfig+0x6d8>)
 800e77a:	693b      	ldr	r3, [r7, #16]
 800e77c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800e77e:	4b0b      	ldr	r3, [pc, #44]	@ (800e7ac <HAL_RCC_ClockConfig+0x6dc>)
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	4618      	mov	r0, r3
 800e784:	f7f5 f838 	bl	80037f8 <HAL_InitTick>
 800e788:	4603      	mov	r3, r0
 800e78a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800e78c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e78e:	4618      	mov	r0, r3
 800e790:	3718      	adds	r7, #24
 800e792:	46bd      	mov	sp, r7
 800e794:	bd80      	pop	{r7, pc}
 800e796:	bf00      	nop
 800e798:	58024400 	.word	0x58024400
 800e79c:	0801e7d8 	.word	0x0801e7d8
 800e7a0:	0801ebec 	.word	0x0801ebec
 800e7a4:	24000004 	.word	0x24000004
 800e7a8:	24000000 	.word	0x24000000
 800e7ac:	240000c4 	.word	0x240000c4

0800e7b0 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b08c      	sub	sp, #48	@ 0x30
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	60f8      	str	r0, [r7, #12]
 800e7b8:	60b9      	str	r1, [r7, #8]
 800e7ba:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d007      	beq.n	800e7d2 <HAL_RCC_MCOConfig+0x22>
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	2b01      	cmp	r3, #1
 800e7c6:	d004      	beq.n	800e7d2 <HAL_RCC_MCOConfig+0x22>
 800e7c8:	f240 510a 	movw	r1, #1290	@ 0x50a
 800e7cc:	486a      	ldr	r0, [pc, #424]	@ (800e978 <HAL_RCC_MCOConfig+0x1c8>)
 800e7ce:	f7f4 fda5 	bl	800331c <assert_failed>
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e7d8:	d03c      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800e7e0:	d038      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800e7e8:	d034      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e7f0:	d030      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800e7f8:	d02c      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800e800:	d028      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800e808:	d024      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e810:	d020      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800e818:	d01c      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800e820:	d018      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800e828:	d014      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e830:	d010      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 800e838:	d00c      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 800e840:	d008      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	f5b3 1f70 	cmp.w	r3, #3932160	@ 0x3c0000
 800e848:	d004      	beq.n	800e854 <HAL_RCC_MCOConfig+0xa4>
 800e84a:	f240 510b 	movw	r1, #1291	@ 0x50b
 800e84e:	484a      	ldr	r0, [pc, #296]	@ (800e978 <HAL_RCC_MCOConfig+0x1c8>)
 800e850:	f7f4 fd64 	bl	800331c <assert_failed>
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	2b00      	cmp	r3, #0
 800e858:	d142      	bne.n	800e8e0 <HAL_RCC_MCOConfig+0x130>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 800e85a:	68bb      	ldr	r3, [r7, #8]
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d014      	beq.n	800e88a <HAL_RCC_MCOConfig+0xda>
 800e860:	68bb      	ldr	r3, [r7, #8]
 800e862:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e866:	d010      	beq.n	800e88a <HAL_RCC_MCOConfig+0xda>
 800e868:	68bb      	ldr	r3, [r7, #8]
 800e86a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e86e:	d00c      	beq.n	800e88a <HAL_RCC_MCOConfig+0xda>
 800e870:	68bb      	ldr	r3, [r7, #8]
 800e872:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800e876:	d008      	beq.n	800e88a <HAL_RCC_MCOConfig+0xda>
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e87e:	d004      	beq.n	800e88a <HAL_RCC_MCOConfig+0xda>
 800e880:	f240 510f 	movw	r1, #1295	@ 0x50f
 800e884:	483c      	ldr	r0, [pc, #240]	@ (800e978 <HAL_RCC_MCOConfig+0x1c8>)
 800e886:	f7f4 fd49 	bl	800331c <assert_failed>

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800e88a:	4b3c      	ldr	r3, [pc, #240]	@ (800e97c <HAL_RCC_MCOConfig+0x1cc>)
 800e88c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e890:	4a3a      	ldr	r2, [pc, #232]	@ (800e97c <HAL_RCC_MCOConfig+0x1cc>)
 800e892:	f043 0301 	orr.w	r3, r3, #1
 800e896:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800e89a:	4b38      	ldr	r3, [pc, #224]	@ (800e97c <HAL_RCC_MCOConfig+0x1cc>)
 800e89c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e8a0:	f003 0301 	and.w	r3, r3, #1
 800e8a4:	61bb      	str	r3, [r7, #24]
 800e8a6:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800e8a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e8ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e8ae:	2302      	movs	r3, #2
 800e8b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e8b2:	2303      	movs	r3, #3
 800e8b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800e8be:	f107 031c 	add.w	r3, r7, #28
 800e8c2:	4619      	mov	r1, r3
 800e8c4:	482e      	ldr	r0, [pc, #184]	@ (800e980 <HAL_RCC_MCOConfig+0x1d0>)
 800e8c6:	f7fb fd29 	bl	800a31c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800e8ca:	4b2c      	ldr	r3, [pc, #176]	@ (800e97c <HAL_RCC_MCOConfig+0x1cc>)
 800e8cc:	691b      	ldr	r3, [r3, #16]
 800e8ce:	f023 72fe 	bic.w	r2, r3, #33292288	@ 0x1fc0000
 800e8d2:	68b9      	ldr	r1, [r7, #8]
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	430b      	orrs	r3, r1
 800e8d8:	4928      	ldr	r1, [pc, #160]	@ (800e97c <HAL_RCC_MCOConfig+0x1cc>)
 800e8da:	4313      	orrs	r3, r2
 800e8dc:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 800e8de:	e046      	b.n	800e96e <HAL_RCC_MCOConfig+0x1be>
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 800e8e0:	68bb      	ldr	r3, [r7, #8]
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d018      	beq.n	800e918 <HAL_RCC_MCOConfig+0x168>
 800e8e6:	68bb      	ldr	r3, [r7, #8]
 800e8e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e8ec:	d014      	beq.n	800e918 <HAL_RCC_MCOConfig+0x168>
 800e8ee:	68bb      	ldr	r3, [r7, #8]
 800e8f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8f4:	d010      	beq.n	800e918 <HAL_RCC_MCOConfig+0x168>
 800e8f6:	68bb      	ldr	r3, [r7, #8]
 800e8f8:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800e8fc:	d00c      	beq.n	800e918 <HAL_RCC_MCOConfig+0x168>
 800e8fe:	68bb      	ldr	r3, [r7, #8]
 800e900:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e904:	d008      	beq.n	800e918 <HAL_RCC_MCOConfig+0x168>
 800e906:	68bb      	ldr	r3, [r7, #8]
 800e908:	f1b3 4f20 	cmp.w	r3, #2684354560	@ 0xa0000000
 800e90c:	d004      	beq.n	800e918 <HAL_RCC_MCOConfig+0x168>
 800e90e:	f240 5121 	movw	r1, #1313	@ 0x521
 800e912:	4819      	ldr	r0, [pc, #100]	@ (800e978 <HAL_RCC_MCOConfig+0x1c8>)
 800e914:	f7f4 fd02 	bl	800331c <assert_failed>
    MCO2_CLK_ENABLE();
 800e918:	4b18      	ldr	r3, [pc, #96]	@ (800e97c <HAL_RCC_MCOConfig+0x1cc>)
 800e91a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e91e:	4a17      	ldr	r2, [pc, #92]	@ (800e97c <HAL_RCC_MCOConfig+0x1cc>)
 800e920:	f043 0304 	orr.w	r3, r3, #4
 800e924:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800e928:	4b14      	ldr	r3, [pc, #80]	@ (800e97c <HAL_RCC_MCOConfig+0x1cc>)
 800e92a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e92e:	f003 0304 	and.w	r3, r3, #4
 800e932:	617b      	str	r3, [r7, #20]
 800e934:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800e936:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e93a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e93c:	2302      	movs	r3, #2
 800e93e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e940:	2303      	movs	r3, #3
 800e942:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e944:	2300      	movs	r3, #0
 800e946:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800e948:	2300      	movs	r3, #0
 800e94a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800e94c:	f107 031c 	add.w	r3, r7, #28
 800e950:	4619      	mov	r1, r3
 800e952:	480c      	ldr	r0, [pc, #48]	@ (800e984 <HAL_RCC_MCOConfig+0x1d4>)
 800e954:	f7fb fce2 	bl	800a31c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800e958:	4b08      	ldr	r3, [pc, #32]	@ (800e97c <HAL_RCC_MCOConfig+0x1cc>)
 800e95a:	691b      	ldr	r3, [r3, #16]
 800e95c:	f023 427e 	bic.w	r2, r3, #4261412864	@ 0xfe000000
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	01d9      	lsls	r1, r3, #7
 800e964:	68bb      	ldr	r3, [r7, #8]
 800e966:	430b      	orrs	r3, r1
 800e968:	4904      	ldr	r1, [pc, #16]	@ (800e97c <HAL_RCC_MCOConfig+0x1cc>)
 800e96a:	4313      	orrs	r3, r2
 800e96c:	610b      	str	r3, [r1, #16]
}
 800e96e:	bf00      	nop
 800e970:	3730      	adds	r7, #48	@ 0x30
 800e972:	46bd      	mov	sp, r7
 800e974:	bd80      	pop	{r7, pc}
 800e976:	bf00      	nop
 800e978:	0801e7d8 	.word	0x0801e7d8
 800e97c:	58024400 	.word	0x58024400
 800e980:	58020000 	.word	0x58020000
 800e984:	58020800 	.word	0x58020800

0800e988 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e988:	b480      	push	{r7}
 800e98a:	b089      	sub	sp, #36	@ 0x24
 800e98c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800e98e:	4bb3      	ldr	r3, [pc, #716]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e990:	691b      	ldr	r3, [r3, #16]
 800e992:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e996:	2b18      	cmp	r3, #24
 800e998:	f200 8155 	bhi.w	800ec46 <HAL_RCC_GetSysClockFreq+0x2be>
 800e99c:	a201      	add	r2, pc, #4	@ (adr r2, 800e9a4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800e99e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9a2:	bf00      	nop
 800e9a4:	0800ea09 	.word	0x0800ea09
 800e9a8:	0800ec47 	.word	0x0800ec47
 800e9ac:	0800ec47 	.word	0x0800ec47
 800e9b0:	0800ec47 	.word	0x0800ec47
 800e9b4:	0800ec47 	.word	0x0800ec47
 800e9b8:	0800ec47 	.word	0x0800ec47
 800e9bc:	0800ec47 	.word	0x0800ec47
 800e9c0:	0800ec47 	.word	0x0800ec47
 800e9c4:	0800ea2f 	.word	0x0800ea2f
 800e9c8:	0800ec47 	.word	0x0800ec47
 800e9cc:	0800ec47 	.word	0x0800ec47
 800e9d0:	0800ec47 	.word	0x0800ec47
 800e9d4:	0800ec47 	.word	0x0800ec47
 800e9d8:	0800ec47 	.word	0x0800ec47
 800e9dc:	0800ec47 	.word	0x0800ec47
 800e9e0:	0800ec47 	.word	0x0800ec47
 800e9e4:	0800ea35 	.word	0x0800ea35
 800e9e8:	0800ec47 	.word	0x0800ec47
 800e9ec:	0800ec47 	.word	0x0800ec47
 800e9f0:	0800ec47 	.word	0x0800ec47
 800e9f4:	0800ec47 	.word	0x0800ec47
 800e9f8:	0800ec47 	.word	0x0800ec47
 800e9fc:	0800ec47 	.word	0x0800ec47
 800ea00:	0800ec47 	.word	0x0800ec47
 800ea04:	0800ea3b 	.word	0x0800ea3b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ea08:	4b94      	ldr	r3, [pc, #592]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	f003 0320 	and.w	r3, r3, #32
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d009      	beq.n	800ea28 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ea14:	4b91      	ldr	r3, [pc, #580]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	08db      	lsrs	r3, r3, #3
 800ea1a:	f003 0303 	and.w	r3, r3, #3
 800ea1e:	4a90      	ldr	r2, [pc, #576]	@ (800ec60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ea20:	fa22 f303 	lsr.w	r3, r2, r3
 800ea24:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800ea26:	e111      	b.n	800ec4c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800ea28:	4b8d      	ldr	r3, [pc, #564]	@ (800ec60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ea2a:	61bb      	str	r3, [r7, #24]
      break;
 800ea2c:	e10e      	b.n	800ec4c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800ea2e:	4b8d      	ldr	r3, [pc, #564]	@ (800ec64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800ea30:	61bb      	str	r3, [r7, #24]
      break;
 800ea32:	e10b      	b.n	800ec4c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800ea34:	4b8c      	ldr	r3, [pc, #560]	@ (800ec68 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800ea36:	61bb      	str	r3, [r7, #24]
      break;
 800ea38:	e108      	b.n	800ec4c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ea3a:	4b88      	ldr	r3, [pc, #544]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ea3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea3e:	f003 0303 	and.w	r3, r3, #3
 800ea42:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800ea44:	4b85      	ldr	r3, [pc, #532]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ea46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea48:	091b      	lsrs	r3, r3, #4
 800ea4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ea4e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800ea50:	4b82      	ldr	r3, [pc, #520]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ea52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea54:	f003 0301 	and.w	r3, r3, #1
 800ea58:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ea5a:	4b80      	ldr	r3, [pc, #512]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ea5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ea5e:	08db      	lsrs	r3, r3, #3
 800ea60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ea64:	68fa      	ldr	r2, [r7, #12]
 800ea66:	fb02 f303 	mul.w	r3, r2, r3
 800ea6a:	ee07 3a90 	vmov	s15, r3
 800ea6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea72:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800ea76:	693b      	ldr	r3, [r7, #16]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	f000 80e1 	beq.w	800ec40 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800ea7e:	697b      	ldr	r3, [r7, #20]
 800ea80:	2b02      	cmp	r3, #2
 800ea82:	f000 8083 	beq.w	800eb8c <HAL_RCC_GetSysClockFreq+0x204>
 800ea86:	697b      	ldr	r3, [r7, #20]
 800ea88:	2b02      	cmp	r3, #2
 800ea8a:	f200 80a1 	bhi.w	800ebd0 <HAL_RCC_GetSysClockFreq+0x248>
 800ea8e:	697b      	ldr	r3, [r7, #20]
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d003      	beq.n	800ea9c <HAL_RCC_GetSysClockFreq+0x114>
 800ea94:	697b      	ldr	r3, [r7, #20]
 800ea96:	2b01      	cmp	r3, #1
 800ea98:	d056      	beq.n	800eb48 <HAL_RCC_GetSysClockFreq+0x1c0>
 800ea9a:	e099      	b.n	800ebd0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ea9c:	4b6f      	ldr	r3, [pc, #444]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	f003 0320 	and.w	r3, r3, #32
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d02d      	beq.n	800eb04 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800eaa8:	4b6c      	ldr	r3, [pc, #432]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	08db      	lsrs	r3, r3, #3
 800eaae:	f003 0303 	and.w	r3, r3, #3
 800eab2:	4a6b      	ldr	r2, [pc, #428]	@ (800ec60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800eab4:	fa22 f303 	lsr.w	r3, r2, r3
 800eab8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	ee07 3a90 	vmov	s15, r3
 800eac0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eac4:	693b      	ldr	r3, [r7, #16]
 800eac6:	ee07 3a90 	vmov	s15, r3
 800eaca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eace:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ead2:	4b62      	ldr	r3, [pc, #392]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ead4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ead6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eada:	ee07 3a90 	vmov	s15, r3
 800eade:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eae2:	ed97 6a02 	vldr	s12, [r7, #8]
 800eae6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800ec6c <HAL_RCC_GetSysClockFreq+0x2e4>
 800eaea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eaee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eaf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eaf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eafa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eafe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800eb02:	e087      	b.n	800ec14 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800eb04:	693b      	ldr	r3, [r7, #16]
 800eb06:	ee07 3a90 	vmov	s15, r3
 800eb0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb0e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800ec70 <HAL_RCC_GetSysClockFreq+0x2e8>
 800eb12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800eb16:	4b51      	ldr	r3, [pc, #324]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eb18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eb1e:	ee07 3a90 	vmov	s15, r3
 800eb22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eb26:	ed97 6a02 	vldr	s12, [r7, #8]
 800eb2a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800ec6c <HAL_RCC_GetSysClockFreq+0x2e4>
 800eb2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eb32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eb36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eb3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eb3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eb42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800eb46:	e065      	b.n	800ec14 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800eb48:	693b      	ldr	r3, [r7, #16]
 800eb4a:	ee07 3a90 	vmov	s15, r3
 800eb4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb52:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800ec74 <HAL_RCC_GetSysClockFreq+0x2ec>
 800eb56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800eb5a:	4b40      	ldr	r3, [pc, #256]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eb5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eb62:	ee07 3a90 	vmov	s15, r3
 800eb66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eb6a:	ed97 6a02 	vldr	s12, [r7, #8]
 800eb6e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800ec6c <HAL_RCC_GetSysClockFreq+0x2e4>
 800eb72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eb76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eb7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eb7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eb82:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eb86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800eb8a:	e043      	b.n	800ec14 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800eb8c:	693b      	ldr	r3, [r7, #16]
 800eb8e:	ee07 3a90 	vmov	s15, r3
 800eb92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb96:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800ec78 <HAL_RCC_GetSysClockFreq+0x2f0>
 800eb9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800eb9e:	4b2f      	ldr	r3, [pc, #188]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eba2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eba6:	ee07 3a90 	vmov	s15, r3
 800ebaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ebae:	ed97 6a02 	vldr	s12, [r7, #8]
 800ebb2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800ec6c <HAL_RCC_GetSysClockFreq+0x2e4>
 800ebb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ebba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ebbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ebc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ebc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ebca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ebce:	e021      	b.n	800ec14 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ebd0:	693b      	ldr	r3, [r7, #16]
 800ebd2:	ee07 3a90 	vmov	s15, r3
 800ebd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ebda:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800ec74 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ebde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ebe2:	4b1e      	ldr	r3, [pc, #120]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ebe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ebea:	ee07 3a90 	vmov	s15, r3
 800ebee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ebf2:	ed97 6a02 	vldr	s12, [r7, #8]
 800ebf6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800ec6c <HAL_RCC_GetSysClockFreq+0x2e4>
 800ebfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ebfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ec02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ec06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ec0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ec12:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800ec14:	4b11      	ldr	r3, [pc, #68]	@ (800ec5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ec16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec18:	0a5b      	lsrs	r3, r3, #9
 800ec1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ec1e:	3301      	adds	r3, #1
 800ec20:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	ee07 3a90 	vmov	s15, r3
 800ec28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ec2c:	edd7 6a07 	vldr	s13, [r7, #28]
 800ec30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ec34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ec38:	ee17 3a90 	vmov	r3, s15
 800ec3c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800ec3e:	e005      	b.n	800ec4c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800ec40:	2300      	movs	r3, #0
 800ec42:	61bb      	str	r3, [r7, #24]
      break;
 800ec44:	e002      	b.n	800ec4c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800ec46:	4b07      	ldr	r3, [pc, #28]	@ (800ec64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800ec48:	61bb      	str	r3, [r7, #24]
      break;
 800ec4a:	bf00      	nop
  }

  return sysclockfreq;
 800ec4c:	69bb      	ldr	r3, [r7, #24]
}
 800ec4e:	4618      	mov	r0, r3
 800ec50:	3724      	adds	r7, #36	@ 0x24
 800ec52:	46bd      	mov	sp, r7
 800ec54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec58:	4770      	bx	lr
 800ec5a:	bf00      	nop
 800ec5c:	58024400 	.word	0x58024400
 800ec60:	03d09000 	.word	0x03d09000
 800ec64:	003d0900 	.word	0x003d0900
 800ec68:	017d7840 	.word	0x017d7840
 800ec6c:	46000000 	.word	0x46000000
 800ec70:	4c742400 	.word	0x4c742400
 800ec74:	4a742400 	.word	0x4a742400
 800ec78:	4bbebc20 	.word	0x4bbebc20

0800ec7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ec7c:	b580      	push	{r7, lr}
 800ec7e:	b082      	sub	sp, #8
 800ec80:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800ec82:	f7ff fe81 	bl	800e988 <HAL_RCC_GetSysClockFreq>
 800ec86:	4602      	mov	r2, r0
 800ec88:	4b10      	ldr	r3, [pc, #64]	@ (800eccc <HAL_RCC_GetHCLKFreq+0x50>)
 800ec8a:	699b      	ldr	r3, [r3, #24]
 800ec8c:	0a1b      	lsrs	r3, r3, #8
 800ec8e:	f003 030f 	and.w	r3, r3, #15
 800ec92:	490f      	ldr	r1, [pc, #60]	@ (800ecd0 <HAL_RCC_GetHCLKFreq+0x54>)
 800ec94:	5ccb      	ldrb	r3, [r1, r3]
 800ec96:	f003 031f 	and.w	r3, r3, #31
 800ec9a:	fa22 f303 	lsr.w	r3, r2, r3
 800ec9e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800eca0:	4b0a      	ldr	r3, [pc, #40]	@ (800eccc <HAL_RCC_GetHCLKFreq+0x50>)
 800eca2:	699b      	ldr	r3, [r3, #24]
 800eca4:	f003 030f 	and.w	r3, r3, #15
 800eca8:	4a09      	ldr	r2, [pc, #36]	@ (800ecd0 <HAL_RCC_GetHCLKFreq+0x54>)
 800ecaa:	5cd3      	ldrb	r3, [r2, r3]
 800ecac:	f003 031f 	and.w	r3, r3, #31
 800ecb0:	687a      	ldr	r2, [r7, #4]
 800ecb2:	fa22 f303 	lsr.w	r3, r2, r3
 800ecb6:	4a07      	ldr	r2, [pc, #28]	@ (800ecd4 <HAL_RCC_GetHCLKFreq+0x58>)
 800ecb8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ecba:	4a07      	ldr	r2, [pc, #28]	@ (800ecd8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800ecc0:	4b04      	ldr	r3, [pc, #16]	@ (800ecd4 <HAL_RCC_GetHCLKFreq+0x58>)
 800ecc2:	681b      	ldr	r3, [r3, #0]
}
 800ecc4:	4618      	mov	r0, r3
 800ecc6:	3708      	adds	r7, #8
 800ecc8:	46bd      	mov	sp, r7
 800ecca:	bd80      	pop	{r7, pc}
 800eccc:	58024400 	.word	0x58024400
 800ecd0:	0801ebec 	.word	0x0801ebec
 800ecd4:	24000004 	.word	0x24000004
 800ecd8:	24000000 	.word	0x24000000

0800ecdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ecdc:	b580      	push	{r7, lr}
 800ecde:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800ece0:	f7ff ffcc 	bl	800ec7c <HAL_RCC_GetHCLKFreq>
 800ece4:	4602      	mov	r2, r0
 800ece6:	4b06      	ldr	r3, [pc, #24]	@ (800ed00 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ece8:	69db      	ldr	r3, [r3, #28]
 800ecea:	091b      	lsrs	r3, r3, #4
 800ecec:	f003 0307 	and.w	r3, r3, #7
 800ecf0:	4904      	ldr	r1, [pc, #16]	@ (800ed04 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ecf2:	5ccb      	ldrb	r3, [r1, r3]
 800ecf4:	f003 031f 	and.w	r3, r3, #31
 800ecf8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	bd80      	pop	{r7, pc}
 800ed00:	58024400 	.word	0x58024400
 800ed04:	0801ebec 	.word	0x0801ebec

0800ed08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ed08:	b580      	push	{r7, lr}
 800ed0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800ed0c:	f7ff ffb6 	bl	800ec7c <HAL_RCC_GetHCLKFreq>
 800ed10:	4602      	mov	r2, r0
 800ed12:	4b06      	ldr	r3, [pc, #24]	@ (800ed2c <HAL_RCC_GetPCLK2Freq+0x24>)
 800ed14:	69db      	ldr	r3, [r3, #28]
 800ed16:	0a1b      	lsrs	r3, r3, #8
 800ed18:	f003 0307 	and.w	r3, r3, #7
 800ed1c:	4904      	ldr	r1, [pc, #16]	@ (800ed30 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ed1e:	5ccb      	ldrb	r3, [r1, r3]
 800ed20:	f003 031f 	and.w	r3, r3, #31
 800ed24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800ed28:	4618      	mov	r0, r3
 800ed2a:	bd80      	pop	{r7, pc}
 800ed2c:	58024400 	.word	0x58024400
 800ed30:	0801ebec 	.word	0x0801ebec

0800ed34 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800ed34:	b480      	push	{r7}
 800ed36:	b083      	sub	sp, #12
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	6078      	str	r0, [r7, #4]
 800ed3c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	223f      	movs	r2, #63	@ 0x3f
 800ed42:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800ed44:	4b1a      	ldr	r3, [pc, #104]	@ (800edb0 <HAL_RCC_GetClockConfig+0x7c>)
 800ed46:	691b      	ldr	r3, [r3, #16]
 800ed48:	f003 0207 	and.w	r2, r3, #7
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800ed50:	4b17      	ldr	r3, [pc, #92]	@ (800edb0 <HAL_RCC_GetClockConfig+0x7c>)
 800ed52:	699b      	ldr	r3, [r3, #24]
 800ed54:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800ed5c:	4b14      	ldr	r3, [pc, #80]	@ (800edb0 <HAL_RCC_GetClockConfig+0x7c>)
 800ed5e:	699b      	ldr	r3, [r3, #24]
 800ed60:	f003 020f 	and.w	r2, r3, #15
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800ed68:	4b11      	ldr	r3, [pc, #68]	@ (800edb0 <HAL_RCC_GetClockConfig+0x7c>)
 800ed6a:	699b      	ldr	r3, [r3, #24]
 800ed6c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800ed74:	4b0e      	ldr	r3, [pc, #56]	@ (800edb0 <HAL_RCC_GetClockConfig+0x7c>)
 800ed76:	69db      	ldr	r3, [r3, #28]
 800ed78:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800ed80:	4b0b      	ldr	r3, [pc, #44]	@ (800edb0 <HAL_RCC_GetClockConfig+0x7c>)
 800ed82:	69db      	ldr	r3, [r3, #28]
 800ed84:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800ed8c:	4b08      	ldr	r3, [pc, #32]	@ (800edb0 <HAL_RCC_GetClockConfig+0x7c>)
 800ed8e:	6a1b      	ldr	r3, [r3, #32]
 800ed90:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800ed98:	4b06      	ldr	r3, [pc, #24]	@ (800edb4 <HAL_RCC_GetClockConfig+0x80>)
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	f003 020f 	and.w	r2, r3, #15
 800eda0:	683b      	ldr	r3, [r7, #0]
 800eda2:	601a      	str	r2, [r3, #0]
}
 800eda4:	bf00      	nop
 800eda6:	370c      	adds	r7, #12
 800eda8:	46bd      	mov	sp, r7
 800edaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edae:	4770      	bx	lr
 800edb0:	58024400 	.word	0x58024400
 800edb4:	52002000 	.word	0x52002000

0800edb8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800edb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800edbc:	b0ca      	sub	sp, #296	@ 0x128
 800edbe:	af00      	add	r7, sp, #0
 800edc0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800edc4:	2300      	movs	r3, #0
 800edc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800edca:	2300      	movs	r3, #0
 800edcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800edd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800edd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edd8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800eddc:	2500      	movs	r5, #0
 800edde:	ea54 0305 	orrs.w	r3, r4, r5
 800ede2:	d049      	beq.n	800ee78 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800ede4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ede8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800edea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800edee:	d02f      	beq.n	800ee50 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800edf0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800edf4:	d828      	bhi.n	800ee48 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800edf6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800edfa:	d01a      	beq.n	800ee32 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800edfc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ee00:	d822      	bhi.n	800ee48 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d003      	beq.n	800ee0e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800ee06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ee0a:	d007      	beq.n	800ee1c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ee0c:	e01c      	b.n	800ee48 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ee0e:	4bb8      	ldr	r3, [pc, #736]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ee10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee12:	4ab7      	ldr	r2, [pc, #732]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ee14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ee18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ee1a:	e01a      	b.n	800ee52 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ee1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee20:	3308      	adds	r3, #8
 800ee22:	2102      	movs	r1, #2
 800ee24:	4618      	mov	r0, r3
 800ee26:	f002 fe87 	bl	8011b38 <RCCEx_PLL2_Config>
 800ee2a:	4603      	mov	r3, r0
 800ee2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ee30:	e00f      	b.n	800ee52 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ee32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee36:	3328      	adds	r3, #40	@ 0x28
 800ee38:	2102      	movs	r1, #2
 800ee3a:	4618      	mov	r0, r3
 800ee3c:	f002 ff9e 	bl	8011d7c <RCCEx_PLL3_Config>
 800ee40:	4603      	mov	r3, r0
 800ee42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ee46:	e004      	b.n	800ee52 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ee48:	2301      	movs	r3, #1
 800ee4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ee4e:	e000      	b.n	800ee52 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800ee50:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ee52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d10a      	bne.n	800ee70 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800ee5a:	4ba5      	ldr	r3, [pc, #660]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ee5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ee5e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800ee62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee66:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ee68:	4aa1      	ldr	r2, [pc, #644]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ee6a:	430b      	orrs	r3, r1
 800ee6c:	6513      	str	r3, [r2, #80]	@ 0x50
 800ee6e:	e003      	b.n	800ee78 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ee70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ee74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ee78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee80:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800ee84:	f04f 0900 	mov.w	r9, #0
 800ee88:	ea58 0309 	orrs.w	r3, r8, r9
 800ee8c:	d047      	beq.n	800ef1e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800ee8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ee94:	2b04      	cmp	r3, #4
 800ee96:	d82a      	bhi.n	800eeee <HAL_RCCEx_PeriphCLKConfig+0x136>
 800ee98:	a201      	add	r2, pc, #4	@ (adr r2, 800eea0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800ee9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee9e:	bf00      	nop
 800eea0:	0800eeb5 	.word	0x0800eeb5
 800eea4:	0800eec3 	.word	0x0800eec3
 800eea8:	0800eed9 	.word	0x0800eed9
 800eeac:	0800eef7 	.word	0x0800eef7
 800eeb0:	0800eef7 	.word	0x0800eef7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800eeb4:	4b8e      	ldr	r3, [pc, #568]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800eeb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eeb8:	4a8d      	ldr	r2, [pc, #564]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800eeba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800eebe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800eec0:	e01a      	b.n	800eef8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eec6:	3308      	adds	r3, #8
 800eec8:	2100      	movs	r1, #0
 800eeca:	4618      	mov	r0, r3
 800eecc:	f002 fe34 	bl	8011b38 <RCCEx_PLL2_Config>
 800eed0:	4603      	mov	r3, r0
 800eed2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800eed6:	e00f      	b.n	800eef8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800eed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eedc:	3328      	adds	r3, #40	@ 0x28
 800eede:	2100      	movs	r1, #0
 800eee0:	4618      	mov	r0, r3
 800eee2:	f002 ff4b 	bl	8011d7c <RCCEx_PLL3_Config>
 800eee6:	4603      	mov	r3, r0
 800eee8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800eeec:	e004      	b.n	800eef8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eeee:	2301      	movs	r3, #1
 800eef0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eef4:	e000      	b.n	800eef8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800eef6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eef8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d10a      	bne.n	800ef16 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ef00:	4b7b      	ldr	r3, [pc, #492]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ef02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef04:	f023 0107 	bic.w	r1, r3, #7
 800ef08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ef0e:	4a78      	ldr	r2, [pc, #480]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ef10:	430b      	orrs	r3, r1
 800ef12:	6513      	str	r3, [r2, #80]	@ 0x50
 800ef14:	e003      	b.n	800ef1e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ef1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800ef1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef26:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800ef2a:	f04f 0b00 	mov.w	fp, #0
 800ef2e:	ea5a 030b 	orrs.w	r3, sl, fp
 800ef32:	d04c      	beq.n	800efce <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800ef34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ef3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ef3e:	d030      	beq.n	800efa2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800ef40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ef44:	d829      	bhi.n	800ef9a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ef46:	2bc0      	cmp	r3, #192	@ 0xc0
 800ef48:	d02d      	beq.n	800efa6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800ef4a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ef4c:	d825      	bhi.n	800ef9a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ef4e:	2b80      	cmp	r3, #128	@ 0x80
 800ef50:	d018      	beq.n	800ef84 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800ef52:	2b80      	cmp	r3, #128	@ 0x80
 800ef54:	d821      	bhi.n	800ef9a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d002      	beq.n	800ef60 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800ef5a:	2b40      	cmp	r3, #64	@ 0x40
 800ef5c:	d007      	beq.n	800ef6e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800ef5e:	e01c      	b.n	800ef9a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ef60:	4b63      	ldr	r3, [pc, #396]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ef62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef64:	4a62      	ldr	r2, [pc, #392]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ef66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ef6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ef6c:	e01c      	b.n	800efa8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ef6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef72:	3308      	adds	r3, #8
 800ef74:	2100      	movs	r1, #0
 800ef76:	4618      	mov	r0, r3
 800ef78:	f002 fdde 	bl	8011b38 <RCCEx_PLL2_Config>
 800ef7c:	4603      	mov	r3, r0
 800ef7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ef82:	e011      	b.n	800efa8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ef84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef88:	3328      	adds	r3, #40	@ 0x28
 800ef8a:	2100      	movs	r1, #0
 800ef8c:	4618      	mov	r0, r3
 800ef8e:	f002 fef5 	bl	8011d7c <RCCEx_PLL3_Config>
 800ef92:	4603      	mov	r3, r0
 800ef94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ef98:	e006      	b.n	800efa8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ef9a:	2301      	movs	r3, #1
 800ef9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800efa0:	e002      	b.n	800efa8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800efa2:	bf00      	nop
 800efa4:	e000      	b.n	800efa8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800efa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800efa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800efac:	2b00      	cmp	r3, #0
 800efae:	d10a      	bne.n	800efc6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800efb0:	4b4f      	ldr	r3, [pc, #316]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800efb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800efb4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800efb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800efbe:	4a4c      	ldr	r2, [pc, #304]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800efc0:	430b      	orrs	r3, r1
 800efc2:	6513      	str	r3, [r2, #80]	@ 0x50
 800efc4:	e003      	b.n	800efce <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800efc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800efca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800efce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efd6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800efda:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800efde:	2300      	movs	r3, #0
 800efe0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800efe4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800efe8:	460b      	mov	r3, r1
 800efea:	4313      	orrs	r3, r2
 800efec:	d053      	beq.n	800f096 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800efee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eff2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800eff6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800effa:	d035      	beq.n	800f068 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800effc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f000:	d82e      	bhi.n	800f060 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f002:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f006:	d031      	beq.n	800f06c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800f008:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f00c:	d828      	bhi.n	800f060 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f00e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f012:	d01a      	beq.n	800f04a <HAL_RCCEx_PeriphCLKConfig+0x292>
 800f014:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f018:	d822      	bhi.n	800f060 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d003      	beq.n	800f026 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800f01e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f022:	d007      	beq.n	800f034 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800f024:	e01c      	b.n	800f060 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f026:	4b32      	ldr	r3, [pc, #200]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f02a:	4a31      	ldr	r2, [pc, #196]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f02c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f030:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f032:	e01c      	b.n	800f06e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f038:	3308      	adds	r3, #8
 800f03a:	2100      	movs	r1, #0
 800f03c:	4618      	mov	r0, r3
 800f03e:	f002 fd7b 	bl	8011b38 <RCCEx_PLL2_Config>
 800f042:	4603      	mov	r3, r0
 800f044:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f048:	e011      	b.n	800f06e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f04a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f04e:	3328      	adds	r3, #40	@ 0x28
 800f050:	2100      	movs	r1, #0
 800f052:	4618      	mov	r0, r3
 800f054:	f002 fe92 	bl	8011d7c <RCCEx_PLL3_Config>
 800f058:	4603      	mov	r3, r0
 800f05a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f05e:	e006      	b.n	800f06e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f060:	2301      	movs	r3, #1
 800f062:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f066:	e002      	b.n	800f06e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f068:	bf00      	nop
 800f06a:	e000      	b.n	800f06e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f06c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f06e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f072:	2b00      	cmp	r3, #0
 800f074:	d10b      	bne.n	800f08e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800f076:	4b1e      	ldr	r3, [pc, #120]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f07a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800f07e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f082:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f086:	4a1a      	ldr	r2, [pc, #104]	@ (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f088:	430b      	orrs	r3, r1
 800f08a:	6593      	str	r3, [r2, #88]	@ 0x58
 800f08c:	e003      	b.n	800f096 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f08e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f092:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800f096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f09e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800f0a2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800f0a6:	2300      	movs	r3, #0
 800f0a8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800f0ac:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800f0b0:	460b      	mov	r3, r1
 800f0b2:	4313      	orrs	r3, r2
 800f0b4:	d056      	beq.n	800f164 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800f0b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0ba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f0be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f0c2:	d038      	beq.n	800f136 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800f0c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f0c8:	d831      	bhi.n	800f12e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f0ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f0ce:	d034      	beq.n	800f13a <HAL_RCCEx_PeriphCLKConfig+0x382>
 800f0d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f0d4:	d82b      	bhi.n	800f12e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f0d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f0da:	d01d      	beq.n	800f118 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800f0dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f0e0:	d825      	bhi.n	800f12e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d006      	beq.n	800f0f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800f0e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f0ea:	d00a      	beq.n	800f102 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800f0ec:	e01f      	b.n	800f12e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f0ee:	bf00      	nop
 800f0f0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f0f4:	4ba2      	ldr	r3, [pc, #648]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f0f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0f8:	4aa1      	ldr	r2, [pc, #644]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f0fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f0fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f100:	e01c      	b.n	800f13c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f106:	3308      	adds	r3, #8
 800f108:	2100      	movs	r1, #0
 800f10a:	4618      	mov	r0, r3
 800f10c:	f002 fd14 	bl	8011b38 <RCCEx_PLL2_Config>
 800f110:	4603      	mov	r3, r0
 800f112:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f116:	e011      	b.n	800f13c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f11c:	3328      	adds	r3, #40	@ 0x28
 800f11e:	2100      	movs	r1, #0
 800f120:	4618      	mov	r0, r3
 800f122:	f002 fe2b 	bl	8011d7c <RCCEx_PLL3_Config>
 800f126:	4603      	mov	r3, r0
 800f128:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f12c:	e006      	b.n	800f13c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f12e:	2301      	movs	r3, #1
 800f130:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f134:	e002      	b.n	800f13c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800f136:	bf00      	nop
 800f138:	e000      	b.n	800f13c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800f13a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f13c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f140:	2b00      	cmp	r3, #0
 800f142:	d10b      	bne.n	800f15c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800f144:	4b8e      	ldr	r3, [pc, #568]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f148:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800f14c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f150:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f154:	4a8a      	ldr	r2, [pc, #552]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f156:	430b      	orrs	r3, r1
 800f158:	6593      	str	r3, [r2, #88]	@ 0x58
 800f15a:	e003      	b.n	800f164 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f15c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f160:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800f164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f16c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800f170:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800f174:	2300      	movs	r3, #0
 800f176:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800f17a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800f17e:	460b      	mov	r3, r1
 800f180:	4313      	orrs	r3, r2
 800f182:	d03a      	beq.n	800f1fa <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800f184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f18a:	2b30      	cmp	r3, #48	@ 0x30
 800f18c:	d01f      	beq.n	800f1ce <HAL_RCCEx_PeriphCLKConfig+0x416>
 800f18e:	2b30      	cmp	r3, #48	@ 0x30
 800f190:	d819      	bhi.n	800f1c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800f192:	2b20      	cmp	r3, #32
 800f194:	d00c      	beq.n	800f1b0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800f196:	2b20      	cmp	r3, #32
 800f198:	d815      	bhi.n	800f1c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d019      	beq.n	800f1d2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800f19e:	2b10      	cmp	r3, #16
 800f1a0:	d111      	bne.n	800f1c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f1a2:	4b77      	ldr	r3, [pc, #476]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f1a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1a6:	4a76      	ldr	r2, [pc, #472]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f1a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f1ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800f1ae:	e011      	b.n	800f1d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f1b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f1b4:	3308      	adds	r3, #8
 800f1b6:	2102      	movs	r1, #2
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	f002 fcbd 	bl	8011b38 <RCCEx_PLL2_Config>
 800f1be:	4603      	mov	r3, r0
 800f1c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800f1c4:	e006      	b.n	800f1d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f1c6:	2301      	movs	r3, #1
 800f1c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f1cc:	e002      	b.n	800f1d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800f1ce:	bf00      	nop
 800f1d0:	e000      	b.n	800f1d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800f1d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f1d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d10a      	bne.n	800f1f2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800f1dc:	4b68      	ldr	r3, [pc, #416]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f1de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f1e0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800f1e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f1e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f1ea:	4a65      	ldr	r2, [pc, #404]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f1ec:	430b      	orrs	r3, r1
 800f1ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f1f0:	e003      	b.n	800f1fa <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f1f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f1f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800f1fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f202:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800f206:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800f20a:	2300      	movs	r3, #0
 800f20c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800f210:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800f214:	460b      	mov	r3, r1
 800f216:	4313      	orrs	r3, r2
 800f218:	d051      	beq.n	800f2be <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800f21a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f21e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f220:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f224:	d035      	beq.n	800f292 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800f226:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f22a:	d82e      	bhi.n	800f28a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f22c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f230:	d031      	beq.n	800f296 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800f232:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f236:	d828      	bhi.n	800f28a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f238:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f23c:	d01a      	beq.n	800f274 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800f23e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f242:	d822      	bhi.n	800f28a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f244:	2b00      	cmp	r3, #0
 800f246:	d003      	beq.n	800f250 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800f248:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f24c:	d007      	beq.n	800f25e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800f24e:	e01c      	b.n	800f28a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f250:	4b4b      	ldr	r3, [pc, #300]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f254:	4a4a      	ldr	r2, [pc, #296]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f256:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f25a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f25c:	e01c      	b.n	800f298 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f25e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f262:	3308      	adds	r3, #8
 800f264:	2100      	movs	r1, #0
 800f266:	4618      	mov	r0, r3
 800f268:	f002 fc66 	bl	8011b38 <RCCEx_PLL2_Config>
 800f26c:	4603      	mov	r3, r0
 800f26e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f272:	e011      	b.n	800f298 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f278:	3328      	adds	r3, #40	@ 0x28
 800f27a:	2100      	movs	r1, #0
 800f27c:	4618      	mov	r0, r3
 800f27e:	f002 fd7d 	bl	8011d7c <RCCEx_PLL3_Config>
 800f282:	4603      	mov	r3, r0
 800f284:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f288:	e006      	b.n	800f298 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f28a:	2301      	movs	r3, #1
 800f28c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f290:	e002      	b.n	800f298 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800f292:	bf00      	nop
 800f294:	e000      	b.n	800f298 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800f296:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f298:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d10a      	bne.n	800f2b6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800f2a0:	4b37      	ldr	r3, [pc, #220]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f2a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f2a4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800f2a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f2ae:	4a34      	ldr	r2, [pc, #208]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f2b0:	430b      	orrs	r3, r1
 800f2b2:	6513      	str	r3, [r2, #80]	@ 0x50
 800f2b4:	e003      	b.n	800f2be <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f2b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f2ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800f2be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2c6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800f2ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800f2d4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800f2d8:	460b      	mov	r3, r1
 800f2da:	4313      	orrs	r3, r2
 800f2dc:	d056      	beq.n	800f38c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800f2de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f2e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f2e8:	d033      	beq.n	800f352 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800f2ea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f2ee:	d82c      	bhi.n	800f34a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f2f0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f2f4:	d02f      	beq.n	800f356 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800f2f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f2fa:	d826      	bhi.n	800f34a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f2fc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f300:	d02b      	beq.n	800f35a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800f302:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f306:	d820      	bhi.n	800f34a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f308:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f30c:	d012      	beq.n	800f334 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800f30e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f312:	d81a      	bhi.n	800f34a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f314:	2b00      	cmp	r3, #0
 800f316:	d022      	beq.n	800f35e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800f318:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f31c:	d115      	bne.n	800f34a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f31e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f322:	3308      	adds	r3, #8
 800f324:	2101      	movs	r1, #1
 800f326:	4618      	mov	r0, r3
 800f328:	f002 fc06 	bl	8011b38 <RCCEx_PLL2_Config>
 800f32c:	4603      	mov	r3, r0
 800f32e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f332:	e015      	b.n	800f360 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f334:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f338:	3328      	adds	r3, #40	@ 0x28
 800f33a:	2101      	movs	r1, #1
 800f33c:	4618      	mov	r0, r3
 800f33e:	f002 fd1d 	bl	8011d7c <RCCEx_PLL3_Config>
 800f342:	4603      	mov	r3, r0
 800f344:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f348:	e00a      	b.n	800f360 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f34a:	2301      	movs	r3, #1
 800f34c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f350:	e006      	b.n	800f360 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f352:	bf00      	nop
 800f354:	e004      	b.n	800f360 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f356:	bf00      	nop
 800f358:	e002      	b.n	800f360 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f35a:	bf00      	nop
 800f35c:	e000      	b.n	800f360 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f35e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f360:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f364:	2b00      	cmp	r3, #0
 800f366:	d10d      	bne.n	800f384 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800f368:	4b05      	ldr	r3, [pc, #20]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f36a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f36c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800f370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f374:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f376:	4a02      	ldr	r2, [pc, #8]	@ (800f380 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f378:	430b      	orrs	r3, r1
 800f37a:	6513      	str	r3, [r2, #80]	@ 0x50
 800f37c:	e006      	b.n	800f38c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800f37e:	bf00      	nop
 800f380:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f384:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f388:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800f38c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f394:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800f398:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800f39c:	2300      	movs	r3, #0
 800f39e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800f3a2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800f3a6:	460b      	mov	r3, r1
 800f3a8:	4313      	orrs	r3, r2
 800f3aa:	d055      	beq.n	800f458 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800f3ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800f3b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f3b8:	d033      	beq.n	800f422 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800f3ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f3be:	d82c      	bhi.n	800f41a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f3c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f3c4:	d02f      	beq.n	800f426 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800f3c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f3ca:	d826      	bhi.n	800f41a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f3cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800f3d0:	d02b      	beq.n	800f42a <HAL_RCCEx_PeriphCLKConfig+0x672>
 800f3d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800f3d6:	d820      	bhi.n	800f41a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f3d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f3dc:	d012      	beq.n	800f404 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800f3de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f3e2:	d81a      	bhi.n	800f41a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d022      	beq.n	800f42e <HAL_RCCEx_PeriphCLKConfig+0x676>
 800f3e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f3ec:	d115      	bne.n	800f41a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f3ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3f2:	3308      	adds	r3, #8
 800f3f4:	2101      	movs	r1, #1
 800f3f6:	4618      	mov	r0, r3
 800f3f8:	f002 fb9e 	bl	8011b38 <RCCEx_PLL2_Config>
 800f3fc:	4603      	mov	r3, r0
 800f3fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800f402:	e015      	b.n	800f430 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f408:	3328      	adds	r3, #40	@ 0x28
 800f40a:	2101      	movs	r1, #1
 800f40c:	4618      	mov	r0, r3
 800f40e:	f002 fcb5 	bl	8011d7c <RCCEx_PLL3_Config>
 800f412:	4603      	mov	r3, r0
 800f414:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800f418:	e00a      	b.n	800f430 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800f41a:	2301      	movs	r3, #1
 800f41c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f420:	e006      	b.n	800f430 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f422:	bf00      	nop
 800f424:	e004      	b.n	800f430 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f426:	bf00      	nop
 800f428:	e002      	b.n	800f430 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f42a:	bf00      	nop
 800f42c:	e000      	b.n	800f430 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f42e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f430:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f434:	2b00      	cmp	r3, #0
 800f436:	d10b      	bne.n	800f450 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800f438:	4b4e      	ldr	r3, [pc, #312]	@ (800f574 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800f43a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f43c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800f440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f444:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800f448:	4a4a      	ldr	r2, [pc, #296]	@ (800f574 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800f44a:	430b      	orrs	r3, r1
 800f44c:	6593      	str	r3, [r2, #88]	@ 0x58
 800f44e:	e003      	b.n	800f458 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f450:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f454:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800f458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f460:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800f464:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800f468:	2300      	movs	r3, #0
 800f46a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800f46e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800f472:	460b      	mov	r3, r1
 800f474:	4313      	orrs	r3, r2
 800f476:	d037      	beq.n	800f4e8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800f478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f47c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f47e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f482:	d00e      	beq.n	800f4a2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800f484:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f488:	d816      	bhi.n	800f4b8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d018      	beq.n	800f4c0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800f48e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f492:	d111      	bne.n	800f4b8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f494:	4b37      	ldr	r3, [pc, #220]	@ (800f574 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800f496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f498:	4a36      	ldr	r2, [pc, #216]	@ (800f574 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800f49a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f49e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800f4a0:	e00f      	b.n	800f4c2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f4a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4a6:	3308      	adds	r3, #8
 800f4a8:	2101      	movs	r1, #1
 800f4aa:	4618      	mov	r0, r3
 800f4ac:	f002 fb44 	bl	8011b38 <RCCEx_PLL2_Config>
 800f4b0:	4603      	mov	r3, r0
 800f4b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800f4b6:	e004      	b.n	800f4c2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f4b8:	2301      	movs	r3, #1
 800f4ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f4be:	e000      	b.n	800f4c2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800f4c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f4c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d10a      	bne.n	800f4e0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800f4ca:	4b2a      	ldr	r3, [pc, #168]	@ (800f574 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800f4cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f4ce:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800f4d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f4d8:	4a26      	ldr	r2, [pc, #152]	@ (800f574 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800f4da:	430b      	orrs	r3, r1
 800f4dc:	6513      	str	r3, [r2, #80]	@ 0x50
 800f4de:	e003      	b.n	800f4e8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f4e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f4e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800f4e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4f0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800f4f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f4f8:	2300      	movs	r3, #0
 800f4fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800f4fe:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800f502:	460b      	mov	r3, r1
 800f504:	4313      	orrs	r3, r2
 800f506:	d03b      	beq.n	800f580 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800f508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f50c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f50e:	2b03      	cmp	r3, #3
 800f510:	d81c      	bhi.n	800f54c <HAL_RCCEx_PeriphCLKConfig+0x794>
 800f512:	a201      	add	r2, pc, #4	@ (adr r2, 800f518 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800f514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f518:	0800f555 	.word	0x0800f555
 800f51c:	0800f529 	.word	0x0800f529
 800f520:	0800f537 	.word	0x0800f537
 800f524:	0800f555 	.word	0x0800f555
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f528:	4b12      	ldr	r3, [pc, #72]	@ (800f574 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800f52a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f52c:	4a11      	ldr	r2, [pc, #68]	@ (800f574 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800f52e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f532:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800f534:	e00f      	b.n	800f556 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f53a:	3308      	adds	r3, #8
 800f53c:	2102      	movs	r1, #2
 800f53e:	4618      	mov	r0, r3
 800f540:	f002 fafa 	bl	8011b38 <RCCEx_PLL2_Config>
 800f544:	4603      	mov	r3, r0
 800f546:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800f54a:	e004      	b.n	800f556 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f54c:	2301      	movs	r3, #1
 800f54e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f552:	e000      	b.n	800f556 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800f554:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f556:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d10c      	bne.n	800f578 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800f55e:	4b05      	ldr	r3, [pc, #20]	@ (800f574 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800f560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f562:	f023 0103 	bic.w	r1, r3, #3
 800f566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f56a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f56c:	4a01      	ldr	r2, [pc, #4]	@ (800f574 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 800f56e:	430b      	orrs	r3, r1
 800f570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f572:	e005      	b.n	800f580 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 800f574:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f578:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f57c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800f580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f588:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800f58c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f590:	2300      	movs	r3, #0
 800f592:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800f596:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800f59a:	460b      	mov	r3, r1
 800f59c:	4313      	orrs	r3, r2
 800f59e:	f000 82f1 	beq.w	800fb84 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800f5a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f5aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f5ae:	f000 81eb 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f5b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5b6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f5ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f5be:	f000 81e3 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f5c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f5ca:	f5b3 5f0c 	cmp.w	r3, #8960	@ 0x2300
 800f5ce:	f000 81db 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f5d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5d6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f5da:	f5b3 5f4c 	cmp.w	r3, #13056	@ 0x3300
 800f5de:	f000 81d3 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f5e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f5ea:	f5b3 4f86 	cmp.w	r3, #17152	@ 0x4300
 800f5ee:	f000 81cb 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f5f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f5fa:	f5b3 4fa6 	cmp.w	r3, #21248	@ 0x5300
 800f5fe:	f000 81c3 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f606:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f60a:	f5b3 4fc6 	cmp.w	r3, #25344	@ 0x6300
 800f60e:	f000 81bb 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f616:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f61a:	f5b3 4fe6 	cmp.w	r3, #29440	@ 0x7300
 800f61e:	f000 81b3 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f626:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f62a:	f5b3 4f03 	cmp.w	r3, #33536	@ 0x8300
 800f62e:	f000 81ab 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f636:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f63a:	f5b3 4f13 	cmp.w	r3, #37632	@ 0x9300
 800f63e:	f000 81a3 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f646:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f64a:	f5b3 4f23 	cmp.w	r3, #41728	@ 0xa300
 800f64e:	f000 819b 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f656:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f65a:	f5b3 4f33 	cmp.w	r3, #45824	@ 0xb300
 800f65e:	f000 8193 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f666:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f66a:	f5b3 4f43 	cmp.w	r3, #49920	@ 0xc300
 800f66e:	f000 818b 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f676:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f67a:	f5b3 4f53 	cmp.w	r3, #54016	@ 0xd300
 800f67e:	f000 8183 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f686:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f68a:	f5b3 4f63 	cmp.w	r3, #58112	@ 0xe300
 800f68e:	f000 817b 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f696:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f69a:	f5b3 4f73 	cmp.w	r3, #62208	@ 0xf300
 800f69e:	f000 8173 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f6a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6a6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f6aa:	4bbd      	ldr	r3, [pc, #756]	@ (800f9a0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 800f6ac:	429a      	cmp	r2, r3
 800f6ae:	f000 816b 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f6b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6b6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f6ba:	4bba      	ldr	r3, [pc, #744]	@ (800f9a4 <HAL_RCCEx_PeriphCLKConfig+0xbec>)
 800f6bc:	429a      	cmp	r2, r3
 800f6be:	f000 8163 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f6c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6c6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f6ca:	4bb7      	ldr	r3, [pc, #732]	@ (800f9a8 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800f6cc:	429a      	cmp	r2, r3
 800f6ce:	f000 815b 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f6d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6d6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f6da:	4bb4      	ldr	r3, [pc, #720]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0xbf4>)
 800f6dc:	429a      	cmp	r2, r3
 800f6de:	f000 8153 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f6e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6e6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f6ea:	4bb1      	ldr	r3, [pc, #708]	@ (800f9b0 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 800f6ec:	429a      	cmp	r2, r3
 800f6ee:	f000 814b 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f6f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6f6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f6fa:	4bae      	ldr	r3, [pc, #696]	@ (800f9b4 <HAL_RCCEx_PeriphCLKConfig+0xbfc>)
 800f6fc:	429a      	cmp	r2, r3
 800f6fe:	f000 8143 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f706:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f70a:	4bab      	ldr	r3, [pc, #684]	@ (800f9b8 <HAL_RCCEx_PeriphCLKConfig+0xc00>)
 800f70c:	429a      	cmp	r2, r3
 800f70e:	f000 813b 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f716:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f71a:	4ba8      	ldr	r3, [pc, #672]	@ (800f9bc <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800f71c:	429a      	cmp	r2, r3
 800f71e:	f000 8133 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f726:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f72a:	4ba5      	ldr	r3, [pc, #660]	@ (800f9c0 <HAL_RCCEx_PeriphCLKConfig+0xc08>)
 800f72c:	429a      	cmp	r2, r3
 800f72e:	f000 812b 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f736:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f73a:	4ba2      	ldr	r3, [pc, #648]	@ (800f9c4 <HAL_RCCEx_PeriphCLKConfig+0xc0c>)
 800f73c:	429a      	cmp	r2, r3
 800f73e:	f000 8123 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f746:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f74a:	4b9f      	ldr	r3, [pc, #636]	@ (800f9c8 <HAL_RCCEx_PeriphCLKConfig+0xc10>)
 800f74c:	429a      	cmp	r2, r3
 800f74e:	f000 811b 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f756:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f75a:	4b9c      	ldr	r3, [pc, #624]	@ (800f9cc <HAL_RCCEx_PeriphCLKConfig+0xc14>)
 800f75c:	429a      	cmp	r2, r3
 800f75e:	f000 8113 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f766:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f76a:	4b99      	ldr	r3, [pc, #612]	@ (800f9d0 <HAL_RCCEx_PeriphCLKConfig+0xc18>)
 800f76c:	429a      	cmp	r2, r3
 800f76e:	f000 810b 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f776:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f77a:	4b96      	ldr	r3, [pc, #600]	@ (800f9d4 <HAL_RCCEx_PeriphCLKConfig+0xc1c>)
 800f77c:	429a      	cmp	r2, r3
 800f77e:	f000 8103 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f786:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f78a:	4b93      	ldr	r3, [pc, #588]	@ (800f9d8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800f78c:	429a      	cmp	r2, r3
 800f78e:	f000 80fb 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f796:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f79a:	4b90      	ldr	r3, [pc, #576]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0xc24>)
 800f79c:	429a      	cmp	r2, r3
 800f79e:	f000 80f3 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f7a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7a6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f7aa:	4b8d      	ldr	r3, [pc, #564]	@ (800f9e0 <HAL_RCCEx_PeriphCLKConfig+0xc28>)
 800f7ac:	429a      	cmp	r2, r3
 800f7ae:	f000 80eb 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f7b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7b6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f7ba:	4b8a      	ldr	r3, [pc, #552]	@ (800f9e4 <HAL_RCCEx_PeriphCLKConfig+0xc2c>)
 800f7bc:	429a      	cmp	r2, r3
 800f7be:	f000 80e3 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f7c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7c6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f7ca:	4b87      	ldr	r3, [pc, #540]	@ (800f9e8 <HAL_RCCEx_PeriphCLKConfig+0xc30>)
 800f7cc:	429a      	cmp	r2, r3
 800f7ce:	f000 80db 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f7d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7d6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f7da:	4b84      	ldr	r3, [pc, #528]	@ (800f9ec <HAL_RCCEx_PeriphCLKConfig+0xc34>)
 800f7dc:	429a      	cmp	r2, r3
 800f7de:	f000 80d3 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f7e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7e6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f7ea:	4b81      	ldr	r3, [pc, #516]	@ (800f9f0 <HAL_RCCEx_PeriphCLKConfig+0xc38>)
 800f7ec:	429a      	cmp	r2, r3
 800f7ee:	f000 80cb 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f7f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7f6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f7fa:	4b7e      	ldr	r3, [pc, #504]	@ (800f9f4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>)
 800f7fc:	429a      	cmp	r2, r3
 800f7fe:	f000 80c3 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f806:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f80a:	4b7b      	ldr	r3, [pc, #492]	@ (800f9f8 <HAL_RCCEx_PeriphCLKConfig+0xc40>)
 800f80c:	429a      	cmp	r2, r3
 800f80e:	f000 80bb 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f816:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f81a:	4b78      	ldr	r3, [pc, #480]	@ (800f9fc <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800f81c:	429a      	cmp	r2, r3
 800f81e:	f000 80b3 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f826:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f82a:	4b75      	ldr	r3, [pc, #468]	@ (800fa00 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800f82c:	429a      	cmp	r2, r3
 800f82e:	f000 80ab 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f836:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f83a:	4b72      	ldr	r3, [pc, #456]	@ (800fa04 <HAL_RCCEx_PeriphCLKConfig+0xc4c>)
 800f83c:	429a      	cmp	r2, r3
 800f83e:	f000 80a3 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f846:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f84a:	4b6f      	ldr	r3, [pc, #444]	@ (800fa08 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800f84c:	429a      	cmp	r2, r3
 800f84e:	f000 809b 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f856:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f85a:	4b6c      	ldr	r3, [pc, #432]	@ (800fa0c <HAL_RCCEx_PeriphCLKConfig+0xc54>)
 800f85c:	429a      	cmp	r2, r3
 800f85e:	f000 8093 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f866:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f86a:	4b69      	ldr	r3, [pc, #420]	@ (800fa10 <HAL_RCCEx_PeriphCLKConfig+0xc58>)
 800f86c:	429a      	cmp	r2, r3
 800f86e:	f000 808b 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f876:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f87a:	4b66      	ldr	r3, [pc, #408]	@ (800fa14 <HAL_RCCEx_PeriphCLKConfig+0xc5c>)
 800f87c:	429a      	cmp	r2, r3
 800f87e:	f000 8083 	beq.w	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f886:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f88a:	4b63      	ldr	r3, [pc, #396]	@ (800fa18 <HAL_RCCEx_PeriphCLKConfig+0xc60>)
 800f88c:	429a      	cmp	r2, r3
 800f88e:	d07b      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f894:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f898:	4b60      	ldr	r3, [pc, #384]	@ (800fa1c <HAL_RCCEx_PeriphCLKConfig+0xc64>)
 800f89a:	429a      	cmp	r2, r3
 800f89c:	d074      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f89e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8a2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f8a6:	4b5e      	ldr	r3, [pc, #376]	@ (800fa20 <HAL_RCCEx_PeriphCLKConfig+0xc68>)
 800f8a8:	429a      	cmp	r2, r3
 800f8aa:	d06d      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f8ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8b0:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f8b4:	4b5b      	ldr	r3, [pc, #364]	@ (800fa24 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800f8b6:	429a      	cmp	r2, r3
 800f8b8:	d066      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f8ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8be:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f8c2:	4b59      	ldr	r3, [pc, #356]	@ (800fa28 <HAL_RCCEx_PeriphCLKConfig+0xc70>)
 800f8c4:	429a      	cmp	r2, r3
 800f8c6:	d05f      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f8c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8cc:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f8d0:	4b56      	ldr	r3, [pc, #344]	@ (800fa2c <HAL_RCCEx_PeriphCLKConfig+0xc74>)
 800f8d2:	429a      	cmp	r2, r3
 800f8d4:	d058      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f8d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8da:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f8de:	4b54      	ldr	r3, [pc, #336]	@ (800fa30 <HAL_RCCEx_PeriphCLKConfig+0xc78>)
 800f8e0:	429a      	cmp	r2, r3
 800f8e2:	d051      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f8e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8e8:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f8ec:	4b51      	ldr	r3, [pc, #324]	@ (800fa34 <HAL_RCCEx_PeriphCLKConfig+0xc7c>)
 800f8ee:	429a      	cmp	r2, r3
 800f8f0:	d04a      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f8f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8f6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f8fa:	4b4f      	ldr	r3, [pc, #316]	@ (800fa38 <HAL_RCCEx_PeriphCLKConfig+0xc80>)
 800f8fc:	429a      	cmp	r2, r3
 800f8fe:	d043      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f904:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f908:	4b4c      	ldr	r3, [pc, #304]	@ (800fa3c <HAL_RCCEx_PeriphCLKConfig+0xc84>)
 800f90a:	429a      	cmp	r2, r3
 800f90c:	d03c      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f90e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f912:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f916:	4b4a      	ldr	r3, [pc, #296]	@ (800fa40 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800f918:	429a      	cmp	r2, r3
 800f91a:	d035      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f91c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f920:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f924:	4b47      	ldr	r3, [pc, #284]	@ (800fa44 <HAL_RCCEx_PeriphCLKConfig+0xc8c>)
 800f926:	429a      	cmp	r2, r3
 800f928:	d02e      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f92a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f92e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f932:	4b45      	ldr	r3, [pc, #276]	@ (800fa48 <HAL_RCCEx_PeriphCLKConfig+0xc90>)
 800f934:	429a      	cmp	r2, r3
 800f936:	d027      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f93c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f940:	4b42      	ldr	r3, [pc, #264]	@ (800fa4c <HAL_RCCEx_PeriphCLKConfig+0xc94>)
 800f942:	429a      	cmp	r2, r3
 800f944:	d020      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f94a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f94e:	4b40      	ldr	r3, [pc, #256]	@ (800fa50 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800f950:	429a      	cmp	r2, r3
 800f952:	d019      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f958:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f95c:	4b3d      	ldr	r3, [pc, #244]	@ (800fa54 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800f95e:	429a      	cmp	r2, r3
 800f960:	d012      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f966:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f96a:	4b3b      	ldr	r3, [pc, #236]	@ (800fa58 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800f96c:	429a      	cmp	r2, r3
 800f96e:	d00b      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f974:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800f978:	4b38      	ldr	r3, [pc, #224]	@ (800fa5c <HAL_RCCEx_PeriphCLKConfig+0xca4>)
 800f97a:	429a      	cmp	r2, r3
 800f97c:	d004      	beq.n	800f988 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800f97e:	f240 317d 	movw	r1, #893	@ 0x37d
 800f982:	4837      	ldr	r0, [pc, #220]	@ (800fa60 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 800f984:	f7f3 fcca 	bl	800331c <assert_failed>

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800f988:	4b36      	ldr	r3, [pc, #216]	@ (800fa64 <HAL_RCCEx_PeriphCLKConfig+0xcac>)
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	4a35      	ldr	r2, [pc, #212]	@ (800fa64 <HAL_RCCEx_PeriphCLKConfig+0xcac>)
 800f98e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f992:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800f994:	f7f4 ffea 	bl	800496c <HAL_GetTick>
 800f998:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f99c:	e070      	b.n	800fa80 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 800f99e:	bf00      	nop
 800f9a0:	00010300 	.word	0x00010300
 800f9a4:	00011300 	.word	0x00011300
 800f9a8:	00012300 	.word	0x00012300
 800f9ac:	00013300 	.word	0x00013300
 800f9b0:	00014300 	.word	0x00014300
 800f9b4:	00015300 	.word	0x00015300
 800f9b8:	00016300 	.word	0x00016300
 800f9bc:	00017300 	.word	0x00017300
 800f9c0:	00018300 	.word	0x00018300
 800f9c4:	00019300 	.word	0x00019300
 800f9c8:	0001a300 	.word	0x0001a300
 800f9cc:	0001b300 	.word	0x0001b300
 800f9d0:	0001c300 	.word	0x0001c300
 800f9d4:	0001d300 	.word	0x0001d300
 800f9d8:	0001e300 	.word	0x0001e300
 800f9dc:	0001f300 	.word	0x0001f300
 800f9e0:	00020300 	.word	0x00020300
 800f9e4:	00021300 	.word	0x00021300
 800f9e8:	00022300 	.word	0x00022300
 800f9ec:	00023300 	.word	0x00023300
 800f9f0:	00024300 	.word	0x00024300
 800f9f4:	00025300 	.word	0x00025300
 800f9f8:	00026300 	.word	0x00026300
 800f9fc:	00027300 	.word	0x00027300
 800fa00:	00028300 	.word	0x00028300
 800fa04:	00029300 	.word	0x00029300
 800fa08:	0002a300 	.word	0x0002a300
 800fa0c:	0002b300 	.word	0x0002b300
 800fa10:	0002c300 	.word	0x0002c300
 800fa14:	0002d300 	.word	0x0002d300
 800fa18:	0002e300 	.word	0x0002e300
 800fa1c:	0002f300 	.word	0x0002f300
 800fa20:	00030300 	.word	0x00030300
 800fa24:	00031300 	.word	0x00031300
 800fa28:	00032300 	.word	0x00032300
 800fa2c:	00033300 	.word	0x00033300
 800fa30:	00034300 	.word	0x00034300
 800fa34:	00035300 	.word	0x00035300
 800fa38:	00036300 	.word	0x00036300
 800fa3c:	00037300 	.word	0x00037300
 800fa40:	00038300 	.word	0x00038300
 800fa44:	00039300 	.word	0x00039300
 800fa48:	0003a300 	.word	0x0003a300
 800fa4c:	0003b300 	.word	0x0003b300
 800fa50:	0003c300 	.word	0x0003c300
 800fa54:	0003d300 	.word	0x0003d300
 800fa58:	0003e300 	.word	0x0003e300
 800fa5c:	0003f300 	.word	0x0003f300
 800fa60:	0801e868 	.word	0x0801e868
 800fa64:	58024800 	.word	0x58024800
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800fa68:	f7f4 ff80 	bl	800496c <HAL_GetTick>
 800fa6c:	4602      	mov	r2, r0
 800fa6e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800fa72:	1ad3      	subs	r3, r2, r3
 800fa74:	2b64      	cmp	r3, #100	@ 0x64
 800fa76:	d903      	bls.n	800fa80 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
      {
        ret = HAL_TIMEOUT;
 800fa78:	2303      	movs	r3, #3
 800fa7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fa7e:	e005      	b.n	800fa8c <HAL_RCCEx_PeriphCLKConfig+0xcd4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fa80:	4bcf      	ldr	r3, [pc, #828]	@ (800fdc0 <HAL_RCCEx_PeriphCLKConfig+0x1008>)
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d0ed      	beq.n	800fa68 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
      }
    }

    if (ret == HAL_OK)
 800fa8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d173      	bne.n	800fb7c <HAL_RCCEx_PeriphCLKConfig+0xdc4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800fa94:	4bcb      	ldr	r3, [pc, #812]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fa96:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800fa98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa9c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800faa0:	4053      	eors	r3, r2
 800faa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d015      	beq.n	800fad6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800faaa:	4bc6      	ldr	r3, [pc, #792]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800faac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800faae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fab2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800fab6:	4bc3      	ldr	r3, [pc, #780]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800faba:	4ac2      	ldr	r2, [pc, #776]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fabc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800fac0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800fac2:	4bc0      	ldr	r3, [pc, #768]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fac6:	4abf      	ldr	r2, [pc, #764]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fac8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800facc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800face:	4abd      	ldr	r2, [pc, #756]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fad0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800fad4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800fad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fada:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fade:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fae2:	d118      	bne.n	800fb16 <HAL_RCCEx_PeriphCLKConfig+0xd5e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800fae4:	f7f4 ff42 	bl	800496c <HAL_GetTick>
 800fae8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800faec:	e00d      	b.n	800fb0a <HAL_RCCEx_PeriphCLKConfig+0xd52>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800faee:	f7f4 ff3d 	bl	800496c <HAL_GetTick>
 800faf2:	4602      	mov	r2, r0
 800faf4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800faf8:	1ad2      	subs	r2, r2, r3
 800fafa:	f241 3388 	movw	r3, #5000	@ 0x1388
 800fafe:	429a      	cmp	r2, r3
 800fb00:	d903      	bls.n	800fb0a <HAL_RCCEx_PeriphCLKConfig+0xd52>
          {
            ret = HAL_TIMEOUT;
 800fb02:	2303      	movs	r3, #3
 800fb04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800fb08:	e005      	b.n	800fb16 <HAL_RCCEx_PeriphCLKConfig+0xd5e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800fb0a:	4bae      	ldr	r3, [pc, #696]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fb0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fb0e:	f003 0302 	and.w	r3, r3, #2
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d0eb      	beq.n	800faee <HAL_RCCEx_PeriphCLKConfig+0xd36>
          }
        }
      }

      if (ret == HAL_OK)
 800fb16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d129      	bne.n	800fb72 <HAL_RCCEx_PeriphCLKConfig+0xdba>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800fb1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb22:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fb26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fb2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fb2e:	d10e      	bne.n	800fb4e <HAL_RCCEx_PeriphCLKConfig+0xd96>
 800fb30:	4ba4      	ldr	r3, [pc, #656]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fb32:	691b      	ldr	r3, [r3, #16]
 800fb34:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800fb38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb3c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fb40:	091a      	lsrs	r2, r3, #4
 800fb42:	4ba1      	ldr	r3, [pc, #644]	@ (800fdc8 <HAL_RCCEx_PeriphCLKConfig+0x1010>)
 800fb44:	4013      	ands	r3, r2
 800fb46:	4a9f      	ldr	r2, [pc, #636]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fb48:	430b      	orrs	r3, r1
 800fb4a:	6113      	str	r3, [r2, #16]
 800fb4c:	e005      	b.n	800fb5a <HAL_RCCEx_PeriphCLKConfig+0xda2>
 800fb4e:	4b9d      	ldr	r3, [pc, #628]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fb50:	691b      	ldr	r3, [r3, #16]
 800fb52:	4a9c      	ldr	r2, [pc, #624]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fb54:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800fb58:	6113      	str	r3, [r2, #16]
 800fb5a:	4b9a      	ldr	r3, [pc, #616]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fb5c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800fb5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb62:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fb66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fb6a:	4a96      	ldr	r2, [pc, #600]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fb6c:	430b      	orrs	r3, r1
 800fb6e:	6713      	str	r3, [r2, #112]	@ 0x70
 800fb70:	e008      	b.n	800fb84 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800fb72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800fb7a:	e003      	b.n	800fb84 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800fb84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb8c:	f002 0301 	and.w	r3, r2, #1
 800fb90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fb94:	2300      	movs	r3, #0
 800fb96:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fb9a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800fb9e:	460b      	mov	r3, r1
 800fba0:	4313      	orrs	r3, r2
 800fba2:	f000 8089 	beq.w	800fcb8 <HAL_RCCEx_PeriphCLKConfig+0xf00>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800fba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbaa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fbac:	2b28      	cmp	r3, #40	@ 0x28
 800fbae:	d86b      	bhi.n	800fc88 <HAL_RCCEx_PeriphCLKConfig+0xed0>
 800fbb0:	a201      	add	r2, pc, #4	@ (adr r2, 800fbb8 <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 800fbb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbb6:	bf00      	nop
 800fbb8:	0800fc91 	.word	0x0800fc91
 800fbbc:	0800fc89 	.word	0x0800fc89
 800fbc0:	0800fc89 	.word	0x0800fc89
 800fbc4:	0800fc89 	.word	0x0800fc89
 800fbc8:	0800fc89 	.word	0x0800fc89
 800fbcc:	0800fc89 	.word	0x0800fc89
 800fbd0:	0800fc89 	.word	0x0800fc89
 800fbd4:	0800fc89 	.word	0x0800fc89
 800fbd8:	0800fc5d 	.word	0x0800fc5d
 800fbdc:	0800fc89 	.word	0x0800fc89
 800fbe0:	0800fc89 	.word	0x0800fc89
 800fbe4:	0800fc89 	.word	0x0800fc89
 800fbe8:	0800fc89 	.word	0x0800fc89
 800fbec:	0800fc89 	.word	0x0800fc89
 800fbf0:	0800fc89 	.word	0x0800fc89
 800fbf4:	0800fc89 	.word	0x0800fc89
 800fbf8:	0800fc73 	.word	0x0800fc73
 800fbfc:	0800fc89 	.word	0x0800fc89
 800fc00:	0800fc89 	.word	0x0800fc89
 800fc04:	0800fc89 	.word	0x0800fc89
 800fc08:	0800fc89 	.word	0x0800fc89
 800fc0c:	0800fc89 	.word	0x0800fc89
 800fc10:	0800fc89 	.word	0x0800fc89
 800fc14:	0800fc89 	.word	0x0800fc89
 800fc18:	0800fc91 	.word	0x0800fc91
 800fc1c:	0800fc89 	.word	0x0800fc89
 800fc20:	0800fc89 	.word	0x0800fc89
 800fc24:	0800fc89 	.word	0x0800fc89
 800fc28:	0800fc89 	.word	0x0800fc89
 800fc2c:	0800fc89 	.word	0x0800fc89
 800fc30:	0800fc89 	.word	0x0800fc89
 800fc34:	0800fc89 	.word	0x0800fc89
 800fc38:	0800fc91 	.word	0x0800fc91
 800fc3c:	0800fc89 	.word	0x0800fc89
 800fc40:	0800fc89 	.word	0x0800fc89
 800fc44:	0800fc89 	.word	0x0800fc89
 800fc48:	0800fc89 	.word	0x0800fc89
 800fc4c:	0800fc89 	.word	0x0800fc89
 800fc50:	0800fc89 	.word	0x0800fc89
 800fc54:	0800fc89 	.word	0x0800fc89
 800fc58:	0800fc91 	.word	0x0800fc91
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fc5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc60:	3308      	adds	r3, #8
 800fc62:	2101      	movs	r1, #1
 800fc64:	4618      	mov	r0, r3
 800fc66:	f001 ff67 	bl	8011b38 <RCCEx_PLL2_Config>
 800fc6a:	4603      	mov	r3, r0
 800fc6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800fc70:	e00f      	b.n	800fc92 <HAL_RCCEx_PeriphCLKConfig+0xeda>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fc72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc76:	3328      	adds	r3, #40	@ 0x28
 800fc78:	2101      	movs	r1, #1
 800fc7a:	4618      	mov	r0, r3
 800fc7c:	f002 f87e 	bl	8011d7c <RCCEx_PLL3_Config>
 800fc80:	4603      	mov	r3, r0
 800fc82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800fc86:	e004      	b.n	800fc92 <HAL_RCCEx_PeriphCLKConfig+0xeda>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fc88:	2301      	movs	r3, #1
 800fc8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fc8e:	e000      	b.n	800fc92 <HAL_RCCEx_PeriphCLKConfig+0xeda>
        break;
 800fc90:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fc92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d10a      	bne.n	800fcb0 <HAL_RCCEx_PeriphCLKConfig+0xef8>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800fc9a:	4b4a      	ldr	r3, [pc, #296]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fc9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc9e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800fca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fca6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fca8:	4a46      	ldr	r2, [pc, #280]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fcaa:	430b      	orrs	r3, r1
 800fcac:	6553      	str	r3, [r2, #84]	@ 0x54
 800fcae:	e003      	b.n	800fcb8 <HAL_RCCEx_PeriphCLKConfig+0xf00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fcb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fcb4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800fcb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fcbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcc0:	f002 0302 	and.w	r3, r2, #2
 800fcc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fcc8:	2300      	movs	r3, #0
 800fcca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800fcce:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800fcd2:	460b      	mov	r3, r1
 800fcd4:	4313      	orrs	r3, r2
 800fcd6:	d041      	beq.n	800fd5c <HAL_RCCEx_PeriphCLKConfig+0xfa4>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800fcd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fcdc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fcde:	2b05      	cmp	r3, #5
 800fce0:	d824      	bhi.n	800fd2c <HAL_RCCEx_PeriphCLKConfig+0xf74>
 800fce2:	a201      	add	r2, pc, #4	@ (adr r2, 800fce8 <HAL_RCCEx_PeriphCLKConfig+0xf30>)
 800fce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fce8:	0800fd35 	.word	0x0800fd35
 800fcec:	0800fd01 	.word	0x0800fd01
 800fcf0:	0800fd17 	.word	0x0800fd17
 800fcf4:	0800fd35 	.word	0x0800fd35
 800fcf8:	0800fd35 	.word	0x0800fd35
 800fcfc:	0800fd35 	.word	0x0800fd35
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fd00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd04:	3308      	adds	r3, #8
 800fd06:	2101      	movs	r1, #1
 800fd08:	4618      	mov	r0, r3
 800fd0a:	f001 ff15 	bl	8011b38 <RCCEx_PLL2_Config>
 800fd0e:	4603      	mov	r3, r0
 800fd10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800fd14:	e00f      	b.n	800fd36 <HAL_RCCEx_PeriphCLKConfig+0xf7e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fd16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd1a:	3328      	adds	r3, #40	@ 0x28
 800fd1c:	2101      	movs	r1, #1
 800fd1e:	4618      	mov	r0, r3
 800fd20:	f002 f82c 	bl	8011d7c <RCCEx_PLL3_Config>
 800fd24:	4603      	mov	r3, r0
 800fd26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800fd2a:	e004      	b.n	800fd36 <HAL_RCCEx_PeriphCLKConfig+0xf7e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fd2c:	2301      	movs	r3, #1
 800fd2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fd32:	e000      	b.n	800fd36 <HAL_RCCEx_PeriphCLKConfig+0xf7e>
        break;
 800fd34:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fd36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d10a      	bne.n	800fd54 <HAL_RCCEx_PeriphCLKConfig+0xf9c>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800fd3e:	4b21      	ldr	r3, [pc, #132]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fd40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fd42:	f023 0107 	bic.w	r1, r3, #7
 800fd46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fd4c:	4a1d      	ldr	r2, [pc, #116]	@ (800fdc4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800fd4e:	430b      	orrs	r3, r1
 800fd50:	6553      	str	r3, [r2, #84]	@ 0x54
 800fd52:	e003      	b.n	800fd5c <HAL_RCCEx_PeriphCLKConfig+0xfa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fd54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fd58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800fd5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd64:	f002 0304 	and.w	r3, r2, #4
 800fd68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fd6c:	2300      	movs	r3, #0
 800fd6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fd72:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800fd76:	460b      	mov	r3, r1
 800fd78:	4313      	orrs	r3, r2
 800fd7a:	d04b      	beq.n	800fe14 <HAL_RCCEx_PeriphCLKConfig+0x105c>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800fd7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fd84:	2b05      	cmp	r3, #5
 800fd86:	d82c      	bhi.n	800fde2 <HAL_RCCEx_PeriphCLKConfig+0x102a>
 800fd88:	a201      	add	r2, pc, #4	@ (adr r2, 800fd90 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800fd8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd8e:	bf00      	nop
 800fd90:	0800fdeb 	.word	0x0800fdeb
 800fd94:	0800fda9 	.word	0x0800fda9
 800fd98:	0800fdcd 	.word	0x0800fdcd
 800fd9c:	0800fdeb 	.word	0x0800fdeb
 800fda0:	0800fdeb 	.word	0x0800fdeb
 800fda4:	0800fdeb 	.word	0x0800fdeb
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fda8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fdac:	3308      	adds	r3, #8
 800fdae:	2101      	movs	r1, #1
 800fdb0:	4618      	mov	r0, r3
 800fdb2:	f001 fec1 	bl	8011b38 <RCCEx_PLL2_Config>
 800fdb6:	4603      	mov	r3, r0
 800fdb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800fdbc:	e016      	b.n	800fdec <HAL_RCCEx_PeriphCLKConfig+0x1034>
 800fdbe:	bf00      	nop
 800fdc0:	58024800 	.word	0x58024800
 800fdc4:	58024400 	.word	0x58024400
 800fdc8:	00ffffcf 	.word	0x00ffffcf

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fdcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fdd0:	3328      	adds	r3, #40	@ 0x28
 800fdd2:	2101      	movs	r1, #1
 800fdd4:	4618      	mov	r0, r3
 800fdd6:	f001 ffd1 	bl	8011d7c <RCCEx_PLL3_Config>
 800fdda:	4603      	mov	r3, r0
 800fddc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800fde0:	e004      	b.n	800fdec <HAL_RCCEx_PeriphCLKConfig+0x1034>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fde2:	2301      	movs	r3, #1
 800fde4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fde8:	e000      	b.n	800fdec <HAL_RCCEx_PeriphCLKConfig+0x1034>
        break;
 800fdea:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fdec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d10b      	bne.n	800fe0c <HAL_RCCEx_PeriphCLKConfig+0x1054>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800fdf4:	4b9e      	ldr	r3, [pc, #632]	@ (8010070 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 800fdf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fdf8:	f023 0107 	bic.w	r1, r3, #7
 800fdfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fe04:	4a9a      	ldr	r2, [pc, #616]	@ (8010070 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 800fe06:	430b      	orrs	r3, r1
 800fe08:	6593      	str	r3, [r2, #88]	@ 0x58
 800fe0a:	e003      	b.n	800fe14 <HAL_RCCEx_PeriphCLKConfig+0x105c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fe0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fe10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800fe14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe1c:	f002 0320 	and.w	r3, r2, #32
 800fe20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800fe24:	2300      	movs	r3, #0
 800fe26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fe2a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800fe2e:	460b      	mov	r3, r1
 800fe30:	4313      	orrs	r3, r2
 800fe32:	d055      	beq.n	800fee0 <HAL_RCCEx_PeriphCLKConfig+0x1128>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800fe34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fe3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fe40:	d033      	beq.n	800feaa <HAL_RCCEx_PeriphCLKConfig+0x10f2>
 800fe42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fe46:	d82c      	bhi.n	800fea2 <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 800fe48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fe4c:	d02f      	beq.n	800feae <HAL_RCCEx_PeriphCLKConfig+0x10f6>
 800fe4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fe52:	d826      	bhi.n	800fea2 <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 800fe54:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fe58:	d02b      	beq.n	800feb2 <HAL_RCCEx_PeriphCLKConfig+0x10fa>
 800fe5a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fe5e:	d820      	bhi.n	800fea2 <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 800fe60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fe64:	d012      	beq.n	800fe8c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
 800fe66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fe6a:	d81a      	bhi.n	800fea2 <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d022      	beq.n	800feb6 <HAL_RCCEx_PeriphCLKConfig+0x10fe>
 800fe70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fe74:	d115      	bne.n	800fea2 <HAL_RCCEx_PeriphCLKConfig+0x10ea>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fe76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe7a:	3308      	adds	r3, #8
 800fe7c:	2100      	movs	r1, #0
 800fe7e:	4618      	mov	r0, r3
 800fe80:	f001 fe5a 	bl	8011b38 <RCCEx_PLL2_Config>
 800fe84:	4603      	mov	r3, r0
 800fe86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800fe8a:	e015      	b.n	800feb8 <HAL_RCCEx_PeriphCLKConfig+0x1100>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fe8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe90:	3328      	adds	r3, #40	@ 0x28
 800fe92:	2102      	movs	r1, #2
 800fe94:	4618      	mov	r0, r3
 800fe96:	f001 ff71 	bl	8011d7c <RCCEx_PLL3_Config>
 800fe9a:	4603      	mov	r3, r0
 800fe9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800fea0:	e00a      	b.n	800feb8 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fea2:	2301      	movs	r3, #1
 800fea4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fea8:	e006      	b.n	800feb8 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 800feaa:	bf00      	nop
 800feac:	e004      	b.n	800feb8 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 800feae:	bf00      	nop
 800feb0:	e002      	b.n	800feb8 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 800feb2:	bf00      	nop
 800feb4:	e000      	b.n	800feb8 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 800feb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800feb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800febc:	2b00      	cmp	r3, #0
 800febe:	d10b      	bne.n	800fed8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800fec0:	4b6b      	ldr	r3, [pc, #428]	@ (8010070 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 800fec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fec4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800fec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fed0:	4a67      	ldr	r2, [pc, #412]	@ (8010070 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 800fed2:	430b      	orrs	r3, r1
 800fed4:	6553      	str	r3, [r2, #84]	@ 0x54
 800fed6:	e003      	b.n	800fee0 <HAL_RCCEx_PeriphCLKConfig+0x1128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fed8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fedc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800fee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fee8:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800feec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800fef0:	2300      	movs	r3, #0
 800fef2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800fef6:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800fefa:	460b      	mov	r3, r1
 800fefc:	4313      	orrs	r3, r2
 800fefe:	d055      	beq.n	800ffac <HAL_RCCEx_PeriphCLKConfig+0x11f4>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800ff00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff04:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ff08:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ff0c:	d033      	beq.n	800ff76 <HAL_RCCEx_PeriphCLKConfig+0x11be>
 800ff0e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ff12:	d82c      	bhi.n	800ff6e <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 800ff14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ff18:	d02f      	beq.n	800ff7a <HAL_RCCEx_PeriphCLKConfig+0x11c2>
 800ff1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ff1e:	d826      	bhi.n	800ff6e <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 800ff20:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ff24:	d02b      	beq.n	800ff7e <HAL_RCCEx_PeriphCLKConfig+0x11c6>
 800ff26:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ff2a:	d820      	bhi.n	800ff6e <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 800ff2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ff30:	d012      	beq.n	800ff58 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
 800ff32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ff36:	d81a      	bhi.n	800ff6e <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d022      	beq.n	800ff82 <HAL_RCCEx_PeriphCLKConfig+0x11ca>
 800ff3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ff40:	d115      	bne.n	800ff6e <HAL_RCCEx_PeriphCLKConfig+0x11b6>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ff42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff46:	3308      	adds	r3, #8
 800ff48:	2100      	movs	r1, #0
 800ff4a:	4618      	mov	r0, r3
 800ff4c:	f001 fdf4 	bl	8011b38 <RCCEx_PLL2_Config>
 800ff50:	4603      	mov	r3, r0
 800ff52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ff56:	e015      	b.n	800ff84 <HAL_RCCEx_PeriphCLKConfig+0x11cc>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ff58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff5c:	3328      	adds	r3, #40	@ 0x28
 800ff5e:	2102      	movs	r1, #2
 800ff60:	4618      	mov	r0, r3
 800ff62:	f001 ff0b 	bl	8011d7c <RCCEx_PLL3_Config>
 800ff66:	4603      	mov	r3, r0
 800ff68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ff6c:	e00a      	b.n	800ff84 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ff6e:	2301      	movs	r3, #1
 800ff70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ff74:	e006      	b.n	800ff84 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 800ff76:	bf00      	nop
 800ff78:	e004      	b.n	800ff84 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 800ff7a:	bf00      	nop
 800ff7c:	e002      	b.n	800ff84 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 800ff7e:	bf00      	nop
 800ff80:	e000      	b.n	800ff84 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 800ff82:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ff84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d10b      	bne.n	800ffa4 <HAL_RCCEx_PeriphCLKConfig+0x11ec>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ff8c:	4b38      	ldr	r3, [pc, #224]	@ (8010070 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 800ff8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ff90:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800ff94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff98:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ff9c:	4a34      	ldr	r2, [pc, #208]	@ (8010070 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 800ff9e:	430b      	orrs	r3, r1
 800ffa0:	6593      	str	r3, [r2, #88]	@ 0x58
 800ffa2:	e003      	b.n	800ffac <HAL_RCCEx_PeriphCLKConfig+0x11f4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ffa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ffa8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ffac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ffb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffb4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800ffb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ffbc:	2300      	movs	r3, #0
 800ffbe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ffc2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800ffc6:	460b      	mov	r3, r1
 800ffc8:	4313      	orrs	r3, r2
 800ffca:	d057      	beq.n	801007c <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800ffcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ffd0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ffd4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ffd8:	d033      	beq.n	8010042 <HAL_RCCEx_PeriphCLKConfig+0x128a>
 800ffda:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ffde:	d82c      	bhi.n	801003a <HAL_RCCEx_PeriphCLKConfig+0x1282>
 800ffe0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ffe4:	d02f      	beq.n	8010046 <HAL_RCCEx_PeriphCLKConfig+0x128e>
 800ffe6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ffea:	d826      	bhi.n	801003a <HAL_RCCEx_PeriphCLKConfig+0x1282>
 800ffec:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800fff0:	d02b      	beq.n	801004a <HAL_RCCEx_PeriphCLKConfig+0x1292>
 800fff2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800fff6:	d820      	bhi.n	801003a <HAL_RCCEx_PeriphCLKConfig+0x1282>
 800fff8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fffc:	d012      	beq.n	8010024 <HAL_RCCEx_PeriphCLKConfig+0x126c>
 800fffe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010002:	d81a      	bhi.n	801003a <HAL_RCCEx_PeriphCLKConfig+0x1282>
 8010004:	2b00      	cmp	r3, #0
 8010006:	d022      	beq.n	801004e <HAL_RCCEx_PeriphCLKConfig+0x1296>
 8010008:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801000c:	d115      	bne.n	801003a <HAL_RCCEx_PeriphCLKConfig+0x1282>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801000e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010012:	3308      	adds	r3, #8
 8010014:	2100      	movs	r1, #0
 8010016:	4618      	mov	r0, r3
 8010018:	f001 fd8e 	bl	8011b38 <RCCEx_PLL2_Config>
 801001c:	4603      	mov	r3, r0
 801001e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8010022:	e015      	b.n	8010050 <HAL_RCCEx_PeriphCLKConfig+0x1298>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010028:	3328      	adds	r3, #40	@ 0x28
 801002a:	2102      	movs	r1, #2
 801002c:	4618      	mov	r0, r3
 801002e:	f001 fea5 	bl	8011d7c <RCCEx_PLL3_Config>
 8010032:	4603      	mov	r3, r0
 8010034:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8010038:	e00a      	b.n	8010050 <HAL_RCCEx_PeriphCLKConfig+0x1298>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801003a:	2301      	movs	r3, #1
 801003c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8010040:	e006      	b.n	8010050 <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 8010042:	bf00      	nop
 8010044:	e004      	b.n	8010050 <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 8010046:	bf00      	nop
 8010048:	e002      	b.n	8010050 <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 801004a:	bf00      	nop
 801004c:	e000      	b.n	8010050 <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 801004e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010050:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010054:	2b00      	cmp	r3, #0
 8010056:	d10d      	bne.n	8010074 <HAL_RCCEx_PeriphCLKConfig+0x12bc>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8010058:	4b05      	ldr	r3, [pc, #20]	@ (8010070 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 801005a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801005c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8010060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010064:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010068:	4a01      	ldr	r2, [pc, #4]	@ (8010070 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 801006a:	430b      	orrs	r3, r1
 801006c:	6593      	str	r3, [r2, #88]	@ 0x58
 801006e:	e005      	b.n	801007c <HAL_RCCEx_PeriphCLKConfig+0x12c4>
 8010070:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010074:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010078:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 801007c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010084:	f002 0308 	and.w	r3, r2, #8
 8010088:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801008c:	2300      	movs	r3, #0
 801008e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010092:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8010096:	460b      	mov	r3, r1
 8010098:	4313      	orrs	r3, r2
 801009a:	d03e      	beq.n	801011a <HAL_RCCEx_PeriphCLKConfig+0x1362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
 801009c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80100a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80100a8:	d018      	beq.n	80100dc <HAL_RCCEx_PeriphCLKConfig+0x1324>
 80100aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80100b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80100b6:	d011      	beq.n	80100dc <HAL_RCCEx_PeriphCLKConfig+0x1324>
 80100b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d00b      	beq.n	80100dc <HAL_RCCEx_PeriphCLKConfig+0x1324>
 80100c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80100cc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80100d0:	d004      	beq.n	80100dc <HAL_RCCEx_PeriphCLKConfig+0x1324>
 80100d2:	f240 510d 	movw	r1, #1293	@ 0x50d
 80100d6:	48ab      	ldr	r0, [pc, #684]	@ (8010384 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
 80100d8:	f7f3 f920 	bl	800331c <assert_failed>

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80100dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80100e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80100e8:	d10c      	bne.n	8010104 <HAL_RCCEx_PeriphCLKConfig+0x134c>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80100ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100ee:	3328      	adds	r3, #40	@ 0x28
 80100f0:	2102      	movs	r1, #2
 80100f2:	4618      	mov	r0, r3
 80100f4:	f001 fe42 	bl	8011d7c <RCCEx_PLL3_Config>
 80100f8:	4603      	mov	r3, r0
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d002      	beq.n	8010104 <HAL_RCCEx_PeriphCLKConfig+0x134c>
      {
        status = HAL_ERROR;
 80100fe:	2301      	movs	r3, #1
 8010100:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8010104:	4ba0      	ldr	r3, [pc, #640]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8010106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010108:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801010c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010110:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010114:	4a9c      	ldr	r2, [pc, #624]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8010116:	430b      	orrs	r3, r1
 8010118:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 801011a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801011e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010122:	f002 0310 	and.w	r3, r2, #16
 8010126:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801012a:	2300      	movs	r3, #0
 801012c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010130:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8010134:	460b      	mov	r3, r1
 8010136:	4313      	orrs	r3, r2
 8010138:	d03e      	beq.n	80101b8 <HAL_RCCEx_PeriphCLKConfig+0x1400>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 801013a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801013e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8010142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010146:	d018      	beq.n	801017a <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8010148:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801014c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8010150:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010154:	d011      	beq.n	801017a <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8010156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801015a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801015e:	2b00      	cmp	r3, #0
 8010160:	d00b      	beq.n	801017a <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8010162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010166:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801016a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801016e:	d004      	beq.n	801017a <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8010170:	f44f 61a4 	mov.w	r1, #1312	@ 0x520
 8010174:	4883      	ldr	r0, [pc, #524]	@ (8010384 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
 8010176:	f7f3 f8d1 	bl	800331c <assert_failed>

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 801017a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801017e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8010182:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010186:	d10c      	bne.n	80101a2 <HAL_RCCEx_PeriphCLKConfig+0x13ea>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8010188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801018c:	3328      	adds	r3, #40	@ 0x28
 801018e:	2102      	movs	r1, #2
 8010190:	4618      	mov	r0, r3
 8010192:	f001 fdf3 	bl	8011d7c <RCCEx_PLL3_Config>
 8010196:	4603      	mov	r3, r0
 8010198:	2b00      	cmp	r3, #0
 801019a:	d002      	beq.n	80101a2 <HAL_RCCEx_PeriphCLKConfig+0x13ea>
      {
        status = HAL_ERROR;
 801019c:	2301      	movs	r3, #1
 801019e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80101a2:	4b79      	ldr	r3, [pc, #484]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 80101a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80101a6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80101aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80101b2:	4a75      	ldr	r2, [pc, #468]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 80101b4:	430b      	orrs	r3, r1
 80101b6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80101b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101c0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80101c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80101c8:	2300      	movs	r3, #0
 80101ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80101ce:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80101d2:	460b      	mov	r3, r1
 80101d4:	4313      	orrs	r3, r2
 80101d6:	d03e      	beq.n	8010256 <HAL_RCCEx_PeriphCLKConfig+0x149e>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80101d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80101e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80101e4:	d022      	beq.n	801022c <HAL_RCCEx_PeriphCLKConfig+0x1474>
 80101e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80101ea:	d81b      	bhi.n	8010224 <HAL_RCCEx_PeriphCLKConfig+0x146c>
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d003      	beq.n	80101f8 <HAL_RCCEx_PeriphCLKConfig+0x1440>
 80101f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80101f4:	d00b      	beq.n	801020e <HAL_RCCEx_PeriphCLKConfig+0x1456>
 80101f6:	e015      	b.n	8010224 <HAL_RCCEx_PeriphCLKConfig+0x146c>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80101f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101fc:	3308      	adds	r3, #8
 80101fe:	2100      	movs	r1, #0
 8010200:	4618      	mov	r0, r3
 8010202:	f001 fc99 	bl	8011b38 <RCCEx_PLL2_Config>
 8010206:	4603      	mov	r3, r0
 8010208:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 801020c:	e00f      	b.n	801022e <HAL_RCCEx_PeriphCLKConfig+0x1476>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801020e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010212:	3328      	adds	r3, #40	@ 0x28
 8010214:	2102      	movs	r1, #2
 8010216:	4618      	mov	r0, r3
 8010218:	f001 fdb0 	bl	8011d7c <RCCEx_PLL3_Config>
 801021c:	4603      	mov	r3, r0
 801021e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8010222:	e004      	b.n	801022e <HAL_RCCEx_PeriphCLKConfig+0x1476>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010224:	2301      	movs	r3, #1
 8010226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801022a:	e000      	b.n	801022e <HAL_RCCEx_PeriphCLKConfig+0x1476>
        break;
 801022c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801022e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010232:	2b00      	cmp	r3, #0
 8010234:	d10b      	bne.n	801024e <HAL_RCCEx_PeriphCLKConfig+0x1496>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8010236:	4b54      	ldr	r3, [pc, #336]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8010238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801023a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 801023e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010242:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010246:	4a50      	ldr	r2, [pc, #320]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8010248:	430b      	orrs	r3, r1
 801024a:	6593      	str	r3, [r2, #88]	@ 0x58
 801024c:	e003      	b.n	8010256 <HAL_RCCEx_PeriphCLKConfig+0x149e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801024e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010252:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8010256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801025a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801025e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8010262:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010264:	2300      	movs	r3, #0
 8010266:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010268:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 801026c:	460b      	mov	r3, r1
 801026e:	4313      	orrs	r3, r2
 8010270:	d03b      	beq.n	80102ea <HAL_RCCEx_PeriphCLKConfig+0x1532>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8010272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801027a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801027e:	d01f      	beq.n	80102c0 <HAL_RCCEx_PeriphCLKConfig+0x1508>
 8010280:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8010284:	d818      	bhi.n	80102b8 <HAL_RCCEx_PeriphCLKConfig+0x1500>
 8010286:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801028a:	d003      	beq.n	8010294 <HAL_RCCEx_PeriphCLKConfig+0x14dc>
 801028c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010290:	d007      	beq.n	80102a2 <HAL_RCCEx_PeriphCLKConfig+0x14ea>
 8010292:	e011      	b.n	80102b8 <HAL_RCCEx_PeriphCLKConfig+0x1500>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010294:	4b3c      	ldr	r3, [pc, #240]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8010296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010298:	4a3b      	ldr	r2, [pc, #236]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 801029a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801029e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80102a0:	e00f      	b.n	80102c2 <HAL_RCCEx_PeriphCLKConfig+0x150a>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80102a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102a6:	3328      	adds	r3, #40	@ 0x28
 80102a8:	2101      	movs	r1, #1
 80102aa:	4618      	mov	r0, r3
 80102ac:	f001 fd66 	bl	8011d7c <RCCEx_PLL3_Config>
 80102b0:	4603      	mov	r3, r0
 80102b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80102b6:	e004      	b.n	80102c2 <HAL_RCCEx_PeriphCLKConfig+0x150a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80102b8:	2301      	movs	r3, #1
 80102ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80102be:	e000      	b.n	80102c2 <HAL_RCCEx_PeriphCLKConfig+0x150a>
        break;
 80102c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80102c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d10b      	bne.n	80102e2 <HAL_RCCEx_PeriphCLKConfig+0x152a>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80102ca:	4b2f      	ldr	r3, [pc, #188]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 80102cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102ce:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80102d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80102da:	4a2b      	ldr	r2, [pc, #172]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 80102dc:	430b      	orrs	r3, r1
 80102de:	6553      	str	r3, [r2, #84]	@ 0x54
 80102e0:	e003      	b.n	80102ea <HAL_RCCEx_PeriphCLKConfig+0x1532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80102e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80102e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80102ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102f2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80102f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80102f8:	2300      	movs	r3, #0
 80102fa:	677b      	str	r3, [r7, #116]	@ 0x74
 80102fc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8010300:	460b      	mov	r3, r1
 8010302:	4313      	orrs	r3, r2
 8010304:	d046      	beq.n	8010394 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
 8010306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801030a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801030c:	2b00      	cmp	r3, #0
 801030e:	d00a      	beq.n	8010326 <HAL_RCCEx_PeriphCLKConfig+0x156e>
 8010310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010316:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801031a:	d004      	beq.n	8010326 <HAL_RCCEx_PeriphCLKConfig+0x156e>
 801031c:	f240 5186 	movw	r1, #1414	@ 0x586
 8010320:	4818      	ldr	r0, [pc, #96]	@ (8010384 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
 8010322:	f7f2 fffb 	bl	800331c <assert_failed>

    switch (PeriphClkInit->SdmmcClockSelection)
 8010326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801032a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801032c:	2b00      	cmp	r3, #0
 801032e:	d003      	beq.n	8010338 <HAL_RCCEx_PeriphCLKConfig+0x1580>
 8010330:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010334:	d007      	beq.n	8010346 <HAL_RCCEx_PeriphCLKConfig+0x158e>
 8010336:	e011      	b.n	801035c <HAL_RCCEx_PeriphCLKConfig+0x15a4>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010338:	4b13      	ldr	r3, [pc, #76]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 801033a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801033c:	4a12      	ldr	r2, [pc, #72]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 801033e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010342:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8010344:	e00e      	b.n	8010364 <HAL_RCCEx_PeriphCLKConfig+0x15ac>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8010346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801034a:	3308      	adds	r3, #8
 801034c:	2102      	movs	r1, #2
 801034e:	4618      	mov	r0, r3
 8010350:	f001 fbf2 	bl	8011b38 <RCCEx_PLL2_Config>
 8010354:	4603      	mov	r3, r0
 8010356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 801035a:	e003      	b.n	8010364 <HAL_RCCEx_PeriphCLKConfig+0x15ac>

      default:
        ret = HAL_ERROR;
 801035c:	2301      	movs	r3, #1
 801035e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8010362:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010364:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010368:	2b00      	cmp	r3, #0
 801036a:	d10f      	bne.n	801038c <HAL_RCCEx_PeriphCLKConfig+0x15d4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 801036c:	4b06      	ldr	r3, [pc, #24]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 801036e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010370:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010378:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801037a:	4a03      	ldr	r2, [pc, #12]	@ (8010388 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 801037c:	430b      	orrs	r3, r1
 801037e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8010380:	e008      	b.n	8010394 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
 8010382:	bf00      	nop
 8010384:	0801e868 	.word	0x0801e868
 8010388:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 801038c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010390:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8010394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010398:	e9d3 2300 	ldrd	r2, r3, [r3]
 801039c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80103a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80103a2:	2300      	movs	r3, #0
 80103a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80103a6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80103aa:	460b      	mov	r3, r1
 80103ac:	4313      	orrs	r3, r2
 80103ae:	d00c      	beq.n	80103ca <HAL_RCCEx_PeriphCLKConfig+0x1612>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80103b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80103b4:	3328      	adds	r3, #40	@ 0x28
 80103b6:	2102      	movs	r1, #2
 80103b8:	4618      	mov	r0, r3
 80103ba:	f001 fcdf 	bl	8011d7c <RCCEx_PLL3_Config>
 80103be:	4603      	mov	r3, r0
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d002      	beq.n	80103ca <HAL_RCCEx_PeriphCLKConfig+0x1612>
    {
      status = HAL_ERROR;
 80103c4:	2301      	movs	r3, #1
 80103c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80103ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80103ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103d2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80103d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80103d8:	2300      	movs	r3, #0
 80103da:	667b      	str	r3, [r7, #100]	@ 0x64
 80103dc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80103e0:	460b      	mov	r3, r1
 80103e2:	4313      	orrs	r3, r2
 80103e4:	d03a      	beq.n	801045c <HAL_RCCEx_PeriphCLKConfig+0x16a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80103e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80103ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80103ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80103f2:	d018      	beq.n	8010426 <HAL_RCCEx_PeriphCLKConfig+0x166e>
 80103f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80103f8:	d811      	bhi.n	801041e <HAL_RCCEx_PeriphCLKConfig+0x1666>
 80103fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80103fe:	d014      	beq.n	801042a <HAL_RCCEx_PeriphCLKConfig+0x1672>
 8010400:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010404:	d80b      	bhi.n	801041e <HAL_RCCEx_PeriphCLKConfig+0x1666>
 8010406:	2b00      	cmp	r3, #0
 8010408:	d011      	beq.n	801042e <HAL_RCCEx_PeriphCLKConfig+0x1676>
 801040a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801040e:	d106      	bne.n	801041e <HAL_RCCEx_PeriphCLKConfig+0x1666>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010410:	4b0f      	ldr	r3, [pc, #60]	@ (8010450 <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 8010412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010414:	4a0e      	ldr	r2, [pc, #56]	@ (8010450 <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 8010416:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801041a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 801041c:	e008      	b.n	8010430 <HAL_RCCEx_PeriphCLKConfig+0x1678>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801041e:	2301      	movs	r3, #1
 8010420:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8010424:	e004      	b.n	8010430 <HAL_RCCEx_PeriphCLKConfig+0x1678>
        break;
 8010426:	bf00      	nop
 8010428:	e002      	b.n	8010430 <HAL_RCCEx_PeriphCLKConfig+0x1678>
        break;
 801042a:	bf00      	nop
 801042c:	e000      	b.n	8010430 <HAL_RCCEx_PeriphCLKConfig+0x1678>
        break;
 801042e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010430:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010434:	2b00      	cmp	r3, #0
 8010436:	d10d      	bne.n	8010454 <HAL_RCCEx_PeriphCLKConfig+0x169c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8010438:	4b05      	ldr	r3, [pc, #20]	@ (8010450 <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 801043a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801043c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8010440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010444:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010448:	4a01      	ldr	r2, [pc, #4]	@ (8010450 <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 801044a:	430b      	orrs	r3, r1
 801044c:	6553      	str	r3, [r2, #84]	@ 0x54
 801044e:	e005      	b.n	801045c <HAL_RCCEx_PeriphCLKConfig+0x16a4>
 8010450:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010454:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010458:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 801045c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010464:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8010468:	65bb      	str	r3, [r7, #88]	@ 0x58
 801046a:	2300      	movs	r3, #0
 801046c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801046e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8010472:	460b      	mov	r3, r1
 8010474:	4313      	orrs	r3, r2
 8010476:	d019      	beq.n	80104ac <HAL_RCCEx_PeriphCLKConfig+0x16f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 8010478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801047c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801047e:	2b00      	cmp	r3, #0
 8010480:	d00a      	beq.n	8010498 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8010482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010486:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010488:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801048c:	d004      	beq.n	8010498 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 801048e:	f240 51e5 	movw	r1, #1509	@ 0x5e5
 8010492:	48b8      	ldr	r0, [pc, #736]	@ (8010774 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8010494:	f7f2 ff42 	bl	800331c <assert_failed>

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8010498:	4bb7      	ldr	r3, [pc, #732]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 801049a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801049c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80104a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80104a6:	4ab4      	ldr	r2, [pc, #720]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80104a8:	430b      	orrs	r3, r1
 80104aa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80104ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104b4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80104b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80104ba:	2300      	movs	r3, #0
 80104bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80104be:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80104c2:	460b      	mov	r3, r1
 80104c4:	4313      	orrs	r3, r2
 80104c6:	d01c      	beq.n	8010502 <HAL_RCCEx_PeriphCLKConfig+0x174a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
 80104c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104cc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d00b      	beq.n	80104ec <HAL_RCCEx_PeriphCLKConfig+0x1734>
 80104d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104d8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80104dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80104e0:	d004      	beq.n	80104ec <HAL_RCCEx_PeriphCLKConfig+0x1734>
 80104e2:	f240 51ef 	movw	r1, #1519	@ 0x5ef
 80104e6:	48a3      	ldr	r0, [pc, #652]	@ (8010774 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 80104e8:	f7f2 ff18 	bl	800331c <assert_failed>

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80104ec:	4ba2      	ldr	r3, [pc, #648]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80104ee:	691b      	ldr	r3, [r3, #16]
 80104f0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80104f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104f8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80104fc:	4a9e      	ldr	r2, [pc, #632]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80104fe:	430b      	orrs	r3, r1
 8010500:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8010502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010506:	e9d3 2300 	ldrd	r2, r3, [r3]
 801050a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 801050e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010510:	2300      	movs	r3, #0
 8010512:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010514:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8010518:	460b      	mov	r3, r1
 801051a:	4313      	orrs	r3, r2
 801051c:	d019      	beq.n	8010552 <HAL_RCCEx_PeriphCLKConfig+0x179a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 801051e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010522:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010524:	2b00      	cmp	r3, #0
 8010526:	d00a      	beq.n	801053e <HAL_RCCEx_PeriphCLKConfig+0x1786>
 8010528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801052c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801052e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010532:	d004      	beq.n	801053e <HAL_RCCEx_PeriphCLKConfig+0x1786>
 8010534:	f240 51f9 	movw	r1, #1529	@ 0x5f9
 8010538:	488e      	ldr	r0, [pc, #568]	@ (8010774 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 801053a:	f7f2 feef 	bl	800331c <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 801053e:	4b8e      	ldr	r3, [pc, #568]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8010540:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010542:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8010546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801054a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801054c:	4a8a      	ldr	r2, [pc, #552]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 801054e:	430b      	orrs	r3, r1
 8010550:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8010552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010556:	e9d3 2300 	ldrd	r2, r3, [r3]
 801055a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 801055e:	643b      	str	r3, [r7, #64]	@ 0x40
 8010560:	2300      	movs	r3, #0
 8010562:	647b      	str	r3, [r7, #68]	@ 0x44
 8010564:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8010568:	460b      	mov	r3, r1
 801056a:	4313      	orrs	r3, r2
 801056c:	d020      	beq.n	80105b0 <HAL_RCCEx_PeriphCLKConfig+0x17f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 801056e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010572:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8010576:	2b00      	cmp	r3, #0
 8010578:	d00b      	beq.n	8010592 <HAL_RCCEx_PeriphCLKConfig+0x17da>
 801057a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801057e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8010582:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010586:	d004      	beq.n	8010592 <HAL_RCCEx_PeriphCLKConfig+0x17da>
 8010588:	f240 610f 	movw	r1, #1551	@ 0x60f
 801058c:	4879      	ldr	r0, [pc, #484]	@ (8010774 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 801058e:	f7f2 fec5 	bl	800331c <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8010592:	4b79      	ldr	r3, [pc, #484]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8010594:	691b      	ldr	r3, [r3, #16]
 8010596:	4a78      	ldr	r2, [pc, #480]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8010598:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801059c:	6113      	str	r3, [r2, #16]
 801059e:	4b76      	ldr	r3, [pc, #472]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80105a0:	6919      	ldr	r1, [r3, #16]
 80105a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105a6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80105aa:	4a73      	ldr	r2, [pc, #460]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80105ac:	430b      	orrs	r3, r1
 80105ae:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80105b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105b8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80105bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80105be:	2300      	movs	r3, #0
 80105c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80105c2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80105c6:	460b      	mov	r3, r1
 80105c8:	4313      	orrs	r3, r2
 80105ca:	d01f      	beq.n	801060c <HAL_RCCEx_PeriphCLKConfig+0x1854>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
 80105cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d010      	beq.n	80105f8 <HAL_RCCEx_PeriphCLKConfig+0x1840>
 80105d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80105e0:	d00a      	beq.n	80105f8 <HAL_RCCEx_PeriphCLKConfig+0x1840>
 80105e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80105ec:	d004      	beq.n	80105f8 <HAL_RCCEx_PeriphCLKConfig+0x1840>
 80105ee:	f240 6119 	movw	r1, #1561	@ 0x619
 80105f2:	4860      	ldr	r0, [pc, #384]	@ (8010774 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 80105f4:	f7f2 fe92 	bl	800331c <assert_failed>

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80105f8:	4b5f      	ldr	r3, [pc, #380]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 80105fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80105fc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8010600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010606:	4a5c      	ldr	r2, [pc, #368]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8010608:	430b      	orrs	r3, r1
 801060a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 801060c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010614:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8010618:	633b      	str	r3, [r7, #48]	@ 0x30
 801061a:	2300      	movs	r3, #0
 801061c:	637b      	str	r3, [r7, #52]	@ 0x34
 801061e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8010622:	460b      	mov	r3, r1
 8010624:	4313      	orrs	r3, r2
 8010626:	d023      	beq.n	8010670 <HAL_RCCEx_PeriphCLKConfig+0x18b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 8010628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801062c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010630:	2b00      	cmp	r3, #0
 8010632:	d012      	beq.n	801065a <HAL_RCCEx_PeriphCLKConfig+0x18a2>
 8010634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010638:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801063c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010640:	d00b      	beq.n	801065a <HAL_RCCEx_PeriphCLKConfig+0x18a2>
 8010642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010646:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801064a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801064e:	d004      	beq.n	801065a <HAL_RCCEx_PeriphCLKConfig+0x18a2>
 8010650:	f240 6123 	movw	r1, #1571	@ 0x623
 8010654:	4847      	ldr	r0, [pc, #284]	@ (8010774 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8010656:	f7f2 fe61 	bl	800331c <assert_failed>

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 801065a:	4b47      	ldr	r3, [pc, #284]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 801065c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801065e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8010662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010666:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801066a:	4a43      	ldr	r2, [pc, #268]	@ (8010778 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 801066c:	430b      	orrs	r3, r1
 801066e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8010670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010678:	2100      	movs	r1, #0
 801067a:	62b9      	str	r1, [r7, #40]	@ 0x28
 801067c:	f003 0301 	and.w	r3, r3, #1
 8010680:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010682:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8010686:	460b      	mov	r3, r1
 8010688:	4313      	orrs	r3, r2
 801068a:	d011      	beq.n	80106b0 <HAL_RCCEx_PeriphCLKConfig+0x18f8>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801068c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010690:	3308      	adds	r3, #8
 8010692:	2100      	movs	r1, #0
 8010694:	4618      	mov	r0, r3
 8010696:	f001 fa4f 	bl	8011b38 <RCCEx_PLL2_Config>
 801069a:	4603      	mov	r3, r0
 801069c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80106a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d003      	beq.n	80106b0 <HAL_RCCEx_PeriphCLKConfig+0x18f8>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80106a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80106ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80106b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80106b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106b8:	2100      	movs	r1, #0
 80106ba:	6239      	str	r1, [r7, #32]
 80106bc:	f003 0302 	and.w	r3, r3, #2
 80106c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80106c2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80106c6:	460b      	mov	r3, r1
 80106c8:	4313      	orrs	r3, r2
 80106ca:	d011      	beq.n	80106f0 <HAL_RCCEx_PeriphCLKConfig+0x1938>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80106cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80106d0:	3308      	adds	r3, #8
 80106d2:	2101      	movs	r1, #1
 80106d4:	4618      	mov	r0, r3
 80106d6:	f001 fa2f 	bl	8011b38 <RCCEx_PLL2_Config>
 80106da:	4603      	mov	r3, r0
 80106dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80106e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d003      	beq.n	80106f0 <HAL_RCCEx_PeriphCLKConfig+0x1938>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80106e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80106ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80106f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80106f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106f8:	2100      	movs	r1, #0
 80106fa:	61b9      	str	r1, [r7, #24]
 80106fc:	f003 0304 	and.w	r3, r3, #4
 8010700:	61fb      	str	r3, [r7, #28]
 8010702:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8010706:	460b      	mov	r3, r1
 8010708:	4313      	orrs	r3, r2
 801070a:	d011      	beq.n	8010730 <HAL_RCCEx_PeriphCLKConfig+0x1978>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801070c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010710:	3308      	adds	r3, #8
 8010712:	2102      	movs	r1, #2
 8010714:	4618      	mov	r0, r3
 8010716:	f001 fa0f 	bl	8011b38 <RCCEx_PLL2_Config>
 801071a:	4603      	mov	r3, r0
 801071c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8010720:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010724:	2b00      	cmp	r3, #0
 8010726:	d003      	beq.n	8010730 <HAL_RCCEx_PeriphCLKConfig+0x1978>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010728:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801072c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8010730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010738:	2100      	movs	r1, #0
 801073a:	6139      	str	r1, [r7, #16]
 801073c:	f003 0308 	and.w	r3, r3, #8
 8010740:	617b      	str	r3, [r7, #20]
 8010742:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8010746:	460b      	mov	r3, r1
 8010748:	4313      	orrs	r3, r2
 801074a:	d017      	beq.n	801077c <HAL_RCCEx_PeriphCLKConfig+0x19c4>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 801074c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010750:	3328      	adds	r3, #40	@ 0x28
 8010752:	2100      	movs	r1, #0
 8010754:	4618      	mov	r0, r3
 8010756:	f001 fb11 	bl	8011d7c <RCCEx_PLL3_Config>
 801075a:	4603      	mov	r3, r0
 801075c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8010760:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010764:	2b00      	cmp	r3, #0
 8010766:	d009      	beq.n	801077c <HAL_RCCEx_PeriphCLKConfig+0x19c4>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010768:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801076c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8010770:	e004      	b.n	801077c <HAL_RCCEx_PeriphCLKConfig+0x19c4>
 8010772:	bf00      	nop
 8010774:	0801e868 	.word	0x0801e868
 8010778:	58024400 	.word	0x58024400
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 801077c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010784:	2100      	movs	r1, #0
 8010786:	60b9      	str	r1, [r7, #8]
 8010788:	f003 0310 	and.w	r3, r3, #16
 801078c:	60fb      	str	r3, [r7, #12]
 801078e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8010792:	460b      	mov	r3, r1
 8010794:	4313      	orrs	r3, r2
 8010796:	d011      	beq.n	80107bc <HAL_RCCEx_PeriphCLKConfig+0x1a04>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801079c:	3328      	adds	r3, #40	@ 0x28
 801079e:	2101      	movs	r1, #1
 80107a0:	4618      	mov	r0, r3
 80107a2:	f001 faeb 	bl	8011d7c <RCCEx_PLL3_Config>
 80107a6:	4603      	mov	r3, r0
 80107a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80107ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d003      	beq.n	80107bc <HAL_RCCEx_PeriphCLKConfig+0x1a04>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80107b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80107b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80107bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80107c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107c4:	2100      	movs	r1, #0
 80107c6:	6039      	str	r1, [r7, #0]
 80107c8:	f003 0320 	and.w	r3, r3, #32
 80107cc:	607b      	str	r3, [r7, #4]
 80107ce:	e9d7 1200 	ldrd	r1, r2, [r7]
 80107d2:	460b      	mov	r3, r1
 80107d4:	4313      	orrs	r3, r2
 80107d6:	d011      	beq.n	80107fc <HAL_RCCEx_PeriphCLKConfig+0x1a44>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80107d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80107dc:	3328      	adds	r3, #40	@ 0x28
 80107de:	2102      	movs	r1, #2
 80107e0:	4618      	mov	r0, r3
 80107e2:	f001 facb 	bl	8011d7c <RCCEx_PLL3_Config>
 80107e6:	4603      	mov	r3, r0
 80107e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80107ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	d003      	beq.n	80107fc <HAL_RCCEx_PeriphCLKConfig+0x1a44>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80107f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80107f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80107fc:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8010800:	2b00      	cmp	r3, #0
 8010802:	d101      	bne.n	8010808 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
  {
    return HAL_OK;
 8010804:	2300      	movs	r3, #0
 8010806:	e000      	b.n	801080a <HAL_RCCEx_PeriphCLKConfig+0x1a52>
  }
  return HAL_ERROR;
 8010808:	2301      	movs	r3, #1
}
 801080a:	4618      	mov	r0, r3
 801080c:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8010810:	46bd      	mov	sp, r7
 8010812:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010816:	bf00      	nop

08010818 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8010818:	b580      	push	{r7, lr}
 801081a:	b090      	sub	sp, #64	@ 0x40
 801081c:	af00      	add	r7, sp, #0
 801081e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8010822:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010826:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 801082a:	430b      	orrs	r3, r1
 801082c:	f040 8094 	bne.w	8010958 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8010830:	4b9e      	ldr	r3, [pc, #632]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010834:	f003 0307 	and.w	r3, r3, #7
 8010838:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 801083a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801083c:	2b04      	cmp	r3, #4
 801083e:	f200 8087 	bhi.w	8010950 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8010842:	a201      	add	r2, pc, #4	@ (adr r2, 8010848 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8010844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010848:	0801085d 	.word	0x0801085d
 801084c:	08010885 	.word	0x08010885
 8010850:	080108ad 	.word	0x080108ad
 8010854:	08010949 	.word	0x08010949
 8010858:	080108d5 	.word	0x080108d5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801085c:	4b93      	ldr	r3, [pc, #588]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801085e:	681b      	ldr	r3, [r3, #0]
 8010860:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010864:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010868:	d108      	bne.n	801087c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801086a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801086e:	4618      	mov	r0, r3
 8010870:	f001 f810 	bl	8011894 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010876:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010878:	f000 bd45 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801087c:	2300      	movs	r3, #0
 801087e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010880:	f000 bd41 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010884:	4b89      	ldr	r3, [pc, #548]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801088c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010890:	d108      	bne.n	80108a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010892:	f107 0318 	add.w	r3, r7, #24
 8010896:	4618      	mov	r0, r3
 8010898:	f000 fd54 	bl	8011344 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801089c:	69bb      	ldr	r3, [r7, #24]
 801089e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80108a0:	f000 bd31 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80108a4:	2300      	movs	r3, #0
 80108a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80108a8:	f000 bd2d 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80108ac:	4b7f      	ldr	r3, [pc, #508]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80108ae:	681b      	ldr	r3, [r3, #0]
 80108b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80108b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80108b8:	d108      	bne.n	80108cc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80108ba:	f107 030c 	add.w	r3, r7, #12
 80108be:	4618      	mov	r0, r3
 80108c0:	f000 fe94 	bl	80115ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80108c8:	f000 bd1d 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80108cc:	2300      	movs	r3, #0
 80108ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80108d0:	f000 bd19 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80108d4:	4b75      	ldr	r3, [pc, #468]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80108d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80108d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80108dc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80108de:	4b73      	ldr	r3, [pc, #460]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	f003 0304 	and.w	r3, r3, #4
 80108e6:	2b04      	cmp	r3, #4
 80108e8:	d10c      	bne.n	8010904 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80108ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d109      	bne.n	8010904 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80108f0:	4b6e      	ldr	r3, [pc, #440]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	08db      	lsrs	r3, r3, #3
 80108f6:	f003 0303 	and.w	r3, r3, #3
 80108fa:	4a6d      	ldr	r2, [pc, #436]	@ (8010ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80108fc:	fa22 f303 	lsr.w	r3, r2, r3
 8010900:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010902:	e01f      	b.n	8010944 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010904:	4b69      	ldr	r3, [pc, #420]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801090c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010910:	d106      	bne.n	8010920 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8010912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010914:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010918:	d102      	bne.n	8010920 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801091a:	4b66      	ldr	r3, [pc, #408]	@ (8010ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 801091c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801091e:	e011      	b.n	8010944 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010920:	4b62      	ldr	r3, [pc, #392]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010928:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801092c:	d106      	bne.n	801093c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 801092e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010930:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010934:	d102      	bne.n	801093c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010936:	4b60      	ldr	r3, [pc, #384]	@ (8010ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8010938:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801093a:	e003      	b.n	8010944 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801093c:	2300      	movs	r3, #0
 801093e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010940:	f000 bce1 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010944:	f000 bcdf 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010948:	4b5c      	ldr	r3, [pc, #368]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 801094a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801094c:	f000 bcdb 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010950:	2300      	movs	r3, #0
 8010952:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010954:	f000 bcd7 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8010958:	e9d7 2300 	ldrd	r2, r3, [r7]
 801095c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8010960:	430b      	orrs	r3, r1
 8010962:	f040 80ad 	bne.w	8010ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8010966:	4b51      	ldr	r3, [pc, #324]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010968:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801096a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 801096e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010972:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010976:	d056      	beq.n	8010a26 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8010978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801097a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801097e:	f200 8090 	bhi.w	8010aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8010982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010984:	2bc0      	cmp	r3, #192	@ 0xc0
 8010986:	f000 8088 	beq.w	8010a9a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 801098a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801098c:	2bc0      	cmp	r3, #192	@ 0xc0
 801098e:	f200 8088 	bhi.w	8010aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8010992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010994:	2b80      	cmp	r3, #128	@ 0x80
 8010996:	d032      	beq.n	80109fe <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8010998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801099a:	2b80      	cmp	r3, #128	@ 0x80
 801099c:	f200 8081 	bhi.w	8010aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80109a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d003      	beq.n	80109ae <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80109a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109a8:	2b40      	cmp	r3, #64	@ 0x40
 80109aa:	d014      	beq.n	80109d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80109ac:	e079      	b.n	8010aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80109ae:	4b3f      	ldr	r3, [pc, #252]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80109b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80109ba:	d108      	bne.n	80109ce <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80109bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80109c0:	4618      	mov	r0, r3
 80109c2:	f000 ff67 	bl	8011894 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80109c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80109ca:	f000 bc9c 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80109ce:	2300      	movs	r3, #0
 80109d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80109d2:	f000 bc98 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80109d6:	4b35      	ldr	r3, [pc, #212]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80109de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80109e2:	d108      	bne.n	80109f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80109e4:	f107 0318 	add.w	r3, r7, #24
 80109e8:	4618      	mov	r0, r3
 80109ea:	f000 fcab 	bl	8011344 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80109ee:	69bb      	ldr	r3, [r7, #24]
 80109f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80109f2:	f000 bc88 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80109f6:	2300      	movs	r3, #0
 80109f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80109fa:	f000 bc84 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80109fe:	4b2b      	ldr	r3, [pc, #172]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010a06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010a0a:	d108      	bne.n	8010a1e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010a0c:	f107 030c 	add.w	r3, r7, #12
 8010a10:	4618      	mov	r0, r3
 8010a12:	f000 fdeb 	bl	80115ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010a16:	68fb      	ldr	r3, [r7, #12]
 8010a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010a1a:	f000 bc74 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010a1e:	2300      	movs	r3, #0
 8010a20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a22:	f000 bc70 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010a26:	4b21      	ldr	r3, [pc, #132]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a2a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010a2e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010a30:	4b1e      	ldr	r3, [pc, #120]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	f003 0304 	and.w	r3, r3, #4
 8010a38:	2b04      	cmp	r3, #4
 8010a3a:	d10c      	bne.n	8010a56 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8010a3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d109      	bne.n	8010a56 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010a42:	4b1a      	ldr	r3, [pc, #104]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	08db      	lsrs	r3, r3, #3
 8010a48:	f003 0303 	and.w	r3, r3, #3
 8010a4c:	4a18      	ldr	r2, [pc, #96]	@ (8010ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8010a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a54:	e01f      	b.n	8010a96 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010a56:	4b15      	ldr	r3, [pc, #84]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010a5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010a62:	d106      	bne.n	8010a72 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8010a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010a6a:	d102      	bne.n	8010a72 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010a6c:	4b11      	ldr	r3, [pc, #68]	@ (8010ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8010a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a70:	e011      	b.n	8010a96 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010a72:	4b0e      	ldr	r3, [pc, #56]	@ (8010aac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010a7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010a7e:	d106      	bne.n	8010a8e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8010a80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010a86:	d102      	bne.n	8010a8e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010a88:	4b0b      	ldr	r3, [pc, #44]	@ (8010ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8010a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a8c:	e003      	b.n	8010a96 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010a8e:	2300      	movs	r3, #0
 8010a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010a92:	f000 bc38 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010a96:	f000 bc36 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010a9a:	4b08      	ldr	r3, [pc, #32]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8010a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a9e:	f000 bc32 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010aa6:	f000 bc2e 	b.w	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010aaa:	bf00      	nop
 8010aac:	58024400 	.word	0x58024400
 8010ab0:	03d09000 	.word	0x03d09000
 8010ab4:	003d0900 	.word	0x003d0900
 8010ab8:	017d7840 	.word	0x017d7840
 8010abc:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8010ac0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010ac4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8010ac8:	430b      	orrs	r3, r1
 8010aca:	f040 809c 	bne.w	8010c06 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8010ace:	4b9e      	ldr	r3, [pc, #632]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010ad2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8010ad6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ada:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010ade:	d054      	beq.n	8010b8a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8010ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ae2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010ae6:	f200 808b 	bhi.w	8010c00 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8010aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010aec:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010af0:	f000 8083 	beq.w	8010bfa <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8010af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010af6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010afa:	f200 8081 	bhi.w	8010c00 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8010afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010b04:	d02f      	beq.n	8010b66 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8010b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010b0c:	d878      	bhi.n	8010c00 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8010b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d004      	beq.n	8010b1e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8010b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b16:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010b1a:	d012      	beq.n	8010b42 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8010b1c:	e070      	b.n	8010c00 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010b1e:	4b8a      	ldr	r3, [pc, #552]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010b26:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010b2a:	d107      	bne.n	8010b3c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010b2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010b30:	4618      	mov	r0, r3
 8010b32:	f000 feaf 	bl	8011894 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b3a:	e3e4      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010b3c:	2300      	movs	r3, #0
 8010b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b40:	e3e1      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010b42:	4b81      	ldr	r3, [pc, #516]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010b44:	681b      	ldr	r3, [r3, #0]
 8010b46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010b4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010b4e:	d107      	bne.n	8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010b50:	f107 0318 	add.w	r3, r7, #24
 8010b54:	4618      	mov	r0, r3
 8010b56:	f000 fbf5 	bl	8011344 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010b5a:	69bb      	ldr	r3, [r7, #24]
 8010b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b5e:	e3d2      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010b60:	2300      	movs	r3, #0
 8010b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b64:	e3cf      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010b66:	4b78      	ldr	r3, [pc, #480]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010b68:	681b      	ldr	r3, [r3, #0]
 8010b6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010b6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010b72:	d107      	bne.n	8010b84 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010b74:	f107 030c 	add.w	r3, r7, #12
 8010b78:	4618      	mov	r0, r3
 8010b7a:	f000 fd37 	bl	80115ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b82:	e3c0      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010b84:	2300      	movs	r3, #0
 8010b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b88:	e3bd      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010b8a:	4b6f      	ldr	r3, [pc, #444]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010b8e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010b92:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010b94:	4b6c      	ldr	r3, [pc, #432]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	f003 0304 	and.w	r3, r3, #4
 8010b9c:	2b04      	cmp	r3, #4
 8010b9e:	d10c      	bne.n	8010bba <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8010ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ba2:	2b00      	cmp	r3, #0
 8010ba4:	d109      	bne.n	8010bba <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010ba6:	4b68      	ldr	r3, [pc, #416]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	08db      	lsrs	r3, r3, #3
 8010bac:	f003 0303 	and.w	r3, r3, #3
 8010bb0:	4a66      	ldr	r2, [pc, #408]	@ (8010d4c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010bb2:	fa22 f303 	lsr.w	r3, r2, r3
 8010bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010bb8:	e01e      	b.n	8010bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010bba:	4b63      	ldr	r3, [pc, #396]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010bc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010bc6:	d106      	bne.n	8010bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8010bc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010bce:	d102      	bne.n	8010bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010bd0:	4b5f      	ldr	r3, [pc, #380]	@ (8010d50 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8010bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010bd4:	e010      	b.n	8010bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010bd6:	4b5c      	ldr	r3, [pc, #368]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010bd8:	681b      	ldr	r3, [r3, #0]
 8010bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010bde:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010be2:	d106      	bne.n	8010bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8010be4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010be6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010bea:	d102      	bne.n	8010bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010bec:	4b59      	ldr	r3, [pc, #356]	@ (8010d54 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8010bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010bf0:	e002      	b.n	8010bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010bf6:	e386      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010bf8:	e385      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010bfa:	4b57      	ldr	r3, [pc, #348]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8010bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010bfe:	e382      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8010c00:	2300      	movs	r3, #0
 8010c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c04:	e37f      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8010c06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010c0a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8010c0e:	430b      	orrs	r3, r1
 8010c10:	f040 80a7 	bne.w	8010d62 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8010c14:	4b4c      	ldr	r3, [pc, #304]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010c18:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8010c1c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010c24:	d055      	beq.n	8010cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8010c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c28:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010c2c:	f200 8096 	bhi.w	8010d5c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8010c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c32:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010c36:	f000 8084 	beq.w	8010d42 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8010c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c3c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010c40:	f200 808c 	bhi.w	8010d5c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8010c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010c4a:	d030      	beq.n	8010cae <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8010c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c4e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010c52:	f200 8083 	bhi.w	8010d5c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8010c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d004      	beq.n	8010c66 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8010c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010c62:	d012      	beq.n	8010c8a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8010c64:	e07a      	b.n	8010d5c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010c66:	4b38      	ldr	r3, [pc, #224]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010c68:	681b      	ldr	r3, [r3, #0]
 8010c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010c6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010c72:	d107      	bne.n	8010c84 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010c74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010c78:	4618      	mov	r0, r3
 8010c7a:	f000 fe0b 	bl	8011894 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c82:	e340      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010c84:	2300      	movs	r3, #0
 8010c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c88:	e33d      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010c8a:	4b2f      	ldr	r3, [pc, #188]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010c8c:	681b      	ldr	r3, [r3, #0]
 8010c8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010c92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010c96:	d107      	bne.n	8010ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010c98:	f107 0318 	add.w	r3, r7, #24
 8010c9c:	4618      	mov	r0, r3
 8010c9e:	f000 fb51 	bl	8011344 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010ca2:	69bb      	ldr	r3, [r7, #24]
 8010ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ca6:	e32e      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010ca8:	2300      	movs	r3, #0
 8010caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010cac:	e32b      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010cae:	4b26      	ldr	r3, [pc, #152]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010cb0:	681b      	ldr	r3, [r3, #0]
 8010cb2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010cb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010cba:	d107      	bne.n	8010ccc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010cbc:	f107 030c 	add.w	r3, r7, #12
 8010cc0:	4618      	mov	r0, r3
 8010cc2:	f000 fc93 	bl	80115ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010cc6:	68fb      	ldr	r3, [r7, #12]
 8010cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010cca:	e31c      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010ccc:	2300      	movs	r3, #0
 8010cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010cd0:	e319      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010cd6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010cda:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010cdc:	4b1a      	ldr	r3, [pc, #104]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	f003 0304 	and.w	r3, r3, #4
 8010ce4:	2b04      	cmp	r3, #4
 8010ce6:	d10c      	bne.n	8010d02 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8010ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d109      	bne.n	8010d02 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010cee:	4b16      	ldr	r3, [pc, #88]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	08db      	lsrs	r3, r3, #3
 8010cf4:	f003 0303 	and.w	r3, r3, #3
 8010cf8:	4a14      	ldr	r2, [pc, #80]	@ (8010d4c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8010cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d00:	e01e      	b.n	8010d40 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010d02:	4b11      	ldr	r3, [pc, #68]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010d0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010d0e:	d106      	bne.n	8010d1e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8010d10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010d16:	d102      	bne.n	8010d1e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010d18:	4b0d      	ldr	r3, [pc, #52]	@ (8010d50 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8010d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d1c:	e010      	b.n	8010d40 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8010d48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010d26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010d2a:	d106      	bne.n	8010d3a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8010d2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010d32:	d102      	bne.n	8010d3a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010d34:	4b07      	ldr	r3, [pc, #28]	@ (8010d54 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8010d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d38:	e002      	b.n	8010d40 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010d3a:	2300      	movs	r3, #0
 8010d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010d3e:	e2e2      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010d40:	e2e1      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010d42:	4b05      	ldr	r3, [pc, #20]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8010d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d46:	e2de      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010d48:	58024400 	.word	0x58024400
 8010d4c:	03d09000 	.word	0x03d09000
 8010d50:	003d0900 	.word	0x003d0900
 8010d54:	017d7840 	.word	0x017d7840
 8010d58:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d60:	e2d1      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8010d62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010d66:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8010d6a:	430b      	orrs	r3, r1
 8010d6c:	f040 809c 	bne.w	8010ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8010d70:	4b93      	ldr	r3, [pc, #588]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010d72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d74:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8010d78:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010d80:	d054      	beq.n	8010e2c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8010d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010d88:	f200 808b 	bhi.w	8010ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8010d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d8e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010d92:	f000 8083 	beq.w	8010e9c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8010d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d98:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010d9c:	f200 8081 	bhi.w	8010ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8010da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010da2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010da6:	d02f      	beq.n	8010e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8010da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010daa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010dae:	d878      	bhi.n	8010ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8010db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d004      	beq.n	8010dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8010db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010db8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010dbc:	d012      	beq.n	8010de4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8010dbe:	e070      	b.n	8010ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010dc0:	4b7f      	ldr	r3, [pc, #508]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010dc8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010dcc:	d107      	bne.n	8010dde <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010dce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	f000 fd5e 	bl	8011894 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ddc:	e293      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010dde:	2300      	movs	r3, #0
 8010de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010de2:	e290      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010de4:	4b76      	ldr	r3, [pc, #472]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010de6:	681b      	ldr	r3, [r3, #0]
 8010de8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010dec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010df0:	d107      	bne.n	8010e02 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010df2:	f107 0318 	add.w	r3, r7, #24
 8010df6:	4618      	mov	r0, r3
 8010df8:	f000 faa4 	bl	8011344 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010dfc:	69bb      	ldr	r3, [r7, #24]
 8010dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e00:	e281      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010e02:	2300      	movs	r3, #0
 8010e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e06:	e27e      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010e08:	4b6d      	ldr	r3, [pc, #436]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010e10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010e14:	d107      	bne.n	8010e26 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010e16:	f107 030c 	add.w	r3, r7, #12
 8010e1a:	4618      	mov	r0, r3
 8010e1c:	f000 fbe6 	bl	80115ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e24:	e26f      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010e26:	2300      	movs	r3, #0
 8010e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e2a:	e26c      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010e2c:	4b64      	ldr	r3, [pc, #400]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010e30:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010e34:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010e36:	4b62      	ldr	r3, [pc, #392]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010e38:	681b      	ldr	r3, [r3, #0]
 8010e3a:	f003 0304 	and.w	r3, r3, #4
 8010e3e:	2b04      	cmp	r3, #4
 8010e40:	d10c      	bne.n	8010e5c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8010e42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d109      	bne.n	8010e5c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010e48:	4b5d      	ldr	r3, [pc, #372]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010e4a:	681b      	ldr	r3, [r3, #0]
 8010e4c:	08db      	lsrs	r3, r3, #3
 8010e4e:	f003 0303 	and.w	r3, r3, #3
 8010e52:	4a5c      	ldr	r2, [pc, #368]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8010e54:	fa22 f303 	lsr.w	r3, r2, r3
 8010e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010e5a:	e01e      	b.n	8010e9a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010e5c:	4b58      	ldr	r3, [pc, #352]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010e64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010e68:	d106      	bne.n	8010e78 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8010e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010e70:	d102      	bne.n	8010e78 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010e72:	4b55      	ldr	r3, [pc, #340]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8010e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010e76:	e010      	b.n	8010e9a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010e78:	4b51      	ldr	r3, [pc, #324]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010e80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010e84:	d106      	bne.n	8010e94 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8010e86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010e8c:	d102      	bne.n	8010e94 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010e8e:	4b4f      	ldr	r3, [pc, #316]	@ (8010fcc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8010e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010e92:	e002      	b.n	8010e9a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010e94:	2300      	movs	r3, #0
 8010e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010e98:	e235      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010e9a:	e234      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010e9c:	4b4c      	ldr	r3, [pc, #304]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8010e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ea0:	e231      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010ea2:	2300      	movs	r3, #0
 8010ea4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ea6:	e22e      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8010ea8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010eac:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8010eb0:	430b      	orrs	r3, r1
 8010eb2:	f040 808f 	bne.w	8010fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8010eb6:	4b42      	ldr	r3, [pc, #264]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010eb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010eba:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8010ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8010ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ec2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010ec6:	d06b      	beq.n	8010fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8010ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010eca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010ece:	d874      	bhi.n	8010fba <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ed2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010ed6:	d056      	beq.n	8010f86 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8010ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010eda:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010ede:	d86c      	bhi.n	8010fba <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ee2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010ee6:	d03b      	beq.n	8010f60 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8010ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010eea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010eee:	d864      	bhi.n	8010fba <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ef2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010ef6:	d021      	beq.n	8010f3c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8010ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010efa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010efe:	d85c      	bhi.n	8010fba <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d004      	beq.n	8010f10 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8010f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010f0c:	d004      	beq.n	8010f18 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8010f0e:	e054      	b.n	8010fba <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8010f10:	f7fd fee4 	bl	800ecdc <HAL_RCC_GetPCLK1Freq>
 8010f14:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010f16:	e1f6      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010f18:	4b29      	ldr	r3, [pc, #164]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010f20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010f24:	d107      	bne.n	8010f36 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010f26:	f107 0318 	add.w	r3, r7, #24
 8010f2a:	4618      	mov	r0, r3
 8010f2c:	f000 fa0a 	bl	8011344 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010f30:	69fb      	ldr	r3, [r7, #28]
 8010f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f34:	e1e7      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010f36:	2300      	movs	r3, #0
 8010f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f3a:	e1e4      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010f3c:	4b20      	ldr	r3, [pc, #128]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010f44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010f48:	d107      	bne.n	8010f5a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010f4a:	f107 030c 	add.w	r3, r7, #12
 8010f4e:	4618      	mov	r0, r3
 8010f50:	f000 fb4c 	bl	80115ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8010f54:	693b      	ldr	r3, [r7, #16]
 8010f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f58:	e1d5      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010f5a:	2300      	movs	r3, #0
 8010f5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f5e:	e1d2      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010f60:	4b17      	ldr	r3, [pc, #92]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	f003 0304 	and.w	r3, r3, #4
 8010f68:	2b04      	cmp	r3, #4
 8010f6a:	d109      	bne.n	8010f80 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010f6c:	4b14      	ldr	r3, [pc, #80]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	08db      	lsrs	r3, r3, #3
 8010f72:	f003 0303 	and.w	r3, r3, #3
 8010f76:	4a13      	ldr	r2, [pc, #76]	@ (8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8010f78:	fa22 f303 	lsr.w	r3, r2, r3
 8010f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f7e:	e1c2      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010f80:	2300      	movs	r3, #0
 8010f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f84:	e1bf      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8010f86:	4b0e      	ldr	r3, [pc, #56]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010f8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010f92:	d102      	bne.n	8010f9a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8010f94:	4b0c      	ldr	r3, [pc, #48]	@ (8010fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8010f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f98:	e1b5      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010f9a:	2300      	movs	r3, #0
 8010f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f9e:	e1b2      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010fa0:	4b07      	ldr	r3, [pc, #28]	@ (8010fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010fa8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010fac:	d102      	bne.n	8010fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8010fae:	4b07      	ldr	r3, [pc, #28]	@ (8010fcc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8010fb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010fb2:	e1a8      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010fb4:	2300      	movs	r3, #0
 8010fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fb8:	e1a5      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010fba:	2300      	movs	r3, #0
 8010fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fbe:	e1a2      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010fc0:	58024400 	.word	0x58024400
 8010fc4:	03d09000 	.word	0x03d09000
 8010fc8:	003d0900 	.word	0x003d0900
 8010fcc:	017d7840 	.word	0x017d7840
 8010fd0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8010fd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010fd8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8010fdc:	430b      	orrs	r3, r1
 8010fde:	d173      	bne.n	80110c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8010fe0:	4b9c      	ldr	r3, [pc, #624]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010fe4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8010fe8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010ff0:	d02f      	beq.n	8011052 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8010ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ff4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010ff8:	d863      	bhi.n	80110c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8010ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d004      	beq.n	801100a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8011000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011002:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011006:	d012      	beq.n	801102e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8011008:	e05b      	b.n	80110c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801100a:	4b92      	ldr	r3, [pc, #584]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011012:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011016:	d107      	bne.n	8011028 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011018:	f107 0318 	add.w	r3, r7, #24
 801101c:	4618      	mov	r0, r3
 801101e:	f000 f991 	bl	8011344 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8011022:	69bb      	ldr	r3, [r7, #24]
 8011024:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011026:	e16e      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011028:	2300      	movs	r3, #0
 801102a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801102c:	e16b      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801102e:	4b89      	ldr	r3, [pc, #548]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011030:	681b      	ldr	r3, [r3, #0]
 8011032:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011036:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801103a:	d107      	bne.n	801104c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801103c:	f107 030c 	add.w	r3, r7, #12
 8011040:	4618      	mov	r0, r3
 8011042:	f000 fad3 	bl	80115ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8011046:	697b      	ldr	r3, [r7, #20]
 8011048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801104a:	e15c      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801104c:	2300      	movs	r3, #0
 801104e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011050:	e159      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8011052:	4b80      	ldr	r3, [pc, #512]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011056:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801105a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801105c:	4b7d      	ldr	r3, [pc, #500]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	f003 0304 	and.w	r3, r3, #4
 8011064:	2b04      	cmp	r3, #4
 8011066:	d10c      	bne.n	8011082 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8011068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801106a:	2b00      	cmp	r3, #0
 801106c:	d109      	bne.n	8011082 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801106e:	4b79      	ldr	r3, [pc, #484]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	08db      	lsrs	r3, r3, #3
 8011074:	f003 0303 	and.w	r3, r3, #3
 8011078:	4a77      	ldr	r2, [pc, #476]	@ (8011258 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 801107a:	fa22 f303 	lsr.w	r3, r2, r3
 801107e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011080:	e01e      	b.n	80110c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8011082:	4b74      	ldr	r3, [pc, #464]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801108a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801108e:	d106      	bne.n	801109e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8011090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011092:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011096:	d102      	bne.n	801109e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8011098:	4b70      	ldr	r3, [pc, #448]	@ (801125c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 801109a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801109c:	e010      	b.n	80110c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801109e:	4b6d      	ldr	r3, [pc, #436]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80110a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80110aa:	d106      	bne.n	80110ba <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80110ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80110b2:	d102      	bne.n	80110ba <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80110b4:	4b6a      	ldr	r3, [pc, #424]	@ (8011260 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80110b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80110b8:	e002      	b.n	80110c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80110ba:	2300      	movs	r3, #0
 80110bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80110be:	e122      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80110c0:	e121      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80110c2:	2300      	movs	r3, #0
 80110c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110c6:	e11e      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80110c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80110cc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80110d0:	430b      	orrs	r3, r1
 80110d2:	d133      	bne.n	801113c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80110d4:	4b5f      	ldr	r3, [pc, #380]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80110d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80110d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80110dc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80110de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d004      	beq.n	80110ee <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80110e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80110ea:	d012      	beq.n	8011112 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 80110ec:	e023      	b.n	8011136 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80110ee:	4b59      	ldr	r3, [pc, #356]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80110f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80110fa:	d107      	bne.n	801110c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80110fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011100:	4618      	mov	r0, r3
 8011102:	f000 fbc7 	bl	8011894 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8011106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011108:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801110a:	e0fc      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801110c:	2300      	movs	r3, #0
 801110e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011110:	e0f9      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011112:	4b50      	ldr	r3, [pc, #320]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011114:	681b      	ldr	r3, [r3, #0]
 8011116:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801111a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801111e:	d107      	bne.n	8011130 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011120:	f107 0318 	add.w	r3, r7, #24
 8011124:	4618      	mov	r0, r3
 8011126:	f000 f90d 	bl	8011344 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 801112a:	6a3b      	ldr	r3, [r7, #32]
 801112c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801112e:	e0ea      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011130:	2300      	movs	r3, #0
 8011132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011134:	e0e7      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8011136:	2300      	movs	r3, #0
 8011138:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801113a:	e0e4      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 801113c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011140:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8011144:	430b      	orrs	r3, r1
 8011146:	f040 808d 	bne.w	8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 801114a:	4b42      	ldr	r3, [pc, #264]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801114c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801114e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8011152:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8011154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011156:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801115a:	d06b      	beq.n	8011234 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 801115c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801115e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8011162:	d874      	bhi.n	801124e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8011164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011166:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801116a:	d056      	beq.n	801121a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 801116c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801116e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011172:	d86c      	bhi.n	801124e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8011174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011176:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801117a:	d03b      	beq.n	80111f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 801117c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801117e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8011182:	d864      	bhi.n	801124e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8011184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011186:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801118a:	d021      	beq.n	80111d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 801118c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801118e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011192:	d85c      	bhi.n	801124e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8011194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011196:	2b00      	cmp	r3, #0
 8011198:	d004      	beq.n	80111a4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 801119a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801119c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80111a0:	d004      	beq.n	80111ac <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80111a2:	e054      	b.n	801124e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80111a4:	f000 f8b8 	bl	8011318 <HAL_RCCEx_GetD3PCLK1Freq>
 80111a8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80111aa:	e0ac      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80111ac:	4b29      	ldr	r3, [pc, #164]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80111b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80111b8:	d107      	bne.n	80111ca <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80111ba:	f107 0318 	add.w	r3, r7, #24
 80111be:	4618      	mov	r0, r3
 80111c0:	f000 f8c0 	bl	8011344 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80111c4:	69fb      	ldr	r3, [r7, #28]
 80111c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80111c8:	e09d      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80111ca:	2300      	movs	r3, #0
 80111cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111ce:	e09a      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80111d0:	4b20      	ldr	r3, [pc, #128]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80111d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80111dc:	d107      	bne.n	80111ee <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80111de:	f107 030c 	add.w	r3, r7, #12
 80111e2:	4618      	mov	r0, r3
 80111e4:	f000 fa02 	bl	80115ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80111e8:	693b      	ldr	r3, [r7, #16]
 80111ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80111ec:	e08b      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80111ee:	2300      	movs	r3, #0
 80111f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111f2:	e088      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80111f4:	4b17      	ldr	r3, [pc, #92]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80111f6:	681b      	ldr	r3, [r3, #0]
 80111f8:	f003 0304 	and.w	r3, r3, #4
 80111fc:	2b04      	cmp	r3, #4
 80111fe:	d109      	bne.n	8011214 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011200:	4b14      	ldr	r3, [pc, #80]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	08db      	lsrs	r3, r3, #3
 8011206:	f003 0303 	and.w	r3, r3, #3
 801120a:	4a13      	ldr	r2, [pc, #76]	@ (8011258 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 801120c:	fa22 f303 	lsr.w	r3, r2, r3
 8011210:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011212:	e078      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011214:	2300      	movs	r3, #0
 8011216:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011218:	e075      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 801121a:	4b0e      	ldr	r3, [pc, #56]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011222:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011226:	d102      	bne.n	801122e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8011228:	4b0c      	ldr	r3, [pc, #48]	@ (801125c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 801122a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801122c:	e06b      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801122e:	2300      	movs	r3, #0
 8011230:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011232:	e068      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8011234:	4b07      	ldr	r3, [pc, #28]	@ (8011254 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011236:	681b      	ldr	r3, [r3, #0]
 8011238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801123c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011240:	d102      	bne.n	8011248 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8011242:	4b07      	ldr	r3, [pc, #28]	@ (8011260 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8011244:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011246:	e05e      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011248:	2300      	movs	r3, #0
 801124a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801124c:	e05b      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 801124e:	2300      	movs	r3, #0
 8011250:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011252:	e058      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8011254:	58024400 	.word	0x58024400
 8011258:	03d09000 	.word	0x03d09000
 801125c:	003d0900 	.word	0x003d0900
 8011260:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8011264:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011268:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 801126c:	430b      	orrs	r3, r1
 801126e:	d148      	bne.n	8011302 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8011270:	4b27      	ldr	r3, [pc, #156]	@ (8011310 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8011272:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011274:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8011278:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801127a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801127c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011280:	d02a      	beq.n	80112d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8011282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011284:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011288:	d838      	bhi.n	80112fc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 801128a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801128c:	2b00      	cmp	r3, #0
 801128e:	d004      	beq.n	801129a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8011290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011292:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011296:	d00d      	beq.n	80112b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8011298:	e030      	b.n	80112fc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 801129a:	4b1d      	ldr	r3, [pc, #116]	@ (8011310 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80112a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80112a6:	d102      	bne.n	80112ae <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80112a8:	4b1a      	ldr	r3, [pc, #104]	@ (8011314 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80112aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80112ac:	e02b      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80112ae:	2300      	movs	r3, #0
 80112b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80112b2:	e028      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80112b4:	4b16      	ldr	r3, [pc, #88]	@ (8011310 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80112b6:	681b      	ldr	r3, [r3, #0]
 80112b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80112bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80112c0:	d107      	bne.n	80112d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80112c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80112c6:	4618      	mov	r0, r3
 80112c8:	f000 fae4 	bl	8011894 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80112cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80112d0:	e019      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80112d2:	2300      	movs	r3, #0
 80112d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80112d6:	e016      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80112d8:	4b0d      	ldr	r3, [pc, #52]	@ (8011310 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80112e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80112e4:	d107      	bne.n	80112f6 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80112e6:	f107 0318 	add.w	r3, r7, #24
 80112ea:	4618      	mov	r0, r3
 80112ec:	f000 f82a 	bl	8011344 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80112f0:	69fb      	ldr	r3, [r7, #28]
 80112f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80112f4:	e007      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80112f6:	2300      	movs	r3, #0
 80112f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80112fa:	e004      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80112fc:	2300      	movs	r3, #0
 80112fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011300:	e001      	b.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8011302:	2300      	movs	r3, #0
 8011304:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8011306:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011308:	4618      	mov	r0, r3
 801130a:	3740      	adds	r7, #64	@ 0x40
 801130c:	46bd      	mov	sp, r7
 801130e:	bd80      	pop	{r7, pc}
 8011310:	58024400 	.word	0x58024400
 8011314:	017d7840 	.word	0x017d7840

08011318 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8011318:	b580      	push	{r7, lr}
 801131a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 801131c:	f7fd fcae 	bl	800ec7c <HAL_RCC_GetHCLKFreq>
 8011320:	4602      	mov	r2, r0
 8011322:	4b06      	ldr	r3, [pc, #24]	@ (801133c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8011324:	6a1b      	ldr	r3, [r3, #32]
 8011326:	091b      	lsrs	r3, r3, #4
 8011328:	f003 0307 	and.w	r3, r3, #7
 801132c:	4904      	ldr	r1, [pc, #16]	@ (8011340 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 801132e:	5ccb      	ldrb	r3, [r1, r3]
 8011330:	f003 031f 	and.w	r3, r3, #31
 8011334:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8011338:	4618      	mov	r0, r3
 801133a:	bd80      	pop	{r7, pc}
 801133c:	58024400 	.word	0x58024400
 8011340:	0801ebec 	.word	0x0801ebec

08011344 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8011344:	b480      	push	{r7}
 8011346:	b089      	sub	sp, #36	@ 0x24
 8011348:	af00      	add	r7, sp, #0
 801134a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801134c:	4ba1      	ldr	r3, [pc, #644]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801134e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011350:	f003 0303 	and.w	r3, r3, #3
 8011354:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8011356:	4b9f      	ldr	r3, [pc, #636]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801135a:	0b1b      	lsrs	r3, r3, #12
 801135c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011360:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8011362:	4b9c      	ldr	r3, [pc, #624]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011366:	091b      	lsrs	r3, r3, #4
 8011368:	f003 0301 	and.w	r3, r3, #1
 801136c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 801136e:	4b99      	ldr	r3, [pc, #612]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011372:	08db      	lsrs	r3, r3, #3
 8011374:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011378:	693a      	ldr	r2, [r7, #16]
 801137a:	fb02 f303 	mul.w	r3, r2, r3
 801137e:	ee07 3a90 	vmov	s15, r3
 8011382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011386:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 801138a:	697b      	ldr	r3, [r7, #20]
 801138c:	2b00      	cmp	r3, #0
 801138e:	f000 8111 	beq.w	80115b4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8011392:	69bb      	ldr	r3, [r7, #24]
 8011394:	2b02      	cmp	r3, #2
 8011396:	f000 8083 	beq.w	80114a0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 801139a:	69bb      	ldr	r3, [r7, #24]
 801139c:	2b02      	cmp	r3, #2
 801139e:	f200 80a1 	bhi.w	80114e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80113a2:	69bb      	ldr	r3, [r7, #24]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d003      	beq.n	80113b0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80113a8:	69bb      	ldr	r3, [r7, #24]
 80113aa:	2b01      	cmp	r3, #1
 80113ac:	d056      	beq.n	801145c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80113ae:	e099      	b.n	80114e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80113b0:	4b88      	ldr	r3, [pc, #544]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	f003 0320 	and.w	r3, r3, #32
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d02d      	beq.n	8011418 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80113bc:	4b85      	ldr	r3, [pc, #532]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	08db      	lsrs	r3, r3, #3
 80113c2:	f003 0303 	and.w	r3, r3, #3
 80113c6:	4a84      	ldr	r2, [pc, #528]	@ (80115d8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80113c8:	fa22 f303 	lsr.w	r3, r2, r3
 80113cc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80113ce:	68bb      	ldr	r3, [r7, #8]
 80113d0:	ee07 3a90 	vmov	s15, r3
 80113d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80113d8:	697b      	ldr	r3, [r7, #20]
 80113da:	ee07 3a90 	vmov	s15, r3
 80113de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80113e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80113e6:	4b7b      	ldr	r3, [pc, #492]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80113e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80113ee:	ee07 3a90 	vmov	s15, r3
 80113f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80113f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80113fa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80115dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80113fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011402:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011406:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801140a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801140e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011412:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011416:	e087      	b.n	8011528 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011418:	697b      	ldr	r3, [r7, #20]
 801141a:	ee07 3a90 	vmov	s15, r3
 801141e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011422:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80115e0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8011426:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801142a:	4b6a      	ldr	r3, [pc, #424]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801142c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801142e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011432:	ee07 3a90 	vmov	s15, r3
 8011436:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801143a:	ed97 6a03 	vldr	s12, [r7, #12]
 801143e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80115dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011442:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011446:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801144a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801144e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011452:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011456:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801145a:	e065      	b.n	8011528 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801145c:	697b      	ldr	r3, [r7, #20]
 801145e:	ee07 3a90 	vmov	s15, r3
 8011462:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011466:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 801146a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801146e:	4b59      	ldr	r3, [pc, #356]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011472:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011476:	ee07 3a90 	vmov	s15, r3
 801147a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801147e:	ed97 6a03 	vldr	s12, [r7, #12]
 8011482:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80115dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011486:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801148a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801148e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011492:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011496:	ee67 7a27 	vmul.f32	s15, s14, s15
 801149a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801149e:	e043      	b.n	8011528 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80114a0:	697b      	ldr	r3, [r7, #20]
 80114a2:	ee07 3a90 	vmov	s15, r3
 80114a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114aa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80115e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80114ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80114b2:	4b48      	ldr	r3, [pc, #288]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80114b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80114b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80114ba:	ee07 3a90 	vmov	s15, r3
 80114be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80114c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80114c6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80115dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80114ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80114ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80114d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80114d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80114da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80114de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80114e2:	e021      	b.n	8011528 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80114e4:	697b      	ldr	r3, [r7, #20]
 80114e6:	ee07 3a90 	vmov	s15, r3
 80114ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114ee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80114f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80114f6:	4b37      	ldr	r3, [pc, #220]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80114f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80114fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80114fe:	ee07 3a90 	vmov	s15, r3
 8011502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011506:	ed97 6a03 	vldr	s12, [r7, #12]
 801150a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80115dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801150e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011512:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801151a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801151e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011522:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011526:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8011528:	4b2a      	ldr	r3, [pc, #168]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801152a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801152c:	0a5b      	lsrs	r3, r3, #9
 801152e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011532:	ee07 3a90 	vmov	s15, r3
 8011536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801153a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801153e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011542:	edd7 6a07 	vldr	s13, [r7, #28]
 8011546:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801154a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801154e:	ee17 2a90 	vmov	r2, s15
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8011556:	4b1f      	ldr	r3, [pc, #124]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801155a:	0c1b      	lsrs	r3, r3, #16
 801155c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011560:	ee07 3a90 	vmov	s15, r3
 8011564:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011568:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801156c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011570:	edd7 6a07 	vldr	s13, [r7, #28]
 8011574:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011578:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801157c:	ee17 2a90 	vmov	r2, s15
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8011584:	4b13      	ldr	r3, [pc, #76]	@ (80115d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011588:	0e1b      	lsrs	r3, r3, #24
 801158a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801158e:	ee07 3a90 	vmov	s15, r3
 8011592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011596:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801159a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801159e:	edd7 6a07 	vldr	s13, [r7, #28]
 80115a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80115a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80115aa:	ee17 2a90 	vmov	r2, s15
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80115b2:	e008      	b.n	80115c6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	2200      	movs	r2, #0
 80115b8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	2200      	movs	r2, #0
 80115be:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	2200      	movs	r2, #0
 80115c4:	609a      	str	r2, [r3, #8]
}
 80115c6:	bf00      	nop
 80115c8:	3724      	adds	r7, #36	@ 0x24
 80115ca:	46bd      	mov	sp, r7
 80115cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115d0:	4770      	bx	lr
 80115d2:	bf00      	nop
 80115d4:	58024400 	.word	0x58024400
 80115d8:	03d09000 	.word	0x03d09000
 80115dc:	46000000 	.word	0x46000000
 80115e0:	4c742400 	.word	0x4c742400
 80115e4:	4a742400 	.word	0x4a742400
 80115e8:	4bbebc20 	.word	0x4bbebc20

080115ec <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80115ec:	b480      	push	{r7}
 80115ee:	b089      	sub	sp, #36	@ 0x24
 80115f0:	af00      	add	r7, sp, #0
 80115f2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80115f4:	4ba1      	ldr	r3, [pc, #644]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80115f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80115f8:	f003 0303 	and.w	r3, r3, #3
 80115fc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80115fe:	4b9f      	ldr	r3, [pc, #636]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011602:	0d1b      	lsrs	r3, r3, #20
 8011604:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011608:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 801160a:	4b9c      	ldr	r3, [pc, #624]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801160c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801160e:	0a1b      	lsrs	r3, r3, #8
 8011610:	f003 0301 	and.w	r3, r3, #1
 8011614:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8011616:	4b99      	ldr	r3, [pc, #612]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801161a:	08db      	lsrs	r3, r3, #3
 801161c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011620:	693a      	ldr	r2, [r7, #16]
 8011622:	fb02 f303 	mul.w	r3, r2, r3
 8011626:	ee07 3a90 	vmov	s15, r3
 801162a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801162e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8011632:	697b      	ldr	r3, [r7, #20]
 8011634:	2b00      	cmp	r3, #0
 8011636:	f000 8111 	beq.w	801185c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 801163a:	69bb      	ldr	r3, [r7, #24]
 801163c:	2b02      	cmp	r3, #2
 801163e:	f000 8083 	beq.w	8011748 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8011642:	69bb      	ldr	r3, [r7, #24]
 8011644:	2b02      	cmp	r3, #2
 8011646:	f200 80a1 	bhi.w	801178c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 801164a:	69bb      	ldr	r3, [r7, #24]
 801164c:	2b00      	cmp	r3, #0
 801164e:	d003      	beq.n	8011658 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8011650:	69bb      	ldr	r3, [r7, #24]
 8011652:	2b01      	cmp	r3, #1
 8011654:	d056      	beq.n	8011704 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8011656:	e099      	b.n	801178c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011658:	4b88      	ldr	r3, [pc, #544]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801165a:	681b      	ldr	r3, [r3, #0]
 801165c:	f003 0320 	and.w	r3, r3, #32
 8011660:	2b00      	cmp	r3, #0
 8011662:	d02d      	beq.n	80116c0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011664:	4b85      	ldr	r3, [pc, #532]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	08db      	lsrs	r3, r3, #3
 801166a:	f003 0303 	and.w	r3, r3, #3
 801166e:	4a84      	ldr	r2, [pc, #528]	@ (8011880 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8011670:	fa22 f303 	lsr.w	r3, r2, r3
 8011674:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011676:	68bb      	ldr	r3, [r7, #8]
 8011678:	ee07 3a90 	vmov	s15, r3
 801167c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011680:	697b      	ldr	r3, [r7, #20]
 8011682:	ee07 3a90 	vmov	s15, r3
 8011686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801168a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801168e:	4b7b      	ldr	r3, [pc, #492]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011696:	ee07 3a90 	vmov	s15, r3
 801169a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801169e:	ed97 6a03 	vldr	s12, [r7, #12]
 80116a2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8011884 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80116a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80116aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80116ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80116b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80116b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80116ba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80116be:	e087      	b.n	80117d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80116c0:	697b      	ldr	r3, [r7, #20]
 80116c2:	ee07 3a90 	vmov	s15, r3
 80116c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116ca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8011888 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80116ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80116d2:	4b6a      	ldr	r3, [pc, #424]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80116d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80116d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80116da:	ee07 3a90 	vmov	s15, r3
 80116de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80116e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80116e6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8011884 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80116ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80116ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80116f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80116f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80116fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80116fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011702:	e065      	b.n	80117d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011704:	697b      	ldr	r3, [r7, #20]
 8011706:	ee07 3a90 	vmov	s15, r3
 801170a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801170e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 801188c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8011712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011716:	4b59      	ldr	r3, [pc, #356]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801171a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801171e:	ee07 3a90 	vmov	s15, r3
 8011722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011726:	ed97 6a03 	vldr	s12, [r7, #12]
 801172a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8011884 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801172e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011736:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801173a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801173e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011742:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011746:	e043      	b.n	80117d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011748:	697b      	ldr	r3, [r7, #20]
 801174a:	ee07 3a90 	vmov	s15, r3
 801174e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011752:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8011890 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8011756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801175a:	4b48      	ldr	r3, [pc, #288]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801175e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011762:	ee07 3a90 	vmov	s15, r3
 8011766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801176a:	ed97 6a03 	vldr	s12, [r7, #12]
 801176e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8011884 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011772:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011776:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801177a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801177e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011786:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801178a:	e021      	b.n	80117d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801178c:	697b      	ldr	r3, [r7, #20]
 801178e:	ee07 3a90 	vmov	s15, r3
 8011792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011796:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801188c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801179a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801179e:	4b37      	ldr	r3, [pc, #220]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80117a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80117a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80117a6:	ee07 3a90 	vmov	s15, r3
 80117aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80117ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80117b2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8011884 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80117b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80117ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80117be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80117c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80117c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80117ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80117ce:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80117d0:	4b2a      	ldr	r3, [pc, #168]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80117d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80117d4:	0a5b      	lsrs	r3, r3, #9
 80117d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80117da:	ee07 3a90 	vmov	s15, r3
 80117de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80117e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80117e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80117ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80117ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80117f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80117f6:	ee17 2a90 	vmov	r2, s15
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80117fe:	4b1f      	ldr	r3, [pc, #124]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011802:	0c1b      	lsrs	r3, r3, #16
 8011804:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011808:	ee07 3a90 	vmov	s15, r3
 801180c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011810:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011814:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011818:	edd7 6a07 	vldr	s13, [r7, #28]
 801181c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011820:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011824:	ee17 2a90 	vmov	r2, s15
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 801182c:	4b13      	ldr	r3, [pc, #76]	@ (801187c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801182e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011830:	0e1b      	lsrs	r3, r3, #24
 8011832:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011836:	ee07 3a90 	vmov	s15, r3
 801183a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801183e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011842:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011846:	edd7 6a07 	vldr	s13, [r7, #28]
 801184a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801184e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011852:	ee17 2a90 	vmov	r2, s15
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 801185a:	e008      	b.n	801186e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	2200      	movs	r2, #0
 8011860:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	2200      	movs	r2, #0
 8011866:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	2200      	movs	r2, #0
 801186c:	609a      	str	r2, [r3, #8]
}
 801186e:	bf00      	nop
 8011870:	3724      	adds	r7, #36	@ 0x24
 8011872:	46bd      	mov	sp, r7
 8011874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011878:	4770      	bx	lr
 801187a:	bf00      	nop
 801187c:	58024400 	.word	0x58024400
 8011880:	03d09000 	.word	0x03d09000
 8011884:	46000000 	.word	0x46000000
 8011888:	4c742400 	.word	0x4c742400
 801188c:	4a742400 	.word	0x4a742400
 8011890:	4bbebc20 	.word	0x4bbebc20

08011894 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8011894:	b480      	push	{r7}
 8011896:	b089      	sub	sp, #36	@ 0x24
 8011898:	af00      	add	r7, sp, #0
 801189a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801189c:	4ba0      	ldr	r3, [pc, #640]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801189e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118a0:	f003 0303 	and.w	r3, r3, #3
 80118a4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80118a6:	4b9e      	ldr	r3, [pc, #632]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80118a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118aa:	091b      	lsrs	r3, r3, #4
 80118ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80118b0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80118b2:	4b9b      	ldr	r3, [pc, #620]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80118b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80118b6:	f003 0301 	and.w	r3, r3, #1
 80118ba:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80118bc:	4b98      	ldr	r3, [pc, #608]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80118be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80118c0:	08db      	lsrs	r3, r3, #3
 80118c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80118c6:	693a      	ldr	r2, [r7, #16]
 80118c8:	fb02 f303 	mul.w	r3, r2, r3
 80118cc:	ee07 3a90 	vmov	s15, r3
 80118d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118d4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80118d8:	697b      	ldr	r3, [r7, #20]
 80118da:	2b00      	cmp	r3, #0
 80118dc:	f000 8111 	beq.w	8011b02 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80118e0:	69bb      	ldr	r3, [r7, #24]
 80118e2:	2b02      	cmp	r3, #2
 80118e4:	f000 8083 	beq.w	80119ee <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80118e8:	69bb      	ldr	r3, [r7, #24]
 80118ea:	2b02      	cmp	r3, #2
 80118ec:	f200 80a1 	bhi.w	8011a32 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80118f0:	69bb      	ldr	r3, [r7, #24]
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d003      	beq.n	80118fe <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80118f6:	69bb      	ldr	r3, [r7, #24]
 80118f8:	2b01      	cmp	r3, #1
 80118fa:	d056      	beq.n	80119aa <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80118fc:	e099      	b.n	8011a32 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80118fe:	4b88      	ldr	r3, [pc, #544]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	f003 0320 	and.w	r3, r3, #32
 8011906:	2b00      	cmp	r3, #0
 8011908:	d02d      	beq.n	8011966 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801190a:	4b85      	ldr	r3, [pc, #532]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801190c:	681b      	ldr	r3, [r3, #0]
 801190e:	08db      	lsrs	r3, r3, #3
 8011910:	f003 0303 	and.w	r3, r3, #3
 8011914:	4a83      	ldr	r2, [pc, #524]	@ (8011b24 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8011916:	fa22 f303 	lsr.w	r3, r2, r3
 801191a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801191c:	68bb      	ldr	r3, [r7, #8]
 801191e:	ee07 3a90 	vmov	s15, r3
 8011922:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011926:	697b      	ldr	r3, [r7, #20]
 8011928:	ee07 3a90 	vmov	s15, r3
 801192c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011930:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011934:	4b7a      	ldr	r3, [pc, #488]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011938:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801193c:	ee07 3a90 	vmov	s15, r3
 8011940:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011944:	ed97 6a03 	vldr	s12, [r7, #12]
 8011948:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8011b28 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801194c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011950:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011954:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011958:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801195c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011960:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011964:	e087      	b.n	8011a76 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011966:	697b      	ldr	r3, [r7, #20]
 8011968:	ee07 3a90 	vmov	s15, r3
 801196c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011970:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8011b2c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011974:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011978:	4b69      	ldr	r3, [pc, #420]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801197a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801197c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011980:	ee07 3a90 	vmov	s15, r3
 8011984:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011988:	ed97 6a03 	vldr	s12, [r7, #12]
 801198c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8011b28 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011990:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011994:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011998:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801199c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80119a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80119a4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80119a8:	e065      	b.n	8011a76 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80119aa:	697b      	ldr	r3, [r7, #20]
 80119ac:	ee07 3a90 	vmov	s15, r3
 80119b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80119b4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80119b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80119bc:	4b58      	ldr	r3, [pc, #352]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80119be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80119c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80119c4:	ee07 3a90 	vmov	s15, r3
 80119c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80119cc:	ed97 6a03 	vldr	s12, [r7, #12]
 80119d0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8011b28 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80119d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80119d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80119dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80119e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80119e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80119e8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80119ec:	e043      	b.n	8011a76 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80119ee:	697b      	ldr	r3, [r7, #20]
 80119f0:	ee07 3a90 	vmov	s15, r3
 80119f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80119f8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8011b34 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80119fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011a00:	4b47      	ldr	r3, [pc, #284]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011a04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011a08:	ee07 3a90 	vmov	s15, r3
 8011a0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011a10:	ed97 6a03 	vldr	s12, [r7, #12]
 8011a14:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8011b28 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011a18:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011a1c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011a20:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011a24:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011a28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a2c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011a30:	e021      	b.n	8011a76 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011a32:	697b      	ldr	r3, [r7, #20]
 8011a34:	ee07 3a90 	vmov	s15, r3
 8011a38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a3c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8011b2c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011a40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011a44:	4b36      	ldr	r3, [pc, #216]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011a48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011a4c:	ee07 3a90 	vmov	s15, r3
 8011a50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011a54:	ed97 6a03 	vldr	s12, [r7, #12]
 8011a58:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8011b28 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011a5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011a60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011a64:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011a68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011a6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a70:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011a74:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8011a76:	4b2a      	ldr	r3, [pc, #168]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011a7a:	0a5b      	lsrs	r3, r3, #9
 8011a7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a80:	ee07 3a90 	vmov	s15, r3
 8011a84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a88:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011a8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011a90:	edd7 6a07 	vldr	s13, [r7, #28]
 8011a94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011a98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011a9c:	ee17 2a90 	vmov	r2, s15
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8011aa4:	4b1e      	ldr	r3, [pc, #120]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011aa8:	0c1b      	lsrs	r3, r3, #16
 8011aaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011aae:	ee07 3a90 	vmov	s15, r3
 8011ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011ab6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011aba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011abe:	edd7 6a07 	vldr	s13, [r7, #28]
 8011ac2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011ac6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011aca:	ee17 2a90 	vmov	r2, s15
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8011ad2:	4b13      	ldr	r3, [pc, #76]	@ (8011b20 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ad6:	0e1b      	lsrs	r3, r3, #24
 8011ad8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011adc:	ee07 3a90 	vmov	s15, r3
 8011ae0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011ae4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011ae8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011aec:	edd7 6a07 	vldr	s13, [r7, #28]
 8011af0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011af4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011af8:	ee17 2a90 	vmov	r2, s15
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8011b00:	e008      	b.n	8011b14 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	2200      	movs	r2, #0
 8011b06:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	2200      	movs	r2, #0
 8011b0c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	2200      	movs	r2, #0
 8011b12:	609a      	str	r2, [r3, #8]
}
 8011b14:	bf00      	nop
 8011b16:	3724      	adds	r7, #36	@ 0x24
 8011b18:	46bd      	mov	sp, r7
 8011b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b1e:	4770      	bx	lr
 8011b20:	58024400 	.word	0x58024400
 8011b24:	03d09000 	.word	0x03d09000
 8011b28:	46000000 	.word	0x46000000
 8011b2c:	4c742400 	.word	0x4c742400
 8011b30:	4a742400 	.word	0x4a742400
 8011b34:	4bbebc20 	.word	0x4bbebc20

08011b38 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8011b38:	b580      	push	{r7, lr}
 8011b3a:	b084      	sub	sp, #16
 8011b3c:	af00      	add	r7, sp, #0
 8011b3e:	6078      	str	r0, [r7, #4]
 8011b40:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011b42:	2300      	movs	r3, #0
 8011b44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d003      	beq.n	8011b56 <RCCEx_PLL2_Config+0x1e>
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	2b3f      	cmp	r3, #63	@ 0x3f
 8011b54:	d904      	bls.n	8011b60 <RCCEx_PLL2_Config+0x28>
 8011b56:	f640 6172 	movw	r1, #3698	@ 0xe72
 8011b5a:	4885      	ldr	r0, [pc, #532]	@ (8011d70 <RCCEx_PLL2_Config+0x238>)
 8011b5c:	f7f1 fbde 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	685b      	ldr	r3, [r3, #4]
 8011b64:	2b03      	cmp	r3, #3
 8011b66:	d904      	bls.n	8011b72 <RCCEx_PLL2_Config+0x3a>
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	685b      	ldr	r3, [r3, #4]
 8011b6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011b70:	d904      	bls.n	8011b7c <RCCEx_PLL2_Config+0x44>
 8011b72:	f640 6173 	movw	r1, #3699	@ 0xe73
 8011b76:	487e      	ldr	r0, [pc, #504]	@ (8011d70 <RCCEx_PLL2_Config+0x238>)
 8011b78:	f7f1 fbd0 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	689b      	ldr	r3, [r3, #8]
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d003      	beq.n	8011b8c <RCCEx_PLL2_Config+0x54>
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	689b      	ldr	r3, [r3, #8]
 8011b88:	2b80      	cmp	r3, #128	@ 0x80
 8011b8a:	d904      	bls.n	8011b96 <RCCEx_PLL2_Config+0x5e>
 8011b8c:	f640 6174 	movw	r1, #3700	@ 0xe74
 8011b90:	4877      	ldr	r0, [pc, #476]	@ (8011d70 <RCCEx_PLL2_Config+0x238>)
 8011b92:	f7f1 fbc3 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	691b      	ldr	r3, [r3, #16]
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d003      	beq.n	8011ba6 <RCCEx_PLL2_Config+0x6e>
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	691b      	ldr	r3, [r3, #16]
 8011ba2:	2b80      	cmp	r3, #128	@ 0x80
 8011ba4:	d904      	bls.n	8011bb0 <RCCEx_PLL2_Config+0x78>
 8011ba6:	f640 6175 	movw	r1, #3701	@ 0xe75
 8011baa:	4871      	ldr	r0, [pc, #452]	@ (8011d70 <RCCEx_PLL2_Config+0x238>)
 8011bac:	f7f1 fbb6 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	68db      	ldr	r3, [r3, #12]
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d003      	beq.n	8011bc0 <RCCEx_PLL2_Config+0x88>
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	68db      	ldr	r3, [r3, #12]
 8011bbc:	2b80      	cmp	r3, #128	@ 0x80
 8011bbe:	d904      	bls.n	8011bca <RCCEx_PLL2_Config+0x92>
 8011bc0:	f640 6176 	movw	r1, #3702	@ 0xe76
 8011bc4:	486a      	ldr	r0, [pc, #424]	@ (8011d70 <RCCEx_PLL2_Config+0x238>)
 8011bc6:	f7f1 fba9 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	695b      	ldr	r3, [r3, #20]
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d010      	beq.n	8011bf4 <RCCEx_PLL2_Config+0xbc>
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	695b      	ldr	r3, [r3, #20]
 8011bd6:	2b40      	cmp	r3, #64	@ 0x40
 8011bd8:	d00c      	beq.n	8011bf4 <RCCEx_PLL2_Config+0xbc>
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	695b      	ldr	r3, [r3, #20]
 8011bde:	2b80      	cmp	r3, #128	@ 0x80
 8011be0:	d008      	beq.n	8011bf4 <RCCEx_PLL2_Config+0xbc>
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	695b      	ldr	r3, [r3, #20]
 8011be6:	2bc0      	cmp	r3, #192	@ 0xc0
 8011be8:	d004      	beq.n	8011bf4 <RCCEx_PLL2_Config+0xbc>
 8011bea:	f640 6177 	movw	r1, #3703	@ 0xe77
 8011bee:	4860      	ldr	r0, [pc, #384]	@ (8011d70 <RCCEx_PLL2_Config+0x238>)
 8011bf0:	f7f1 fb94 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	699b      	ldr	r3, [r3, #24]
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d008      	beq.n	8011c0e <RCCEx_PLL2_Config+0xd6>
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	699b      	ldr	r3, [r3, #24]
 8011c00:	2b20      	cmp	r3, #32
 8011c02:	d004      	beq.n	8011c0e <RCCEx_PLL2_Config+0xd6>
 8011c04:	f640 6178 	movw	r1, #3704	@ 0xe78
 8011c08:	4859      	ldr	r0, [pc, #356]	@ (8011d70 <RCCEx_PLL2_Config+0x238>)
 8011c0a:	f7f1 fb87 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	69db      	ldr	r3, [r3, #28]
 8011c12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011c16:	d304      	bcc.n	8011c22 <RCCEx_PLL2_Config+0xea>
 8011c18:	f640 6179 	movw	r1, #3705	@ 0xe79
 8011c1c:	4854      	ldr	r0, [pc, #336]	@ (8011d70 <RCCEx_PLL2_Config+0x238>)
 8011c1e:	f7f1 fb7d 	bl	800331c <assert_failed>

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011c22:	4b54      	ldr	r3, [pc, #336]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c26:	f003 0303 	and.w	r3, r3, #3
 8011c2a:	2b03      	cmp	r3, #3
 8011c2c:	d101      	bne.n	8011c32 <RCCEx_PLL2_Config+0xfa>
  {
    return HAL_ERROR;
 8011c2e:	2301      	movs	r3, #1
 8011c30:	e099      	b.n	8011d66 <RCCEx_PLL2_Config+0x22e>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8011c32:	4b50      	ldr	r3, [pc, #320]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011c34:	681b      	ldr	r3, [r3, #0]
 8011c36:	4a4f      	ldr	r2, [pc, #316]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011c38:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011c3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011c3e:	f7f2 fe95 	bl	800496c <HAL_GetTick>
 8011c42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011c44:	e008      	b.n	8011c58 <RCCEx_PLL2_Config+0x120>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011c46:	f7f2 fe91 	bl	800496c <HAL_GetTick>
 8011c4a:	4602      	mov	r2, r0
 8011c4c:	68bb      	ldr	r3, [r7, #8]
 8011c4e:	1ad3      	subs	r3, r2, r3
 8011c50:	2b02      	cmp	r3, #2
 8011c52:	d901      	bls.n	8011c58 <RCCEx_PLL2_Config+0x120>
      {
        return HAL_TIMEOUT;
 8011c54:	2303      	movs	r3, #3
 8011c56:	e086      	b.n	8011d66 <RCCEx_PLL2_Config+0x22e>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011c58:	4b46      	ldr	r3, [pc, #280]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011c60:	2b00      	cmp	r3, #0
 8011c62:	d1f0      	bne.n	8011c46 <RCCEx_PLL2_Config+0x10e>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8011c64:	4b43      	ldr	r3, [pc, #268]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c68:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	031b      	lsls	r3, r3, #12
 8011c72:	4940      	ldr	r1, [pc, #256]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011c74:	4313      	orrs	r3, r2
 8011c76:	628b      	str	r3, [r1, #40]	@ 0x28
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	685b      	ldr	r3, [r3, #4]
 8011c7c:	3b01      	subs	r3, #1
 8011c7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	689b      	ldr	r3, [r3, #8]
 8011c86:	3b01      	subs	r3, #1
 8011c88:	025b      	lsls	r3, r3, #9
 8011c8a:	b29b      	uxth	r3, r3
 8011c8c:	431a      	orrs	r2, r3
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	68db      	ldr	r3, [r3, #12]
 8011c92:	3b01      	subs	r3, #1
 8011c94:	041b      	lsls	r3, r3, #16
 8011c96:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011c9a:	431a      	orrs	r2, r3
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	691b      	ldr	r3, [r3, #16]
 8011ca0:	3b01      	subs	r3, #1
 8011ca2:	061b      	lsls	r3, r3, #24
 8011ca4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011ca8:	4932      	ldr	r1, [pc, #200]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011caa:	4313      	orrs	r3, r2
 8011cac:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8011cae:	4b31      	ldr	r3, [pc, #196]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011cb2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	695b      	ldr	r3, [r3, #20]
 8011cba:	492e      	ldr	r1, [pc, #184]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011cbc:	4313      	orrs	r3, r2
 8011cbe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8011cc0:	4b2c      	ldr	r3, [pc, #176]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011cc4:	f023 0220 	bic.w	r2, r3, #32
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	699b      	ldr	r3, [r3, #24]
 8011ccc:	4929      	ldr	r1, [pc, #164]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011cce:	4313      	orrs	r3, r2
 8011cd0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8011cd2:	4b28      	ldr	r3, [pc, #160]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011cd6:	4a27      	ldr	r2, [pc, #156]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011cd8:	f023 0310 	bic.w	r3, r3, #16
 8011cdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8011cde:	4b25      	ldr	r3, [pc, #148]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011ce0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011ce2:	4b25      	ldr	r3, [pc, #148]	@ (8011d78 <RCCEx_PLL2_Config+0x240>)
 8011ce4:	4013      	ands	r3, r2
 8011ce6:	687a      	ldr	r2, [r7, #4]
 8011ce8:	69d2      	ldr	r2, [r2, #28]
 8011cea:	00d2      	lsls	r2, r2, #3
 8011cec:	4921      	ldr	r1, [pc, #132]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011cee:	4313      	orrs	r3, r2
 8011cf0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8011cf2:	4b20      	ldr	r3, [pc, #128]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011cf6:	4a1f      	ldr	r2, [pc, #124]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011cf8:	f043 0310 	orr.w	r3, r3, #16
 8011cfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011cfe:	683b      	ldr	r3, [r7, #0]
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d106      	bne.n	8011d12 <RCCEx_PLL2_Config+0x1da>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8011d04:	4b1b      	ldr	r3, [pc, #108]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d08:	4a1a      	ldr	r2, [pc, #104]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011d0a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011d0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011d10:	e00f      	b.n	8011d32 <RCCEx_PLL2_Config+0x1fa>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011d12:	683b      	ldr	r3, [r7, #0]
 8011d14:	2b01      	cmp	r3, #1
 8011d16:	d106      	bne.n	8011d26 <RCCEx_PLL2_Config+0x1ee>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8011d18:	4b16      	ldr	r3, [pc, #88]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d1c:	4a15      	ldr	r2, [pc, #84]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011d1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011d22:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011d24:	e005      	b.n	8011d32 <RCCEx_PLL2_Config+0x1fa>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8011d26:	4b13      	ldr	r3, [pc, #76]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d2a:	4a12      	ldr	r2, [pc, #72]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011d2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011d30:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8011d32:	4b10      	ldr	r3, [pc, #64]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011d34:	681b      	ldr	r3, [r3, #0]
 8011d36:	4a0f      	ldr	r2, [pc, #60]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011d38:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011d3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011d3e:	f7f2 fe15 	bl	800496c <HAL_GetTick>
 8011d42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011d44:	e008      	b.n	8011d58 <RCCEx_PLL2_Config+0x220>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011d46:	f7f2 fe11 	bl	800496c <HAL_GetTick>
 8011d4a:	4602      	mov	r2, r0
 8011d4c:	68bb      	ldr	r3, [r7, #8]
 8011d4e:	1ad3      	subs	r3, r2, r3
 8011d50:	2b02      	cmp	r3, #2
 8011d52:	d901      	bls.n	8011d58 <RCCEx_PLL2_Config+0x220>
      {
        return HAL_TIMEOUT;
 8011d54:	2303      	movs	r3, #3
 8011d56:	e006      	b.n	8011d66 <RCCEx_PLL2_Config+0x22e>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011d58:	4b06      	ldr	r3, [pc, #24]	@ (8011d74 <RCCEx_PLL2_Config+0x23c>)
 8011d5a:	681b      	ldr	r3, [r3, #0]
 8011d5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d0f0      	beq.n	8011d46 <RCCEx_PLL2_Config+0x20e>
    }

  }


  return status;
 8011d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d66:	4618      	mov	r0, r3
 8011d68:	3710      	adds	r7, #16
 8011d6a:	46bd      	mov	sp, r7
 8011d6c:	bd80      	pop	{r7, pc}
 8011d6e:	bf00      	nop
 8011d70:	0801e868 	.word	0x0801e868
 8011d74:	58024400 	.word	0x58024400
 8011d78:	ffff0007 	.word	0xffff0007

08011d7c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b084      	sub	sp, #16
 8011d80:	af00      	add	r7, sp, #0
 8011d82:	6078      	str	r0, [r7, #4]
 8011d84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011d86:	2300      	movs	r3, #0
 8011d88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	2b00      	cmp	r3, #0
 8011d90:	d003      	beq.n	8011d9a <RCCEx_PLL3_Config+0x1e>
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	2b3f      	cmp	r3, #63	@ 0x3f
 8011d98:	d904      	bls.n	8011da4 <RCCEx_PLL3_Config+0x28>
 8011d9a:	f640 61da 	movw	r1, #3802	@ 0xeda
 8011d9e:	4887      	ldr	r0, [pc, #540]	@ (8011fbc <RCCEx_PLL3_Config+0x240>)
 8011da0:	f7f1 fabc 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	685b      	ldr	r3, [r3, #4]
 8011da8:	2b03      	cmp	r3, #3
 8011daa:	d904      	bls.n	8011db6 <RCCEx_PLL3_Config+0x3a>
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	685b      	ldr	r3, [r3, #4]
 8011db0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011db4:	d904      	bls.n	8011dc0 <RCCEx_PLL3_Config+0x44>
 8011db6:	f640 61db 	movw	r1, #3803	@ 0xedb
 8011dba:	4880      	ldr	r0, [pc, #512]	@ (8011fbc <RCCEx_PLL3_Config+0x240>)
 8011dbc:	f7f1 faae 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	689b      	ldr	r3, [r3, #8]
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d003      	beq.n	8011dd0 <RCCEx_PLL3_Config+0x54>
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	689b      	ldr	r3, [r3, #8]
 8011dcc:	2b80      	cmp	r3, #128	@ 0x80
 8011dce:	d904      	bls.n	8011dda <RCCEx_PLL3_Config+0x5e>
 8011dd0:	f640 61dc 	movw	r1, #3804	@ 0xedc
 8011dd4:	4879      	ldr	r0, [pc, #484]	@ (8011fbc <RCCEx_PLL3_Config+0x240>)
 8011dd6:	f7f1 faa1 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	691b      	ldr	r3, [r3, #16]
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d003      	beq.n	8011dea <RCCEx_PLL3_Config+0x6e>
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	691b      	ldr	r3, [r3, #16]
 8011de6:	2b80      	cmp	r3, #128	@ 0x80
 8011de8:	d904      	bls.n	8011df4 <RCCEx_PLL3_Config+0x78>
 8011dea:	f640 61dd 	movw	r1, #3805	@ 0xedd
 8011dee:	4873      	ldr	r0, [pc, #460]	@ (8011fbc <RCCEx_PLL3_Config+0x240>)
 8011df0:	f7f1 fa94 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	68db      	ldr	r3, [r3, #12]
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d003      	beq.n	8011e04 <RCCEx_PLL3_Config+0x88>
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	68db      	ldr	r3, [r3, #12]
 8011e00:	2b80      	cmp	r3, #128	@ 0x80
 8011e02:	d904      	bls.n	8011e0e <RCCEx_PLL3_Config+0x92>
 8011e04:	f640 61de 	movw	r1, #3806	@ 0xede
 8011e08:	486c      	ldr	r0, [pc, #432]	@ (8011fbc <RCCEx_PLL3_Config+0x240>)
 8011e0a:	f7f1 fa87 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	695b      	ldr	r3, [r3, #20]
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	d013      	beq.n	8011e3e <RCCEx_PLL3_Config+0xc2>
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	695b      	ldr	r3, [r3, #20]
 8011e1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011e1e:	d00e      	beq.n	8011e3e <RCCEx_PLL3_Config+0xc2>
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	695b      	ldr	r3, [r3, #20]
 8011e24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011e28:	d009      	beq.n	8011e3e <RCCEx_PLL3_Config+0xc2>
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	695b      	ldr	r3, [r3, #20]
 8011e2e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8011e32:	d004      	beq.n	8011e3e <RCCEx_PLL3_Config+0xc2>
 8011e34:	f640 61df 	movw	r1, #3807	@ 0xedf
 8011e38:	4860      	ldr	r0, [pc, #384]	@ (8011fbc <RCCEx_PLL3_Config+0x240>)
 8011e3a:	f7f1 fa6f 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	699b      	ldr	r3, [r3, #24]
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	d009      	beq.n	8011e5a <RCCEx_PLL3_Config+0xde>
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	699b      	ldr	r3, [r3, #24]
 8011e4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011e4e:	d004      	beq.n	8011e5a <RCCEx_PLL3_Config+0xde>
 8011e50:	f44f 616e 	mov.w	r1, #3808	@ 0xee0
 8011e54:	4859      	ldr	r0, [pc, #356]	@ (8011fbc <RCCEx_PLL3_Config+0x240>)
 8011e56:	f7f1 fa61 	bl	800331c <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	69db      	ldr	r3, [r3, #28]
 8011e5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011e62:	d304      	bcc.n	8011e6e <RCCEx_PLL3_Config+0xf2>
 8011e64:	f640 61e1 	movw	r1, #3809	@ 0xee1
 8011e68:	4854      	ldr	r0, [pc, #336]	@ (8011fbc <RCCEx_PLL3_Config+0x240>)
 8011e6a:	f7f1 fa57 	bl	800331c <assert_failed>

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011e6e:	4b54      	ldr	r3, [pc, #336]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011e72:	f003 0303 	and.w	r3, r3, #3
 8011e76:	2b03      	cmp	r3, #3
 8011e78:	d101      	bne.n	8011e7e <RCCEx_PLL3_Config+0x102>
  {
    return HAL_ERROR;
 8011e7a:	2301      	movs	r3, #1
 8011e7c:	e099      	b.n	8011fb2 <RCCEx_PLL3_Config+0x236>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8011e7e:	4b50      	ldr	r3, [pc, #320]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011e80:	681b      	ldr	r3, [r3, #0]
 8011e82:	4a4f      	ldr	r2, [pc, #316]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011e84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011e88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011e8a:	f7f2 fd6f 	bl	800496c <HAL_GetTick>
 8011e8e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011e90:	e008      	b.n	8011ea4 <RCCEx_PLL3_Config+0x128>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011e92:	f7f2 fd6b 	bl	800496c <HAL_GetTick>
 8011e96:	4602      	mov	r2, r0
 8011e98:	68bb      	ldr	r3, [r7, #8]
 8011e9a:	1ad3      	subs	r3, r2, r3
 8011e9c:	2b02      	cmp	r3, #2
 8011e9e:	d901      	bls.n	8011ea4 <RCCEx_PLL3_Config+0x128>
      {
        return HAL_TIMEOUT;
 8011ea0:	2303      	movs	r3, #3
 8011ea2:	e086      	b.n	8011fb2 <RCCEx_PLL3_Config+0x236>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011ea4:	4b46      	ldr	r3, [pc, #280]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d1f0      	bne.n	8011e92 <RCCEx_PLL3_Config+0x116>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8011eb0:	4b43      	ldr	r3, [pc, #268]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011eb4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	051b      	lsls	r3, r3, #20
 8011ebe:	4940      	ldr	r1, [pc, #256]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011ec0:	4313      	orrs	r3, r2
 8011ec2:	628b      	str	r3, [r1, #40]	@ 0x28
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	685b      	ldr	r3, [r3, #4]
 8011ec8:	3b01      	subs	r3, #1
 8011eca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	689b      	ldr	r3, [r3, #8]
 8011ed2:	3b01      	subs	r3, #1
 8011ed4:	025b      	lsls	r3, r3, #9
 8011ed6:	b29b      	uxth	r3, r3
 8011ed8:	431a      	orrs	r2, r3
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	68db      	ldr	r3, [r3, #12]
 8011ede:	3b01      	subs	r3, #1
 8011ee0:	041b      	lsls	r3, r3, #16
 8011ee2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011ee6:	431a      	orrs	r2, r3
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	691b      	ldr	r3, [r3, #16]
 8011eec:	3b01      	subs	r3, #1
 8011eee:	061b      	lsls	r3, r3, #24
 8011ef0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011ef4:	4932      	ldr	r1, [pc, #200]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011ef6:	4313      	orrs	r3, r2
 8011ef8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8011efa:	4b31      	ldr	r3, [pc, #196]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011efe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	695b      	ldr	r3, [r3, #20]
 8011f06:	492e      	ldr	r1, [pc, #184]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f08:	4313      	orrs	r3, r2
 8011f0a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8011f0c:	4b2c      	ldr	r3, [pc, #176]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f10:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	699b      	ldr	r3, [r3, #24]
 8011f18:	4929      	ldr	r1, [pc, #164]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f1a:	4313      	orrs	r3, r2
 8011f1c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8011f1e:	4b28      	ldr	r3, [pc, #160]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f22:	4a27      	ldr	r2, [pc, #156]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011f28:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8011f2a:	4b25      	ldr	r3, [pc, #148]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011f2e:	4b25      	ldr	r3, [pc, #148]	@ (8011fc4 <RCCEx_PLL3_Config+0x248>)
 8011f30:	4013      	ands	r3, r2
 8011f32:	687a      	ldr	r2, [r7, #4]
 8011f34:	69d2      	ldr	r2, [r2, #28]
 8011f36:	00d2      	lsls	r2, r2, #3
 8011f38:	4921      	ldr	r1, [pc, #132]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f3a:	4313      	orrs	r3, r2
 8011f3c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8011f3e:	4b20      	ldr	r3, [pc, #128]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f42:	4a1f      	ldr	r2, [pc, #124]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011f48:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011f4a:	683b      	ldr	r3, [r7, #0]
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d106      	bne.n	8011f5e <RCCEx_PLL3_Config+0x1e2>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8011f50:	4b1b      	ldr	r3, [pc, #108]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f54:	4a1a      	ldr	r2, [pc, #104]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f56:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8011f5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011f5c:	e00f      	b.n	8011f7e <RCCEx_PLL3_Config+0x202>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011f5e:	683b      	ldr	r3, [r7, #0]
 8011f60:	2b01      	cmp	r3, #1
 8011f62:	d106      	bne.n	8011f72 <RCCEx_PLL3_Config+0x1f6>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8011f64:	4b16      	ldr	r3, [pc, #88]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f68:	4a15      	ldr	r2, [pc, #84]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f6a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8011f6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011f70:	e005      	b.n	8011f7e <RCCEx_PLL3_Config+0x202>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8011f72:	4b13      	ldr	r3, [pc, #76]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f76:	4a12      	ldr	r2, [pc, #72]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f78:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8011f7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8011f7e:	4b10      	ldr	r3, [pc, #64]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f80:	681b      	ldr	r3, [r3, #0]
 8011f82:	4a0f      	ldr	r2, [pc, #60]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011f84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011f88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011f8a:	f7f2 fcef 	bl	800496c <HAL_GetTick>
 8011f8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011f90:	e008      	b.n	8011fa4 <RCCEx_PLL3_Config+0x228>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011f92:	f7f2 fceb 	bl	800496c <HAL_GetTick>
 8011f96:	4602      	mov	r2, r0
 8011f98:	68bb      	ldr	r3, [r7, #8]
 8011f9a:	1ad3      	subs	r3, r2, r3
 8011f9c:	2b02      	cmp	r3, #2
 8011f9e:	d901      	bls.n	8011fa4 <RCCEx_PLL3_Config+0x228>
      {
        return HAL_TIMEOUT;
 8011fa0:	2303      	movs	r3, #3
 8011fa2:	e006      	b.n	8011fb2 <RCCEx_PLL3_Config+0x236>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011fa4:	4b06      	ldr	r3, [pc, #24]	@ (8011fc0 <RCCEx_PLL3_Config+0x244>)
 8011fa6:	681b      	ldr	r3, [r3, #0]
 8011fa8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d0f0      	beq.n	8011f92 <RCCEx_PLL3_Config+0x216>
    }

  }


  return status;
 8011fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	3710      	adds	r7, #16
 8011fb6:	46bd      	mov	sp, r7
 8011fb8:	bd80      	pop	{r7, pc}
 8011fba:	bf00      	nop
 8011fbc:	0801e868 	.word	0x0801e868
 8011fc0:	58024400 	.word	0x58024400
 8011fc4:	ffff0007 	.word	0xffff0007

08011fc8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8011fc8:	b580      	push	{r7, lr}
 8011fca:	b084      	sub	sp, #16
 8011fcc:	af00      	add	r7, sp, #0
 8011fce:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d101      	bne.n	8011fda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8011fd6:	2301      	movs	r3, #1
 8011fd8:	e2c2      	b.n	8012560 <HAL_SPI_Init+0x598>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	681b      	ldr	r3, [r3, #0]
 8011fde:	4a62      	ldr	r2, [pc, #392]	@ (8012168 <HAL_SPI_Init+0x1a0>)
 8011fe0:	4293      	cmp	r3, r2
 8011fe2:	d01c      	beq.n	801201e <HAL_SPI_Init+0x56>
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	681b      	ldr	r3, [r3, #0]
 8011fe8:	4a60      	ldr	r2, [pc, #384]	@ (801216c <HAL_SPI_Init+0x1a4>)
 8011fea:	4293      	cmp	r3, r2
 8011fec:	d017      	beq.n	801201e <HAL_SPI_Init+0x56>
 8011fee:	687b      	ldr	r3, [r7, #4]
 8011ff0:	681b      	ldr	r3, [r3, #0]
 8011ff2:	4a5f      	ldr	r2, [pc, #380]	@ (8012170 <HAL_SPI_Init+0x1a8>)
 8011ff4:	4293      	cmp	r3, r2
 8011ff6:	d012      	beq.n	801201e <HAL_SPI_Init+0x56>
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	681b      	ldr	r3, [r3, #0]
 8011ffc:	4a5d      	ldr	r2, [pc, #372]	@ (8012174 <HAL_SPI_Init+0x1ac>)
 8011ffe:	4293      	cmp	r3, r2
 8012000:	d00d      	beq.n	801201e <HAL_SPI_Init+0x56>
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	681b      	ldr	r3, [r3, #0]
 8012006:	4a5c      	ldr	r2, [pc, #368]	@ (8012178 <HAL_SPI_Init+0x1b0>)
 8012008:	4293      	cmp	r3, r2
 801200a:	d008      	beq.n	801201e <HAL_SPI_Init+0x56>
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	681b      	ldr	r3, [r3, #0]
 8012010:	4a5a      	ldr	r2, [pc, #360]	@ (801217c <HAL_SPI_Init+0x1b4>)
 8012012:	4293      	cmp	r3, r2
 8012014:	d003      	beq.n	801201e <HAL_SPI_Init+0x56>
 8012016:	21fe      	movs	r1, #254	@ 0xfe
 8012018:	4859      	ldr	r0, [pc, #356]	@ (8012180 <HAL_SPI_Init+0x1b8>)
 801201a:	f7f1 f97f 	bl	800331c <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	685b      	ldr	r3, [r3, #4]
 8012022:	2b00      	cmp	r3, #0
 8012024:	d008      	beq.n	8012038 <HAL_SPI_Init+0x70>
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	685b      	ldr	r3, [r3, #4]
 801202a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801202e:	d003      	beq.n	8012038 <HAL_SPI_Init+0x70>
 8012030:	21ff      	movs	r1, #255	@ 0xff
 8012032:	4853      	ldr	r0, [pc, #332]	@ (8012180 <HAL_SPI_Init+0x1b8>)
 8012034:	f7f1 f972 	bl	800331c <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	689b      	ldr	r3, [r3, #8]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d013      	beq.n	8012068 <HAL_SPI_Init+0xa0>
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	689b      	ldr	r3, [r3, #8]
 8012044:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8012048:	d00e      	beq.n	8012068 <HAL_SPI_Init+0xa0>
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	689b      	ldr	r3, [r3, #8]
 801204e:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8012052:	d009      	beq.n	8012068 <HAL_SPI_Init+0xa0>
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	689b      	ldr	r3, [r3, #8]
 8012058:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801205c:	d004      	beq.n	8012068 <HAL_SPI_Init+0xa0>
 801205e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8012062:	4847      	ldr	r0, [pc, #284]	@ (8012180 <HAL_SPI_Init+0x1b8>)
 8012064:	f7f1 f95a 	bl	800331c <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	68db      	ldr	r3, [r3, #12]
 801206c:	2b1f      	cmp	r3, #31
 801206e:	f000 8089 	beq.w	8012184 <HAL_SPI_Init+0x1bc>
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	68db      	ldr	r3, [r3, #12]
 8012076:	2b1e      	cmp	r3, #30
 8012078:	f000 8084 	beq.w	8012184 <HAL_SPI_Init+0x1bc>
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	68db      	ldr	r3, [r3, #12]
 8012080:	2b1d      	cmp	r3, #29
 8012082:	d07f      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	68db      	ldr	r3, [r3, #12]
 8012088:	2b1c      	cmp	r3, #28
 801208a:	d07b      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	68db      	ldr	r3, [r3, #12]
 8012090:	2b1b      	cmp	r3, #27
 8012092:	d077      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	68db      	ldr	r3, [r3, #12]
 8012098:	2b1a      	cmp	r3, #26
 801209a:	d073      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	68db      	ldr	r3, [r3, #12]
 80120a0:	2b19      	cmp	r3, #25
 80120a2:	d06f      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	68db      	ldr	r3, [r3, #12]
 80120a8:	2b18      	cmp	r3, #24
 80120aa:	d06b      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	68db      	ldr	r3, [r3, #12]
 80120b0:	2b17      	cmp	r3, #23
 80120b2:	d067      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	68db      	ldr	r3, [r3, #12]
 80120b8:	2b16      	cmp	r3, #22
 80120ba:	d063      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	68db      	ldr	r3, [r3, #12]
 80120c0:	2b15      	cmp	r3, #21
 80120c2:	d05f      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	68db      	ldr	r3, [r3, #12]
 80120c8:	2b14      	cmp	r3, #20
 80120ca:	d05b      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	68db      	ldr	r3, [r3, #12]
 80120d0:	2b13      	cmp	r3, #19
 80120d2:	d057      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	68db      	ldr	r3, [r3, #12]
 80120d8:	2b15      	cmp	r3, #21
 80120da:	d053      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	68db      	ldr	r3, [r3, #12]
 80120e0:	2b12      	cmp	r3, #18
 80120e2:	d04f      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	68db      	ldr	r3, [r3, #12]
 80120e8:	2b11      	cmp	r3, #17
 80120ea:	d04b      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	68db      	ldr	r3, [r3, #12]
 80120f0:	2b10      	cmp	r3, #16
 80120f2:	d047      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	68db      	ldr	r3, [r3, #12]
 80120f8:	2b0f      	cmp	r3, #15
 80120fa:	d043      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	68db      	ldr	r3, [r3, #12]
 8012100:	2b0e      	cmp	r3, #14
 8012102:	d03f      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	68db      	ldr	r3, [r3, #12]
 8012108:	2b0d      	cmp	r3, #13
 801210a:	d03b      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	68db      	ldr	r3, [r3, #12]
 8012110:	2b0c      	cmp	r3, #12
 8012112:	d037      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	68db      	ldr	r3, [r3, #12]
 8012118:	2b0b      	cmp	r3, #11
 801211a:	d033      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	68db      	ldr	r3, [r3, #12]
 8012120:	2b0a      	cmp	r3, #10
 8012122:	d02f      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	68db      	ldr	r3, [r3, #12]
 8012128:	2b09      	cmp	r3, #9
 801212a:	d02b      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	68db      	ldr	r3, [r3, #12]
 8012130:	2b08      	cmp	r3, #8
 8012132:	d027      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	68db      	ldr	r3, [r3, #12]
 8012138:	2b07      	cmp	r3, #7
 801213a:	d023      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	68db      	ldr	r3, [r3, #12]
 8012140:	2b06      	cmp	r3, #6
 8012142:	d01f      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	68db      	ldr	r3, [r3, #12]
 8012148:	2b05      	cmp	r3, #5
 801214a:	d01b      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	68db      	ldr	r3, [r3, #12]
 8012150:	2b04      	cmp	r3, #4
 8012152:	d017      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	68db      	ldr	r3, [r3, #12]
 8012158:	2b03      	cmp	r3, #3
 801215a:	d013      	beq.n	8012184 <HAL_SPI_Init+0x1bc>
 801215c:	f240 1101 	movw	r1, #257	@ 0x101
 8012160:	4807      	ldr	r0, [pc, #28]	@ (8012180 <HAL_SPI_Init+0x1b8>)
 8012162:	f7f1 f8db 	bl	800331c <assert_failed>
 8012166:	e00d      	b.n	8012184 <HAL_SPI_Init+0x1bc>
 8012168:	40013000 	.word	0x40013000
 801216c:	40003800 	.word	0x40003800
 8012170:	40003c00 	.word	0x40003c00
 8012174:	40013400 	.word	0x40013400
 8012178:	40015000 	.word	0x40015000
 801217c:	58001400 	.word	0x58001400
 8012180:	0801e8fc 	.word	0x0801e8fc
  assert_param(IS_SPI_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012188:	2b00      	cmp	r3, #0
 801218a:	d048      	beq.n	801221e <HAL_SPI_Init+0x256>
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012190:	2b20      	cmp	r3, #32
 8012192:	d044      	beq.n	801221e <HAL_SPI_Init+0x256>
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012198:	2b40      	cmp	r3, #64	@ 0x40
 801219a:	d040      	beq.n	801221e <HAL_SPI_Init+0x256>
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121a0:	2b60      	cmp	r3, #96	@ 0x60
 80121a2:	d03c      	beq.n	801221e <HAL_SPI_Init+0x256>
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121a8:	2b80      	cmp	r3, #128	@ 0x80
 80121aa:	d038      	beq.n	801221e <HAL_SPI_Init+0x256>
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121b0:	2ba0      	cmp	r3, #160	@ 0xa0
 80121b2:	d034      	beq.n	801221e <HAL_SPI_Init+0x256>
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121b8:	2bc0      	cmp	r3, #192	@ 0xc0
 80121ba:	d030      	beq.n	801221e <HAL_SPI_Init+0x256>
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121c0:	2be0      	cmp	r3, #224	@ 0xe0
 80121c2:	d02c      	beq.n	801221e <HAL_SPI_Init+0x256>
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80121cc:	d027      	beq.n	801221e <HAL_SPI_Init+0x256>
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121d2:	f5b3 7f90 	cmp.w	r3, #288	@ 0x120
 80121d6:	d022      	beq.n	801221e <HAL_SPI_Init+0x256>
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121dc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80121e0:	d01d      	beq.n	801221e <HAL_SPI_Init+0x256>
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121e6:	f5b3 7fb0 	cmp.w	r3, #352	@ 0x160
 80121ea:	d018      	beq.n	801221e <HAL_SPI_Init+0x256>
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121f0:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 80121f4:	d013      	beq.n	801221e <HAL_SPI_Init+0x256>
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121fa:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 80121fe:	d00e      	beq.n	801221e <HAL_SPI_Init+0x256>
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012204:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8012208:	d009      	beq.n	801221e <HAL_SPI_Init+0x256>
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801220e:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8012212:	d004      	beq.n	801221e <HAL_SPI_Init+0x256>
 8012214:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8012218:	4890      	ldr	r0, [pc, #576]	@ (801245c <HAL_SPI_Init+0x494>)
 801221a:	f7f1 f87f 	bl	800331c <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	699b      	ldr	r3, [r3, #24]
 8012222:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8012226:	d00d      	beq.n	8012244 <HAL_SPI_Init+0x27c>
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	699b      	ldr	r3, [r3, #24]
 801222c:	2b00      	cmp	r3, #0
 801222e:	d009      	beq.n	8012244 <HAL_SPI_Init+0x27c>
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	699b      	ldr	r3, [r3, #24]
 8012234:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012238:	d004      	beq.n	8012244 <HAL_SPI_Init+0x27c>
 801223a:	f240 1103 	movw	r1, #259	@ 0x103
 801223e:	4887      	ldr	r0, [pc, #540]	@ (801245c <HAL_SPI_Init+0x494>)
 8012240:	f7f1 f86c 	bl	800331c <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801224c:	d008      	beq.n	8012260 <HAL_SPI_Init+0x298>
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012252:	2b00      	cmp	r3, #0
 8012254:	d004      	beq.n	8012260 <HAL_SPI_Init+0x298>
 8012256:	f44f 7182 	mov.w	r1, #260	@ 0x104
 801225a:	4880      	ldr	r0, [pc, #512]	@ (801245c <HAL_SPI_Init+0x494>)
 801225c:	f7f1 f85e 	bl	800331c <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	69db      	ldr	r3, [r3, #28]
 8012264:	2b00      	cmp	r3, #0
 8012266:	d027      	beq.n	80122b8 <HAL_SPI_Init+0x2f0>
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	69db      	ldr	r3, [r3, #28]
 801226c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012270:	d022      	beq.n	80122b8 <HAL_SPI_Init+0x2f0>
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	69db      	ldr	r3, [r3, #28]
 8012276:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801227a:	d01d      	beq.n	80122b8 <HAL_SPI_Init+0x2f0>
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	69db      	ldr	r3, [r3, #28]
 8012280:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8012284:	d018      	beq.n	80122b8 <HAL_SPI_Init+0x2f0>
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	69db      	ldr	r3, [r3, #28]
 801228a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801228e:	d013      	beq.n	80122b8 <HAL_SPI_Init+0x2f0>
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	69db      	ldr	r3, [r3, #28]
 8012294:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8012298:	d00e      	beq.n	80122b8 <HAL_SPI_Init+0x2f0>
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	69db      	ldr	r3, [r3, #28]
 801229e:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80122a2:	d009      	beq.n	80122b8 <HAL_SPI_Init+0x2f0>
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	69db      	ldr	r3, [r3, #28]
 80122a8:	f1b3 4fe0 	cmp.w	r3, #1879048192	@ 0x70000000
 80122ac:	d004      	beq.n	80122b8 <HAL_SPI_Init+0x2f0>
 80122ae:	f240 1105 	movw	r1, #261	@ 0x105
 80122b2:	486a      	ldr	r0, [pc, #424]	@ (801245c <HAL_SPI_Init+0x494>)
 80122b4:	f7f1 f832 	bl	800331c <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	6a1b      	ldr	r3, [r3, #32]
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d009      	beq.n	80122d4 <HAL_SPI_Init+0x30c>
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	6a1b      	ldr	r3, [r3, #32]
 80122c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80122c8:	d004      	beq.n	80122d4 <HAL_SPI_Init+0x30c>
 80122ca:	f44f 7183 	mov.w	r1, #262	@ 0x106
 80122ce:	4863      	ldr	r0, [pc, #396]	@ (801245c <HAL_SPI_Init+0x494>)
 80122d0:	f7f1 f824 	bl	800331c <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122d8:	2b00      	cmp	r3, #0
 80122da:	d009      	beq.n	80122f0 <HAL_SPI_Init+0x328>
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122e0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80122e4:	d004      	beq.n	80122f0 <HAL_SPI_Init+0x328>
 80122e6:	f240 1107 	movw	r1, #263	@ 0x107
 80122ea:	485c      	ldr	r0, [pc, #368]	@ (801245c <HAL_SPI_Init+0x494>)
 80122ec:	f7f1 f816 	bl	800331c <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d11b      	bne.n	8012330 <HAL_SPI_Init+0x368>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	691b      	ldr	r3, [r3, #16]
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d009      	beq.n	8012314 <HAL_SPI_Init+0x34c>
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	691b      	ldr	r3, [r3, #16]
 8012304:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8012308:	d004      	beq.n	8012314 <HAL_SPI_Init+0x34c>
 801230a:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 801230e:	4853      	ldr	r0, [pc, #332]	@ (801245c <HAL_SPI_Init+0x494>)
 8012310:	f7f1 f804 	bl	800331c <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	695b      	ldr	r3, [r3, #20]
 8012318:	2b00      	cmp	r3, #0
 801231a:	d009      	beq.n	8012330 <HAL_SPI_Init+0x368>
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	695b      	ldr	r3, [r3, #20]
 8012320:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012324:	d004      	beq.n	8012330 <HAL_SPI_Init+0x368>
 8012326:	f240 110b 	movw	r1, #267	@ 0x10b
 801232a:	484c      	ldr	r0, [pc, #304]	@ (801245c <HAL_SPI_Init+0x494>)
 801232c:	f7f0 fff6 	bl	800331c <assert_failed>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	2200      	movs	r2, #0
 8012334:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	681b      	ldr	r3, [r3, #0]
 801233a:	4a49      	ldr	r2, [pc, #292]	@ (8012460 <HAL_SPI_Init+0x498>)
 801233c:	4293      	cmp	r3, r2
 801233e:	d00f      	beq.n	8012360 <HAL_SPI_Init+0x398>
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	681b      	ldr	r3, [r3, #0]
 8012344:	4a47      	ldr	r2, [pc, #284]	@ (8012464 <HAL_SPI_Init+0x49c>)
 8012346:	4293      	cmp	r3, r2
 8012348:	d00a      	beq.n	8012360 <HAL_SPI_Init+0x398>
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	681b      	ldr	r3, [r3, #0]
 801234e:	4a46      	ldr	r2, [pc, #280]	@ (8012468 <HAL_SPI_Init+0x4a0>)
 8012350:	4293      	cmp	r3, r2
 8012352:	d005      	beq.n	8012360 <HAL_SPI_Init+0x398>
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	68db      	ldr	r3, [r3, #12]
 8012358:	2b0f      	cmp	r3, #15
 801235a:	d901      	bls.n	8012360 <HAL_SPI_Init+0x398>
  {
    return HAL_ERROR;
 801235c:	2301      	movs	r3, #1
 801235e:	e0ff      	b.n	8012560 <HAL_SPI_Init+0x598>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8012360:	6878      	ldr	r0, [r7, #4]
 8012362:	f000 f901 	bl	8012568 <SPI_GetPacketSize>
 8012366:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	681b      	ldr	r3, [r3, #0]
 801236c:	4a3c      	ldr	r2, [pc, #240]	@ (8012460 <HAL_SPI_Init+0x498>)
 801236e:	4293      	cmp	r3, r2
 8012370:	d00c      	beq.n	801238c <HAL_SPI_Init+0x3c4>
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	4a3b      	ldr	r2, [pc, #236]	@ (8012464 <HAL_SPI_Init+0x49c>)
 8012378:	4293      	cmp	r3, r2
 801237a:	d007      	beq.n	801238c <HAL_SPI_Init+0x3c4>
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	681b      	ldr	r3, [r3, #0]
 8012380:	4a39      	ldr	r2, [pc, #228]	@ (8012468 <HAL_SPI_Init+0x4a0>)
 8012382:	4293      	cmp	r3, r2
 8012384:	d002      	beq.n	801238c <HAL_SPI_Init+0x3c4>
 8012386:	68fb      	ldr	r3, [r7, #12]
 8012388:	2b08      	cmp	r3, #8
 801238a:	d811      	bhi.n	80123b0 <HAL_SPI_Init+0x3e8>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8012390:	4a33      	ldr	r2, [pc, #204]	@ (8012460 <HAL_SPI_Init+0x498>)
 8012392:	4293      	cmp	r3, r2
 8012394:	d009      	beq.n	80123aa <HAL_SPI_Init+0x3e2>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8012396:	687b      	ldr	r3, [r7, #4]
 8012398:	681b      	ldr	r3, [r3, #0]
 801239a:	4a32      	ldr	r2, [pc, #200]	@ (8012464 <HAL_SPI_Init+0x49c>)
 801239c:	4293      	cmp	r3, r2
 801239e:	d004      	beq.n	80123aa <HAL_SPI_Init+0x3e2>
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	4a30      	ldr	r2, [pc, #192]	@ (8012468 <HAL_SPI_Init+0x4a0>)
 80123a6:	4293      	cmp	r3, r2
 80123a8:	d104      	bne.n	80123b4 <HAL_SPI_Init+0x3ec>
 80123aa:	68fb      	ldr	r3, [r7, #12]
 80123ac:	2b10      	cmp	r3, #16
 80123ae:	d901      	bls.n	80123b4 <HAL_SPI_Init+0x3ec>
  {
    return HAL_ERROR;
 80123b0:	2301      	movs	r3, #1
 80123b2:	e0d5      	b.n	8012560 <HAL_SPI_Init+0x598>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80123ba:	b2db      	uxtb	r3, r3
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d106      	bne.n	80123ce <HAL_SPI_Init+0x406>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	2200      	movs	r2, #0
 80123c4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80123c8:	6878      	ldr	r0, [r7, #4]
 80123ca:	f7f1 f943 	bl	8003654 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	2202      	movs	r2, #2
 80123d2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	681b      	ldr	r3, [r3, #0]
 80123da:	681a      	ldr	r2, [r3, #0]
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	681b      	ldr	r3, [r3, #0]
 80123e0:	f022 0201 	bic.w	r2, r2, #1
 80123e4:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	681b      	ldr	r3, [r3, #0]
 80123ea:	689b      	ldr	r3, [r3, #8]
 80123ec:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80123f0:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	699b      	ldr	r3, [r3, #24]
 80123f6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80123fa:	d119      	bne.n	8012430 <HAL_SPI_Init+0x468>
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	685b      	ldr	r3, [r3, #4]
 8012400:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8012404:	d103      	bne.n	801240e <HAL_SPI_Init+0x446>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 801240a:	2b00      	cmp	r3, #0
 801240c:	d008      	beq.n	8012420 <HAL_SPI_Init+0x458>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8012412:	2b00      	cmp	r3, #0
 8012414:	d10c      	bne.n	8012430 <HAL_SPI_Init+0x468>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 801241a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801241e:	d107      	bne.n	8012430 <HAL_SPI_Init+0x468>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	681a      	ldr	r2, [r3, #0]
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	681b      	ldr	r3, [r3, #0]
 801242a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801242e:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	685b      	ldr	r3, [r3, #4]
 8012434:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012438:	2b00      	cmp	r3, #0
 801243a:	d017      	beq.n	801246c <HAL_SPI_Init+0x4a4>
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	68db      	ldr	r3, [r3, #12]
 8012440:	2b06      	cmp	r3, #6
 8012442:	d913      	bls.n	801246c <HAL_SPI_Init+0x4a4>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	681b      	ldr	r3, [r3, #0]
 8012448:	681b      	ldr	r3, [r3, #0]
 801244a:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	681b      	ldr	r3, [r3, #0]
 8012456:	430a      	orrs	r2, r1
 8012458:	601a      	str	r2, [r3, #0]
 801245a:	e00f      	b.n	801247c <HAL_SPI_Init+0x4b4>
 801245c:	0801e8fc 	.word	0x0801e8fc
 8012460:	40013000 	.word	0x40013000
 8012464:	40003800 	.word	0x40003800
 8012468:	40003c00 	.word	0x40003c00
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	681a      	ldr	r2, [r3, #0]
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	681b      	ldr	r3, [r3, #0]
 8012476:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801247a:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	69da      	ldr	r2, [r3, #28]
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012484:	431a      	orrs	r2, r3
 8012486:	68bb      	ldr	r3, [r7, #8]
 8012488:	431a      	orrs	r2, r3
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801248e:	ea42 0103 	orr.w	r1, r2, r3
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	68da      	ldr	r2, [r3, #12]
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	430a      	orrs	r2, r1
 801249c:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 801249e:	687b      	ldr	r3, [r7, #4]
 80124a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124a6:	431a      	orrs	r2, r3
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80124ac:	431a      	orrs	r2, r3
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	699b      	ldr	r3, [r3, #24]
 80124b2:	431a      	orrs	r2, r3
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	691b      	ldr	r3, [r3, #16]
 80124b8:	431a      	orrs	r2, r3
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	695b      	ldr	r3, [r3, #20]
 80124be:	431a      	orrs	r2, r3
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	6a1b      	ldr	r3, [r3, #32]
 80124c4:	431a      	orrs	r2, r3
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	685b      	ldr	r3, [r3, #4]
 80124ca:	431a      	orrs	r2, r3
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80124d0:	431a      	orrs	r2, r3
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	689b      	ldr	r3, [r3, #8]
 80124d6:	431a      	orrs	r2, r3
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80124dc:	ea42 0103 	orr.w	r1, r2, r3
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	430a      	orrs	r2, r1
 80124ea:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	685b      	ldr	r3, [r3, #4]
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	d113      	bne.n	801251c <HAL_SPI_Init+0x554>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	681b      	ldr	r3, [r3, #0]
 80124f8:	689b      	ldr	r3, [r3, #8]
 80124fa:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012506:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	689b      	ldr	r3, [r3, #8]
 801250e:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	681b      	ldr	r3, [r3, #0]
 8012516:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801251a:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	681b      	ldr	r3, [r3, #0]
 8012520:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	681b      	ldr	r3, [r3, #0]
 8012526:	f022 0201 	bic.w	r2, r2, #1
 801252a:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	685b      	ldr	r3, [r3, #4]
 8012530:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012534:	2b00      	cmp	r3, #0
 8012536:	d00a      	beq.n	801254e <HAL_SPI_Init+0x586>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	681b      	ldr	r3, [r3, #0]
 801253c:	68db      	ldr	r3, [r3, #12]
 801253e:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	681b      	ldr	r3, [r3, #0]
 801254a:	430a      	orrs	r2, r1
 801254c:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	2200      	movs	r2, #0
 8012552:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	2201      	movs	r2, #1
 801255a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 801255e:	2300      	movs	r3, #0
}
 8012560:	4618      	mov	r0, r3
 8012562:	3710      	adds	r7, #16
 8012564:	46bd      	mov	sp, r7
 8012566:	bd80      	pop	{r7, pc}

08012568 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8012568:	b480      	push	{r7}
 801256a:	b085      	sub	sp, #20
 801256c:	af00      	add	r7, sp, #0
 801256e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012574:	095b      	lsrs	r3, r3, #5
 8012576:	3301      	adds	r3, #1
 8012578:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	68db      	ldr	r3, [r3, #12]
 801257e:	3301      	adds	r3, #1
 8012580:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8012582:	68bb      	ldr	r3, [r7, #8]
 8012584:	3307      	adds	r3, #7
 8012586:	08db      	lsrs	r3, r3, #3
 8012588:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 801258a:	68bb      	ldr	r3, [r7, #8]
 801258c:	68fa      	ldr	r2, [r7, #12]
 801258e:	fb02 f303 	mul.w	r3, r2, r3
}
 8012592:	4618      	mov	r0, r3
 8012594:	3714      	adds	r7, #20
 8012596:	46bd      	mov	sp, r7
 8012598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801259c:	4770      	bx	lr
	...

080125a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80125a0:	b580      	push	{r7, lr}
 80125a2:	b082      	sub	sp, #8
 80125a4:	af00      	add	r7, sp, #0
 80125a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d101      	bne.n	80125b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80125ae:	2301      	movs	r3, #1
 80125b0:	e0f5      	b.n	801279e <HAL_TIM_Base_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	4a7c      	ldr	r2, [pc, #496]	@ (80127a8 <HAL_TIM_Base_Init+0x208>)
 80125b8:	4293      	cmp	r3, r2
 80125ba:	d045      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	681b      	ldr	r3, [r3, #0]
 80125c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80125c4:	d040      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	681b      	ldr	r3, [r3, #0]
 80125ca:	4a78      	ldr	r2, [pc, #480]	@ (80127ac <HAL_TIM_Base_Init+0x20c>)
 80125cc:	4293      	cmp	r3, r2
 80125ce:	d03b      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	4a76      	ldr	r2, [pc, #472]	@ (80127b0 <HAL_TIM_Base_Init+0x210>)
 80125d6:	4293      	cmp	r3, r2
 80125d8:	d036      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	681b      	ldr	r3, [r3, #0]
 80125de:	4a75      	ldr	r2, [pc, #468]	@ (80127b4 <HAL_TIM_Base_Init+0x214>)
 80125e0:	4293      	cmp	r3, r2
 80125e2:	d031      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	681b      	ldr	r3, [r3, #0]
 80125e8:	4a73      	ldr	r2, [pc, #460]	@ (80127b8 <HAL_TIM_Base_Init+0x218>)
 80125ea:	4293      	cmp	r3, r2
 80125ec:	d02c      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	681b      	ldr	r3, [r3, #0]
 80125f2:	4a72      	ldr	r2, [pc, #456]	@ (80127bc <HAL_TIM_Base_Init+0x21c>)
 80125f4:	4293      	cmp	r3, r2
 80125f6:	d027      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	4a70      	ldr	r2, [pc, #448]	@ (80127c0 <HAL_TIM_Base_Init+0x220>)
 80125fe:	4293      	cmp	r3, r2
 8012600:	d022      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	681b      	ldr	r3, [r3, #0]
 8012606:	4a6f      	ldr	r2, [pc, #444]	@ (80127c4 <HAL_TIM_Base_Init+0x224>)
 8012608:	4293      	cmp	r3, r2
 801260a:	d01d      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	4a6d      	ldr	r2, [pc, #436]	@ (80127c8 <HAL_TIM_Base_Init+0x228>)
 8012612:	4293      	cmp	r3, r2
 8012614:	d018      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	681b      	ldr	r3, [r3, #0]
 801261a:	4a6c      	ldr	r2, [pc, #432]	@ (80127cc <HAL_TIM_Base_Init+0x22c>)
 801261c:	4293      	cmp	r3, r2
 801261e:	d013      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	681b      	ldr	r3, [r3, #0]
 8012624:	4a6a      	ldr	r2, [pc, #424]	@ (80127d0 <HAL_TIM_Base_Init+0x230>)
 8012626:	4293      	cmp	r3, r2
 8012628:	d00e      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	681b      	ldr	r3, [r3, #0]
 801262e:	4a69      	ldr	r2, [pc, #420]	@ (80127d4 <HAL_TIM_Base_Init+0x234>)
 8012630:	4293      	cmp	r3, r2
 8012632:	d009      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	681b      	ldr	r3, [r3, #0]
 8012638:	4a67      	ldr	r2, [pc, #412]	@ (80127d8 <HAL_TIM_Base_Init+0x238>)
 801263a:	4293      	cmp	r3, r2
 801263c:	d004      	beq.n	8012648 <HAL_TIM_Base_Init+0xa8>
 801263e:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8012642:	4866      	ldr	r0, [pc, #408]	@ (80127dc <HAL_TIM_Base_Init+0x23c>)
 8012644:	f7f0 fe6a 	bl	800331c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	689b      	ldr	r3, [r3, #8]
 801264c:	2b00      	cmp	r3, #0
 801264e:	d014      	beq.n	801267a <HAL_TIM_Base_Init+0xda>
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	689b      	ldr	r3, [r3, #8]
 8012654:	2b10      	cmp	r3, #16
 8012656:	d010      	beq.n	801267a <HAL_TIM_Base_Init+0xda>
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	689b      	ldr	r3, [r3, #8]
 801265c:	2b20      	cmp	r3, #32
 801265e:	d00c      	beq.n	801267a <HAL_TIM_Base_Init+0xda>
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	689b      	ldr	r3, [r3, #8]
 8012664:	2b40      	cmp	r3, #64	@ 0x40
 8012666:	d008      	beq.n	801267a <HAL_TIM_Base_Init+0xda>
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	689b      	ldr	r3, [r3, #8]
 801266c:	2b60      	cmp	r3, #96	@ 0x60
 801266e:	d004      	beq.n	801267a <HAL_TIM_Base_Init+0xda>
 8012670:	f240 1117 	movw	r1, #279	@ 0x117
 8012674:	4859      	ldr	r0, [pc, #356]	@ (80127dc <HAL_TIM_Base_Init+0x23c>)
 8012676:	f7f0 fe51 	bl	800331c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	691b      	ldr	r3, [r3, #16]
 801267e:	2b00      	cmp	r3, #0
 8012680:	d00e      	beq.n	80126a0 <HAL_TIM_Base_Init+0x100>
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	691b      	ldr	r3, [r3, #16]
 8012686:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801268a:	d009      	beq.n	80126a0 <HAL_TIM_Base_Init+0x100>
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	691b      	ldr	r3, [r3, #16]
 8012690:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012694:	d004      	beq.n	80126a0 <HAL_TIM_Base_Init+0x100>
 8012696:	f44f 718c 	mov.w	r1, #280	@ 0x118
 801269a:	4850      	ldr	r0, [pc, #320]	@ (80127dc <HAL_TIM_Base_Init+0x23c>)
 801269c:	f7f0 fe3e 	bl	800331c <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80126a8:	d004      	beq.n	80126b4 <HAL_TIM_Base_Init+0x114>
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	681b      	ldr	r3, [r3, #0]
 80126ae:	4a41      	ldr	r2, [pc, #260]	@ (80127b4 <HAL_TIM_Base_Init+0x214>)
 80126b0:	4293      	cmp	r3, r2
 80126b2:	d107      	bne.n	80126c4 <HAL_TIM_Base_Init+0x124>
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	68db      	ldr	r3, [r3, #12]
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	bf14      	ite	ne
 80126bc:	2301      	movne	r3, #1
 80126be:	2300      	moveq	r3, #0
 80126c0:	b2db      	uxtb	r3, r3
 80126c2:	e00e      	b.n	80126e2 <HAL_TIM_Base_Init+0x142>
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	68db      	ldr	r3, [r3, #12]
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d006      	beq.n	80126da <HAL_TIM_Base_Init+0x13a>
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	68db      	ldr	r3, [r3, #12]
 80126d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80126d4:	d201      	bcs.n	80126da <HAL_TIM_Base_Init+0x13a>
 80126d6:	2301      	movs	r3, #1
 80126d8:	e000      	b.n	80126dc <HAL_TIM_Base_Init+0x13c>
 80126da:	2300      	movs	r3, #0
 80126dc:	f003 0301 	and.w	r3, r3, #1
 80126e0:	b2db      	uxtb	r3, r3
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d104      	bne.n	80126f0 <HAL_TIM_Base_Init+0x150>
 80126e6:	f240 1119 	movw	r1, #281	@ 0x119
 80126ea:	483c      	ldr	r0, [pc, #240]	@ (80127dc <HAL_TIM_Base_Init+0x23c>)
 80126ec:	f7f0 fe16 	bl	800331c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	699b      	ldr	r3, [r3, #24]
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d008      	beq.n	801270a <HAL_TIM_Base_Init+0x16a>
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	699b      	ldr	r3, [r3, #24]
 80126fc:	2b80      	cmp	r3, #128	@ 0x80
 80126fe:	d004      	beq.n	801270a <HAL_TIM_Base_Init+0x16a>
 8012700:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8012704:	4835      	ldr	r0, [pc, #212]	@ (80127dc <HAL_TIM_Base_Init+0x23c>)
 8012706:	f7f0 fe09 	bl	800331c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012710:	b2db      	uxtb	r3, r3
 8012712:	2b00      	cmp	r3, #0
 8012714:	d106      	bne.n	8012724 <HAL_TIM_Base_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	2200      	movs	r2, #0
 801271a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801271e:	6878      	ldr	r0, [r7, #4]
 8012720:	f7f1 fe48 	bl	80043b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	2202      	movs	r2, #2
 8012728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	681a      	ldr	r2, [r3, #0]
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	3304      	adds	r3, #4
 8012734:	4619      	mov	r1, r3
 8012736:	4610      	mov	r0, r2
 8012738:	f001 fc24 	bl	8013f84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	2201      	movs	r2, #1
 8012740:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	2201      	movs	r2, #1
 8012748:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	2201      	movs	r2, #1
 8012750:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	2201      	movs	r2, #1
 8012758:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	2201      	movs	r2, #1
 8012760:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	2201      	movs	r2, #1
 8012768:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	2201      	movs	r2, #1
 8012770:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	2201      	movs	r2, #1
 8012778:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	2201      	movs	r2, #1
 8012780:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	2201      	movs	r2, #1
 8012788:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	2201      	movs	r2, #1
 8012790:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	2201      	movs	r2, #1
 8012798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801279c:	2300      	movs	r3, #0
}
 801279e:	4618      	mov	r0, r3
 80127a0:	3708      	adds	r7, #8
 80127a2:	46bd      	mov	sp, r7
 80127a4:	bd80      	pop	{r7, pc}
 80127a6:	bf00      	nop
 80127a8:	40010000 	.word	0x40010000
 80127ac:	40000400 	.word	0x40000400
 80127b0:	40000800 	.word	0x40000800
 80127b4:	40000c00 	.word	0x40000c00
 80127b8:	40001000 	.word	0x40001000
 80127bc:	40001400 	.word	0x40001400
 80127c0:	40010400 	.word	0x40010400
 80127c4:	40001800 	.word	0x40001800
 80127c8:	40001c00 	.word	0x40001c00
 80127cc:	40002000 	.word	0x40002000
 80127d0:	40014000 	.word	0x40014000
 80127d4:	40014400 	.word	0x40014400
 80127d8:	40014800 	.word	0x40014800
 80127dc:	0801e98c 	.word	0x0801e98c

080127e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80127e0:	b580      	push	{r7, lr}
 80127e2:	b084      	sub	sp, #16
 80127e4:	af00      	add	r7, sp, #0
 80127e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	4a54      	ldr	r2, [pc, #336]	@ (8012940 <HAL_TIM_Base_Start_IT+0x160>)
 80127ee:	4293      	cmp	r3, r2
 80127f0:	d045      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	681b      	ldr	r3, [r3, #0]
 80127f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80127fa:	d040      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	681b      	ldr	r3, [r3, #0]
 8012800:	4a50      	ldr	r2, [pc, #320]	@ (8012944 <HAL_TIM_Base_Start_IT+0x164>)
 8012802:	4293      	cmp	r3, r2
 8012804:	d03b      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	681b      	ldr	r3, [r3, #0]
 801280a:	4a4f      	ldr	r2, [pc, #316]	@ (8012948 <HAL_TIM_Base_Start_IT+0x168>)
 801280c:	4293      	cmp	r3, r2
 801280e:	d036      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 8012810:	687b      	ldr	r3, [r7, #4]
 8012812:	681b      	ldr	r3, [r3, #0]
 8012814:	4a4d      	ldr	r2, [pc, #308]	@ (801294c <HAL_TIM_Base_Start_IT+0x16c>)
 8012816:	4293      	cmp	r3, r2
 8012818:	d031      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	681b      	ldr	r3, [r3, #0]
 801281e:	4a4c      	ldr	r2, [pc, #304]	@ (8012950 <HAL_TIM_Base_Start_IT+0x170>)
 8012820:	4293      	cmp	r3, r2
 8012822:	d02c      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	681b      	ldr	r3, [r3, #0]
 8012828:	4a4a      	ldr	r2, [pc, #296]	@ (8012954 <HAL_TIM_Base_Start_IT+0x174>)
 801282a:	4293      	cmp	r3, r2
 801282c:	d027      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	4a49      	ldr	r2, [pc, #292]	@ (8012958 <HAL_TIM_Base_Start_IT+0x178>)
 8012834:	4293      	cmp	r3, r2
 8012836:	d022      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	4a47      	ldr	r2, [pc, #284]	@ (801295c <HAL_TIM_Base_Start_IT+0x17c>)
 801283e:	4293      	cmp	r3, r2
 8012840:	d01d      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	681b      	ldr	r3, [r3, #0]
 8012846:	4a46      	ldr	r2, [pc, #280]	@ (8012960 <HAL_TIM_Base_Start_IT+0x180>)
 8012848:	4293      	cmp	r3, r2
 801284a:	d018      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	681b      	ldr	r3, [r3, #0]
 8012850:	4a44      	ldr	r2, [pc, #272]	@ (8012964 <HAL_TIM_Base_Start_IT+0x184>)
 8012852:	4293      	cmp	r3, r2
 8012854:	d013      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	4a43      	ldr	r2, [pc, #268]	@ (8012968 <HAL_TIM_Base_Start_IT+0x188>)
 801285c:	4293      	cmp	r3, r2
 801285e:	d00e      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	681b      	ldr	r3, [r3, #0]
 8012864:	4a41      	ldr	r2, [pc, #260]	@ (801296c <HAL_TIM_Base_Start_IT+0x18c>)
 8012866:	4293      	cmp	r3, r2
 8012868:	d009      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	681b      	ldr	r3, [r3, #0]
 801286e:	4a40      	ldr	r2, [pc, #256]	@ (8012970 <HAL_TIM_Base_Start_IT+0x190>)
 8012870:	4293      	cmp	r3, r2
 8012872:	d004      	beq.n	801287e <HAL_TIM_Base_Start_IT+0x9e>
 8012874:	f240 11d3 	movw	r1, #467	@ 0x1d3
 8012878:	483e      	ldr	r0, [pc, #248]	@ (8012974 <HAL_TIM_Base_Start_IT+0x194>)
 801287a:	f7f0 fd4f 	bl	800331c <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012884:	b2db      	uxtb	r3, r3
 8012886:	2b01      	cmp	r3, #1
 8012888:	d001      	beq.n	801288e <HAL_TIM_Base_Start_IT+0xae>
  {
    return HAL_ERROR;
 801288a:	2301      	movs	r3, #1
 801288c:	e054      	b.n	8012938 <HAL_TIM_Base_Start_IT+0x158>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	2202      	movs	r2, #2
 8012892:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	681b      	ldr	r3, [r3, #0]
 801289a:	68da      	ldr	r2, [r3, #12]
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	681b      	ldr	r3, [r3, #0]
 80128a0:	f042 0201 	orr.w	r2, r2, #1
 80128a4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	4a25      	ldr	r2, [pc, #148]	@ (8012940 <HAL_TIM_Base_Start_IT+0x160>)
 80128ac:	4293      	cmp	r3, r2
 80128ae:	d022      	beq.n	80128f6 <HAL_TIM_Base_Start_IT+0x116>
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80128b8:	d01d      	beq.n	80128f6 <HAL_TIM_Base_Start_IT+0x116>
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	681b      	ldr	r3, [r3, #0]
 80128be:	4a21      	ldr	r2, [pc, #132]	@ (8012944 <HAL_TIM_Base_Start_IT+0x164>)
 80128c0:	4293      	cmp	r3, r2
 80128c2:	d018      	beq.n	80128f6 <HAL_TIM_Base_Start_IT+0x116>
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	681b      	ldr	r3, [r3, #0]
 80128c8:	4a1f      	ldr	r2, [pc, #124]	@ (8012948 <HAL_TIM_Base_Start_IT+0x168>)
 80128ca:	4293      	cmp	r3, r2
 80128cc:	d013      	beq.n	80128f6 <HAL_TIM_Base_Start_IT+0x116>
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	4a1e      	ldr	r2, [pc, #120]	@ (801294c <HAL_TIM_Base_Start_IT+0x16c>)
 80128d4:	4293      	cmp	r3, r2
 80128d6:	d00e      	beq.n	80128f6 <HAL_TIM_Base_Start_IT+0x116>
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	4a1e      	ldr	r2, [pc, #120]	@ (8012958 <HAL_TIM_Base_Start_IT+0x178>)
 80128de:	4293      	cmp	r3, r2
 80128e0:	d009      	beq.n	80128f6 <HAL_TIM_Base_Start_IT+0x116>
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	681b      	ldr	r3, [r3, #0]
 80128e6:	4a1d      	ldr	r2, [pc, #116]	@ (801295c <HAL_TIM_Base_Start_IT+0x17c>)
 80128e8:	4293      	cmp	r3, r2
 80128ea:	d004      	beq.n	80128f6 <HAL_TIM_Base_Start_IT+0x116>
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	681b      	ldr	r3, [r3, #0]
 80128f0:	4a1d      	ldr	r2, [pc, #116]	@ (8012968 <HAL_TIM_Base_Start_IT+0x188>)
 80128f2:	4293      	cmp	r3, r2
 80128f4:	d115      	bne.n	8012922 <HAL_TIM_Base_Start_IT+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	681b      	ldr	r3, [r3, #0]
 80128fa:	689a      	ldr	r2, [r3, #8]
 80128fc:	4b1e      	ldr	r3, [pc, #120]	@ (8012978 <HAL_TIM_Base_Start_IT+0x198>)
 80128fe:	4013      	ands	r3, r2
 8012900:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012902:	68fb      	ldr	r3, [r7, #12]
 8012904:	2b06      	cmp	r3, #6
 8012906:	d015      	beq.n	8012934 <HAL_TIM_Base_Start_IT+0x154>
 8012908:	68fb      	ldr	r3, [r7, #12]
 801290a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801290e:	d011      	beq.n	8012934 <HAL_TIM_Base_Start_IT+0x154>
    {
      __HAL_TIM_ENABLE(htim);
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	681a      	ldr	r2, [r3, #0]
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	f042 0201 	orr.w	r2, r2, #1
 801291e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012920:	e008      	b.n	8012934 <HAL_TIM_Base_Start_IT+0x154>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	681b      	ldr	r3, [r3, #0]
 8012926:	681a      	ldr	r2, [r3, #0]
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	f042 0201 	orr.w	r2, r2, #1
 8012930:	601a      	str	r2, [r3, #0]
 8012932:	e000      	b.n	8012936 <HAL_TIM_Base_Start_IT+0x156>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012934:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012936:	2300      	movs	r3, #0
}
 8012938:	4618      	mov	r0, r3
 801293a:	3710      	adds	r7, #16
 801293c:	46bd      	mov	sp, r7
 801293e:	bd80      	pop	{r7, pc}
 8012940:	40010000 	.word	0x40010000
 8012944:	40000400 	.word	0x40000400
 8012948:	40000800 	.word	0x40000800
 801294c:	40000c00 	.word	0x40000c00
 8012950:	40001000 	.word	0x40001000
 8012954:	40001400 	.word	0x40001400
 8012958:	40010400 	.word	0x40010400
 801295c:	40001800 	.word	0x40001800
 8012960:	40001c00 	.word	0x40001c00
 8012964:	40002000 	.word	0x40002000
 8012968:	40014000 	.word	0x40014000
 801296c:	40014400 	.word	0x40014400
 8012970:	40014800 	.word	0x40014800
 8012974:	0801e98c 	.word	0x0801e98c
 8012978:	00010007 	.word	0x00010007

0801297c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 801297c:	b580      	push	{r7, lr}
 801297e:	b082      	sub	sp, #8
 8012980:	af00      	add	r7, sp, #0
 8012982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	681b      	ldr	r3, [r3, #0]
 8012988:	4a38      	ldr	r2, [pc, #224]	@ (8012a6c <HAL_TIM_Base_Stop_IT+0xf0>)
 801298a:	4293      	cmp	r3, r2
 801298c:	d045      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	681b      	ldr	r3, [r3, #0]
 8012992:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012996:	d040      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	4a34      	ldr	r2, [pc, #208]	@ (8012a70 <HAL_TIM_Base_Stop_IT+0xf4>)
 801299e:	4293      	cmp	r3, r2
 80129a0:	d03b      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	681b      	ldr	r3, [r3, #0]
 80129a6:	4a33      	ldr	r2, [pc, #204]	@ (8012a74 <HAL_TIM_Base_Stop_IT+0xf8>)
 80129a8:	4293      	cmp	r3, r2
 80129aa:	d036      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	681b      	ldr	r3, [r3, #0]
 80129b0:	4a31      	ldr	r2, [pc, #196]	@ (8012a78 <HAL_TIM_Base_Stop_IT+0xfc>)
 80129b2:	4293      	cmp	r3, r2
 80129b4:	d031      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	681b      	ldr	r3, [r3, #0]
 80129ba:	4a30      	ldr	r2, [pc, #192]	@ (8012a7c <HAL_TIM_Base_Stop_IT+0x100>)
 80129bc:	4293      	cmp	r3, r2
 80129be:	d02c      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	681b      	ldr	r3, [r3, #0]
 80129c4:	4a2e      	ldr	r2, [pc, #184]	@ (8012a80 <HAL_TIM_Base_Stop_IT+0x104>)
 80129c6:	4293      	cmp	r3, r2
 80129c8:	d027      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	681b      	ldr	r3, [r3, #0]
 80129ce:	4a2d      	ldr	r2, [pc, #180]	@ (8012a84 <HAL_TIM_Base_Stop_IT+0x108>)
 80129d0:	4293      	cmp	r3, r2
 80129d2:	d022      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	681b      	ldr	r3, [r3, #0]
 80129d8:	4a2b      	ldr	r2, [pc, #172]	@ (8012a88 <HAL_TIM_Base_Stop_IT+0x10c>)
 80129da:	4293      	cmp	r3, r2
 80129dc:	d01d      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	681b      	ldr	r3, [r3, #0]
 80129e2:	4a2a      	ldr	r2, [pc, #168]	@ (8012a8c <HAL_TIM_Base_Stop_IT+0x110>)
 80129e4:	4293      	cmp	r3, r2
 80129e6:	d018      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	4a28      	ldr	r2, [pc, #160]	@ (8012a90 <HAL_TIM_Base_Stop_IT+0x114>)
 80129ee:	4293      	cmp	r3, r2
 80129f0:	d013      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	681b      	ldr	r3, [r3, #0]
 80129f6:	4a27      	ldr	r2, [pc, #156]	@ (8012a94 <HAL_TIM_Base_Stop_IT+0x118>)
 80129f8:	4293      	cmp	r3, r2
 80129fa:	d00e      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	681b      	ldr	r3, [r3, #0]
 8012a00:	4a25      	ldr	r2, [pc, #148]	@ (8012a98 <HAL_TIM_Base_Stop_IT+0x11c>)
 8012a02:	4293      	cmp	r3, r2
 8012a04:	d009      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	681b      	ldr	r3, [r3, #0]
 8012a0a:	4a24      	ldr	r2, [pc, #144]	@ (8012a9c <HAL_TIM_Base_Stop_IT+0x120>)
 8012a0c:	4293      	cmp	r3, r2
 8012a0e:	d004      	beq.n	8012a1a <HAL_TIM_Base_Stop_IT+0x9e>
 8012a10:	f240 11fb 	movw	r1, #507	@ 0x1fb
 8012a14:	4822      	ldr	r0, [pc, #136]	@ (8012aa0 <HAL_TIM_Base_Stop_IT+0x124>)
 8012a16:	f7f0 fc81 	bl	800331c <assert_failed>

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	681b      	ldr	r3, [r3, #0]
 8012a1e:	68da      	ldr	r2, [r3, #12]
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	681b      	ldr	r3, [r3, #0]
 8012a24:	f022 0201 	bic.w	r2, r2, #1
 8012a28:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	681b      	ldr	r3, [r3, #0]
 8012a2e:	6a1a      	ldr	r2, [r3, #32]
 8012a30:	f241 1311 	movw	r3, #4369	@ 0x1111
 8012a34:	4013      	ands	r3, r2
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d10f      	bne.n	8012a5a <HAL_TIM_Base_Stop_IT+0xde>
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	681b      	ldr	r3, [r3, #0]
 8012a3e:	6a1a      	ldr	r2, [r3, #32]
 8012a40:	f240 4344 	movw	r3, #1092	@ 0x444
 8012a44:	4013      	ands	r3, r2
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d107      	bne.n	8012a5a <HAL_TIM_Base_Stop_IT+0xde>
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	681b      	ldr	r3, [r3, #0]
 8012a4e:	681a      	ldr	r2, [r3, #0]
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	681b      	ldr	r3, [r3, #0]
 8012a54:	f022 0201 	bic.w	r2, r2, #1
 8012a58:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	2201      	movs	r2, #1
 8012a5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8012a62:	2300      	movs	r3, #0
}
 8012a64:	4618      	mov	r0, r3
 8012a66:	3708      	adds	r7, #8
 8012a68:	46bd      	mov	sp, r7
 8012a6a:	bd80      	pop	{r7, pc}
 8012a6c:	40010000 	.word	0x40010000
 8012a70:	40000400 	.word	0x40000400
 8012a74:	40000800 	.word	0x40000800
 8012a78:	40000c00 	.word	0x40000c00
 8012a7c:	40001000 	.word	0x40001000
 8012a80:	40001400 	.word	0x40001400
 8012a84:	40010400 	.word	0x40010400
 8012a88:	40001800 	.word	0x40001800
 8012a8c:	40001c00 	.word	0x40001c00
 8012a90:	40002000 	.word	0x40002000
 8012a94:	40014000 	.word	0x40014000
 8012a98:	40014400 	.word	0x40014400
 8012a9c:	40014800 	.word	0x40014800
 8012aa0:	0801e98c 	.word	0x0801e98c

08012aa4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8012aa4:	b580      	push	{r7, lr}
 8012aa6:	b082      	sub	sp, #8
 8012aa8:	af00      	add	r7, sp, #0
 8012aaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	d101      	bne.n	8012ab6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8012ab2:	2301      	movs	r3, #1
 8012ab4:	e0f5      	b.n	8012ca2 <HAL_TIM_PWM_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	681b      	ldr	r3, [r3, #0]
 8012aba:	4a7c      	ldr	r2, [pc, #496]	@ (8012cac <HAL_TIM_PWM_Init+0x208>)
 8012abc:	4293      	cmp	r3, r2
 8012abe:	d045      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	681b      	ldr	r3, [r3, #0]
 8012ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012ac8:	d040      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	681b      	ldr	r3, [r3, #0]
 8012ace:	4a78      	ldr	r2, [pc, #480]	@ (8012cb0 <HAL_TIM_PWM_Init+0x20c>)
 8012ad0:	4293      	cmp	r3, r2
 8012ad2:	d03b      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	4a76      	ldr	r2, [pc, #472]	@ (8012cb4 <HAL_TIM_PWM_Init+0x210>)
 8012ada:	4293      	cmp	r3, r2
 8012adc:	d036      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	681b      	ldr	r3, [r3, #0]
 8012ae2:	4a75      	ldr	r2, [pc, #468]	@ (8012cb8 <HAL_TIM_PWM_Init+0x214>)
 8012ae4:	4293      	cmp	r3, r2
 8012ae6:	d031      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	4a73      	ldr	r2, [pc, #460]	@ (8012cbc <HAL_TIM_PWM_Init+0x218>)
 8012aee:	4293      	cmp	r3, r2
 8012af0:	d02c      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	681b      	ldr	r3, [r3, #0]
 8012af6:	4a72      	ldr	r2, [pc, #456]	@ (8012cc0 <HAL_TIM_PWM_Init+0x21c>)
 8012af8:	4293      	cmp	r3, r2
 8012afa:	d027      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	681b      	ldr	r3, [r3, #0]
 8012b00:	4a70      	ldr	r2, [pc, #448]	@ (8012cc4 <HAL_TIM_PWM_Init+0x220>)
 8012b02:	4293      	cmp	r3, r2
 8012b04:	d022      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	681b      	ldr	r3, [r3, #0]
 8012b0a:	4a6f      	ldr	r2, [pc, #444]	@ (8012cc8 <HAL_TIM_PWM_Init+0x224>)
 8012b0c:	4293      	cmp	r3, r2
 8012b0e:	d01d      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	4a6d      	ldr	r2, [pc, #436]	@ (8012ccc <HAL_TIM_PWM_Init+0x228>)
 8012b16:	4293      	cmp	r3, r2
 8012b18:	d018      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	681b      	ldr	r3, [r3, #0]
 8012b1e:	4a6c      	ldr	r2, [pc, #432]	@ (8012cd0 <HAL_TIM_PWM_Init+0x22c>)
 8012b20:	4293      	cmp	r3, r2
 8012b22:	d013      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	4a6a      	ldr	r2, [pc, #424]	@ (8012cd4 <HAL_TIM_PWM_Init+0x230>)
 8012b2a:	4293      	cmp	r3, r2
 8012b2c:	d00e      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	681b      	ldr	r3, [r3, #0]
 8012b32:	4a69      	ldr	r2, [pc, #420]	@ (8012cd8 <HAL_TIM_PWM_Init+0x234>)
 8012b34:	4293      	cmp	r3, r2
 8012b36:	d009      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	681b      	ldr	r3, [r3, #0]
 8012b3c:	4a67      	ldr	r2, [pc, #412]	@ (8012cdc <HAL_TIM_PWM_Init+0x238>)
 8012b3e:	4293      	cmp	r3, r2
 8012b40:	d004      	beq.n	8012b4c <HAL_TIM_PWM_Init+0xa8>
 8012b42:	f240 5133 	movw	r1, #1331	@ 0x533
 8012b46:	4866      	ldr	r0, [pc, #408]	@ (8012ce0 <HAL_TIM_PWM_Init+0x23c>)
 8012b48:	f7f0 fbe8 	bl	800331c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	689b      	ldr	r3, [r3, #8]
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	d014      	beq.n	8012b7e <HAL_TIM_PWM_Init+0xda>
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	689b      	ldr	r3, [r3, #8]
 8012b58:	2b10      	cmp	r3, #16
 8012b5a:	d010      	beq.n	8012b7e <HAL_TIM_PWM_Init+0xda>
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	689b      	ldr	r3, [r3, #8]
 8012b60:	2b20      	cmp	r3, #32
 8012b62:	d00c      	beq.n	8012b7e <HAL_TIM_PWM_Init+0xda>
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	689b      	ldr	r3, [r3, #8]
 8012b68:	2b40      	cmp	r3, #64	@ 0x40
 8012b6a:	d008      	beq.n	8012b7e <HAL_TIM_PWM_Init+0xda>
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	689b      	ldr	r3, [r3, #8]
 8012b70:	2b60      	cmp	r3, #96	@ 0x60
 8012b72:	d004      	beq.n	8012b7e <HAL_TIM_PWM_Init+0xda>
 8012b74:	f240 5134 	movw	r1, #1332	@ 0x534
 8012b78:	4859      	ldr	r0, [pc, #356]	@ (8012ce0 <HAL_TIM_PWM_Init+0x23c>)
 8012b7a:	f7f0 fbcf 	bl	800331c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	691b      	ldr	r3, [r3, #16]
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d00e      	beq.n	8012ba4 <HAL_TIM_PWM_Init+0x100>
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	691b      	ldr	r3, [r3, #16]
 8012b8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012b8e:	d009      	beq.n	8012ba4 <HAL_TIM_PWM_Init+0x100>
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	691b      	ldr	r3, [r3, #16]
 8012b94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012b98:	d004      	beq.n	8012ba4 <HAL_TIM_PWM_Init+0x100>
 8012b9a:	f240 5135 	movw	r1, #1333	@ 0x535
 8012b9e:	4850      	ldr	r0, [pc, #320]	@ (8012ce0 <HAL_TIM_PWM_Init+0x23c>)
 8012ba0:	f7f0 fbbc 	bl	800331c <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	681b      	ldr	r3, [r3, #0]
 8012ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012bac:	d004      	beq.n	8012bb8 <HAL_TIM_PWM_Init+0x114>
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	681b      	ldr	r3, [r3, #0]
 8012bb2:	4a41      	ldr	r2, [pc, #260]	@ (8012cb8 <HAL_TIM_PWM_Init+0x214>)
 8012bb4:	4293      	cmp	r3, r2
 8012bb6:	d107      	bne.n	8012bc8 <HAL_TIM_PWM_Init+0x124>
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	68db      	ldr	r3, [r3, #12]
 8012bbc:	2b00      	cmp	r3, #0
 8012bbe:	bf14      	ite	ne
 8012bc0:	2301      	movne	r3, #1
 8012bc2:	2300      	moveq	r3, #0
 8012bc4:	b2db      	uxtb	r3, r3
 8012bc6:	e00e      	b.n	8012be6 <HAL_TIM_PWM_Init+0x142>
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	68db      	ldr	r3, [r3, #12]
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	d006      	beq.n	8012bde <HAL_TIM_PWM_Init+0x13a>
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	68db      	ldr	r3, [r3, #12]
 8012bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012bd8:	d201      	bcs.n	8012bde <HAL_TIM_PWM_Init+0x13a>
 8012bda:	2301      	movs	r3, #1
 8012bdc:	e000      	b.n	8012be0 <HAL_TIM_PWM_Init+0x13c>
 8012bde:	2300      	movs	r3, #0
 8012be0:	f003 0301 	and.w	r3, r3, #1
 8012be4:	b2db      	uxtb	r3, r3
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d104      	bne.n	8012bf4 <HAL_TIM_PWM_Init+0x150>
 8012bea:	f240 5136 	movw	r1, #1334	@ 0x536
 8012bee:	483c      	ldr	r0, [pc, #240]	@ (8012ce0 <HAL_TIM_PWM_Init+0x23c>)
 8012bf0:	f7f0 fb94 	bl	800331c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	699b      	ldr	r3, [r3, #24]
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d008      	beq.n	8012c0e <HAL_TIM_PWM_Init+0x16a>
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	699b      	ldr	r3, [r3, #24]
 8012c00:	2b80      	cmp	r3, #128	@ 0x80
 8012c02:	d004      	beq.n	8012c0e <HAL_TIM_PWM_Init+0x16a>
 8012c04:	f240 5137 	movw	r1, #1335	@ 0x537
 8012c08:	4835      	ldr	r0, [pc, #212]	@ (8012ce0 <HAL_TIM_PWM_Init+0x23c>)
 8012c0a:	f7f0 fb87 	bl	800331c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012c14:	b2db      	uxtb	r3, r3
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d106      	bne.n	8012c28 <HAL_TIM_PWM_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	2200      	movs	r2, #0
 8012c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8012c22:	6878      	ldr	r0, [r7, #4]
 8012c24:	f7f1 fb8c 	bl	8004340 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	2202      	movs	r2, #2
 8012c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	681a      	ldr	r2, [r3, #0]
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	3304      	adds	r3, #4
 8012c38:	4619      	mov	r1, r3
 8012c3a:	4610      	mov	r0, r2
 8012c3c:	f001 f9a2 	bl	8013f84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	2201      	movs	r2, #1
 8012c44:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	2201      	movs	r2, #1
 8012c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	2201      	movs	r2, #1
 8012c54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	2201      	movs	r2, #1
 8012c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	2201      	movs	r2, #1
 8012c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	2201      	movs	r2, #1
 8012c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	2201      	movs	r2, #1
 8012c74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	2201      	movs	r2, #1
 8012c7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	2201      	movs	r2, #1
 8012c84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	2201      	movs	r2, #1
 8012c8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	2201      	movs	r2, #1
 8012c94:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	2201      	movs	r2, #1
 8012c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8012ca0:	2300      	movs	r3, #0
}
 8012ca2:	4618      	mov	r0, r3
 8012ca4:	3708      	adds	r7, #8
 8012ca6:	46bd      	mov	sp, r7
 8012ca8:	bd80      	pop	{r7, pc}
 8012caa:	bf00      	nop
 8012cac:	40010000 	.word	0x40010000
 8012cb0:	40000400 	.word	0x40000400
 8012cb4:	40000800 	.word	0x40000800
 8012cb8:	40000c00 	.word	0x40000c00
 8012cbc:	40001000 	.word	0x40001000
 8012cc0:	40001400 	.word	0x40001400
 8012cc4:	40010400 	.word	0x40010400
 8012cc8:	40001800 	.word	0x40001800
 8012ccc:	40001c00 	.word	0x40001c00
 8012cd0:	40002000 	.word	0x40002000
 8012cd4:	40014000 	.word	0x40014000
 8012cd8:	40014400 	.word	0x40014400
 8012cdc:	40014800 	.word	0x40014800
 8012ce0:	0801e98c 	.word	0x0801e98c

08012ce4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012ce4:	b580      	push	{r7, lr}
 8012ce6:	b084      	sub	sp, #16
 8012ce8:	af00      	add	r7, sp, #0
 8012cea:	6078      	str	r0, [r7, #4]
 8012cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	4a89      	ldr	r2, [pc, #548]	@ (8012f18 <HAL_TIM_PWM_Start+0x234>)
 8012cf4:	4293      	cmp	r3, r2
 8012cf6:	d117      	bne.n	8012d28 <HAL_TIM_PWM_Start+0x44>
 8012cf8:	683b      	ldr	r3, [r7, #0]
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	f000 80ae 	beq.w	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d00:	683b      	ldr	r3, [r7, #0]
 8012d02:	2b04      	cmp	r3, #4
 8012d04:	f000 80aa 	beq.w	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d08:	683b      	ldr	r3, [r7, #0]
 8012d0a:	2b08      	cmp	r3, #8
 8012d0c:	f000 80a6 	beq.w	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d10:	683b      	ldr	r3, [r7, #0]
 8012d12:	2b0c      	cmp	r3, #12
 8012d14:	f000 80a2 	beq.w	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d18:	683b      	ldr	r3, [r7, #0]
 8012d1a:	2b10      	cmp	r3, #16
 8012d1c:	f000 809e 	beq.w	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d20:	683b      	ldr	r3, [r7, #0]
 8012d22:	2b14      	cmp	r3, #20
 8012d24:	f000 809a 	beq.w	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	681b      	ldr	r3, [r3, #0]
 8012d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012d30:	d10f      	bne.n	8012d52 <HAL_TIM_PWM_Start+0x6e>
 8012d32:	683b      	ldr	r3, [r7, #0]
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	f000 8091 	beq.w	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d3a:	683b      	ldr	r3, [r7, #0]
 8012d3c:	2b04      	cmp	r3, #4
 8012d3e:	f000 808d 	beq.w	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d42:	683b      	ldr	r3, [r7, #0]
 8012d44:	2b08      	cmp	r3, #8
 8012d46:	f000 8089 	beq.w	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d4a:	683b      	ldr	r3, [r7, #0]
 8012d4c:	2b0c      	cmp	r3, #12
 8012d4e:	f000 8085 	beq.w	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	681b      	ldr	r3, [r3, #0]
 8012d56:	4a71      	ldr	r2, [pc, #452]	@ (8012f1c <HAL_TIM_PWM_Start+0x238>)
 8012d58:	4293      	cmp	r3, r2
 8012d5a:	d10b      	bne.n	8012d74 <HAL_TIM_PWM_Start+0x90>
 8012d5c:	683b      	ldr	r3, [r7, #0]
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	d07c      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d62:	683b      	ldr	r3, [r7, #0]
 8012d64:	2b04      	cmp	r3, #4
 8012d66:	d079      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d68:	683b      	ldr	r3, [r7, #0]
 8012d6a:	2b08      	cmp	r3, #8
 8012d6c:	d076      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d6e:	683b      	ldr	r3, [r7, #0]
 8012d70:	2b0c      	cmp	r3, #12
 8012d72:	d073      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	681b      	ldr	r3, [r3, #0]
 8012d78:	4a69      	ldr	r2, [pc, #420]	@ (8012f20 <HAL_TIM_PWM_Start+0x23c>)
 8012d7a:	4293      	cmp	r3, r2
 8012d7c:	d10b      	bne.n	8012d96 <HAL_TIM_PWM_Start+0xb2>
 8012d7e:	683b      	ldr	r3, [r7, #0]
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	d06b      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d84:	683b      	ldr	r3, [r7, #0]
 8012d86:	2b04      	cmp	r3, #4
 8012d88:	d068      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d8a:	683b      	ldr	r3, [r7, #0]
 8012d8c:	2b08      	cmp	r3, #8
 8012d8e:	d065      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d90:	683b      	ldr	r3, [r7, #0]
 8012d92:	2b0c      	cmp	r3, #12
 8012d94:	d062      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	681b      	ldr	r3, [r3, #0]
 8012d9a:	4a62      	ldr	r2, [pc, #392]	@ (8012f24 <HAL_TIM_PWM_Start+0x240>)
 8012d9c:	4293      	cmp	r3, r2
 8012d9e:	d10b      	bne.n	8012db8 <HAL_TIM_PWM_Start+0xd4>
 8012da0:	683b      	ldr	r3, [r7, #0]
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d05a      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012da6:	683b      	ldr	r3, [r7, #0]
 8012da8:	2b04      	cmp	r3, #4
 8012daa:	d057      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012dac:	683b      	ldr	r3, [r7, #0]
 8012dae:	2b08      	cmp	r3, #8
 8012db0:	d054      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012db2:	683b      	ldr	r3, [r7, #0]
 8012db4:	2b0c      	cmp	r3, #12
 8012db6:	d051      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	681b      	ldr	r3, [r3, #0]
 8012dbc:	4a5a      	ldr	r2, [pc, #360]	@ (8012f28 <HAL_TIM_PWM_Start+0x244>)
 8012dbe:	4293      	cmp	r3, r2
 8012dc0:	d111      	bne.n	8012de6 <HAL_TIM_PWM_Start+0x102>
 8012dc2:	683b      	ldr	r3, [r7, #0]
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	d049      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012dc8:	683b      	ldr	r3, [r7, #0]
 8012dca:	2b04      	cmp	r3, #4
 8012dcc:	d046      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012dce:	683b      	ldr	r3, [r7, #0]
 8012dd0:	2b08      	cmp	r3, #8
 8012dd2:	d043      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012dd4:	683b      	ldr	r3, [r7, #0]
 8012dd6:	2b0c      	cmp	r3, #12
 8012dd8:	d040      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012dda:	683b      	ldr	r3, [r7, #0]
 8012ddc:	2b10      	cmp	r3, #16
 8012dde:	d03d      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012de0:	683b      	ldr	r3, [r7, #0]
 8012de2:	2b14      	cmp	r3, #20
 8012de4:	d03a      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	681b      	ldr	r3, [r3, #0]
 8012dea:	4a50      	ldr	r2, [pc, #320]	@ (8012f2c <HAL_TIM_PWM_Start+0x248>)
 8012dec:	4293      	cmp	r3, r2
 8012dee:	d105      	bne.n	8012dfc <HAL_TIM_PWM_Start+0x118>
 8012df0:	683b      	ldr	r3, [r7, #0]
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d032      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012df6:	683b      	ldr	r3, [r7, #0]
 8012df8:	2b04      	cmp	r3, #4
 8012dfa:	d02f      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	4a4b      	ldr	r2, [pc, #300]	@ (8012f30 <HAL_TIM_PWM_Start+0x24c>)
 8012e02:	4293      	cmp	r3, r2
 8012e04:	d102      	bne.n	8012e0c <HAL_TIM_PWM_Start+0x128>
 8012e06:	683b      	ldr	r3, [r7, #0]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d027      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	681b      	ldr	r3, [r3, #0]
 8012e10:	4a48      	ldr	r2, [pc, #288]	@ (8012f34 <HAL_TIM_PWM_Start+0x250>)
 8012e12:	4293      	cmp	r3, r2
 8012e14:	d102      	bne.n	8012e1c <HAL_TIM_PWM_Start+0x138>
 8012e16:	683b      	ldr	r3, [r7, #0]
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d01f      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	681b      	ldr	r3, [r3, #0]
 8012e20:	4a45      	ldr	r2, [pc, #276]	@ (8012f38 <HAL_TIM_PWM_Start+0x254>)
 8012e22:	4293      	cmp	r3, r2
 8012e24:	d105      	bne.n	8012e32 <HAL_TIM_PWM_Start+0x14e>
 8012e26:	683b      	ldr	r3, [r7, #0]
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	d017      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012e2c:	683b      	ldr	r3, [r7, #0]
 8012e2e:	2b04      	cmp	r3, #4
 8012e30:	d014      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	681b      	ldr	r3, [r3, #0]
 8012e36:	4a41      	ldr	r2, [pc, #260]	@ (8012f3c <HAL_TIM_PWM_Start+0x258>)
 8012e38:	4293      	cmp	r3, r2
 8012e3a:	d102      	bne.n	8012e42 <HAL_TIM_PWM_Start+0x15e>
 8012e3c:	683b      	ldr	r3, [r7, #0]
 8012e3e:	2b00      	cmp	r3, #0
 8012e40:	d00c      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	681b      	ldr	r3, [r3, #0]
 8012e46:	4a3e      	ldr	r2, [pc, #248]	@ (8012f40 <HAL_TIM_PWM_Start+0x25c>)
 8012e48:	4293      	cmp	r3, r2
 8012e4a:	d102      	bne.n	8012e52 <HAL_TIM_PWM_Start+0x16e>
 8012e4c:	683b      	ldr	r3, [r7, #0]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d004      	beq.n	8012e5c <HAL_TIM_PWM_Start+0x178>
 8012e52:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 8012e56:	483b      	ldr	r0, [pc, #236]	@ (8012f44 <HAL_TIM_PWM_Start+0x260>)
 8012e58:	f7f0 fa60 	bl	800331c <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8012e5c:	683b      	ldr	r3, [r7, #0]
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d109      	bne.n	8012e76 <HAL_TIM_PWM_Start+0x192>
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8012e68:	b2db      	uxtb	r3, r3
 8012e6a:	2b01      	cmp	r3, #1
 8012e6c:	bf14      	ite	ne
 8012e6e:	2301      	movne	r3, #1
 8012e70:	2300      	moveq	r3, #0
 8012e72:	b2db      	uxtb	r3, r3
 8012e74:	e03c      	b.n	8012ef0 <HAL_TIM_PWM_Start+0x20c>
 8012e76:	683b      	ldr	r3, [r7, #0]
 8012e78:	2b04      	cmp	r3, #4
 8012e7a:	d109      	bne.n	8012e90 <HAL_TIM_PWM_Start+0x1ac>
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8012e82:	b2db      	uxtb	r3, r3
 8012e84:	2b01      	cmp	r3, #1
 8012e86:	bf14      	ite	ne
 8012e88:	2301      	movne	r3, #1
 8012e8a:	2300      	moveq	r3, #0
 8012e8c:	b2db      	uxtb	r3, r3
 8012e8e:	e02f      	b.n	8012ef0 <HAL_TIM_PWM_Start+0x20c>
 8012e90:	683b      	ldr	r3, [r7, #0]
 8012e92:	2b08      	cmp	r3, #8
 8012e94:	d109      	bne.n	8012eaa <HAL_TIM_PWM_Start+0x1c6>
 8012e96:	687b      	ldr	r3, [r7, #4]
 8012e98:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012e9c:	b2db      	uxtb	r3, r3
 8012e9e:	2b01      	cmp	r3, #1
 8012ea0:	bf14      	ite	ne
 8012ea2:	2301      	movne	r3, #1
 8012ea4:	2300      	moveq	r3, #0
 8012ea6:	b2db      	uxtb	r3, r3
 8012ea8:	e022      	b.n	8012ef0 <HAL_TIM_PWM_Start+0x20c>
 8012eaa:	683b      	ldr	r3, [r7, #0]
 8012eac:	2b0c      	cmp	r3, #12
 8012eae:	d109      	bne.n	8012ec4 <HAL_TIM_PWM_Start+0x1e0>
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012eb6:	b2db      	uxtb	r3, r3
 8012eb8:	2b01      	cmp	r3, #1
 8012eba:	bf14      	ite	ne
 8012ebc:	2301      	movne	r3, #1
 8012ebe:	2300      	moveq	r3, #0
 8012ec0:	b2db      	uxtb	r3, r3
 8012ec2:	e015      	b.n	8012ef0 <HAL_TIM_PWM_Start+0x20c>
 8012ec4:	683b      	ldr	r3, [r7, #0]
 8012ec6:	2b10      	cmp	r3, #16
 8012ec8:	d109      	bne.n	8012ede <HAL_TIM_PWM_Start+0x1fa>
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012ed0:	b2db      	uxtb	r3, r3
 8012ed2:	2b01      	cmp	r3, #1
 8012ed4:	bf14      	ite	ne
 8012ed6:	2301      	movne	r3, #1
 8012ed8:	2300      	moveq	r3, #0
 8012eda:	b2db      	uxtb	r3, r3
 8012edc:	e008      	b.n	8012ef0 <HAL_TIM_PWM_Start+0x20c>
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8012ee4:	b2db      	uxtb	r3, r3
 8012ee6:	2b01      	cmp	r3, #1
 8012ee8:	bf14      	ite	ne
 8012eea:	2301      	movne	r3, #1
 8012eec:	2300      	moveq	r3, #0
 8012eee:	b2db      	uxtb	r3, r3
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d001      	beq.n	8012ef8 <HAL_TIM_PWM_Start+0x214>
  {
    return HAL_ERROR;
 8012ef4:	2301      	movs	r3, #1
 8012ef6:	e0b9      	b.n	801306c <HAL_TIM_PWM_Start+0x388>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012ef8:	683b      	ldr	r3, [r7, #0]
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	d104      	bne.n	8012f08 <HAL_TIM_PWM_Start+0x224>
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	2202      	movs	r2, #2
 8012f02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012f06:	e03b      	b.n	8012f80 <HAL_TIM_PWM_Start+0x29c>
 8012f08:	683b      	ldr	r3, [r7, #0]
 8012f0a:	2b04      	cmp	r3, #4
 8012f0c:	d11c      	bne.n	8012f48 <HAL_TIM_PWM_Start+0x264>
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	2202      	movs	r2, #2
 8012f12:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012f16:	e033      	b.n	8012f80 <HAL_TIM_PWM_Start+0x29c>
 8012f18:	40010000 	.word	0x40010000
 8012f1c:	40000400 	.word	0x40000400
 8012f20:	40000800 	.word	0x40000800
 8012f24:	40000c00 	.word	0x40000c00
 8012f28:	40010400 	.word	0x40010400
 8012f2c:	40001800 	.word	0x40001800
 8012f30:	40001c00 	.word	0x40001c00
 8012f34:	40002000 	.word	0x40002000
 8012f38:	40014000 	.word	0x40014000
 8012f3c:	40014400 	.word	0x40014400
 8012f40:	40014800 	.word	0x40014800
 8012f44:	0801e98c 	.word	0x0801e98c
 8012f48:	683b      	ldr	r3, [r7, #0]
 8012f4a:	2b08      	cmp	r3, #8
 8012f4c:	d104      	bne.n	8012f58 <HAL_TIM_PWM_Start+0x274>
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	2202      	movs	r2, #2
 8012f52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012f56:	e013      	b.n	8012f80 <HAL_TIM_PWM_Start+0x29c>
 8012f58:	683b      	ldr	r3, [r7, #0]
 8012f5a:	2b0c      	cmp	r3, #12
 8012f5c:	d104      	bne.n	8012f68 <HAL_TIM_PWM_Start+0x284>
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	2202      	movs	r2, #2
 8012f62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8012f66:	e00b      	b.n	8012f80 <HAL_TIM_PWM_Start+0x29c>
 8012f68:	683b      	ldr	r3, [r7, #0]
 8012f6a:	2b10      	cmp	r3, #16
 8012f6c:	d104      	bne.n	8012f78 <HAL_TIM_PWM_Start+0x294>
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	2202      	movs	r2, #2
 8012f72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012f76:	e003      	b.n	8012f80 <HAL_TIM_PWM_Start+0x29c>
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	2202      	movs	r2, #2
 8012f7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	681b      	ldr	r3, [r3, #0]
 8012f84:	2201      	movs	r2, #1
 8012f86:	6839      	ldr	r1, [r7, #0]
 8012f88:	4618      	mov	r0, r3
 8012f8a:	f001 fbfb 	bl	8014784 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	4a38      	ldr	r2, [pc, #224]	@ (8013074 <HAL_TIM_PWM_Start+0x390>)
 8012f94:	4293      	cmp	r3, r2
 8012f96:	d013      	beq.n	8012fc0 <HAL_TIM_PWM_Start+0x2dc>
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	4a36      	ldr	r2, [pc, #216]	@ (8013078 <HAL_TIM_PWM_Start+0x394>)
 8012f9e:	4293      	cmp	r3, r2
 8012fa0:	d00e      	beq.n	8012fc0 <HAL_TIM_PWM_Start+0x2dc>
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	681b      	ldr	r3, [r3, #0]
 8012fa6:	4a35      	ldr	r2, [pc, #212]	@ (801307c <HAL_TIM_PWM_Start+0x398>)
 8012fa8:	4293      	cmp	r3, r2
 8012faa:	d009      	beq.n	8012fc0 <HAL_TIM_PWM_Start+0x2dc>
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	4a33      	ldr	r2, [pc, #204]	@ (8013080 <HAL_TIM_PWM_Start+0x39c>)
 8012fb2:	4293      	cmp	r3, r2
 8012fb4:	d004      	beq.n	8012fc0 <HAL_TIM_PWM_Start+0x2dc>
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	4a32      	ldr	r2, [pc, #200]	@ (8013084 <HAL_TIM_PWM_Start+0x3a0>)
 8012fbc:	4293      	cmp	r3, r2
 8012fbe:	d101      	bne.n	8012fc4 <HAL_TIM_PWM_Start+0x2e0>
 8012fc0:	2301      	movs	r3, #1
 8012fc2:	e000      	b.n	8012fc6 <HAL_TIM_PWM_Start+0x2e2>
 8012fc4:	2300      	movs	r3, #0
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	d007      	beq.n	8012fda <HAL_TIM_PWM_Start+0x2f6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	681b      	ldr	r3, [r3, #0]
 8012fce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8012fd8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	681b      	ldr	r3, [r3, #0]
 8012fde:	4a25      	ldr	r2, [pc, #148]	@ (8013074 <HAL_TIM_PWM_Start+0x390>)
 8012fe0:	4293      	cmp	r3, r2
 8012fe2:	d022      	beq.n	801302a <HAL_TIM_PWM_Start+0x346>
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	681b      	ldr	r3, [r3, #0]
 8012fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012fec:	d01d      	beq.n	801302a <HAL_TIM_PWM_Start+0x346>
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	681b      	ldr	r3, [r3, #0]
 8012ff2:	4a25      	ldr	r2, [pc, #148]	@ (8013088 <HAL_TIM_PWM_Start+0x3a4>)
 8012ff4:	4293      	cmp	r3, r2
 8012ff6:	d018      	beq.n	801302a <HAL_TIM_PWM_Start+0x346>
 8012ff8:	687b      	ldr	r3, [r7, #4]
 8012ffa:	681b      	ldr	r3, [r3, #0]
 8012ffc:	4a23      	ldr	r2, [pc, #140]	@ (801308c <HAL_TIM_PWM_Start+0x3a8>)
 8012ffe:	4293      	cmp	r3, r2
 8013000:	d013      	beq.n	801302a <HAL_TIM_PWM_Start+0x346>
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	4a22      	ldr	r2, [pc, #136]	@ (8013090 <HAL_TIM_PWM_Start+0x3ac>)
 8013008:	4293      	cmp	r3, r2
 801300a:	d00e      	beq.n	801302a <HAL_TIM_PWM_Start+0x346>
 801300c:	687b      	ldr	r3, [r7, #4]
 801300e:	681b      	ldr	r3, [r3, #0]
 8013010:	4a19      	ldr	r2, [pc, #100]	@ (8013078 <HAL_TIM_PWM_Start+0x394>)
 8013012:	4293      	cmp	r3, r2
 8013014:	d009      	beq.n	801302a <HAL_TIM_PWM_Start+0x346>
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	681b      	ldr	r3, [r3, #0]
 801301a:	4a1e      	ldr	r2, [pc, #120]	@ (8013094 <HAL_TIM_PWM_Start+0x3b0>)
 801301c:	4293      	cmp	r3, r2
 801301e:	d004      	beq.n	801302a <HAL_TIM_PWM_Start+0x346>
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	681b      	ldr	r3, [r3, #0]
 8013024:	4a15      	ldr	r2, [pc, #84]	@ (801307c <HAL_TIM_PWM_Start+0x398>)
 8013026:	4293      	cmp	r3, r2
 8013028:	d115      	bne.n	8013056 <HAL_TIM_PWM_Start+0x372>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	681b      	ldr	r3, [r3, #0]
 801302e:	689a      	ldr	r2, [r3, #8]
 8013030:	4b19      	ldr	r3, [pc, #100]	@ (8013098 <HAL_TIM_PWM_Start+0x3b4>)
 8013032:	4013      	ands	r3, r2
 8013034:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013036:	68fb      	ldr	r3, [r7, #12]
 8013038:	2b06      	cmp	r3, #6
 801303a:	d015      	beq.n	8013068 <HAL_TIM_PWM_Start+0x384>
 801303c:	68fb      	ldr	r3, [r7, #12]
 801303e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013042:	d011      	beq.n	8013068 <HAL_TIM_PWM_Start+0x384>
    {
      __HAL_TIM_ENABLE(htim);
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	681b      	ldr	r3, [r3, #0]
 8013048:	681a      	ldr	r2, [r3, #0]
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	681b      	ldr	r3, [r3, #0]
 801304e:	f042 0201 	orr.w	r2, r2, #1
 8013052:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013054:	e008      	b.n	8013068 <HAL_TIM_PWM_Start+0x384>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8013056:	687b      	ldr	r3, [r7, #4]
 8013058:	681b      	ldr	r3, [r3, #0]
 801305a:	681a      	ldr	r2, [r3, #0]
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	681b      	ldr	r3, [r3, #0]
 8013060:	f042 0201 	orr.w	r2, r2, #1
 8013064:	601a      	str	r2, [r3, #0]
 8013066:	e000      	b.n	801306a <HAL_TIM_PWM_Start+0x386>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013068:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801306a:	2300      	movs	r3, #0
}
 801306c:	4618      	mov	r0, r3
 801306e:	3710      	adds	r7, #16
 8013070:	46bd      	mov	sp, r7
 8013072:	bd80      	pop	{r7, pc}
 8013074:	40010000 	.word	0x40010000
 8013078:	40010400 	.word	0x40010400
 801307c:	40014000 	.word	0x40014000
 8013080:	40014400 	.word	0x40014400
 8013084:	40014800 	.word	0x40014800
 8013088:	40000400 	.word	0x40000400
 801308c:	40000800 	.word	0x40000800
 8013090:	40000c00 	.word	0x40000c00
 8013094:	40001800 	.word	0x40001800
 8013098:	00010007 	.word	0x00010007

0801309c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801309c:	b580      	push	{r7, lr}
 801309e:	b082      	sub	sp, #8
 80130a0:	af00      	add	r7, sp, #0
 80130a2:	6078      	str	r0, [r7, #4]
 80130a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	4a89      	ldr	r2, [pc, #548]	@ (80132d0 <HAL_TIM_PWM_Stop+0x234>)
 80130ac:	4293      	cmp	r3, r2
 80130ae:	d117      	bne.n	80130e0 <HAL_TIM_PWM_Stop+0x44>
 80130b0:	683b      	ldr	r3, [r7, #0]
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	f000 80ae 	beq.w	8013214 <HAL_TIM_PWM_Stop+0x178>
 80130b8:	683b      	ldr	r3, [r7, #0]
 80130ba:	2b04      	cmp	r3, #4
 80130bc:	f000 80aa 	beq.w	8013214 <HAL_TIM_PWM_Stop+0x178>
 80130c0:	683b      	ldr	r3, [r7, #0]
 80130c2:	2b08      	cmp	r3, #8
 80130c4:	f000 80a6 	beq.w	8013214 <HAL_TIM_PWM_Stop+0x178>
 80130c8:	683b      	ldr	r3, [r7, #0]
 80130ca:	2b0c      	cmp	r3, #12
 80130cc:	f000 80a2 	beq.w	8013214 <HAL_TIM_PWM_Stop+0x178>
 80130d0:	683b      	ldr	r3, [r7, #0]
 80130d2:	2b10      	cmp	r3, #16
 80130d4:	f000 809e 	beq.w	8013214 <HAL_TIM_PWM_Stop+0x178>
 80130d8:	683b      	ldr	r3, [r7, #0]
 80130da:	2b14      	cmp	r3, #20
 80130dc:	f000 809a 	beq.w	8013214 <HAL_TIM_PWM_Stop+0x178>
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80130e8:	d10f      	bne.n	801310a <HAL_TIM_PWM_Stop+0x6e>
 80130ea:	683b      	ldr	r3, [r7, #0]
 80130ec:	2b00      	cmp	r3, #0
 80130ee:	f000 8091 	beq.w	8013214 <HAL_TIM_PWM_Stop+0x178>
 80130f2:	683b      	ldr	r3, [r7, #0]
 80130f4:	2b04      	cmp	r3, #4
 80130f6:	f000 808d 	beq.w	8013214 <HAL_TIM_PWM_Stop+0x178>
 80130fa:	683b      	ldr	r3, [r7, #0]
 80130fc:	2b08      	cmp	r3, #8
 80130fe:	f000 8089 	beq.w	8013214 <HAL_TIM_PWM_Stop+0x178>
 8013102:	683b      	ldr	r3, [r7, #0]
 8013104:	2b0c      	cmp	r3, #12
 8013106:	f000 8085 	beq.w	8013214 <HAL_TIM_PWM_Stop+0x178>
 801310a:	687b      	ldr	r3, [r7, #4]
 801310c:	681b      	ldr	r3, [r3, #0]
 801310e:	4a71      	ldr	r2, [pc, #452]	@ (80132d4 <HAL_TIM_PWM_Stop+0x238>)
 8013110:	4293      	cmp	r3, r2
 8013112:	d10b      	bne.n	801312c <HAL_TIM_PWM_Stop+0x90>
 8013114:	683b      	ldr	r3, [r7, #0]
 8013116:	2b00      	cmp	r3, #0
 8013118:	d07c      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 801311a:	683b      	ldr	r3, [r7, #0]
 801311c:	2b04      	cmp	r3, #4
 801311e:	d079      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 8013120:	683b      	ldr	r3, [r7, #0]
 8013122:	2b08      	cmp	r3, #8
 8013124:	d076      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 8013126:	683b      	ldr	r3, [r7, #0]
 8013128:	2b0c      	cmp	r3, #12
 801312a:	d073      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	681b      	ldr	r3, [r3, #0]
 8013130:	4a69      	ldr	r2, [pc, #420]	@ (80132d8 <HAL_TIM_PWM_Stop+0x23c>)
 8013132:	4293      	cmp	r3, r2
 8013134:	d10b      	bne.n	801314e <HAL_TIM_PWM_Stop+0xb2>
 8013136:	683b      	ldr	r3, [r7, #0]
 8013138:	2b00      	cmp	r3, #0
 801313a:	d06b      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 801313c:	683b      	ldr	r3, [r7, #0]
 801313e:	2b04      	cmp	r3, #4
 8013140:	d068      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 8013142:	683b      	ldr	r3, [r7, #0]
 8013144:	2b08      	cmp	r3, #8
 8013146:	d065      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 8013148:	683b      	ldr	r3, [r7, #0]
 801314a:	2b0c      	cmp	r3, #12
 801314c:	d062      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	681b      	ldr	r3, [r3, #0]
 8013152:	4a62      	ldr	r2, [pc, #392]	@ (80132dc <HAL_TIM_PWM_Stop+0x240>)
 8013154:	4293      	cmp	r3, r2
 8013156:	d10b      	bne.n	8013170 <HAL_TIM_PWM_Stop+0xd4>
 8013158:	683b      	ldr	r3, [r7, #0]
 801315a:	2b00      	cmp	r3, #0
 801315c:	d05a      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 801315e:	683b      	ldr	r3, [r7, #0]
 8013160:	2b04      	cmp	r3, #4
 8013162:	d057      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 8013164:	683b      	ldr	r3, [r7, #0]
 8013166:	2b08      	cmp	r3, #8
 8013168:	d054      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 801316a:	683b      	ldr	r3, [r7, #0]
 801316c:	2b0c      	cmp	r3, #12
 801316e:	d051      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	681b      	ldr	r3, [r3, #0]
 8013174:	4a5a      	ldr	r2, [pc, #360]	@ (80132e0 <HAL_TIM_PWM_Stop+0x244>)
 8013176:	4293      	cmp	r3, r2
 8013178:	d111      	bne.n	801319e <HAL_TIM_PWM_Stop+0x102>
 801317a:	683b      	ldr	r3, [r7, #0]
 801317c:	2b00      	cmp	r3, #0
 801317e:	d049      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 8013180:	683b      	ldr	r3, [r7, #0]
 8013182:	2b04      	cmp	r3, #4
 8013184:	d046      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 8013186:	683b      	ldr	r3, [r7, #0]
 8013188:	2b08      	cmp	r3, #8
 801318a:	d043      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 801318c:	683b      	ldr	r3, [r7, #0]
 801318e:	2b0c      	cmp	r3, #12
 8013190:	d040      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 8013192:	683b      	ldr	r3, [r7, #0]
 8013194:	2b10      	cmp	r3, #16
 8013196:	d03d      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 8013198:	683b      	ldr	r3, [r7, #0]
 801319a:	2b14      	cmp	r3, #20
 801319c:	d03a      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	681b      	ldr	r3, [r3, #0]
 80131a2:	4a50      	ldr	r2, [pc, #320]	@ (80132e4 <HAL_TIM_PWM_Stop+0x248>)
 80131a4:	4293      	cmp	r3, r2
 80131a6:	d105      	bne.n	80131b4 <HAL_TIM_PWM_Stop+0x118>
 80131a8:	683b      	ldr	r3, [r7, #0]
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d032      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 80131ae:	683b      	ldr	r3, [r7, #0]
 80131b0:	2b04      	cmp	r3, #4
 80131b2:	d02f      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	4a4b      	ldr	r2, [pc, #300]	@ (80132e8 <HAL_TIM_PWM_Stop+0x24c>)
 80131ba:	4293      	cmp	r3, r2
 80131bc:	d102      	bne.n	80131c4 <HAL_TIM_PWM_Stop+0x128>
 80131be:	683b      	ldr	r3, [r7, #0]
 80131c0:	2b00      	cmp	r3, #0
 80131c2:	d027      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	681b      	ldr	r3, [r3, #0]
 80131c8:	4a48      	ldr	r2, [pc, #288]	@ (80132ec <HAL_TIM_PWM_Stop+0x250>)
 80131ca:	4293      	cmp	r3, r2
 80131cc:	d102      	bne.n	80131d4 <HAL_TIM_PWM_Stop+0x138>
 80131ce:	683b      	ldr	r3, [r7, #0]
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	d01f      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	681b      	ldr	r3, [r3, #0]
 80131d8:	4a45      	ldr	r2, [pc, #276]	@ (80132f0 <HAL_TIM_PWM_Stop+0x254>)
 80131da:	4293      	cmp	r3, r2
 80131dc:	d105      	bne.n	80131ea <HAL_TIM_PWM_Stop+0x14e>
 80131de:	683b      	ldr	r3, [r7, #0]
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d017      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 80131e4:	683b      	ldr	r3, [r7, #0]
 80131e6:	2b04      	cmp	r3, #4
 80131e8:	d014      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	4a41      	ldr	r2, [pc, #260]	@ (80132f4 <HAL_TIM_PWM_Stop+0x258>)
 80131f0:	4293      	cmp	r3, r2
 80131f2:	d102      	bne.n	80131fa <HAL_TIM_PWM_Stop+0x15e>
 80131f4:	683b      	ldr	r3, [r7, #0]
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	d00c      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	681b      	ldr	r3, [r3, #0]
 80131fe:	4a3e      	ldr	r2, [pc, #248]	@ (80132f8 <HAL_TIM_PWM_Stop+0x25c>)
 8013200:	4293      	cmp	r3, r2
 8013202:	d102      	bne.n	801320a <HAL_TIM_PWM_Stop+0x16e>
 8013204:	683b      	ldr	r3, [r7, #0]
 8013206:	2b00      	cmp	r3, #0
 8013208:	d004      	beq.n	8013214 <HAL_TIM_PWM_Stop+0x178>
 801320a:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 801320e:	483b      	ldr	r0, [pc, #236]	@ (80132fc <HAL_TIM_PWM_Stop+0x260>)
 8013210:	f7f0 f884 	bl	800331c <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	681b      	ldr	r3, [r3, #0]
 8013218:	2200      	movs	r2, #0
 801321a:	6839      	ldr	r1, [r7, #0]
 801321c:	4618      	mov	r0, r3
 801321e:	f001 fab1 	bl	8014784 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	681b      	ldr	r3, [r3, #0]
 8013226:	4a2a      	ldr	r2, [pc, #168]	@ (80132d0 <HAL_TIM_PWM_Stop+0x234>)
 8013228:	4293      	cmp	r3, r2
 801322a:	d013      	beq.n	8013254 <HAL_TIM_PWM_Stop+0x1b8>
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	681b      	ldr	r3, [r3, #0]
 8013230:	4a2b      	ldr	r2, [pc, #172]	@ (80132e0 <HAL_TIM_PWM_Stop+0x244>)
 8013232:	4293      	cmp	r3, r2
 8013234:	d00e      	beq.n	8013254 <HAL_TIM_PWM_Stop+0x1b8>
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	681b      	ldr	r3, [r3, #0]
 801323a:	4a2d      	ldr	r2, [pc, #180]	@ (80132f0 <HAL_TIM_PWM_Stop+0x254>)
 801323c:	4293      	cmp	r3, r2
 801323e:	d009      	beq.n	8013254 <HAL_TIM_PWM_Stop+0x1b8>
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	681b      	ldr	r3, [r3, #0]
 8013244:	4a2b      	ldr	r2, [pc, #172]	@ (80132f4 <HAL_TIM_PWM_Stop+0x258>)
 8013246:	4293      	cmp	r3, r2
 8013248:	d004      	beq.n	8013254 <HAL_TIM_PWM_Stop+0x1b8>
 801324a:	687b      	ldr	r3, [r7, #4]
 801324c:	681b      	ldr	r3, [r3, #0]
 801324e:	4a2a      	ldr	r2, [pc, #168]	@ (80132f8 <HAL_TIM_PWM_Stop+0x25c>)
 8013250:	4293      	cmp	r3, r2
 8013252:	d101      	bne.n	8013258 <HAL_TIM_PWM_Stop+0x1bc>
 8013254:	2301      	movs	r3, #1
 8013256:	e000      	b.n	801325a <HAL_TIM_PWM_Stop+0x1be>
 8013258:	2300      	movs	r3, #0
 801325a:	2b00      	cmp	r3, #0
 801325c:	d017      	beq.n	801328e <HAL_TIM_PWM_Stop+0x1f2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	681b      	ldr	r3, [r3, #0]
 8013262:	6a1a      	ldr	r2, [r3, #32]
 8013264:	f241 1311 	movw	r3, #4369	@ 0x1111
 8013268:	4013      	ands	r3, r2
 801326a:	2b00      	cmp	r3, #0
 801326c:	d10f      	bne.n	801328e <HAL_TIM_PWM_Stop+0x1f2>
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	6a1a      	ldr	r2, [r3, #32]
 8013274:	f240 4344 	movw	r3, #1092	@ 0x444
 8013278:	4013      	ands	r3, r2
 801327a:	2b00      	cmp	r3, #0
 801327c:	d107      	bne.n	801328e <HAL_TIM_PWM_Stop+0x1f2>
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	681b      	ldr	r3, [r3, #0]
 8013288:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 801328c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	681b      	ldr	r3, [r3, #0]
 8013292:	6a1a      	ldr	r2, [r3, #32]
 8013294:	f241 1311 	movw	r3, #4369	@ 0x1111
 8013298:	4013      	ands	r3, r2
 801329a:	2b00      	cmp	r3, #0
 801329c:	d10f      	bne.n	80132be <HAL_TIM_PWM_Stop+0x222>
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	681b      	ldr	r3, [r3, #0]
 80132a2:	6a1a      	ldr	r2, [r3, #32]
 80132a4:	f240 4344 	movw	r3, #1092	@ 0x444
 80132a8:	4013      	ands	r3, r2
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d107      	bne.n	80132be <HAL_TIM_PWM_Stop+0x222>
 80132ae:	687b      	ldr	r3, [r7, #4]
 80132b0:	681b      	ldr	r3, [r3, #0]
 80132b2:	681a      	ldr	r2, [r3, #0]
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	f022 0201 	bic.w	r2, r2, #1
 80132bc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80132be:	683b      	ldr	r3, [r7, #0]
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	d11d      	bne.n	8013300 <HAL_TIM_PWM_Stop+0x264>
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	2201      	movs	r2, #1
 80132c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80132cc:	e03c      	b.n	8013348 <HAL_TIM_PWM_Stop+0x2ac>
 80132ce:	bf00      	nop
 80132d0:	40010000 	.word	0x40010000
 80132d4:	40000400 	.word	0x40000400
 80132d8:	40000800 	.word	0x40000800
 80132dc:	40000c00 	.word	0x40000c00
 80132e0:	40010400 	.word	0x40010400
 80132e4:	40001800 	.word	0x40001800
 80132e8:	40001c00 	.word	0x40001c00
 80132ec:	40002000 	.word	0x40002000
 80132f0:	40014000 	.word	0x40014000
 80132f4:	40014400 	.word	0x40014400
 80132f8:	40014800 	.word	0x40014800
 80132fc:	0801e98c 	.word	0x0801e98c
 8013300:	683b      	ldr	r3, [r7, #0]
 8013302:	2b04      	cmp	r3, #4
 8013304:	d104      	bne.n	8013310 <HAL_TIM_PWM_Stop+0x274>
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	2201      	movs	r2, #1
 801330a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801330e:	e01b      	b.n	8013348 <HAL_TIM_PWM_Stop+0x2ac>
 8013310:	683b      	ldr	r3, [r7, #0]
 8013312:	2b08      	cmp	r3, #8
 8013314:	d104      	bne.n	8013320 <HAL_TIM_PWM_Stop+0x284>
 8013316:	687b      	ldr	r3, [r7, #4]
 8013318:	2201      	movs	r2, #1
 801331a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801331e:	e013      	b.n	8013348 <HAL_TIM_PWM_Stop+0x2ac>
 8013320:	683b      	ldr	r3, [r7, #0]
 8013322:	2b0c      	cmp	r3, #12
 8013324:	d104      	bne.n	8013330 <HAL_TIM_PWM_Stop+0x294>
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	2201      	movs	r2, #1
 801332a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801332e:	e00b      	b.n	8013348 <HAL_TIM_PWM_Stop+0x2ac>
 8013330:	683b      	ldr	r3, [r7, #0]
 8013332:	2b10      	cmp	r3, #16
 8013334:	d104      	bne.n	8013340 <HAL_TIM_PWM_Stop+0x2a4>
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	2201      	movs	r2, #1
 801333a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801333e:	e003      	b.n	8013348 <HAL_TIM_PWM_Stop+0x2ac>
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	2201      	movs	r2, #1
 8013344:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8013348:	2300      	movs	r3, #0
}
 801334a:	4618      	mov	r0, r3
 801334c:	3708      	adds	r7, #8
 801334e:	46bd      	mov	sp, r7
 8013350:	bd80      	pop	{r7, pc}
 8013352:	bf00      	nop

08013354 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8013354:	b580      	push	{r7, lr}
 8013356:	b086      	sub	sp, #24
 8013358:	af00      	add	r7, sp, #0
 801335a:	6078      	str	r0, [r7, #4]
 801335c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	2b00      	cmp	r3, #0
 8013362:	d101      	bne.n	8013368 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8013364:	2301      	movs	r3, #1
 8013366:	e1a8      	b.n	80136ba <HAL_TIM_Encoder_Init+0x366>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	681b      	ldr	r3, [r3, #0]
 801336c:	4a7f      	ldr	r2, [pc, #508]	@ (801356c <HAL_TIM_Encoder_Init+0x218>)
 801336e:	4293      	cmp	r3, r2
 8013370:	d01d      	beq.n	80133ae <HAL_TIM_Encoder_Init+0x5a>
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801337a:	d018      	beq.n	80133ae <HAL_TIM_Encoder_Init+0x5a>
 801337c:	687b      	ldr	r3, [r7, #4]
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	4a7b      	ldr	r2, [pc, #492]	@ (8013570 <HAL_TIM_Encoder_Init+0x21c>)
 8013382:	4293      	cmp	r3, r2
 8013384:	d013      	beq.n	80133ae <HAL_TIM_Encoder_Init+0x5a>
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	681b      	ldr	r3, [r3, #0]
 801338a:	4a7a      	ldr	r2, [pc, #488]	@ (8013574 <HAL_TIM_Encoder_Init+0x220>)
 801338c:	4293      	cmp	r3, r2
 801338e:	d00e      	beq.n	80133ae <HAL_TIM_Encoder_Init+0x5a>
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	681b      	ldr	r3, [r3, #0]
 8013394:	4a78      	ldr	r2, [pc, #480]	@ (8013578 <HAL_TIM_Encoder_Init+0x224>)
 8013396:	4293      	cmp	r3, r2
 8013398:	d009      	beq.n	80133ae <HAL_TIM_Encoder_Init+0x5a>
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	681b      	ldr	r3, [r3, #0]
 801339e:	4a77      	ldr	r2, [pc, #476]	@ (801357c <HAL_TIM_Encoder_Init+0x228>)
 80133a0:	4293      	cmp	r3, r2
 80133a2:	d004      	beq.n	80133ae <HAL_TIM_Encoder_Init+0x5a>
 80133a4:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 80133a8:	4875      	ldr	r0, [pc, #468]	@ (8013580 <HAL_TIM_Encoder_Init+0x22c>)
 80133aa:	f7ef ffb7 	bl	800331c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	689b      	ldr	r3, [r3, #8]
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d014      	beq.n	80133e0 <HAL_TIM_Encoder_Init+0x8c>
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	689b      	ldr	r3, [r3, #8]
 80133ba:	2b10      	cmp	r3, #16
 80133bc:	d010      	beq.n	80133e0 <HAL_TIM_Encoder_Init+0x8c>
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	689b      	ldr	r3, [r3, #8]
 80133c2:	2b20      	cmp	r3, #32
 80133c4:	d00c      	beq.n	80133e0 <HAL_TIM_Encoder_Init+0x8c>
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	689b      	ldr	r3, [r3, #8]
 80133ca:	2b40      	cmp	r3, #64	@ 0x40
 80133cc:	d008      	beq.n	80133e0 <HAL_TIM_Encoder_Init+0x8c>
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	689b      	ldr	r3, [r3, #8]
 80133d2:	2b60      	cmp	r3, #96	@ 0x60
 80133d4:	d004      	beq.n	80133e0 <HAL_TIM_Encoder_Init+0x8c>
 80133d6:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 80133da:	4869      	ldr	r0, [pc, #420]	@ (8013580 <HAL_TIM_Encoder_Init+0x22c>)
 80133dc:	f7ef ff9e 	bl	800331c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	691b      	ldr	r3, [r3, #16]
 80133e4:	2b00      	cmp	r3, #0
 80133e6:	d00e      	beq.n	8013406 <HAL_TIM_Encoder_Init+0xb2>
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	691b      	ldr	r3, [r3, #16]
 80133ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80133f0:	d009      	beq.n	8013406 <HAL_TIM_Encoder_Init+0xb2>
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	691b      	ldr	r3, [r3, #16]
 80133f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80133fa:	d004      	beq.n	8013406 <HAL_TIM_Encoder_Init+0xb2>
 80133fc:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 8013400:	485f      	ldr	r0, [pc, #380]	@ (8013580 <HAL_TIM_Encoder_Init+0x22c>)
 8013402:	f7ef ff8b 	bl	800331c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	699b      	ldr	r3, [r3, #24]
 801340a:	2b00      	cmp	r3, #0
 801340c:	d008      	beq.n	8013420 <HAL_TIM_Encoder_Init+0xcc>
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	699b      	ldr	r3, [r3, #24]
 8013412:	2b80      	cmp	r3, #128	@ 0x80
 8013414:	d004      	beq.n	8013420 <HAL_TIM_Encoder_Init+0xcc>
 8013416:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 801341a:	4859      	ldr	r0, [pc, #356]	@ (8013580 <HAL_TIM_Encoder_Init+0x22c>)
 801341c:	f7ef ff7e 	bl	800331c <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 8013420:	683b      	ldr	r3, [r7, #0]
 8013422:	681b      	ldr	r3, [r3, #0]
 8013424:	2b01      	cmp	r3, #1
 8013426:	d00c      	beq.n	8013442 <HAL_TIM_Encoder_Init+0xee>
 8013428:	683b      	ldr	r3, [r7, #0]
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	2b02      	cmp	r3, #2
 801342e:	d008      	beq.n	8013442 <HAL_TIM_Encoder_Init+0xee>
 8013430:	683b      	ldr	r3, [r7, #0]
 8013432:	681b      	ldr	r3, [r3, #0]
 8013434:	2b03      	cmp	r3, #3
 8013436:	d004      	beq.n	8013442 <HAL_TIM_Encoder_Init+0xee>
 8013438:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 801343c:	4850      	ldr	r0, [pc, #320]	@ (8013580 <HAL_TIM_Encoder_Init+0x22c>)
 801343e:	f7ef ff6d 	bl	800331c <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 8013442:	683b      	ldr	r3, [r7, #0]
 8013444:	689b      	ldr	r3, [r3, #8]
 8013446:	2b01      	cmp	r3, #1
 8013448:	d00c      	beq.n	8013464 <HAL_TIM_Encoder_Init+0x110>
 801344a:	683b      	ldr	r3, [r7, #0]
 801344c:	689b      	ldr	r3, [r3, #8]
 801344e:	2b02      	cmp	r3, #2
 8013450:	d008      	beq.n	8013464 <HAL_TIM_Encoder_Init+0x110>
 8013452:	683b      	ldr	r3, [r7, #0]
 8013454:	689b      	ldr	r3, [r3, #8]
 8013456:	2b03      	cmp	r3, #3
 8013458:	d004      	beq.n	8013464 <HAL_TIM_Encoder_Init+0x110>
 801345a:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 801345e:	4848      	ldr	r0, [pc, #288]	@ (8013580 <HAL_TIM_Encoder_Init+0x22c>)
 8013460:	f7ef ff5c 	bl	800331c <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8013464:	683b      	ldr	r3, [r7, #0]
 8013466:	699b      	ldr	r3, [r3, #24]
 8013468:	2b01      	cmp	r3, #1
 801346a:	d00c      	beq.n	8013486 <HAL_TIM_Encoder_Init+0x132>
 801346c:	683b      	ldr	r3, [r7, #0]
 801346e:	699b      	ldr	r3, [r3, #24]
 8013470:	2b02      	cmp	r3, #2
 8013472:	d008      	beq.n	8013486 <HAL_TIM_Encoder_Init+0x132>
 8013474:	683b      	ldr	r3, [r7, #0]
 8013476:	699b      	ldr	r3, [r3, #24]
 8013478:	2b03      	cmp	r3, #3
 801347a:	d004      	beq.n	8013486 <HAL_TIM_Encoder_Init+0x132>
 801347c:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 8013480:	483f      	ldr	r0, [pc, #252]	@ (8013580 <HAL_TIM_Encoder_Init+0x22c>)
 8013482:	f7ef ff4b 	bl	800331c <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 8013486:	683b      	ldr	r3, [r7, #0]
 8013488:	685b      	ldr	r3, [r3, #4]
 801348a:	2b00      	cmp	r3, #0
 801348c:	d008      	beq.n	80134a0 <HAL_TIM_Encoder_Init+0x14c>
 801348e:	683b      	ldr	r3, [r7, #0]
 8013490:	685b      	ldr	r3, [r3, #4]
 8013492:	2b02      	cmp	r3, #2
 8013494:	d004      	beq.n	80134a0 <HAL_TIM_Encoder_Init+0x14c>
 8013496:	f640 31ea 	movw	r1, #3050	@ 0xbea
 801349a:	4839      	ldr	r0, [pc, #228]	@ (8013580 <HAL_TIM_Encoder_Init+0x22c>)
 801349c:	f7ef ff3e 	bl	800331c <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 80134a0:	683b      	ldr	r3, [r7, #0]
 80134a2:	695b      	ldr	r3, [r3, #20]
 80134a4:	2b00      	cmp	r3, #0
 80134a6:	d008      	beq.n	80134ba <HAL_TIM_Encoder_Init+0x166>
 80134a8:	683b      	ldr	r3, [r7, #0]
 80134aa:	695b      	ldr	r3, [r3, #20]
 80134ac:	2b02      	cmp	r3, #2
 80134ae:	d004      	beq.n	80134ba <HAL_TIM_Encoder_Init+0x166>
 80134b0:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 80134b4:	4832      	ldr	r0, [pc, #200]	@ (8013580 <HAL_TIM_Encoder_Init+0x22c>)
 80134b6:	f7ef ff31 	bl	800331c <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 80134ba:	683b      	ldr	r3, [r7, #0]
 80134bc:	68db      	ldr	r3, [r3, #12]
 80134be:	2b00      	cmp	r3, #0
 80134c0:	d010      	beq.n	80134e4 <HAL_TIM_Encoder_Init+0x190>
 80134c2:	683b      	ldr	r3, [r7, #0]
 80134c4:	68db      	ldr	r3, [r3, #12]
 80134c6:	2b04      	cmp	r3, #4
 80134c8:	d00c      	beq.n	80134e4 <HAL_TIM_Encoder_Init+0x190>
 80134ca:	683b      	ldr	r3, [r7, #0]
 80134cc:	68db      	ldr	r3, [r3, #12]
 80134ce:	2b08      	cmp	r3, #8
 80134d0:	d008      	beq.n	80134e4 <HAL_TIM_Encoder_Init+0x190>
 80134d2:	683b      	ldr	r3, [r7, #0]
 80134d4:	68db      	ldr	r3, [r3, #12]
 80134d6:	2b0c      	cmp	r3, #12
 80134d8:	d004      	beq.n	80134e4 <HAL_TIM_Encoder_Init+0x190>
 80134da:	f640 31ec 	movw	r1, #3052	@ 0xbec
 80134de:	4828      	ldr	r0, [pc, #160]	@ (8013580 <HAL_TIM_Encoder_Init+0x22c>)
 80134e0:	f7ef ff1c 	bl	800331c <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 80134e4:	683b      	ldr	r3, [r7, #0]
 80134e6:	69db      	ldr	r3, [r3, #28]
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d010      	beq.n	801350e <HAL_TIM_Encoder_Init+0x1ba>
 80134ec:	683b      	ldr	r3, [r7, #0]
 80134ee:	69db      	ldr	r3, [r3, #28]
 80134f0:	2b04      	cmp	r3, #4
 80134f2:	d00c      	beq.n	801350e <HAL_TIM_Encoder_Init+0x1ba>
 80134f4:	683b      	ldr	r3, [r7, #0]
 80134f6:	69db      	ldr	r3, [r3, #28]
 80134f8:	2b08      	cmp	r3, #8
 80134fa:	d008      	beq.n	801350e <HAL_TIM_Encoder_Init+0x1ba>
 80134fc:	683b      	ldr	r3, [r7, #0]
 80134fe:	69db      	ldr	r3, [r3, #28]
 8013500:	2b0c      	cmp	r3, #12
 8013502:	d004      	beq.n	801350e <HAL_TIM_Encoder_Init+0x1ba>
 8013504:	f640 31ed 	movw	r1, #3053	@ 0xbed
 8013508:	481d      	ldr	r0, [pc, #116]	@ (8013580 <HAL_TIM_Encoder_Init+0x22c>)
 801350a:	f7ef ff07 	bl	800331c <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 801350e:	683b      	ldr	r3, [r7, #0]
 8013510:	691b      	ldr	r3, [r3, #16]
 8013512:	2b0f      	cmp	r3, #15
 8013514:	d904      	bls.n	8013520 <HAL_TIM_Encoder_Init+0x1cc>
 8013516:	f640 31ee 	movw	r1, #3054	@ 0xbee
 801351a:	4819      	ldr	r0, [pc, #100]	@ (8013580 <HAL_TIM_Encoder_Init+0x22c>)
 801351c:	f7ef fefe 	bl	800331c <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8013520:	683b      	ldr	r3, [r7, #0]
 8013522:	6a1b      	ldr	r3, [r3, #32]
 8013524:	2b0f      	cmp	r3, #15
 8013526:	d904      	bls.n	8013532 <HAL_TIM_Encoder_Init+0x1de>
 8013528:	f640 31ef 	movw	r1, #3055	@ 0xbef
 801352c:	4814      	ldr	r0, [pc, #80]	@ (8013580 <HAL_TIM_Encoder_Init+0x22c>)
 801352e:	f7ef fef5 	bl	800331c <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8013532:	687b      	ldr	r3, [r7, #4]
 8013534:	681b      	ldr	r3, [r3, #0]
 8013536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801353a:	d004      	beq.n	8013546 <HAL_TIM_Encoder_Init+0x1f2>
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	681b      	ldr	r3, [r3, #0]
 8013540:	4a0d      	ldr	r2, [pc, #52]	@ (8013578 <HAL_TIM_Encoder_Init+0x224>)
 8013542:	4293      	cmp	r3, r2
 8013544:	d107      	bne.n	8013556 <HAL_TIM_Encoder_Init+0x202>
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	68db      	ldr	r3, [r3, #12]
 801354a:	2b00      	cmp	r3, #0
 801354c:	bf14      	ite	ne
 801354e:	2301      	movne	r3, #1
 8013550:	2300      	moveq	r3, #0
 8013552:	b2db      	uxtb	r3, r3
 8013554:	e01a      	b.n	801358c <HAL_TIM_Encoder_Init+0x238>
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	68db      	ldr	r3, [r3, #12]
 801355a:	2b00      	cmp	r3, #0
 801355c:	d012      	beq.n	8013584 <HAL_TIM_Encoder_Init+0x230>
 801355e:	687b      	ldr	r3, [r7, #4]
 8013560:	68db      	ldr	r3, [r3, #12]
 8013562:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013566:	d20d      	bcs.n	8013584 <HAL_TIM_Encoder_Init+0x230>
 8013568:	2301      	movs	r3, #1
 801356a:	e00c      	b.n	8013586 <HAL_TIM_Encoder_Init+0x232>
 801356c:	40010000 	.word	0x40010000
 8013570:	40000400 	.word	0x40000400
 8013574:	40000800 	.word	0x40000800
 8013578:	40000c00 	.word	0x40000c00
 801357c:	40010400 	.word	0x40010400
 8013580:	0801e98c 	.word	0x0801e98c
 8013584:	2300      	movs	r3, #0
 8013586:	f003 0301 	and.w	r3, r3, #1
 801358a:	b2db      	uxtb	r3, r3
 801358c:	2b00      	cmp	r3, #0
 801358e:	d104      	bne.n	801359a <HAL_TIM_Encoder_Init+0x246>
 8013590:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 8013594:	484b      	ldr	r0, [pc, #300]	@ (80136c4 <HAL_TIM_Encoder_Init+0x370>)
 8013596:	f7ef fec1 	bl	800331c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80135a0:	b2db      	uxtb	r3, r3
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	d106      	bne.n	80135b4 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80135a6:	687b      	ldr	r3, [r7, #4]
 80135a8:	2200      	movs	r2, #0
 80135aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80135ae:	6878      	ldr	r0, [r7, #4]
 80135b0:	f7f0 fd9a 	bl	80040e8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	2202      	movs	r2, #2
 80135b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	6899      	ldr	r1, [r3, #8]
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	681a      	ldr	r2, [r3, #0]
 80135c6:	4b40      	ldr	r3, [pc, #256]	@ (80136c8 <HAL_TIM_Encoder_Init+0x374>)
 80135c8:	400b      	ands	r3, r1
 80135ca:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80135cc:	687b      	ldr	r3, [r7, #4]
 80135ce:	681a      	ldr	r2, [r3, #0]
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	3304      	adds	r3, #4
 80135d4:	4619      	mov	r1, r3
 80135d6:	4610      	mov	r0, r2
 80135d8:	f000 fcd4 	bl	8013f84 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	689b      	ldr	r3, [r3, #8]
 80135e2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	681b      	ldr	r3, [r3, #0]
 80135e8:	699b      	ldr	r3, [r3, #24]
 80135ea:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	681b      	ldr	r3, [r3, #0]
 80135f0:	6a1b      	ldr	r3, [r3, #32]
 80135f2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80135f4:	683b      	ldr	r3, [r7, #0]
 80135f6:	681b      	ldr	r3, [r3, #0]
 80135f8:	697a      	ldr	r2, [r7, #20]
 80135fa:	4313      	orrs	r3, r2
 80135fc:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80135fe:	693a      	ldr	r2, [r7, #16]
 8013600:	4b32      	ldr	r3, [pc, #200]	@ (80136cc <HAL_TIM_Encoder_Init+0x378>)
 8013602:	4013      	ands	r3, r2
 8013604:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8013606:	683b      	ldr	r3, [r7, #0]
 8013608:	689a      	ldr	r2, [r3, #8]
 801360a:	683b      	ldr	r3, [r7, #0]
 801360c:	699b      	ldr	r3, [r3, #24]
 801360e:	021b      	lsls	r3, r3, #8
 8013610:	4313      	orrs	r3, r2
 8013612:	693a      	ldr	r2, [r7, #16]
 8013614:	4313      	orrs	r3, r2
 8013616:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8013618:	693a      	ldr	r2, [r7, #16]
 801361a:	4b2d      	ldr	r3, [pc, #180]	@ (80136d0 <HAL_TIM_Encoder_Init+0x37c>)
 801361c:	4013      	ands	r3, r2
 801361e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8013620:	693a      	ldr	r2, [r7, #16]
 8013622:	4b2c      	ldr	r3, [pc, #176]	@ (80136d4 <HAL_TIM_Encoder_Init+0x380>)
 8013624:	4013      	ands	r3, r2
 8013626:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8013628:	683b      	ldr	r3, [r7, #0]
 801362a:	68da      	ldr	r2, [r3, #12]
 801362c:	683b      	ldr	r3, [r7, #0]
 801362e:	69db      	ldr	r3, [r3, #28]
 8013630:	021b      	lsls	r3, r3, #8
 8013632:	4313      	orrs	r3, r2
 8013634:	693a      	ldr	r2, [r7, #16]
 8013636:	4313      	orrs	r3, r2
 8013638:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 801363a:	683b      	ldr	r3, [r7, #0]
 801363c:	691b      	ldr	r3, [r3, #16]
 801363e:	011a      	lsls	r2, r3, #4
 8013640:	683b      	ldr	r3, [r7, #0]
 8013642:	6a1b      	ldr	r3, [r3, #32]
 8013644:	031b      	lsls	r3, r3, #12
 8013646:	4313      	orrs	r3, r2
 8013648:	693a      	ldr	r2, [r7, #16]
 801364a:	4313      	orrs	r3, r2
 801364c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 801364e:	68fb      	ldr	r3, [r7, #12]
 8013650:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8013654:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8013656:	68fb      	ldr	r3, [r7, #12]
 8013658:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 801365c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 801365e:	683b      	ldr	r3, [r7, #0]
 8013660:	685a      	ldr	r2, [r3, #4]
 8013662:	683b      	ldr	r3, [r7, #0]
 8013664:	695b      	ldr	r3, [r3, #20]
 8013666:	011b      	lsls	r3, r3, #4
 8013668:	4313      	orrs	r3, r2
 801366a:	68fa      	ldr	r2, [r7, #12]
 801366c:	4313      	orrs	r3, r2
 801366e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8013670:	687b      	ldr	r3, [r7, #4]
 8013672:	681b      	ldr	r3, [r3, #0]
 8013674:	697a      	ldr	r2, [r7, #20]
 8013676:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	681b      	ldr	r3, [r3, #0]
 801367c:	693a      	ldr	r2, [r7, #16]
 801367e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	681b      	ldr	r3, [r3, #0]
 8013684:	68fa      	ldr	r2, [r7, #12]
 8013686:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	2201      	movs	r2, #1
 801368c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	2201      	movs	r2, #1
 8013694:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	2201      	movs	r2, #1
 801369c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80136a0:	687b      	ldr	r3, [r7, #4]
 80136a2:	2201      	movs	r2, #1
 80136a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	2201      	movs	r2, #1
 80136ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80136b0:	687b      	ldr	r3, [r7, #4]
 80136b2:	2201      	movs	r2, #1
 80136b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80136b8:	2300      	movs	r3, #0
}
 80136ba:	4618      	mov	r0, r3
 80136bc:	3718      	adds	r7, #24
 80136be:	46bd      	mov	sp, r7
 80136c0:	bd80      	pop	{r7, pc}
 80136c2:	bf00      	nop
 80136c4:	0801e98c 	.word	0x0801e98c
 80136c8:	fffebff8 	.word	0xfffebff8
 80136cc:	fffffcfc 	.word	0xfffffcfc
 80136d0:	fffff3f3 	.word	0xfffff3f3
 80136d4:	ffff0f0f 	.word	0xffff0f0f

080136d8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80136d8:	b580      	push	{r7, lr}
 80136da:	b084      	sub	sp, #16
 80136dc:	af00      	add	r7, sp, #0
 80136de:	6078      	str	r0, [r7, #4]
 80136e0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80136e8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80136f0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80136f8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013700:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	681b      	ldr	r3, [r3, #0]
 8013706:	4a4d      	ldr	r2, [pc, #308]	@ (801383c <HAL_TIM_Encoder_Start+0x164>)
 8013708:	4293      	cmp	r3, r2
 801370a:	d01d      	beq.n	8013748 <HAL_TIM_Encoder_Start+0x70>
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013714:	d018      	beq.n	8013748 <HAL_TIM_Encoder_Start+0x70>
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	681b      	ldr	r3, [r3, #0]
 801371a:	4a49      	ldr	r2, [pc, #292]	@ (8013840 <HAL_TIM_Encoder_Start+0x168>)
 801371c:	4293      	cmp	r3, r2
 801371e:	d013      	beq.n	8013748 <HAL_TIM_Encoder_Start+0x70>
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	4a47      	ldr	r2, [pc, #284]	@ (8013844 <HAL_TIM_Encoder_Start+0x16c>)
 8013726:	4293      	cmp	r3, r2
 8013728:	d00e      	beq.n	8013748 <HAL_TIM_Encoder_Start+0x70>
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	681b      	ldr	r3, [r3, #0]
 801372e:	4a46      	ldr	r2, [pc, #280]	@ (8013848 <HAL_TIM_Encoder_Start+0x170>)
 8013730:	4293      	cmp	r3, r2
 8013732:	d009      	beq.n	8013748 <HAL_TIM_Encoder_Start+0x70>
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	681b      	ldr	r3, [r3, #0]
 8013738:	4a44      	ldr	r2, [pc, #272]	@ (801384c <HAL_TIM_Encoder_Start+0x174>)
 801373a:	4293      	cmp	r3, r2
 801373c:	d004      	beq.n	8013748 <HAL_TIM_Encoder_Start+0x70>
 801373e:	f640 41a1 	movw	r1, #3233	@ 0xca1
 8013742:	4843      	ldr	r0, [pc, #268]	@ (8013850 <HAL_TIM_Encoder_Start+0x178>)
 8013744:	f7ef fdea 	bl	800331c <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8013748:	683b      	ldr	r3, [r7, #0]
 801374a:	2b00      	cmp	r3, #0
 801374c:	d110      	bne.n	8013770 <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 801374e:	7bfb      	ldrb	r3, [r7, #15]
 8013750:	2b01      	cmp	r3, #1
 8013752:	d102      	bne.n	801375a <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8013754:	7b7b      	ldrb	r3, [r7, #13]
 8013756:	2b01      	cmp	r3, #1
 8013758:	d001      	beq.n	801375e <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 801375a:	2301      	movs	r3, #1
 801375c:	e069      	b.n	8013832 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	2202      	movs	r2, #2
 8013762:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	2202      	movs	r2, #2
 801376a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801376e:	e031      	b.n	80137d4 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8013770:	683b      	ldr	r3, [r7, #0]
 8013772:	2b04      	cmp	r3, #4
 8013774:	d110      	bne.n	8013798 <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8013776:	7bbb      	ldrb	r3, [r7, #14]
 8013778:	2b01      	cmp	r3, #1
 801377a:	d102      	bne.n	8013782 <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 801377c:	7b3b      	ldrb	r3, [r7, #12]
 801377e:	2b01      	cmp	r3, #1
 8013780:	d001      	beq.n	8013786 <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 8013782:	2301      	movs	r3, #1
 8013784:	e055      	b.n	8013832 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	2202      	movs	r2, #2
 801378a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	2202      	movs	r2, #2
 8013792:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013796:	e01d      	b.n	80137d4 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8013798:	7bfb      	ldrb	r3, [r7, #15]
 801379a:	2b01      	cmp	r3, #1
 801379c:	d108      	bne.n	80137b0 <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 801379e:	7bbb      	ldrb	r3, [r7, #14]
 80137a0:	2b01      	cmp	r3, #1
 80137a2:	d105      	bne.n	80137b0 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80137a4:	7b7b      	ldrb	r3, [r7, #13]
 80137a6:	2b01      	cmp	r3, #1
 80137a8:	d102      	bne.n	80137b0 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80137aa:	7b3b      	ldrb	r3, [r7, #12]
 80137ac:	2b01      	cmp	r3, #1
 80137ae:	d001      	beq.n	80137b4 <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 80137b0:	2301      	movs	r3, #1
 80137b2:	e03e      	b.n	8013832 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	2202      	movs	r2, #2
 80137b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	2202      	movs	r2, #2
 80137c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	2202      	movs	r2, #2
 80137c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	2202      	movs	r2, #2
 80137d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80137d4:	683b      	ldr	r3, [r7, #0]
 80137d6:	2b00      	cmp	r3, #0
 80137d8:	d003      	beq.n	80137e2 <HAL_TIM_Encoder_Start+0x10a>
 80137da:	683b      	ldr	r3, [r7, #0]
 80137dc:	2b04      	cmp	r3, #4
 80137de:	d008      	beq.n	80137f2 <HAL_TIM_Encoder_Start+0x11a>
 80137e0:	e00f      	b.n	8013802 <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80137e2:	687b      	ldr	r3, [r7, #4]
 80137e4:	681b      	ldr	r3, [r3, #0]
 80137e6:	2201      	movs	r2, #1
 80137e8:	2100      	movs	r1, #0
 80137ea:	4618      	mov	r0, r3
 80137ec:	f000 ffca 	bl	8014784 <TIM_CCxChannelCmd>
      break;
 80137f0:	e016      	b.n	8013820 <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	2201      	movs	r2, #1
 80137f8:	2104      	movs	r1, #4
 80137fa:	4618      	mov	r0, r3
 80137fc:	f000 ffc2 	bl	8014784 <TIM_CCxChannelCmd>
      break;
 8013800:	e00e      	b.n	8013820 <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	2201      	movs	r2, #1
 8013808:	2100      	movs	r1, #0
 801380a:	4618      	mov	r0, r3
 801380c:	f000 ffba 	bl	8014784 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	681b      	ldr	r3, [r3, #0]
 8013814:	2201      	movs	r2, #1
 8013816:	2104      	movs	r1, #4
 8013818:	4618      	mov	r0, r3
 801381a:	f000 ffb3 	bl	8014784 <TIM_CCxChannelCmd>
      break;
 801381e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	681b      	ldr	r3, [r3, #0]
 8013824:	681a      	ldr	r2, [r3, #0]
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	681b      	ldr	r3, [r3, #0]
 801382a:	f042 0201 	orr.w	r2, r2, #1
 801382e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013830:	2300      	movs	r3, #0
}
 8013832:	4618      	mov	r0, r3
 8013834:	3710      	adds	r7, #16
 8013836:	46bd      	mov	sp, r7
 8013838:	bd80      	pop	{r7, pc}
 801383a:	bf00      	nop
 801383c:	40010000 	.word	0x40010000
 8013840:	40000400 	.word	0x40000400
 8013844:	40000800 	.word	0x40000800
 8013848:	40000c00 	.word	0x40000c00
 801384c:	40010400 	.word	0x40010400
 8013850:	0801e98c 	.word	0x0801e98c

08013854 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8013854:	b580      	push	{r7, lr}
 8013856:	b084      	sub	sp, #16
 8013858:	af00      	add	r7, sp, #0
 801385a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	681b      	ldr	r3, [r3, #0]
 8013860:	68db      	ldr	r3, [r3, #12]
 8013862:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	681b      	ldr	r3, [r3, #0]
 8013868:	691b      	ldr	r3, [r3, #16]
 801386a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801386c:	68bb      	ldr	r3, [r7, #8]
 801386e:	f003 0302 	and.w	r3, r3, #2
 8013872:	2b00      	cmp	r3, #0
 8013874:	d020      	beq.n	80138b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8013876:	68fb      	ldr	r3, [r7, #12]
 8013878:	f003 0302 	and.w	r3, r3, #2
 801387c:	2b00      	cmp	r3, #0
 801387e:	d01b      	beq.n	80138b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	681b      	ldr	r3, [r3, #0]
 8013884:	f06f 0202 	mvn.w	r2, #2
 8013888:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	2201      	movs	r2, #1
 801388e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	681b      	ldr	r3, [r3, #0]
 8013894:	699b      	ldr	r3, [r3, #24]
 8013896:	f003 0303 	and.w	r3, r3, #3
 801389a:	2b00      	cmp	r3, #0
 801389c:	d003      	beq.n	80138a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801389e:	6878      	ldr	r0, [r7, #4]
 80138a0:	f000 fb52 	bl	8013f48 <HAL_TIM_IC_CaptureCallback>
 80138a4:	e005      	b.n	80138b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80138a6:	6878      	ldr	r0, [r7, #4]
 80138a8:	f000 fb44 	bl	8013f34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80138ac:	6878      	ldr	r0, [r7, #4]
 80138ae:	f000 fb55 	bl	8013f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	2200      	movs	r2, #0
 80138b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80138b8:	68bb      	ldr	r3, [r7, #8]
 80138ba:	f003 0304 	and.w	r3, r3, #4
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d020      	beq.n	8013904 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80138c2:	68fb      	ldr	r3, [r7, #12]
 80138c4:	f003 0304 	and.w	r3, r3, #4
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d01b      	beq.n	8013904 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	681b      	ldr	r3, [r3, #0]
 80138d0:	f06f 0204 	mvn.w	r2, #4
 80138d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	2202      	movs	r2, #2
 80138da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	681b      	ldr	r3, [r3, #0]
 80138e0:	699b      	ldr	r3, [r3, #24]
 80138e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80138e6:	2b00      	cmp	r3, #0
 80138e8:	d003      	beq.n	80138f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80138ea:	6878      	ldr	r0, [r7, #4]
 80138ec:	f000 fb2c 	bl	8013f48 <HAL_TIM_IC_CaptureCallback>
 80138f0:	e005      	b.n	80138fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80138f2:	6878      	ldr	r0, [r7, #4]
 80138f4:	f000 fb1e 	bl	8013f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80138f8:	6878      	ldr	r0, [r7, #4]
 80138fa:	f000 fb2f 	bl	8013f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	2200      	movs	r2, #0
 8013902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8013904:	68bb      	ldr	r3, [r7, #8]
 8013906:	f003 0308 	and.w	r3, r3, #8
 801390a:	2b00      	cmp	r3, #0
 801390c:	d020      	beq.n	8013950 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801390e:	68fb      	ldr	r3, [r7, #12]
 8013910:	f003 0308 	and.w	r3, r3, #8
 8013914:	2b00      	cmp	r3, #0
 8013916:	d01b      	beq.n	8013950 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	681b      	ldr	r3, [r3, #0]
 801391c:	f06f 0208 	mvn.w	r2, #8
 8013920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	2204      	movs	r2, #4
 8013926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	681b      	ldr	r3, [r3, #0]
 801392c:	69db      	ldr	r3, [r3, #28]
 801392e:	f003 0303 	and.w	r3, r3, #3
 8013932:	2b00      	cmp	r3, #0
 8013934:	d003      	beq.n	801393e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013936:	6878      	ldr	r0, [r7, #4]
 8013938:	f000 fb06 	bl	8013f48 <HAL_TIM_IC_CaptureCallback>
 801393c:	e005      	b.n	801394a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801393e:	6878      	ldr	r0, [r7, #4]
 8013940:	f000 faf8 	bl	8013f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013944:	6878      	ldr	r0, [r7, #4]
 8013946:	f000 fb09 	bl	8013f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	2200      	movs	r2, #0
 801394e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8013950:	68bb      	ldr	r3, [r7, #8]
 8013952:	f003 0310 	and.w	r3, r3, #16
 8013956:	2b00      	cmp	r3, #0
 8013958:	d020      	beq.n	801399c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801395a:	68fb      	ldr	r3, [r7, #12]
 801395c:	f003 0310 	and.w	r3, r3, #16
 8013960:	2b00      	cmp	r3, #0
 8013962:	d01b      	beq.n	801399c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	681b      	ldr	r3, [r3, #0]
 8013968:	f06f 0210 	mvn.w	r2, #16
 801396c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	2208      	movs	r2, #8
 8013972:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	681b      	ldr	r3, [r3, #0]
 8013978:	69db      	ldr	r3, [r3, #28]
 801397a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801397e:	2b00      	cmp	r3, #0
 8013980:	d003      	beq.n	801398a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013982:	6878      	ldr	r0, [r7, #4]
 8013984:	f000 fae0 	bl	8013f48 <HAL_TIM_IC_CaptureCallback>
 8013988:	e005      	b.n	8013996 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801398a:	6878      	ldr	r0, [r7, #4]
 801398c:	f000 fad2 	bl	8013f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013990:	6878      	ldr	r0, [r7, #4]
 8013992:	f000 fae3 	bl	8013f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	2200      	movs	r2, #0
 801399a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801399c:	68bb      	ldr	r3, [r7, #8]
 801399e:	f003 0301 	and.w	r3, r3, #1
 80139a2:	2b00      	cmp	r3, #0
 80139a4:	d00c      	beq.n	80139c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80139a6:	68fb      	ldr	r3, [r7, #12]
 80139a8:	f003 0301 	and.w	r3, r3, #1
 80139ac:	2b00      	cmp	r3, #0
 80139ae:	d007      	beq.n	80139c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	f06f 0201 	mvn.w	r2, #1
 80139b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80139ba:	6878      	ldr	r0, [r7, #4]
 80139bc:	f7ee f97a 	bl	8001cb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80139c0:	68bb      	ldr	r3, [r7, #8]
 80139c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	d104      	bne.n	80139d4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80139ca:	68bb      	ldr	r3, [r7, #8]
 80139cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d00c      	beq.n	80139ee <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80139d4:	68fb      	ldr	r3, [r7, #12]
 80139d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80139da:	2b00      	cmp	r3, #0
 80139dc:	d007      	beq.n	80139ee <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80139de:	687b      	ldr	r3, [r7, #4]
 80139e0:	681b      	ldr	r3, [r3, #0]
 80139e2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80139e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80139e8:	6878      	ldr	r0, [r7, #4]
 80139ea:	f001 f8c5 	bl	8014b78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80139ee:	68bb      	ldr	r3, [r7, #8]
 80139f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	d00c      	beq.n	8013a12 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80139f8:	68fb      	ldr	r3, [r7, #12]
 80139fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d007      	beq.n	8013a12 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	681b      	ldr	r3, [r3, #0]
 8013a06:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8013a0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8013a0c:	6878      	ldr	r0, [r7, #4]
 8013a0e:	f001 f8bd 	bl	8014b8c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8013a12:	68bb      	ldr	r3, [r7, #8]
 8013a14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d00c      	beq.n	8013a36 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8013a1c:	68fb      	ldr	r3, [r7, #12]
 8013a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	d007      	beq.n	8013a36 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8013a26:	687b      	ldr	r3, [r7, #4]
 8013a28:	681b      	ldr	r3, [r3, #0]
 8013a2a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8013a2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8013a30:	6878      	ldr	r0, [r7, #4]
 8013a32:	f000 fa9d 	bl	8013f70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8013a36:	68bb      	ldr	r3, [r7, #8]
 8013a38:	f003 0320 	and.w	r3, r3, #32
 8013a3c:	2b00      	cmp	r3, #0
 8013a3e:	d00c      	beq.n	8013a5a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8013a40:	68fb      	ldr	r3, [r7, #12]
 8013a42:	f003 0320 	and.w	r3, r3, #32
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d007      	beq.n	8013a5a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	681b      	ldr	r3, [r3, #0]
 8013a4e:	f06f 0220 	mvn.w	r2, #32
 8013a52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8013a54:	6878      	ldr	r0, [r7, #4]
 8013a56:	f001 f885 	bl	8014b64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8013a5a:	bf00      	nop
 8013a5c:	3710      	adds	r7, #16
 8013a5e:	46bd      	mov	sp, r7
 8013a60:	bd80      	pop	{r7, pc}
	...

08013a64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8013a64:	b580      	push	{r7, lr}
 8013a66:	b086      	sub	sp, #24
 8013a68:	af00      	add	r7, sp, #0
 8013a6a:	60f8      	str	r0, [r7, #12]
 8013a6c:	60b9      	str	r1, [r7, #8]
 8013a6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8013a70:	2300      	movs	r3, #0
 8013a72:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d016      	beq.n	8013aa8 <HAL_TIM_PWM_ConfigChannel+0x44>
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	2b04      	cmp	r3, #4
 8013a7e:	d013      	beq.n	8013aa8 <HAL_TIM_PWM_ConfigChannel+0x44>
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	2b08      	cmp	r3, #8
 8013a84:	d010      	beq.n	8013aa8 <HAL_TIM_PWM_ConfigChannel+0x44>
 8013a86:	687b      	ldr	r3, [r7, #4]
 8013a88:	2b0c      	cmp	r3, #12
 8013a8a:	d00d      	beq.n	8013aa8 <HAL_TIM_PWM_ConfigChannel+0x44>
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	2b10      	cmp	r3, #16
 8013a90:	d00a      	beq.n	8013aa8 <HAL_TIM_PWM_ConfigChannel+0x44>
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	2b14      	cmp	r3, #20
 8013a96:	d007      	beq.n	8013aa8 <HAL_TIM_PWM_ConfigChannel+0x44>
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	2b3c      	cmp	r3, #60	@ 0x3c
 8013a9c:	d004      	beq.n	8013aa8 <HAL_TIM_PWM_ConfigChannel+0x44>
 8013a9e:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 8013aa2:	4895      	ldr	r0, [pc, #596]	@ (8013cf8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8013aa4:	f7ef fc3a 	bl	800331c <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8013aa8:	68bb      	ldr	r3, [r7, #8]
 8013aaa:	681b      	ldr	r3, [r3, #0]
 8013aac:	2b60      	cmp	r3, #96	@ 0x60
 8013aae:	d01c      	beq.n	8013aea <HAL_TIM_PWM_ConfigChannel+0x86>
 8013ab0:	68bb      	ldr	r3, [r7, #8]
 8013ab2:	681b      	ldr	r3, [r3, #0]
 8013ab4:	2b70      	cmp	r3, #112	@ 0x70
 8013ab6:	d018      	beq.n	8013aea <HAL_TIM_PWM_ConfigChannel+0x86>
 8013ab8:	68bb      	ldr	r3, [r7, #8]
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	4a8f      	ldr	r2, [pc, #572]	@ (8013cfc <HAL_TIM_PWM_ConfigChannel+0x298>)
 8013abe:	4293      	cmp	r3, r2
 8013ac0:	d013      	beq.n	8013aea <HAL_TIM_PWM_ConfigChannel+0x86>
 8013ac2:	68bb      	ldr	r3, [r7, #8]
 8013ac4:	681b      	ldr	r3, [r3, #0]
 8013ac6:	4a8e      	ldr	r2, [pc, #568]	@ (8013d00 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8013ac8:	4293      	cmp	r3, r2
 8013aca:	d00e      	beq.n	8013aea <HAL_TIM_PWM_ConfigChannel+0x86>
 8013acc:	68bb      	ldr	r3, [r7, #8]
 8013ace:	681b      	ldr	r3, [r3, #0]
 8013ad0:	4a8c      	ldr	r2, [pc, #560]	@ (8013d04 <HAL_TIM_PWM_ConfigChannel+0x2a0>)
 8013ad2:	4293      	cmp	r3, r2
 8013ad4:	d009      	beq.n	8013aea <HAL_TIM_PWM_ConfigChannel+0x86>
 8013ad6:	68bb      	ldr	r3, [r7, #8]
 8013ad8:	681b      	ldr	r3, [r3, #0]
 8013ada:	4a8b      	ldr	r2, [pc, #556]	@ (8013d08 <HAL_TIM_PWM_ConfigChannel+0x2a4>)
 8013adc:	4293      	cmp	r3, r2
 8013ade:	d004      	beq.n	8013aea <HAL_TIM_PWM_ConfigChannel+0x86>
 8013ae0:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 8013ae4:	4884      	ldr	r0, [pc, #528]	@ (8013cf8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8013ae6:	f7ef fc19 	bl	800331c <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8013aea:	68bb      	ldr	r3, [r7, #8]
 8013aec:	689b      	ldr	r3, [r3, #8]
 8013aee:	2b00      	cmp	r3, #0
 8013af0:	d008      	beq.n	8013b04 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8013af2:	68bb      	ldr	r3, [r7, #8]
 8013af4:	689b      	ldr	r3, [r3, #8]
 8013af6:	2b02      	cmp	r3, #2
 8013af8:	d004      	beq.n	8013b04 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8013afa:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 8013afe:	487e      	ldr	r0, [pc, #504]	@ (8013cf8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8013b00:	f7ef fc0c 	bl	800331c <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8013b04:	68bb      	ldr	r3, [r7, #8]
 8013b06:	691b      	ldr	r3, [r3, #16]
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	d008      	beq.n	8013b1e <HAL_TIM_PWM_ConfigChannel+0xba>
 8013b0c:	68bb      	ldr	r3, [r7, #8]
 8013b0e:	691b      	ldr	r3, [r3, #16]
 8013b10:	2b04      	cmp	r3, #4
 8013b12:	d004      	beq.n	8013b1e <HAL_TIM_PWM_ConfigChannel+0xba>
 8013b14:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 8013b18:	4877      	ldr	r0, [pc, #476]	@ (8013cf8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8013b1a:	f7ef fbff 	bl	800331c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8013b1e:	68fb      	ldr	r3, [r7, #12]
 8013b20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8013b24:	2b01      	cmp	r3, #1
 8013b26:	d101      	bne.n	8013b2c <HAL_TIM_PWM_ConfigChannel+0xc8>
 8013b28:	2302      	movs	r3, #2
 8013b2a:	e1f3      	b.n	8013f14 <HAL_TIM_PWM_ConfigChannel+0x4b0>
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	2201      	movs	r2, #1
 8013b30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	2b14      	cmp	r3, #20
 8013b38:	f200 81e4 	bhi.w	8013f04 <HAL_TIM_PWM_ConfigChannel+0x4a0>
 8013b3c:	a201      	add	r2, pc, #4	@ (adr r2, 8013b44 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 8013b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b42:	bf00      	nop
 8013b44:	08013b99 	.word	0x08013b99
 8013b48:	08013f05 	.word	0x08013f05
 8013b4c:	08013f05 	.word	0x08013f05
 8013b50:	08013f05 	.word	0x08013f05
 8013b54:	08013c5b 	.word	0x08013c5b
 8013b58:	08013f05 	.word	0x08013f05
 8013b5c:	08013f05 	.word	0x08013f05
 8013b60:	08013f05 	.word	0x08013f05
 8013b64:	08013d39 	.word	0x08013d39
 8013b68:	08013f05 	.word	0x08013f05
 8013b6c:	08013f05 	.word	0x08013f05
 8013b70:	08013f05 	.word	0x08013f05
 8013b74:	08013dbf 	.word	0x08013dbf
 8013b78:	08013f05 	.word	0x08013f05
 8013b7c:	08013f05 	.word	0x08013f05
 8013b80:	08013f05 	.word	0x08013f05
 8013b84:	08013e47 	.word	0x08013e47
 8013b88:	08013f05 	.word	0x08013f05
 8013b8c:	08013f05 	.word	0x08013f05
 8013b90:	08013f05 	.word	0x08013f05
 8013b94:	08013ea5 	.word	0x08013ea5
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8013b98:	68fb      	ldr	r3, [r7, #12]
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	4a5b      	ldr	r2, [pc, #364]	@ (8013d0c <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8013b9e:	4293      	cmp	r3, r2
 8013ba0:	d03b      	beq.n	8013c1a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8013ba2:	68fb      	ldr	r3, [r7, #12]
 8013ba4:	681b      	ldr	r3, [r3, #0]
 8013ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013baa:	d036      	beq.n	8013c1a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8013bac:	68fb      	ldr	r3, [r7, #12]
 8013bae:	681b      	ldr	r3, [r3, #0]
 8013bb0:	4a57      	ldr	r2, [pc, #348]	@ (8013d10 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8013bb2:	4293      	cmp	r3, r2
 8013bb4:	d031      	beq.n	8013c1a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8013bb6:	68fb      	ldr	r3, [r7, #12]
 8013bb8:	681b      	ldr	r3, [r3, #0]
 8013bba:	4a56      	ldr	r2, [pc, #344]	@ (8013d14 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8013bbc:	4293      	cmp	r3, r2
 8013bbe:	d02c      	beq.n	8013c1a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8013bc0:	68fb      	ldr	r3, [r7, #12]
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	4a54      	ldr	r2, [pc, #336]	@ (8013d18 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8013bc6:	4293      	cmp	r3, r2
 8013bc8:	d027      	beq.n	8013c1a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8013bca:	68fb      	ldr	r3, [r7, #12]
 8013bcc:	681b      	ldr	r3, [r3, #0]
 8013bce:	4a53      	ldr	r2, [pc, #332]	@ (8013d1c <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8013bd0:	4293      	cmp	r3, r2
 8013bd2:	d022      	beq.n	8013c1a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8013bd4:	68fb      	ldr	r3, [r7, #12]
 8013bd6:	681b      	ldr	r3, [r3, #0]
 8013bd8:	4a51      	ldr	r2, [pc, #324]	@ (8013d20 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8013bda:	4293      	cmp	r3, r2
 8013bdc:	d01d      	beq.n	8013c1a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8013bde:	68fb      	ldr	r3, [r7, #12]
 8013be0:	681b      	ldr	r3, [r3, #0]
 8013be2:	4a50      	ldr	r2, [pc, #320]	@ (8013d24 <HAL_TIM_PWM_ConfigChannel+0x2c0>)
 8013be4:	4293      	cmp	r3, r2
 8013be6:	d018      	beq.n	8013c1a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8013be8:	68fb      	ldr	r3, [r7, #12]
 8013bea:	681b      	ldr	r3, [r3, #0]
 8013bec:	4a4e      	ldr	r2, [pc, #312]	@ (8013d28 <HAL_TIM_PWM_ConfigChannel+0x2c4>)
 8013bee:	4293      	cmp	r3, r2
 8013bf0:	d013      	beq.n	8013c1a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8013bf2:	68fb      	ldr	r3, [r7, #12]
 8013bf4:	681b      	ldr	r3, [r3, #0]
 8013bf6:	4a4d      	ldr	r2, [pc, #308]	@ (8013d2c <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 8013bf8:	4293      	cmp	r3, r2
 8013bfa:	d00e      	beq.n	8013c1a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8013bfc:	68fb      	ldr	r3, [r7, #12]
 8013bfe:	681b      	ldr	r3, [r3, #0]
 8013c00:	4a4b      	ldr	r2, [pc, #300]	@ (8013d30 <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 8013c02:	4293      	cmp	r3, r2
 8013c04:	d009      	beq.n	8013c1a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8013c06:	68fb      	ldr	r3, [r7, #12]
 8013c08:	681b      	ldr	r3, [r3, #0]
 8013c0a:	4a4a      	ldr	r2, [pc, #296]	@ (8013d34 <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 8013c0c:	4293      	cmp	r3, r2
 8013c0e:	d004      	beq.n	8013c1a <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8013c10:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 8013c14:	4838      	ldr	r0, [pc, #224]	@ (8013cf8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8013c16:	f7ef fb81 	bl	800331c <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013c1a:	68fb      	ldr	r3, [r7, #12]
 8013c1c:	681b      	ldr	r3, [r3, #0]
 8013c1e:	68b9      	ldr	r1, [r7, #8]
 8013c20:	4618      	mov	r0, r3
 8013c22:	f000 fa4f 	bl	80140c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8013c26:	68fb      	ldr	r3, [r7, #12]
 8013c28:	681b      	ldr	r3, [r3, #0]
 8013c2a:	699a      	ldr	r2, [r3, #24]
 8013c2c:	68fb      	ldr	r3, [r7, #12]
 8013c2e:	681b      	ldr	r3, [r3, #0]
 8013c30:	f042 0208 	orr.w	r2, r2, #8
 8013c34:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8013c36:	68fb      	ldr	r3, [r7, #12]
 8013c38:	681b      	ldr	r3, [r3, #0]
 8013c3a:	699a      	ldr	r2, [r3, #24]
 8013c3c:	68fb      	ldr	r3, [r7, #12]
 8013c3e:	681b      	ldr	r3, [r3, #0]
 8013c40:	f022 0204 	bic.w	r2, r2, #4
 8013c44:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8013c46:	68fb      	ldr	r3, [r7, #12]
 8013c48:	681b      	ldr	r3, [r3, #0]
 8013c4a:	6999      	ldr	r1, [r3, #24]
 8013c4c:	68bb      	ldr	r3, [r7, #8]
 8013c4e:	691a      	ldr	r2, [r3, #16]
 8013c50:	68fb      	ldr	r3, [r7, #12]
 8013c52:	681b      	ldr	r3, [r3, #0]
 8013c54:	430a      	orrs	r2, r1
 8013c56:	619a      	str	r2, [r3, #24]
      break;
 8013c58:	e157      	b.n	8013f0a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	681b      	ldr	r3, [r3, #0]
 8013c5e:	4a2b      	ldr	r2, [pc, #172]	@ (8013d0c <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8013c60:	4293      	cmp	r3, r2
 8013c62:	d027      	beq.n	8013cb4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8013c64:	68fb      	ldr	r3, [r7, #12]
 8013c66:	681b      	ldr	r3, [r3, #0]
 8013c68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013c6c:	d022      	beq.n	8013cb4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8013c6e:	68fb      	ldr	r3, [r7, #12]
 8013c70:	681b      	ldr	r3, [r3, #0]
 8013c72:	4a27      	ldr	r2, [pc, #156]	@ (8013d10 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8013c74:	4293      	cmp	r3, r2
 8013c76:	d01d      	beq.n	8013cb4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8013c78:	68fb      	ldr	r3, [r7, #12]
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	4a25      	ldr	r2, [pc, #148]	@ (8013d14 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8013c7e:	4293      	cmp	r3, r2
 8013c80:	d018      	beq.n	8013cb4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	681b      	ldr	r3, [r3, #0]
 8013c86:	4a24      	ldr	r2, [pc, #144]	@ (8013d18 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8013c88:	4293      	cmp	r3, r2
 8013c8a:	d013      	beq.n	8013cb4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8013c8c:	68fb      	ldr	r3, [r7, #12]
 8013c8e:	681b      	ldr	r3, [r3, #0]
 8013c90:	4a22      	ldr	r2, [pc, #136]	@ (8013d1c <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8013c92:	4293      	cmp	r3, r2
 8013c94:	d00e      	beq.n	8013cb4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8013c96:	68fb      	ldr	r3, [r7, #12]
 8013c98:	681b      	ldr	r3, [r3, #0]
 8013c9a:	4a21      	ldr	r2, [pc, #132]	@ (8013d20 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8013c9c:	4293      	cmp	r3, r2
 8013c9e:	d009      	beq.n	8013cb4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8013ca0:	68fb      	ldr	r3, [r7, #12]
 8013ca2:	681b      	ldr	r3, [r3, #0]
 8013ca4:	4a21      	ldr	r2, [pc, #132]	@ (8013d2c <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 8013ca6:	4293      	cmp	r3, r2
 8013ca8:	d004      	beq.n	8013cb4 <HAL_TIM_PWM_ConfigChannel+0x250>
 8013caa:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 8013cae:	4812      	ldr	r0, [pc, #72]	@ (8013cf8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8013cb0:	f7ef fb34 	bl	800331c <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8013cb4:	68fb      	ldr	r3, [r7, #12]
 8013cb6:	681b      	ldr	r3, [r3, #0]
 8013cb8:	68b9      	ldr	r1, [r7, #8]
 8013cba:	4618      	mov	r0, r3
 8013cbc:	f000 fabc 	bl	8014238 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8013cc0:	68fb      	ldr	r3, [r7, #12]
 8013cc2:	681b      	ldr	r3, [r3, #0]
 8013cc4:	699a      	ldr	r2, [r3, #24]
 8013cc6:	68fb      	ldr	r3, [r7, #12]
 8013cc8:	681b      	ldr	r3, [r3, #0]
 8013cca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8013cce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8013cd0:	68fb      	ldr	r3, [r7, #12]
 8013cd2:	681b      	ldr	r3, [r3, #0]
 8013cd4:	699a      	ldr	r2, [r3, #24]
 8013cd6:	68fb      	ldr	r3, [r7, #12]
 8013cd8:	681b      	ldr	r3, [r3, #0]
 8013cda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8013cde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8013ce0:	68fb      	ldr	r3, [r7, #12]
 8013ce2:	681b      	ldr	r3, [r3, #0]
 8013ce4:	6999      	ldr	r1, [r3, #24]
 8013ce6:	68bb      	ldr	r3, [r7, #8]
 8013ce8:	691b      	ldr	r3, [r3, #16]
 8013cea:	021a      	lsls	r2, r3, #8
 8013cec:	68fb      	ldr	r3, [r7, #12]
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	430a      	orrs	r2, r1
 8013cf2:	619a      	str	r2, [r3, #24]
      break;
 8013cf4:	e109      	b.n	8013f0a <HAL_TIM_PWM_ConfigChannel+0x4a6>
 8013cf6:	bf00      	nop
 8013cf8:	0801e98c 	.word	0x0801e98c
 8013cfc:	00010040 	.word	0x00010040
 8013d00:	00010050 	.word	0x00010050
 8013d04:	00010060 	.word	0x00010060
 8013d08:	00010070 	.word	0x00010070
 8013d0c:	40010000 	.word	0x40010000
 8013d10:	40000400 	.word	0x40000400
 8013d14:	40000800 	.word	0x40000800
 8013d18:	40000c00 	.word	0x40000c00
 8013d1c:	40010400 	.word	0x40010400
 8013d20:	40001800 	.word	0x40001800
 8013d24:	40001c00 	.word	0x40001c00
 8013d28:	40002000 	.word	0x40002000
 8013d2c:	40014000 	.word	0x40014000
 8013d30:	40014400 	.word	0x40014400
 8013d34:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8013d38:	68fb      	ldr	r3, [r7, #12]
 8013d3a:	681b      	ldr	r3, [r3, #0]
 8013d3c:	4a77      	ldr	r2, [pc, #476]	@ (8013f1c <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8013d3e:	4293      	cmp	r3, r2
 8013d40:	d01d      	beq.n	8013d7e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8013d42:	68fb      	ldr	r3, [r7, #12]
 8013d44:	681b      	ldr	r3, [r3, #0]
 8013d46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013d4a:	d018      	beq.n	8013d7e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8013d4c:	68fb      	ldr	r3, [r7, #12]
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	4a73      	ldr	r2, [pc, #460]	@ (8013f20 <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8013d52:	4293      	cmp	r3, r2
 8013d54:	d013      	beq.n	8013d7e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8013d56:	68fb      	ldr	r3, [r7, #12]
 8013d58:	681b      	ldr	r3, [r3, #0]
 8013d5a:	4a72      	ldr	r2, [pc, #456]	@ (8013f24 <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8013d5c:	4293      	cmp	r3, r2
 8013d5e:	d00e      	beq.n	8013d7e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8013d60:	68fb      	ldr	r3, [r7, #12]
 8013d62:	681b      	ldr	r3, [r3, #0]
 8013d64:	4a70      	ldr	r2, [pc, #448]	@ (8013f28 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8013d66:	4293      	cmp	r3, r2
 8013d68:	d009      	beq.n	8013d7e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8013d6a:	68fb      	ldr	r3, [r7, #12]
 8013d6c:	681b      	ldr	r3, [r3, #0]
 8013d6e:	4a6f      	ldr	r2, [pc, #444]	@ (8013f2c <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8013d70:	4293      	cmp	r3, r2
 8013d72:	d004      	beq.n	8013d7e <HAL_TIM_PWM_ConfigChannel+0x31a>
 8013d74:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 8013d78:	486d      	ldr	r0, [pc, #436]	@ (8013f30 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8013d7a:	f7ef facf 	bl	800331c <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8013d7e:	68fb      	ldr	r3, [r7, #12]
 8013d80:	681b      	ldr	r3, [r3, #0]
 8013d82:	68b9      	ldr	r1, [r7, #8]
 8013d84:	4618      	mov	r0, r3
 8013d86:	f000 fb09 	bl	801439c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8013d8a:	68fb      	ldr	r3, [r7, #12]
 8013d8c:	681b      	ldr	r3, [r3, #0]
 8013d8e:	69da      	ldr	r2, [r3, #28]
 8013d90:	68fb      	ldr	r3, [r7, #12]
 8013d92:	681b      	ldr	r3, [r3, #0]
 8013d94:	f042 0208 	orr.w	r2, r2, #8
 8013d98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8013d9a:	68fb      	ldr	r3, [r7, #12]
 8013d9c:	681b      	ldr	r3, [r3, #0]
 8013d9e:	69da      	ldr	r2, [r3, #28]
 8013da0:	68fb      	ldr	r3, [r7, #12]
 8013da2:	681b      	ldr	r3, [r3, #0]
 8013da4:	f022 0204 	bic.w	r2, r2, #4
 8013da8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8013daa:	68fb      	ldr	r3, [r7, #12]
 8013dac:	681b      	ldr	r3, [r3, #0]
 8013dae:	69d9      	ldr	r1, [r3, #28]
 8013db0:	68bb      	ldr	r3, [r7, #8]
 8013db2:	691a      	ldr	r2, [r3, #16]
 8013db4:	68fb      	ldr	r3, [r7, #12]
 8013db6:	681b      	ldr	r3, [r3, #0]
 8013db8:	430a      	orrs	r2, r1
 8013dba:	61da      	str	r2, [r3, #28]
      break;
 8013dbc:	e0a5      	b.n	8013f0a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8013dbe:	68fb      	ldr	r3, [r7, #12]
 8013dc0:	681b      	ldr	r3, [r3, #0]
 8013dc2:	4a56      	ldr	r2, [pc, #344]	@ (8013f1c <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8013dc4:	4293      	cmp	r3, r2
 8013dc6:	d01d      	beq.n	8013e04 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8013dc8:	68fb      	ldr	r3, [r7, #12]
 8013dca:	681b      	ldr	r3, [r3, #0]
 8013dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013dd0:	d018      	beq.n	8013e04 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	681b      	ldr	r3, [r3, #0]
 8013dd6:	4a52      	ldr	r2, [pc, #328]	@ (8013f20 <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8013dd8:	4293      	cmp	r3, r2
 8013dda:	d013      	beq.n	8013e04 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8013ddc:	68fb      	ldr	r3, [r7, #12]
 8013dde:	681b      	ldr	r3, [r3, #0]
 8013de0:	4a50      	ldr	r2, [pc, #320]	@ (8013f24 <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8013de2:	4293      	cmp	r3, r2
 8013de4:	d00e      	beq.n	8013e04 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8013de6:	68fb      	ldr	r3, [r7, #12]
 8013de8:	681b      	ldr	r3, [r3, #0]
 8013dea:	4a4f      	ldr	r2, [pc, #316]	@ (8013f28 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8013dec:	4293      	cmp	r3, r2
 8013dee:	d009      	beq.n	8013e04 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8013df0:	68fb      	ldr	r3, [r7, #12]
 8013df2:	681b      	ldr	r3, [r3, #0]
 8013df4:	4a4d      	ldr	r2, [pc, #308]	@ (8013f2c <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8013df6:	4293      	cmp	r3, r2
 8013df8:	d004      	beq.n	8013e04 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8013dfa:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 8013dfe:	484c      	ldr	r0, [pc, #304]	@ (8013f30 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8013e00:	f7ef fa8c 	bl	800331c <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8013e04:	68fb      	ldr	r3, [r7, #12]
 8013e06:	681b      	ldr	r3, [r3, #0]
 8013e08:	68b9      	ldr	r1, [r7, #8]
 8013e0a:	4618      	mov	r0, r3
 8013e0c:	f000 fb78 	bl	8014500 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8013e10:	68fb      	ldr	r3, [r7, #12]
 8013e12:	681b      	ldr	r3, [r3, #0]
 8013e14:	69da      	ldr	r2, [r3, #28]
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	681b      	ldr	r3, [r3, #0]
 8013e1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8013e1e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8013e20:	68fb      	ldr	r3, [r7, #12]
 8013e22:	681b      	ldr	r3, [r3, #0]
 8013e24:	69da      	ldr	r2, [r3, #28]
 8013e26:	68fb      	ldr	r3, [r7, #12]
 8013e28:	681b      	ldr	r3, [r3, #0]
 8013e2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8013e2e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8013e30:	68fb      	ldr	r3, [r7, #12]
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	69d9      	ldr	r1, [r3, #28]
 8013e36:	68bb      	ldr	r3, [r7, #8]
 8013e38:	691b      	ldr	r3, [r3, #16]
 8013e3a:	021a      	lsls	r2, r3, #8
 8013e3c:	68fb      	ldr	r3, [r7, #12]
 8013e3e:	681b      	ldr	r3, [r3, #0]
 8013e40:	430a      	orrs	r2, r1
 8013e42:	61da      	str	r2, [r3, #28]
      break;
 8013e44:	e061      	b.n	8013f0a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8013e46:	68fb      	ldr	r3, [r7, #12]
 8013e48:	681b      	ldr	r3, [r3, #0]
 8013e4a:	4a34      	ldr	r2, [pc, #208]	@ (8013f1c <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8013e4c:	4293      	cmp	r3, r2
 8013e4e:	d009      	beq.n	8013e64 <HAL_TIM_PWM_ConfigChannel+0x400>
 8013e50:	68fb      	ldr	r3, [r7, #12]
 8013e52:	681b      	ldr	r3, [r3, #0]
 8013e54:	4a35      	ldr	r2, [pc, #212]	@ (8013f2c <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8013e56:	4293      	cmp	r3, r2
 8013e58:	d004      	beq.n	8013e64 <HAL_TIM_PWM_ConfigChannel+0x400>
 8013e5a:	f241 1104 	movw	r1, #4356	@ 0x1104
 8013e5e:	4834      	ldr	r0, [pc, #208]	@ (8013f30 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8013e60:	f7ef fa5c 	bl	800331c <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8013e64:	68fb      	ldr	r3, [r7, #12]
 8013e66:	681b      	ldr	r3, [r3, #0]
 8013e68:	68b9      	ldr	r1, [r7, #8]
 8013e6a:	4618      	mov	r0, r3
 8013e6c:	f000 fbc0 	bl	80145f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	681b      	ldr	r3, [r3, #0]
 8013e74:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013e76:	68fb      	ldr	r3, [r7, #12]
 8013e78:	681b      	ldr	r3, [r3, #0]
 8013e7a:	f042 0208 	orr.w	r2, r2, #8
 8013e7e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8013e80:	68fb      	ldr	r3, [r7, #12]
 8013e82:	681b      	ldr	r3, [r3, #0]
 8013e84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013e86:	68fb      	ldr	r3, [r7, #12]
 8013e88:	681b      	ldr	r3, [r3, #0]
 8013e8a:	f022 0204 	bic.w	r2, r2, #4
 8013e8e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8013e90:	68fb      	ldr	r3, [r7, #12]
 8013e92:	681b      	ldr	r3, [r3, #0]
 8013e94:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8013e96:	68bb      	ldr	r3, [r7, #8]
 8013e98:	691a      	ldr	r2, [r3, #16]
 8013e9a:	68fb      	ldr	r3, [r7, #12]
 8013e9c:	681b      	ldr	r3, [r3, #0]
 8013e9e:	430a      	orrs	r2, r1
 8013ea0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8013ea2:	e032      	b.n	8013f0a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8013ea4:	68fb      	ldr	r3, [r7, #12]
 8013ea6:	681b      	ldr	r3, [r3, #0]
 8013ea8:	4a1c      	ldr	r2, [pc, #112]	@ (8013f1c <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8013eaa:	4293      	cmp	r3, r2
 8013eac:	d009      	beq.n	8013ec2 <HAL_TIM_PWM_ConfigChannel+0x45e>
 8013eae:	68fb      	ldr	r3, [r7, #12]
 8013eb0:	681b      	ldr	r3, [r3, #0]
 8013eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8013f2c <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8013eb4:	4293      	cmp	r3, r2
 8013eb6:	d004      	beq.n	8013ec2 <HAL_TIM_PWM_ConfigChannel+0x45e>
 8013eb8:	f241 1115 	movw	r1, #4373	@ 0x1115
 8013ebc:	481c      	ldr	r0, [pc, #112]	@ (8013f30 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8013ebe:	f7ef fa2d 	bl	800331c <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8013ec2:	68fb      	ldr	r3, [r7, #12]
 8013ec4:	681b      	ldr	r3, [r3, #0]
 8013ec6:	68b9      	ldr	r1, [r7, #8]
 8013ec8:	4618      	mov	r0, r3
 8013eca:	f000 fbf5 	bl	80146b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8013ece:	68fb      	ldr	r3, [r7, #12]
 8013ed0:	681b      	ldr	r3, [r3, #0]
 8013ed2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013ed4:	68fb      	ldr	r3, [r7, #12]
 8013ed6:	681b      	ldr	r3, [r3, #0]
 8013ed8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8013edc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8013ede:	68fb      	ldr	r3, [r7, #12]
 8013ee0:	681b      	ldr	r3, [r3, #0]
 8013ee2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013ee4:	68fb      	ldr	r3, [r7, #12]
 8013ee6:	681b      	ldr	r3, [r3, #0]
 8013ee8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8013eec:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8013eee:	68fb      	ldr	r3, [r7, #12]
 8013ef0:	681b      	ldr	r3, [r3, #0]
 8013ef2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8013ef4:	68bb      	ldr	r3, [r7, #8]
 8013ef6:	691b      	ldr	r3, [r3, #16]
 8013ef8:	021a      	lsls	r2, r3, #8
 8013efa:	68fb      	ldr	r3, [r7, #12]
 8013efc:	681b      	ldr	r3, [r3, #0]
 8013efe:	430a      	orrs	r2, r1
 8013f00:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8013f02:	e002      	b.n	8013f0a <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    default:
      status = HAL_ERROR;
 8013f04:	2301      	movs	r3, #1
 8013f06:	75fb      	strb	r3, [r7, #23]
      break;
 8013f08:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8013f0a:	68fb      	ldr	r3, [r7, #12]
 8013f0c:	2200      	movs	r2, #0
 8013f0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8013f12:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f14:	4618      	mov	r0, r3
 8013f16:	3718      	adds	r7, #24
 8013f18:	46bd      	mov	sp, r7
 8013f1a:	bd80      	pop	{r7, pc}
 8013f1c:	40010000 	.word	0x40010000
 8013f20:	40000400 	.word	0x40000400
 8013f24:	40000800 	.word	0x40000800
 8013f28:	40000c00 	.word	0x40000c00
 8013f2c:	40010400 	.word	0x40010400
 8013f30:	0801e98c 	.word	0x0801e98c

08013f34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8013f34:	b480      	push	{r7}
 8013f36:	b083      	sub	sp, #12
 8013f38:	af00      	add	r7, sp, #0
 8013f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8013f3c:	bf00      	nop
 8013f3e:	370c      	adds	r7, #12
 8013f40:	46bd      	mov	sp, r7
 8013f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f46:	4770      	bx	lr

08013f48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8013f48:	b480      	push	{r7}
 8013f4a:	b083      	sub	sp, #12
 8013f4c:	af00      	add	r7, sp, #0
 8013f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8013f50:	bf00      	nop
 8013f52:	370c      	adds	r7, #12
 8013f54:	46bd      	mov	sp, r7
 8013f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f5a:	4770      	bx	lr

08013f5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8013f5c:	b480      	push	{r7}
 8013f5e:	b083      	sub	sp, #12
 8013f60:	af00      	add	r7, sp, #0
 8013f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8013f64:	bf00      	nop
 8013f66:	370c      	adds	r7, #12
 8013f68:	46bd      	mov	sp, r7
 8013f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f6e:	4770      	bx	lr

08013f70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8013f70:	b480      	push	{r7}
 8013f72:	b083      	sub	sp, #12
 8013f74:	af00      	add	r7, sp, #0
 8013f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8013f78:	bf00      	nop
 8013f7a:	370c      	adds	r7, #12
 8013f7c:	46bd      	mov	sp, r7
 8013f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f82:	4770      	bx	lr

08013f84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8013f84:	b480      	push	{r7}
 8013f86:	b085      	sub	sp, #20
 8013f88:	af00      	add	r7, sp, #0
 8013f8a:	6078      	str	r0, [r7, #4]
 8013f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	681b      	ldr	r3, [r3, #0]
 8013f92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	4a43      	ldr	r2, [pc, #268]	@ (80140a4 <TIM_Base_SetConfig+0x120>)
 8013f98:	4293      	cmp	r3, r2
 8013f9a:	d013      	beq.n	8013fc4 <TIM_Base_SetConfig+0x40>
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013fa2:	d00f      	beq.n	8013fc4 <TIM_Base_SetConfig+0x40>
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	4a40      	ldr	r2, [pc, #256]	@ (80140a8 <TIM_Base_SetConfig+0x124>)
 8013fa8:	4293      	cmp	r3, r2
 8013faa:	d00b      	beq.n	8013fc4 <TIM_Base_SetConfig+0x40>
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	4a3f      	ldr	r2, [pc, #252]	@ (80140ac <TIM_Base_SetConfig+0x128>)
 8013fb0:	4293      	cmp	r3, r2
 8013fb2:	d007      	beq.n	8013fc4 <TIM_Base_SetConfig+0x40>
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	4a3e      	ldr	r2, [pc, #248]	@ (80140b0 <TIM_Base_SetConfig+0x12c>)
 8013fb8:	4293      	cmp	r3, r2
 8013fba:	d003      	beq.n	8013fc4 <TIM_Base_SetConfig+0x40>
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	4a3d      	ldr	r2, [pc, #244]	@ (80140b4 <TIM_Base_SetConfig+0x130>)
 8013fc0:	4293      	cmp	r3, r2
 8013fc2:	d108      	bne.n	8013fd6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8013fc4:	68fb      	ldr	r3, [r7, #12]
 8013fc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013fca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8013fcc:	683b      	ldr	r3, [r7, #0]
 8013fce:	685b      	ldr	r3, [r3, #4]
 8013fd0:	68fa      	ldr	r2, [r7, #12]
 8013fd2:	4313      	orrs	r3, r2
 8013fd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8013fd6:	687b      	ldr	r3, [r7, #4]
 8013fd8:	4a32      	ldr	r2, [pc, #200]	@ (80140a4 <TIM_Base_SetConfig+0x120>)
 8013fda:	4293      	cmp	r3, r2
 8013fdc:	d01f      	beq.n	801401e <TIM_Base_SetConfig+0x9a>
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013fe4:	d01b      	beq.n	801401e <TIM_Base_SetConfig+0x9a>
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	4a2f      	ldr	r2, [pc, #188]	@ (80140a8 <TIM_Base_SetConfig+0x124>)
 8013fea:	4293      	cmp	r3, r2
 8013fec:	d017      	beq.n	801401e <TIM_Base_SetConfig+0x9a>
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	4a2e      	ldr	r2, [pc, #184]	@ (80140ac <TIM_Base_SetConfig+0x128>)
 8013ff2:	4293      	cmp	r3, r2
 8013ff4:	d013      	beq.n	801401e <TIM_Base_SetConfig+0x9a>
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	4a2d      	ldr	r2, [pc, #180]	@ (80140b0 <TIM_Base_SetConfig+0x12c>)
 8013ffa:	4293      	cmp	r3, r2
 8013ffc:	d00f      	beq.n	801401e <TIM_Base_SetConfig+0x9a>
 8013ffe:	687b      	ldr	r3, [r7, #4]
 8014000:	4a2c      	ldr	r2, [pc, #176]	@ (80140b4 <TIM_Base_SetConfig+0x130>)
 8014002:	4293      	cmp	r3, r2
 8014004:	d00b      	beq.n	801401e <TIM_Base_SetConfig+0x9a>
 8014006:	687b      	ldr	r3, [r7, #4]
 8014008:	4a2b      	ldr	r2, [pc, #172]	@ (80140b8 <TIM_Base_SetConfig+0x134>)
 801400a:	4293      	cmp	r3, r2
 801400c:	d007      	beq.n	801401e <TIM_Base_SetConfig+0x9a>
 801400e:	687b      	ldr	r3, [r7, #4]
 8014010:	4a2a      	ldr	r2, [pc, #168]	@ (80140bc <TIM_Base_SetConfig+0x138>)
 8014012:	4293      	cmp	r3, r2
 8014014:	d003      	beq.n	801401e <TIM_Base_SetConfig+0x9a>
 8014016:	687b      	ldr	r3, [r7, #4]
 8014018:	4a29      	ldr	r2, [pc, #164]	@ (80140c0 <TIM_Base_SetConfig+0x13c>)
 801401a:	4293      	cmp	r3, r2
 801401c:	d108      	bne.n	8014030 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801401e:	68fb      	ldr	r3, [r7, #12]
 8014020:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8014024:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8014026:	683b      	ldr	r3, [r7, #0]
 8014028:	68db      	ldr	r3, [r3, #12]
 801402a:	68fa      	ldr	r2, [r7, #12]
 801402c:	4313      	orrs	r3, r2
 801402e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8014030:	68fb      	ldr	r3, [r7, #12]
 8014032:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8014036:	683b      	ldr	r3, [r7, #0]
 8014038:	695b      	ldr	r3, [r3, #20]
 801403a:	4313      	orrs	r3, r2
 801403c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801403e:	683b      	ldr	r3, [r7, #0]
 8014040:	689a      	ldr	r2, [r3, #8]
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8014046:	683b      	ldr	r3, [r7, #0]
 8014048:	681a      	ldr	r2, [r3, #0]
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801404e:	687b      	ldr	r3, [r7, #4]
 8014050:	4a14      	ldr	r2, [pc, #80]	@ (80140a4 <TIM_Base_SetConfig+0x120>)
 8014052:	4293      	cmp	r3, r2
 8014054:	d00f      	beq.n	8014076 <TIM_Base_SetConfig+0xf2>
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	4a16      	ldr	r2, [pc, #88]	@ (80140b4 <TIM_Base_SetConfig+0x130>)
 801405a:	4293      	cmp	r3, r2
 801405c:	d00b      	beq.n	8014076 <TIM_Base_SetConfig+0xf2>
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	4a15      	ldr	r2, [pc, #84]	@ (80140b8 <TIM_Base_SetConfig+0x134>)
 8014062:	4293      	cmp	r3, r2
 8014064:	d007      	beq.n	8014076 <TIM_Base_SetConfig+0xf2>
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	4a14      	ldr	r2, [pc, #80]	@ (80140bc <TIM_Base_SetConfig+0x138>)
 801406a:	4293      	cmp	r3, r2
 801406c:	d003      	beq.n	8014076 <TIM_Base_SetConfig+0xf2>
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	4a13      	ldr	r2, [pc, #76]	@ (80140c0 <TIM_Base_SetConfig+0x13c>)
 8014072:	4293      	cmp	r3, r2
 8014074:	d103      	bne.n	801407e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8014076:	683b      	ldr	r3, [r7, #0]
 8014078:	691a      	ldr	r2, [r3, #16]
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	681b      	ldr	r3, [r3, #0]
 8014082:	f043 0204 	orr.w	r2, r3, #4
 8014086:	687b      	ldr	r3, [r7, #4]
 8014088:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801408a:	687b      	ldr	r3, [r7, #4]
 801408c:	2201      	movs	r2, #1
 801408e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	68fa      	ldr	r2, [r7, #12]
 8014094:	601a      	str	r2, [r3, #0]
}
 8014096:	bf00      	nop
 8014098:	3714      	adds	r7, #20
 801409a:	46bd      	mov	sp, r7
 801409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140a0:	4770      	bx	lr
 80140a2:	bf00      	nop
 80140a4:	40010000 	.word	0x40010000
 80140a8:	40000400 	.word	0x40000400
 80140ac:	40000800 	.word	0x40000800
 80140b0:	40000c00 	.word	0x40000c00
 80140b4:	40010400 	.word	0x40010400
 80140b8:	40014000 	.word	0x40014000
 80140bc:	40014400 	.word	0x40014400
 80140c0:	40014800 	.word	0x40014800

080140c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80140c4:	b580      	push	{r7, lr}
 80140c6:	b086      	sub	sp, #24
 80140c8:	af00      	add	r7, sp, #0
 80140ca:	6078      	str	r0, [r7, #4]
 80140cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	6a1b      	ldr	r3, [r3, #32]
 80140d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80140d4:	687b      	ldr	r3, [r7, #4]
 80140d6:	6a1b      	ldr	r3, [r3, #32]
 80140d8:	f023 0201 	bic.w	r2, r3, #1
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	685b      	ldr	r3, [r3, #4]
 80140e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	699b      	ldr	r3, [r3, #24]
 80140ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80140ec:	68fa      	ldr	r2, [r7, #12]
 80140ee:	4b4b      	ldr	r3, [pc, #300]	@ (801421c <TIM_OC1_SetConfig+0x158>)
 80140f0:	4013      	ands	r3, r2
 80140f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80140f4:	68fb      	ldr	r3, [r7, #12]
 80140f6:	f023 0303 	bic.w	r3, r3, #3
 80140fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80140fc:	683b      	ldr	r3, [r7, #0]
 80140fe:	681b      	ldr	r3, [r3, #0]
 8014100:	68fa      	ldr	r2, [r7, #12]
 8014102:	4313      	orrs	r3, r2
 8014104:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8014106:	697b      	ldr	r3, [r7, #20]
 8014108:	f023 0302 	bic.w	r3, r3, #2
 801410c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801410e:	683b      	ldr	r3, [r7, #0]
 8014110:	689b      	ldr	r3, [r3, #8]
 8014112:	697a      	ldr	r2, [r7, #20]
 8014114:	4313      	orrs	r3, r2
 8014116:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	4a41      	ldr	r2, [pc, #260]	@ (8014220 <TIM_OC1_SetConfig+0x15c>)
 801411c:	4293      	cmp	r3, r2
 801411e:	d00f      	beq.n	8014140 <TIM_OC1_SetConfig+0x7c>
 8014120:	687b      	ldr	r3, [r7, #4]
 8014122:	4a40      	ldr	r2, [pc, #256]	@ (8014224 <TIM_OC1_SetConfig+0x160>)
 8014124:	4293      	cmp	r3, r2
 8014126:	d00b      	beq.n	8014140 <TIM_OC1_SetConfig+0x7c>
 8014128:	687b      	ldr	r3, [r7, #4]
 801412a:	4a3f      	ldr	r2, [pc, #252]	@ (8014228 <TIM_OC1_SetConfig+0x164>)
 801412c:	4293      	cmp	r3, r2
 801412e:	d007      	beq.n	8014140 <TIM_OC1_SetConfig+0x7c>
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	4a3e      	ldr	r2, [pc, #248]	@ (801422c <TIM_OC1_SetConfig+0x168>)
 8014134:	4293      	cmp	r3, r2
 8014136:	d003      	beq.n	8014140 <TIM_OC1_SetConfig+0x7c>
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	4a3d      	ldr	r2, [pc, #244]	@ (8014230 <TIM_OC1_SetConfig+0x16c>)
 801413c:	4293      	cmp	r3, r2
 801413e:	d119      	bne.n	8014174 <TIM_OC1_SetConfig+0xb0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8014140:	683b      	ldr	r3, [r7, #0]
 8014142:	68db      	ldr	r3, [r3, #12]
 8014144:	2b00      	cmp	r3, #0
 8014146:	d008      	beq.n	801415a <TIM_OC1_SetConfig+0x96>
 8014148:	683b      	ldr	r3, [r7, #0]
 801414a:	68db      	ldr	r3, [r3, #12]
 801414c:	2b08      	cmp	r3, #8
 801414e:	d004      	beq.n	801415a <TIM_OC1_SetConfig+0x96>
 8014150:	f641 316b 	movw	r1, #7019	@ 0x1b6b
 8014154:	4837      	ldr	r0, [pc, #220]	@ (8014234 <TIM_OC1_SetConfig+0x170>)
 8014156:	f7ef f8e1 	bl	800331c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 801415a:	697b      	ldr	r3, [r7, #20]
 801415c:	f023 0308 	bic.w	r3, r3, #8
 8014160:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8014162:	683b      	ldr	r3, [r7, #0]
 8014164:	68db      	ldr	r3, [r3, #12]
 8014166:	697a      	ldr	r2, [r7, #20]
 8014168:	4313      	orrs	r3, r2
 801416a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801416c:	697b      	ldr	r3, [r7, #20]
 801416e:	f023 0304 	bic.w	r3, r3, #4
 8014172:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	4a2a      	ldr	r2, [pc, #168]	@ (8014220 <TIM_OC1_SetConfig+0x15c>)
 8014178:	4293      	cmp	r3, r2
 801417a:	d00f      	beq.n	801419c <TIM_OC1_SetConfig+0xd8>
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	4a29      	ldr	r2, [pc, #164]	@ (8014224 <TIM_OC1_SetConfig+0x160>)
 8014180:	4293      	cmp	r3, r2
 8014182:	d00b      	beq.n	801419c <TIM_OC1_SetConfig+0xd8>
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	4a28      	ldr	r2, [pc, #160]	@ (8014228 <TIM_OC1_SetConfig+0x164>)
 8014188:	4293      	cmp	r3, r2
 801418a:	d007      	beq.n	801419c <TIM_OC1_SetConfig+0xd8>
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	4a27      	ldr	r2, [pc, #156]	@ (801422c <TIM_OC1_SetConfig+0x168>)
 8014190:	4293      	cmp	r3, r2
 8014192:	d003      	beq.n	801419c <TIM_OC1_SetConfig+0xd8>
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	4a26      	ldr	r2, [pc, #152]	@ (8014230 <TIM_OC1_SetConfig+0x16c>)
 8014198:	4293      	cmp	r3, r2
 801419a:	d12d      	bne.n	80141f8 <TIM_OC1_SetConfig+0x134>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 801419c:	683b      	ldr	r3, [r7, #0]
 801419e:	699b      	ldr	r3, [r3, #24]
 80141a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80141a4:	d008      	beq.n	80141b8 <TIM_OC1_SetConfig+0xf4>
 80141a6:	683b      	ldr	r3, [r7, #0]
 80141a8:	699b      	ldr	r3, [r3, #24]
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d004      	beq.n	80141b8 <TIM_OC1_SetConfig+0xf4>
 80141ae:	f641 3178 	movw	r1, #7032	@ 0x1b78
 80141b2:	4820      	ldr	r0, [pc, #128]	@ (8014234 <TIM_OC1_SetConfig+0x170>)
 80141b4:	f7ef f8b2 	bl	800331c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80141b8:	683b      	ldr	r3, [r7, #0]
 80141ba:	695b      	ldr	r3, [r3, #20]
 80141bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80141c0:	d008      	beq.n	80141d4 <TIM_OC1_SetConfig+0x110>
 80141c2:	683b      	ldr	r3, [r7, #0]
 80141c4:	695b      	ldr	r3, [r3, #20]
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d004      	beq.n	80141d4 <TIM_OC1_SetConfig+0x110>
 80141ca:	f641 3179 	movw	r1, #7033	@ 0x1b79
 80141ce:	4819      	ldr	r0, [pc, #100]	@ (8014234 <TIM_OC1_SetConfig+0x170>)
 80141d0:	f7ef f8a4 	bl	800331c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80141d4:	693b      	ldr	r3, [r7, #16]
 80141d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80141da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80141dc:	693b      	ldr	r3, [r7, #16]
 80141de:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80141e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80141e4:	683b      	ldr	r3, [r7, #0]
 80141e6:	695b      	ldr	r3, [r3, #20]
 80141e8:	693a      	ldr	r2, [r7, #16]
 80141ea:	4313      	orrs	r3, r2
 80141ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80141ee:	683b      	ldr	r3, [r7, #0]
 80141f0:	699b      	ldr	r3, [r3, #24]
 80141f2:	693a      	ldr	r2, [r7, #16]
 80141f4:	4313      	orrs	r3, r2
 80141f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	693a      	ldr	r2, [r7, #16]
 80141fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	68fa      	ldr	r2, [r7, #12]
 8014202:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8014204:	683b      	ldr	r3, [r7, #0]
 8014206:	685a      	ldr	r2, [r3, #4]
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	697a      	ldr	r2, [r7, #20]
 8014210:	621a      	str	r2, [r3, #32]
}
 8014212:	bf00      	nop
 8014214:	3718      	adds	r7, #24
 8014216:	46bd      	mov	sp, r7
 8014218:	bd80      	pop	{r7, pc}
 801421a:	bf00      	nop
 801421c:	fffeff8f 	.word	0xfffeff8f
 8014220:	40010000 	.word	0x40010000
 8014224:	40010400 	.word	0x40010400
 8014228:	40014000 	.word	0x40014000
 801422c:	40014400 	.word	0x40014400
 8014230:	40014800 	.word	0x40014800
 8014234:	0801e98c 	.word	0x0801e98c

08014238 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8014238:	b580      	push	{r7, lr}
 801423a:	b086      	sub	sp, #24
 801423c:	af00      	add	r7, sp, #0
 801423e:	6078      	str	r0, [r7, #4]
 8014240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	6a1b      	ldr	r3, [r3, #32]
 8014246:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8014248:	687b      	ldr	r3, [r7, #4]
 801424a:	6a1b      	ldr	r3, [r3, #32]
 801424c:	f023 0210 	bic.w	r2, r3, #16
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	685b      	ldr	r3, [r3, #4]
 8014258:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	699b      	ldr	r3, [r3, #24]
 801425e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8014260:	68fa      	ldr	r2, [r7, #12]
 8014262:	4b47      	ldr	r3, [pc, #284]	@ (8014380 <TIM_OC2_SetConfig+0x148>)
 8014264:	4013      	ands	r3, r2
 8014266:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8014268:	68fb      	ldr	r3, [r7, #12]
 801426a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801426e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8014270:	683b      	ldr	r3, [r7, #0]
 8014272:	681b      	ldr	r3, [r3, #0]
 8014274:	021b      	lsls	r3, r3, #8
 8014276:	68fa      	ldr	r2, [r7, #12]
 8014278:	4313      	orrs	r3, r2
 801427a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 801427c:	697b      	ldr	r3, [r7, #20]
 801427e:	f023 0320 	bic.w	r3, r3, #32
 8014282:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8014284:	683b      	ldr	r3, [r7, #0]
 8014286:	689b      	ldr	r3, [r3, #8]
 8014288:	011b      	lsls	r3, r3, #4
 801428a:	697a      	ldr	r2, [r7, #20]
 801428c:	4313      	orrs	r3, r2
 801428e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	4a3c      	ldr	r2, [pc, #240]	@ (8014384 <TIM_OC2_SetConfig+0x14c>)
 8014294:	4293      	cmp	r3, r2
 8014296:	d003      	beq.n	80142a0 <TIM_OC2_SetConfig+0x68>
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	4a3b      	ldr	r2, [pc, #236]	@ (8014388 <TIM_OC2_SetConfig+0x150>)
 801429c:	4293      	cmp	r3, r2
 801429e:	d11a      	bne.n	80142d6 <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80142a0:	683b      	ldr	r3, [r7, #0]
 80142a2:	68db      	ldr	r3, [r3, #12]
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	d008      	beq.n	80142ba <TIM_OC2_SetConfig+0x82>
 80142a8:	683b      	ldr	r3, [r7, #0]
 80142aa:	68db      	ldr	r3, [r3, #12]
 80142ac:	2b08      	cmp	r3, #8
 80142ae:	d004      	beq.n	80142ba <TIM_OC2_SetConfig+0x82>
 80142b0:	f641 31b7 	movw	r1, #7095	@ 0x1bb7
 80142b4:	4835      	ldr	r0, [pc, #212]	@ (801438c <TIM_OC2_SetConfig+0x154>)
 80142b6:	f7ef f831 	bl	800331c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80142ba:	697b      	ldr	r3, [r7, #20]
 80142bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80142c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80142c2:	683b      	ldr	r3, [r7, #0]
 80142c4:	68db      	ldr	r3, [r3, #12]
 80142c6:	011b      	lsls	r3, r3, #4
 80142c8:	697a      	ldr	r2, [r7, #20]
 80142ca:	4313      	orrs	r3, r2
 80142cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80142ce:	697b      	ldr	r3, [r7, #20]
 80142d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80142d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	4a2a      	ldr	r2, [pc, #168]	@ (8014384 <TIM_OC2_SetConfig+0x14c>)
 80142da:	4293      	cmp	r3, r2
 80142dc:	d00f      	beq.n	80142fe <TIM_OC2_SetConfig+0xc6>
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	4a29      	ldr	r2, [pc, #164]	@ (8014388 <TIM_OC2_SetConfig+0x150>)
 80142e2:	4293      	cmp	r3, r2
 80142e4:	d00b      	beq.n	80142fe <TIM_OC2_SetConfig+0xc6>
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	4a29      	ldr	r2, [pc, #164]	@ (8014390 <TIM_OC2_SetConfig+0x158>)
 80142ea:	4293      	cmp	r3, r2
 80142ec:	d007      	beq.n	80142fe <TIM_OC2_SetConfig+0xc6>
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	4a28      	ldr	r2, [pc, #160]	@ (8014394 <TIM_OC2_SetConfig+0x15c>)
 80142f2:	4293      	cmp	r3, r2
 80142f4:	d003      	beq.n	80142fe <TIM_OC2_SetConfig+0xc6>
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	4a27      	ldr	r2, [pc, #156]	@ (8014398 <TIM_OC2_SetConfig+0x160>)
 80142fa:	4293      	cmp	r3, r2
 80142fc:	d12f      	bne.n	801435e <TIM_OC2_SetConfig+0x126>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80142fe:	683b      	ldr	r3, [r7, #0]
 8014300:	699b      	ldr	r3, [r3, #24]
 8014302:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014306:	d008      	beq.n	801431a <TIM_OC2_SetConfig+0xe2>
 8014308:	683b      	ldr	r3, [r7, #0]
 801430a:	699b      	ldr	r3, [r3, #24]
 801430c:	2b00      	cmp	r3, #0
 801430e:	d004      	beq.n	801431a <TIM_OC2_SetConfig+0xe2>
 8014310:	f641 31c4 	movw	r1, #7108	@ 0x1bc4
 8014314:	481d      	ldr	r0, [pc, #116]	@ (801438c <TIM_OC2_SetConfig+0x154>)
 8014316:	f7ef f801 	bl	800331c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 801431a:	683b      	ldr	r3, [r7, #0]
 801431c:	695b      	ldr	r3, [r3, #20]
 801431e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014322:	d008      	beq.n	8014336 <TIM_OC2_SetConfig+0xfe>
 8014324:	683b      	ldr	r3, [r7, #0]
 8014326:	695b      	ldr	r3, [r3, #20]
 8014328:	2b00      	cmp	r3, #0
 801432a:	d004      	beq.n	8014336 <TIM_OC2_SetConfig+0xfe>
 801432c:	f641 31c5 	movw	r1, #7109	@ 0x1bc5
 8014330:	4816      	ldr	r0, [pc, #88]	@ (801438c <TIM_OC2_SetConfig+0x154>)
 8014332:	f7ee fff3 	bl	800331c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8014336:	693b      	ldr	r3, [r7, #16]
 8014338:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801433c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 801433e:	693b      	ldr	r3, [r7, #16]
 8014340:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8014344:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8014346:	683b      	ldr	r3, [r7, #0]
 8014348:	695b      	ldr	r3, [r3, #20]
 801434a:	009b      	lsls	r3, r3, #2
 801434c:	693a      	ldr	r2, [r7, #16]
 801434e:	4313      	orrs	r3, r2
 8014350:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8014352:	683b      	ldr	r3, [r7, #0]
 8014354:	699b      	ldr	r3, [r3, #24]
 8014356:	009b      	lsls	r3, r3, #2
 8014358:	693a      	ldr	r2, [r7, #16]
 801435a:	4313      	orrs	r3, r2
 801435c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801435e:	687b      	ldr	r3, [r7, #4]
 8014360:	693a      	ldr	r2, [r7, #16]
 8014362:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	68fa      	ldr	r2, [r7, #12]
 8014368:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 801436a:	683b      	ldr	r3, [r7, #0]
 801436c:	685a      	ldr	r2, [r3, #4]
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	697a      	ldr	r2, [r7, #20]
 8014376:	621a      	str	r2, [r3, #32]
}
 8014378:	bf00      	nop
 801437a:	3718      	adds	r7, #24
 801437c:	46bd      	mov	sp, r7
 801437e:	bd80      	pop	{r7, pc}
 8014380:	feff8fff 	.word	0xfeff8fff
 8014384:	40010000 	.word	0x40010000
 8014388:	40010400 	.word	0x40010400
 801438c:	0801e98c 	.word	0x0801e98c
 8014390:	40014000 	.word	0x40014000
 8014394:	40014400 	.word	0x40014400
 8014398:	40014800 	.word	0x40014800

0801439c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801439c:	b580      	push	{r7, lr}
 801439e:	b086      	sub	sp, #24
 80143a0:	af00      	add	r7, sp, #0
 80143a2:	6078      	str	r0, [r7, #4]
 80143a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	6a1b      	ldr	r3, [r3, #32]
 80143aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	6a1b      	ldr	r3, [r3, #32]
 80143b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	685b      	ldr	r3, [r3, #4]
 80143bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80143be:	687b      	ldr	r3, [r7, #4]
 80143c0:	69db      	ldr	r3, [r3, #28]
 80143c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80143c4:	68fa      	ldr	r2, [r7, #12]
 80143c6:	4b47      	ldr	r3, [pc, #284]	@ (80144e4 <TIM_OC3_SetConfig+0x148>)
 80143c8:	4013      	ands	r3, r2
 80143ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80143cc:	68fb      	ldr	r3, [r7, #12]
 80143ce:	f023 0303 	bic.w	r3, r3, #3
 80143d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80143d4:	683b      	ldr	r3, [r7, #0]
 80143d6:	681b      	ldr	r3, [r3, #0]
 80143d8:	68fa      	ldr	r2, [r7, #12]
 80143da:	4313      	orrs	r3, r2
 80143dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80143de:	697b      	ldr	r3, [r7, #20]
 80143e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80143e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80143e6:	683b      	ldr	r3, [r7, #0]
 80143e8:	689b      	ldr	r3, [r3, #8]
 80143ea:	021b      	lsls	r3, r3, #8
 80143ec:	697a      	ldr	r2, [r7, #20]
 80143ee:	4313      	orrs	r3, r2
 80143f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	4a3c      	ldr	r2, [pc, #240]	@ (80144e8 <TIM_OC3_SetConfig+0x14c>)
 80143f6:	4293      	cmp	r3, r2
 80143f8:	d003      	beq.n	8014402 <TIM_OC3_SetConfig+0x66>
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	4a3b      	ldr	r2, [pc, #236]	@ (80144ec <TIM_OC3_SetConfig+0x150>)
 80143fe:	4293      	cmp	r3, r2
 8014400:	d11a      	bne.n	8014438 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8014402:	683b      	ldr	r3, [r7, #0]
 8014404:	68db      	ldr	r3, [r3, #12]
 8014406:	2b00      	cmp	r3, #0
 8014408:	d008      	beq.n	801441c <TIM_OC3_SetConfig+0x80>
 801440a:	683b      	ldr	r3, [r7, #0]
 801440c:	68db      	ldr	r3, [r3, #12]
 801440e:	2b08      	cmp	r3, #8
 8014410:	d004      	beq.n	801441c <TIM_OC3_SetConfig+0x80>
 8014412:	f641 4102 	movw	r1, #7170	@ 0x1c02
 8014416:	4836      	ldr	r0, [pc, #216]	@ (80144f0 <TIM_OC3_SetConfig+0x154>)
 8014418:	f7ee ff80 	bl	800331c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 801441c:	697b      	ldr	r3, [r7, #20]
 801441e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8014422:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8014424:	683b      	ldr	r3, [r7, #0]
 8014426:	68db      	ldr	r3, [r3, #12]
 8014428:	021b      	lsls	r3, r3, #8
 801442a:	697a      	ldr	r2, [r7, #20]
 801442c:	4313      	orrs	r3, r2
 801442e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8014430:	697b      	ldr	r3, [r7, #20]
 8014432:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8014436:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014438:	687b      	ldr	r3, [r7, #4]
 801443a:	4a2b      	ldr	r2, [pc, #172]	@ (80144e8 <TIM_OC3_SetConfig+0x14c>)
 801443c:	4293      	cmp	r3, r2
 801443e:	d00f      	beq.n	8014460 <TIM_OC3_SetConfig+0xc4>
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	4a2a      	ldr	r2, [pc, #168]	@ (80144ec <TIM_OC3_SetConfig+0x150>)
 8014444:	4293      	cmp	r3, r2
 8014446:	d00b      	beq.n	8014460 <TIM_OC3_SetConfig+0xc4>
 8014448:	687b      	ldr	r3, [r7, #4]
 801444a:	4a2a      	ldr	r2, [pc, #168]	@ (80144f4 <TIM_OC3_SetConfig+0x158>)
 801444c:	4293      	cmp	r3, r2
 801444e:	d007      	beq.n	8014460 <TIM_OC3_SetConfig+0xc4>
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	4a29      	ldr	r2, [pc, #164]	@ (80144f8 <TIM_OC3_SetConfig+0x15c>)
 8014454:	4293      	cmp	r3, r2
 8014456:	d003      	beq.n	8014460 <TIM_OC3_SetConfig+0xc4>
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	4a28      	ldr	r2, [pc, #160]	@ (80144fc <TIM_OC3_SetConfig+0x160>)
 801445c:	4293      	cmp	r3, r2
 801445e:	d12f      	bne.n	80144c0 <TIM_OC3_SetConfig+0x124>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8014460:	683b      	ldr	r3, [r7, #0]
 8014462:	699b      	ldr	r3, [r3, #24]
 8014464:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014468:	d008      	beq.n	801447c <TIM_OC3_SetConfig+0xe0>
 801446a:	683b      	ldr	r3, [r7, #0]
 801446c:	699b      	ldr	r3, [r3, #24]
 801446e:	2b00      	cmp	r3, #0
 8014470:	d004      	beq.n	801447c <TIM_OC3_SetConfig+0xe0>
 8014472:	f641 410f 	movw	r1, #7183	@ 0x1c0f
 8014476:	481e      	ldr	r0, [pc, #120]	@ (80144f0 <TIM_OC3_SetConfig+0x154>)
 8014478:	f7ee ff50 	bl	800331c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 801447c:	683b      	ldr	r3, [r7, #0]
 801447e:	695b      	ldr	r3, [r3, #20]
 8014480:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014484:	d008      	beq.n	8014498 <TIM_OC3_SetConfig+0xfc>
 8014486:	683b      	ldr	r3, [r7, #0]
 8014488:	695b      	ldr	r3, [r3, #20]
 801448a:	2b00      	cmp	r3, #0
 801448c:	d004      	beq.n	8014498 <TIM_OC3_SetConfig+0xfc>
 801448e:	f641 4110 	movw	r1, #7184	@ 0x1c10
 8014492:	4817      	ldr	r0, [pc, #92]	@ (80144f0 <TIM_OC3_SetConfig+0x154>)
 8014494:	f7ee ff42 	bl	800331c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8014498:	693b      	ldr	r3, [r7, #16]
 801449a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801449e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80144a0:	693b      	ldr	r3, [r7, #16]
 80144a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80144a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80144a8:	683b      	ldr	r3, [r7, #0]
 80144aa:	695b      	ldr	r3, [r3, #20]
 80144ac:	011b      	lsls	r3, r3, #4
 80144ae:	693a      	ldr	r2, [r7, #16]
 80144b0:	4313      	orrs	r3, r2
 80144b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80144b4:	683b      	ldr	r3, [r7, #0]
 80144b6:	699b      	ldr	r3, [r3, #24]
 80144b8:	011b      	lsls	r3, r3, #4
 80144ba:	693a      	ldr	r2, [r7, #16]
 80144bc:	4313      	orrs	r3, r2
 80144be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	693a      	ldr	r2, [r7, #16]
 80144c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	68fa      	ldr	r2, [r7, #12]
 80144ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80144cc:	683b      	ldr	r3, [r7, #0]
 80144ce:	685a      	ldr	r2, [r3, #4]
 80144d0:	687b      	ldr	r3, [r7, #4]
 80144d2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	697a      	ldr	r2, [r7, #20]
 80144d8:	621a      	str	r2, [r3, #32]
}
 80144da:	bf00      	nop
 80144dc:	3718      	adds	r7, #24
 80144de:	46bd      	mov	sp, r7
 80144e0:	bd80      	pop	{r7, pc}
 80144e2:	bf00      	nop
 80144e4:	fffeff8f 	.word	0xfffeff8f
 80144e8:	40010000 	.word	0x40010000
 80144ec:	40010400 	.word	0x40010400
 80144f0:	0801e98c 	.word	0x0801e98c
 80144f4:	40014000 	.word	0x40014000
 80144f8:	40014400 	.word	0x40014400
 80144fc:	40014800 	.word	0x40014800

08014500 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8014500:	b580      	push	{r7, lr}
 8014502:	b086      	sub	sp, #24
 8014504:	af00      	add	r7, sp, #0
 8014506:	6078      	str	r0, [r7, #4]
 8014508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	6a1b      	ldr	r3, [r3, #32]
 801450e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	6a1b      	ldr	r3, [r3, #32]
 8014514:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801451c:	687b      	ldr	r3, [r7, #4]
 801451e:	685b      	ldr	r3, [r3, #4]
 8014520:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8014522:	687b      	ldr	r3, [r7, #4]
 8014524:	69db      	ldr	r3, [r3, #28]
 8014526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8014528:	68fa      	ldr	r2, [r7, #12]
 801452a:	4b2a      	ldr	r3, [pc, #168]	@ (80145d4 <TIM_OC4_SetConfig+0xd4>)
 801452c:	4013      	ands	r3, r2
 801452e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8014530:	68fb      	ldr	r3, [r7, #12]
 8014532:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8014536:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8014538:	683b      	ldr	r3, [r7, #0]
 801453a:	681b      	ldr	r3, [r3, #0]
 801453c:	021b      	lsls	r3, r3, #8
 801453e:	68fa      	ldr	r2, [r7, #12]
 8014540:	4313      	orrs	r3, r2
 8014542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8014544:	693b      	ldr	r3, [r7, #16]
 8014546:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801454a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801454c:	683b      	ldr	r3, [r7, #0]
 801454e:	689b      	ldr	r3, [r3, #8]
 8014550:	031b      	lsls	r3, r3, #12
 8014552:	693a      	ldr	r2, [r7, #16]
 8014554:	4313      	orrs	r3, r2
 8014556:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	4a1f      	ldr	r2, [pc, #124]	@ (80145d8 <TIM_OC4_SetConfig+0xd8>)
 801455c:	4293      	cmp	r3, r2
 801455e:	d00f      	beq.n	8014580 <TIM_OC4_SetConfig+0x80>
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	4a1e      	ldr	r2, [pc, #120]	@ (80145dc <TIM_OC4_SetConfig+0xdc>)
 8014564:	4293      	cmp	r3, r2
 8014566:	d00b      	beq.n	8014580 <TIM_OC4_SetConfig+0x80>
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	4a1d      	ldr	r2, [pc, #116]	@ (80145e0 <TIM_OC4_SetConfig+0xe0>)
 801456c:	4293      	cmp	r3, r2
 801456e:	d007      	beq.n	8014580 <TIM_OC4_SetConfig+0x80>
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	4a1c      	ldr	r2, [pc, #112]	@ (80145e4 <TIM_OC4_SetConfig+0xe4>)
 8014574:	4293      	cmp	r3, r2
 8014576:	d003      	beq.n	8014580 <TIM_OC4_SetConfig+0x80>
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	4a1b      	ldr	r2, [pc, #108]	@ (80145e8 <TIM_OC4_SetConfig+0xe8>)
 801457c:	4293      	cmp	r3, r2
 801457e:	d117      	bne.n	80145b0 <TIM_OC4_SetConfig+0xb0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8014580:	683b      	ldr	r3, [r7, #0]
 8014582:	695b      	ldr	r3, [r3, #20]
 8014584:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014588:	d008      	beq.n	801459c <TIM_OC4_SetConfig+0x9c>
 801458a:	683b      	ldr	r3, [r7, #0]
 801458c:	695b      	ldr	r3, [r3, #20]
 801458e:	2b00      	cmp	r3, #0
 8014590:	d004      	beq.n	801459c <TIM_OC4_SetConfig+0x9c>
 8014592:	f641 414f 	movw	r1, #7247	@ 0x1c4f
 8014596:	4815      	ldr	r0, [pc, #84]	@ (80145ec <TIM_OC4_SetConfig+0xec>)
 8014598:	f7ee fec0 	bl	800331c <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 801459c:	697b      	ldr	r3, [r7, #20]
 801459e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80145a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80145a4:	683b      	ldr	r3, [r7, #0]
 80145a6:	695b      	ldr	r3, [r3, #20]
 80145a8:	019b      	lsls	r3, r3, #6
 80145aa:	697a      	ldr	r2, [r7, #20]
 80145ac:	4313      	orrs	r3, r2
 80145ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80145b0:	687b      	ldr	r3, [r7, #4]
 80145b2:	697a      	ldr	r2, [r7, #20]
 80145b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80145b6:	687b      	ldr	r3, [r7, #4]
 80145b8:	68fa      	ldr	r2, [r7, #12]
 80145ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80145bc:	683b      	ldr	r3, [r7, #0]
 80145be:	685a      	ldr	r2, [r3, #4]
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	693a      	ldr	r2, [r7, #16]
 80145c8:	621a      	str	r2, [r3, #32]
}
 80145ca:	bf00      	nop
 80145cc:	3718      	adds	r7, #24
 80145ce:	46bd      	mov	sp, r7
 80145d0:	bd80      	pop	{r7, pc}
 80145d2:	bf00      	nop
 80145d4:	feff8fff 	.word	0xfeff8fff
 80145d8:	40010000 	.word	0x40010000
 80145dc:	40010400 	.word	0x40010400
 80145e0:	40014000 	.word	0x40014000
 80145e4:	40014400 	.word	0x40014400
 80145e8:	40014800 	.word	0x40014800
 80145ec:	0801e98c 	.word	0x0801e98c

080145f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80145f0:	b480      	push	{r7}
 80145f2:	b087      	sub	sp, #28
 80145f4:	af00      	add	r7, sp, #0
 80145f6:	6078      	str	r0, [r7, #4]
 80145f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80145fa:	687b      	ldr	r3, [r7, #4]
 80145fc:	6a1b      	ldr	r3, [r3, #32]
 80145fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	6a1b      	ldr	r3, [r3, #32]
 8014604:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	685b      	ldr	r3, [r3, #4]
 8014610:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8014612:	687b      	ldr	r3, [r7, #4]
 8014614:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8014618:	68fa      	ldr	r2, [r7, #12]
 801461a:	4b21      	ldr	r3, [pc, #132]	@ (80146a0 <TIM_OC5_SetConfig+0xb0>)
 801461c:	4013      	ands	r3, r2
 801461e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8014620:	683b      	ldr	r3, [r7, #0]
 8014622:	681b      	ldr	r3, [r3, #0]
 8014624:	68fa      	ldr	r2, [r7, #12]
 8014626:	4313      	orrs	r3, r2
 8014628:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801462a:	693b      	ldr	r3, [r7, #16]
 801462c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8014630:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8014632:	683b      	ldr	r3, [r7, #0]
 8014634:	689b      	ldr	r3, [r3, #8]
 8014636:	041b      	lsls	r3, r3, #16
 8014638:	693a      	ldr	r2, [r7, #16]
 801463a:	4313      	orrs	r3, r2
 801463c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801463e:	687b      	ldr	r3, [r7, #4]
 8014640:	4a18      	ldr	r2, [pc, #96]	@ (80146a4 <TIM_OC5_SetConfig+0xb4>)
 8014642:	4293      	cmp	r3, r2
 8014644:	d00f      	beq.n	8014666 <TIM_OC5_SetConfig+0x76>
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	4a17      	ldr	r2, [pc, #92]	@ (80146a8 <TIM_OC5_SetConfig+0xb8>)
 801464a:	4293      	cmp	r3, r2
 801464c:	d00b      	beq.n	8014666 <TIM_OC5_SetConfig+0x76>
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	4a16      	ldr	r2, [pc, #88]	@ (80146ac <TIM_OC5_SetConfig+0xbc>)
 8014652:	4293      	cmp	r3, r2
 8014654:	d007      	beq.n	8014666 <TIM_OC5_SetConfig+0x76>
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	4a15      	ldr	r2, [pc, #84]	@ (80146b0 <TIM_OC5_SetConfig+0xc0>)
 801465a:	4293      	cmp	r3, r2
 801465c:	d003      	beq.n	8014666 <TIM_OC5_SetConfig+0x76>
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	4a14      	ldr	r2, [pc, #80]	@ (80146b4 <TIM_OC5_SetConfig+0xc4>)
 8014662:	4293      	cmp	r3, r2
 8014664:	d109      	bne.n	801467a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8014666:	697b      	ldr	r3, [r7, #20]
 8014668:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801466c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801466e:	683b      	ldr	r3, [r7, #0]
 8014670:	695b      	ldr	r3, [r3, #20]
 8014672:	021b      	lsls	r3, r3, #8
 8014674:	697a      	ldr	r2, [r7, #20]
 8014676:	4313      	orrs	r3, r2
 8014678:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801467a:	687b      	ldr	r3, [r7, #4]
 801467c:	697a      	ldr	r2, [r7, #20]
 801467e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	68fa      	ldr	r2, [r7, #12]
 8014684:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8014686:	683b      	ldr	r3, [r7, #0]
 8014688:	685a      	ldr	r2, [r3, #4]
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	693a      	ldr	r2, [r7, #16]
 8014692:	621a      	str	r2, [r3, #32]
}
 8014694:	bf00      	nop
 8014696:	371c      	adds	r7, #28
 8014698:	46bd      	mov	sp, r7
 801469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801469e:	4770      	bx	lr
 80146a0:	fffeff8f 	.word	0xfffeff8f
 80146a4:	40010000 	.word	0x40010000
 80146a8:	40010400 	.word	0x40010400
 80146ac:	40014000 	.word	0x40014000
 80146b0:	40014400 	.word	0x40014400
 80146b4:	40014800 	.word	0x40014800

080146b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80146b8:	b480      	push	{r7}
 80146ba:	b087      	sub	sp, #28
 80146bc:	af00      	add	r7, sp, #0
 80146be:	6078      	str	r0, [r7, #4]
 80146c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	6a1b      	ldr	r3, [r3, #32]
 80146c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	6a1b      	ldr	r3, [r3, #32]
 80146cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80146d0:	687b      	ldr	r3, [r7, #4]
 80146d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	685b      	ldr	r3, [r3, #4]
 80146d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80146de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80146e0:	68fa      	ldr	r2, [r7, #12]
 80146e2:	4b22      	ldr	r3, [pc, #136]	@ (801476c <TIM_OC6_SetConfig+0xb4>)
 80146e4:	4013      	ands	r3, r2
 80146e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80146e8:	683b      	ldr	r3, [r7, #0]
 80146ea:	681b      	ldr	r3, [r3, #0]
 80146ec:	021b      	lsls	r3, r3, #8
 80146ee:	68fa      	ldr	r2, [r7, #12]
 80146f0:	4313      	orrs	r3, r2
 80146f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80146f4:	693b      	ldr	r3, [r7, #16]
 80146f6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80146fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80146fc:	683b      	ldr	r3, [r7, #0]
 80146fe:	689b      	ldr	r3, [r3, #8]
 8014700:	051b      	lsls	r3, r3, #20
 8014702:	693a      	ldr	r2, [r7, #16]
 8014704:	4313      	orrs	r3, r2
 8014706:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	4a19      	ldr	r2, [pc, #100]	@ (8014770 <TIM_OC6_SetConfig+0xb8>)
 801470c:	4293      	cmp	r3, r2
 801470e:	d00f      	beq.n	8014730 <TIM_OC6_SetConfig+0x78>
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	4a18      	ldr	r2, [pc, #96]	@ (8014774 <TIM_OC6_SetConfig+0xbc>)
 8014714:	4293      	cmp	r3, r2
 8014716:	d00b      	beq.n	8014730 <TIM_OC6_SetConfig+0x78>
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	4a17      	ldr	r2, [pc, #92]	@ (8014778 <TIM_OC6_SetConfig+0xc0>)
 801471c:	4293      	cmp	r3, r2
 801471e:	d007      	beq.n	8014730 <TIM_OC6_SetConfig+0x78>
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	4a16      	ldr	r2, [pc, #88]	@ (801477c <TIM_OC6_SetConfig+0xc4>)
 8014724:	4293      	cmp	r3, r2
 8014726:	d003      	beq.n	8014730 <TIM_OC6_SetConfig+0x78>
 8014728:	687b      	ldr	r3, [r7, #4]
 801472a:	4a15      	ldr	r2, [pc, #84]	@ (8014780 <TIM_OC6_SetConfig+0xc8>)
 801472c:	4293      	cmp	r3, r2
 801472e:	d109      	bne.n	8014744 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8014730:	697b      	ldr	r3, [r7, #20]
 8014732:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8014736:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8014738:	683b      	ldr	r3, [r7, #0]
 801473a:	695b      	ldr	r3, [r3, #20]
 801473c:	029b      	lsls	r3, r3, #10
 801473e:	697a      	ldr	r2, [r7, #20]
 8014740:	4313      	orrs	r3, r2
 8014742:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014744:	687b      	ldr	r3, [r7, #4]
 8014746:	697a      	ldr	r2, [r7, #20]
 8014748:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801474a:	687b      	ldr	r3, [r7, #4]
 801474c:	68fa      	ldr	r2, [r7, #12]
 801474e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8014750:	683b      	ldr	r3, [r7, #0]
 8014752:	685a      	ldr	r2, [r3, #4]
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014758:	687b      	ldr	r3, [r7, #4]
 801475a:	693a      	ldr	r2, [r7, #16]
 801475c:	621a      	str	r2, [r3, #32]
}
 801475e:	bf00      	nop
 8014760:	371c      	adds	r7, #28
 8014762:	46bd      	mov	sp, r7
 8014764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014768:	4770      	bx	lr
 801476a:	bf00      	nop
 801476c:	feff8fff 	.word	0xfeff8fff
 8014770:	40010000 	.word	0x40010000
 8014774:	40010400 	.word	0x40010400
 8014778:	40014000 	.word	0x40014000
 801477c:	40014400 	.word	0x40014400
 8014780:	40014800 	.word	0x40014800

08014784 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8014784:	b580      	push	{r7, lr}
 8014786:	b086      	sub	sp, #24
 8014788:	af00      	add	r7, sp, #0
 801478a:	60f8      	str	r0, [r7, #12]
 801478c:	60b9      	str	r1, [r7, #8]
 801478e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8014790:	68fb      	ldr	r3, [r7, #12]
 8014792:	4a35      	ldr	r2, [pc, #212]	@ (8014868 <TIM_CCxChannelCmd+0xe4>)
 8014794:	4293      	cmp	r3, r2
 8014796:	d030      	beq.n	80147fa <TIM_CCxChannelCmd+0x76>
 8014798:	68fb      	ldr	r3, [r7, #12]
 801479a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801479e:	d02c      	beq.n	80147fa <TIM_CCxChannelCmd+0x76>
 80147a0:	68fb      	ldr	r3, [r7, #12]
 80147a2:	4a32      	ldr	r2, [pc, #200]	@ (801486c <TIM_CCxChannelCmd+0xe8>)
 80147a4:	4293      	cmp	r3, r2
 80147a6:	d028      	beq.n	80147fa <TIM_CCxChannelCmd+0x76>
 80147a8:	68fb      	ldr	r3, [r7, #12]
 80147aa:	4a31      	ldr	r2, [pc, #196]	@ (8014870 <TIM_CCxChannelCmd+0xec>)
 80147ac:	4293      	cmp	r3, r2
 80147ae:	d024      	beq.n	80147fa <TIM_CCxChannelCmd+0x76>
 80147b0:	68fb      	ldr	r3, [r7, #12]
 80147b2:	4a30      	ldr	r2, [pc, #192]	@ (8014874 <TIM_CCxChannelCmd+0xf0>)
 80147b4:	4293      	cmp	r3, r2
 80147b6:	d020      	beq.n	80147fa <TIM_CCxChannelCmd+0x76>
 80147b8:	68fb      	ldr	r3, [r7, #12]
 80147ba:	4a2f      	ldr	r2, [pc, #188]	@ (8014878 <TIM_CCxChannelCmd+0xf4>)
 80147bc:	4293      	cmp	r3, r2
 80147be:	d01c      	beq.n	80147fa <TIM_CCxChannelCmd+0x76>
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	4a2e      	ldr	r2, [pc, #184]	@ (801487c <TIM_CCxChannelCmd+0xf8>)
 80147c4:	4293      	cmp	r3, r2
 80147c6:	d018      	beq.n	80147fa <TIM_CCxChannelCmd+0x76>
 80147c8:	68fb      	ldr	r3, [r7, #12]
 80147ca:	4a2d      	ldr	r2, [pc, #180]	@ (8014880 <TIM_CCxChannelCmd+0xfc>)
 80147cc:	4293      	cmp	r3, r2
 80147ce:	d014      	beq.n	80147fa <TIM_CCxChannelCmd+0x76>
 80147d0:	68fb      	ldr	r3, [r7, #12]
 80147d2:	4a2c      	ldr	r2, [pc, #176]	@ (8014884 <TIM_CCxChannelCmd+0x100>)
 80147d4:	4293      	cmp	r3, r2
 80147d6:	d010      	beq.n	80147fa <TIM_CCxChannelCmd+0x76>
 80147d8:	68fb      	ldr	r3, [r7, #12]
 80147da:	4a2b      	ldr	r2, [pc, #172]	@ (8014888 <TIM_CCxChannelCmd+0x104>)
 80147dc:	4293      	cmp	r3, r2
 80147de:	d00c      	beq.n	80147fa <TIM_CCxChannelCmd+0x76>
 80147e0:	68fb      	ldr	r3, [r7, #12]
 80147e2:	4a2a      	ldr	r2, [pc, #168]	@ (801488c <TIM_CCxChannelCmd+0x108>)
 80147e4:	4293      	cmp	r3, r2
 80147e6:	d008      	beq.n	80147fa <TIM_CCxChannelCmd+0x76>
 80147e8:	68fb      	ldr	r3, [r7, #12]
 80147ea:	4a29      	ldr	r2, [pc, #164]	@ (8014890 <TIM_CCxChannelCmd+0x10c>)
 80147ec:	4293      	cmp	r3, r2
 80147ee:	d004      	beq.n	80147fa <TIM_CCxChannelCmd+0x76>
 80147f0:	f44f 51f6 	mov.w	r1, #7872	@ 0x1ec0
 80147f4:	4827      	ldr	r0, [pc, #156]	@ (8014894 <TIM_CCxChannelCmd+0x110>)
 80147f6:	f7ee fd91 	bl	800331c <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 80147fa:	68bb      	ldr	r3, [r7, #8]
 80147fc:	2b00      	cmp	r3, #0
 80147fe:	d016      	beq.n	801482e <TIM_CCxChannelCmd+0xaa>
 8014800:	68bb      	ldr	r3, [r7, #8]
 8014802:	2b04      	cmp	r3, #4
 8014804:	d013      	beq.n	801482e <TIM_CCxChannelCmd+0xaa>
 8014806:	68bb      	ldr	r3, [r7, #8]
 8014808:	2b08      	cmp	r3, #8
 801480a:	d010      	beq.n	801482e <TIM_CCxChannelCmd+0xaa>
 801480c:	68bb      	ldr	r3, [r7, #8]
 801480e:	2b0c      	cmp	r3, #12
 8014810:	d00d      	beq.n	801482e <TIM_CCxChannelCmd+0xaa>
 8014812:	68bb      	ldr	r3, [r7, #8]
 8014814:	2b10      	cmp	r3, #16
 8014816:	d00a      	beq.n	801482e <TIM_CCxChannelCmd+0xaa>
 8014818:	68bb      	ldr	r3, [r7, #8]
 801481a:	2b14      	cmp	r3, #20
 801481c:	d007      	beq.n	801482e <TIM_CCxChannelCmd+0xaa>
 801481e:	68bb      	ldr	r3, [r7, #8]
 8014820:	2b3c      	cmp	r3, #60	@ 0x3c
 8014822:	d004      	beq.n	801482e <TIM_CCxChannelCmd+0xaa>
 8014824:	f641 61c1 	movw	r1, #7873	@ 0x1ec1
 8014828:	481a      	ldr	r0, [pc, #104]	@ (8014894 <TIM_CCxChannelCmd+0x110>)
 801482a:	f7ee fd77 	bl	800331c <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801482e:	68bb      	ldr	r3, [r7, #8]
 8014830:	f003 031f 	and.w	r3, r3, #31
 8014834:	2201      	movs	r2, #1
 8014836:	fa02 f303 	lsl.w	r3, r2, r3
 801483a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801483c:	68fb      	ldr	r3, [r7, #12]
 801483e:	6a1a      	ldr	r2, [r3, #32]
 8014840:	697b      	ldr	r3, [r7, #20]
 8014842:	43db      	mvns	r3, r3
 8014844:	401a      	ands	r2, r3
 8014846:	68fb      	ldr	r3, [r7, #12]
 8014848:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801484a:	68fb      	ldr	r3, [r7, #12]
 801484c:	6a1a      	ldr	r2, [r3, #32]
 801484e:	68bb      	ldr	r3, [r7, #8]
 8014850:	f003 031f 	and.w	r3, r3, #31
 8014854:	6879      	ldr	r1, [r7, #4]
 8014856:	fa01 f303 	lsl.w	r3, r1, r3
 801485a:	431a      	orrs	r2, r3
 801485c:	68fb      	ldr	r3, [r7, #12]
 801485e:	621a      	str	r2, [r3, #32]
}
 8014860:	bf00      	nop
 8014862:	3718      	adds	r7, #24
 8014864:	46bd      	mov	sp, r7
 8014866:	bd80      	pop	{r7, pc}
 8014868:	40010000 	.word	0x40010000
 801486c:	40000400 	.word	0x40000400
 8014870:	40000800 	.word	0x40000800
 8014874:	40000c00 	.word	0x40000c00
 8014878:	40010400 	.word	0x40010400
 801487c:	40001800 	.word	0x40001800
 8014880:	40001c00 	.word	0x40001c00
 8014884:	40002000 	.word	0x40002000
 8014888:	40014000 	.word	0x40014000
 801488c:	40014400 	.word	0x40014400
 8014890:	40014800 	.word	0x40014800
 8014894:	0801e98c 	.word	0x0801e98c

08014898 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8014898:	b580      	push	{r7, lr}
 801489a:	b084      	sub	sp, #16
 801489c:	af00      	add	r7, sp, #0
 801489e:	6078      	str	r0, [r7, #4]
 80148a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 80148a2:	687b      	ldr	r3, [r7, #4]
 80148a4:	681b      	ldr	r3, [r3, #0]
 80148a6:	4a37      	ldr	r2, [pc, #220]	@ (8014984 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80148a8:	4293      	cmp	r3, r2
 80148aa:	d031      	beq.n	8014910 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80148ac:	687b      	ldr	r3, [r7, #4]
 80148ae:	681b      	ldr	r3, [r3, #0]
 80148b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80148b4:	d02c      	beq.n	8014910 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	681b      	ldr	r3, [r3, #0]
 80148ba:	4a33      	ldr	r2, [pc, #204]	@ (8014988 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80148bc:	4293      	cmp	r3, r2
 80148be:	d027      	beq.n	8014910 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	681b      	ldr	r3, [r3, #0]
 80148c4:	4a31      	ldr	r2, [pc, #196]	@ (801498c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80148c6:	4293      	cmp	r3, r2
 80148c8:	d022      	beq.n	8014910 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80148ca:	687b      	ldr	r3, [r7, #4]
 80148cc:	681b      	ldr	r3, [r3, #0]
 80148ce:	4a30      	ldr	r2, [pc, #192]	@ (8014990 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80148d0:	4293      	cmp	r3, r2
 80148d2:	d01d      	beq.n	8014910 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	681b      	ldr	r3, [r3, #0]
 80148d8:	4a2e      	ldr	r2, [pc, #184]	@ (8014994 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80148da:	4293      	cmp	r3, r2
 80148dc:	d018      	beq.n	8014910 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80148de:	687b      	ldr	r3, [r7, #4]
 80148e0:	681b      	ldr	r3, [r3, #0]
 80148e2:	4a2d      	ldr	r2, [pc, #180]	@ (8014998 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80148e4:	4293      	cmp	r3, r2
 80148e6:	d013      	beq.n	8014910 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	681b      	ldr	r3, [r3, #0]
 80148ec:	4a2b      	ldr	r2, [pc, #172]	@ (801499c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80148ee:	4293      	cmp	r3, r2
 80148f0:	d00e      	beq.n	8014910 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80148f2:	687b      	ldr	r3, [r7, #4]
 80148f4:	681b      	ldr	r3, [r3, #0]
 80148f6:	4a2a      	ldr	r2, [pc, #168]	@ (80149a0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80148f8:	4293      	cmp	r3, r2
 80148fa:	d009      	beq.n	8014910 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80148fc:	687b      	ldr	r3, [r7, #4]
 80148fe:	681b      	ldr	r3, [r3, #0]
 8014900:	4a28      	ldr	r2, [pc, #160]	@ (80149a4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8014902:	4293      	cmp	r3, r2
 8014904:	d004      	beq.n	8014910 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8014906:	f240 71cb 	movw	r1, #1995	@ 0x7cb
 801490a:	4827      	ldr	r0, [pc, #156]	@ (80149a8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 801490c:	f7ee fd06 	bl	800331c <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8014910:	683b      	ldr	r3, [r7, #0]
 8014912:	681b      	ldr	r3, [r3, #0]
 8014914:	2b00      	cmp	r3, #0
 8014916:	d020      	beq.n	801495a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8014918:	683b      	ldr	r3, [r7, #0]
 801491a:	681b      	ldr	r3, [r3, #0]
 801491c:	2b10      	cmp	r3, #16
 801491e:	d01c      	beq.n	801495a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8014920:	683b      	ldr	r3, [r7, #0]
 8014922:	681b      	ldr	r3, [r3, #0]
 8014924:	2b20      	cmp	r3, #32
 8014926:	d018      	beq.n	801495a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8014928:	683b      	ldr	r3, [r7, #0]
 801492a:	681b      	ldr	r3, [r3, #0]
 801492c:	2b30      	cmp	r3, #48	@ 0x30
 801492e:	d014      	beq.n	801495a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8014930:	683b      	ldr	r3, [r7, #0]
 8014932:	681b      	ldr	r3, [r3, #0]
 8014934:	2b40      	cmp	r3, #64	@ 0x40
 8014936:	d010      	beq.n	801495a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8014938:	683b      	ldr	r3, [r7, #0]
 801493a:	681b      	ldr	r3, [r3, #0]
 801493c:	2b50      	cmp	r3, #80	@ 0x50
 801493e:	d00c      	beq.n	801495a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8014940:	683b      	ldr	r3, [r7, #0]
 8014942:	681b      	ldr	r3, [r3, #0]
 8014944:	2b60      	cmp	r3, #96	@ 0x60
 8014946:	d008      	beq.n	801495a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8014948:	683b      	ldr	r3, [r7, #0]
 801494a:	681b      	ldr	r3, [r3, #0]
 801494c:	2b70      	cmp	r3, #112	@ 0x70
 801494e:	d004      	beq.n	801495a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8014950:	f240 71cc 	movw	r1, #1996	@ 0x7cc
 8014954:	4814      	ldr	r0, [pc, #80]	@ (80149a8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8014956:	f7ee fce1 	bl	800331c <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 801495a:	683b      	ldr	r3, [r7, #0]
 801495c:	689b      	ldr	r3, [r3, #8]
 801495e:	2b80      	cmp	r3, #128	@ 0x80
 8014960:	d008      	beq.n	8014974 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8014962:	683b      	ldr	r3, [r7, #0]
 8014964:	689b      	ldr	r3, [r3, #8]
 8014966:	2b00      	cmp	r3, #0
 8014968:	d004      	beq.n	8014974 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801496a:	f240 71cd 	movw	r1, #1997	@ 0x7cd
 801496e:	480e      	ldr	r0, [pc, #56]	@ (80149a8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8014970:	f7ee fcd4 	bl	800331c <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8014974:	687b      	ldr	r3, [r7, #4]
 8014976:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801497a:	2b01      	cmp	r3, #1
 801497c:	d116      	bne.n	80149ac <HAL_TIMEx_MasterConfigSynchronization+0x114>
 801497e:	2302      	movs	r3, #2
 8014980:	e0db      	b.n	8014b3a <HAL_TIMEx_MasterConfigSynchronization+0x2a2>
 8014982:	bf00      	nop
 8014984:	40010000 	.word	0x40010000
 8014988:	40000400 	.word	0x40000400
 801498c:	40000800 	.word	0x40000800
 8014990:	40000c00 	.word	0x40000c00
 8014994:	40001000 	.word	0x40001000
 8014998:	40001400 	.word	0x40001400
 801499c:	40010400 	.word	0x40010400
 80149a0:	40001800 	.word	0x40001800
 80149a4:	40014000 	.word	0x40014000
 80149a8:	0801ea1c 	.word	0x0801ea1c
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	2201      	movs	r2, #1
 80149b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80149b4:	687b      	ldr	r3, [r7, #4]
 80149b6:	2202      	movs	r2, #2
 80149b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	681b      	ldr	r3, [r3, #0]
 80149c0:	685b      	ldr	r3, [r3, #4]
 80149c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80149c4:	687b      	ldr	r3, [r7, #4]
 80149c6:	681b      	ldr	r3, [r3, #0]
 80149c8:	689b      	ldr	r3, [r3, #8]
 80149ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	681b      	ldr	r3, [r3, #0]
 80149d0:	4a5c      	ldr	r2, [pc, #368]	@ (8014b44 <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 80149d2:	4293      	cmp	r3, r2
 80149d4:	d004      	beq.n	80149e0 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 80149d6:	687b      	ldr	r3, [r7, #4]
 80149d8:	681b      	ldr	r3, [r3, #0]
 80149da:	4a5b      	ldr	r2, [pc, #364]	@ (8014b48 <HAL_TIMEx_MasterConfigSynchronization+0x2b0>)
 80149dc:	4293      	cmp	r3, r2
 80149de:	d161      	bne.n	8014aa4 <HAL_TIMEx_MasterConfigSynchronization+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 80149e0:	683b      	ldr	r3, [r7, #0]
 80149e2:	685b      	ldr	r3, [r3, #4]
 80149e4:	2b00      	cmp	r3, #0
 80149e6:	d054      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 80149e8:	683b      	ldr	r3, [r7, #0]
 80149ea:	685b      	ldr	r3, [r3, #4]
 80149ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80149f0:	d04f      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 80149f2:	683b      	ldr	r3, [r7, #0]
 80149f4:	685b      	ldr	r3, [r3, #4]
 80149f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80149fa:	d04a      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 80149fc:	683b      	ldr	r3, [r7, #0]
 80149fe:	685b      	ldr	r3, [r3, #4]
 8014a00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8014a04:	d045      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a06:	683b      	ldr	r3, [r7, #0]
 8014a08:	685b      	ldr	r3, [r3, #4]
 8014a0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8014a0e:	d040      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a10:	683b      	ldr	r3, [r7, #0]
 8014a12:	685b      	ldr	r3, [r3, #4]
 8014a14:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8014a18:	d03b      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a1a:	683b      	ldr	r3, [r7, #0]
 8014a1c:	685b      	ldr	r3, [r3, #4]
 8014a1e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8014a22:	d036      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a24:	683b      	ldr	r3, [r7, #0]
 8014a26:	685b      	ldr	r3, [r3, #4]
 8014a28:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8014a2c:	d031      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a2e:	683b      	ldr	r3, [r7, #0]
 8014a30:	685b      	ldr	r3, [r3, #4]
 8014a32:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 8014a36:	d02c      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a38:	683b      	ldr	r3, [r7, #0]
 8014a3a:	685b      	ldr	r3, [r3, #4]
 8014a3c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8014a40:	d027      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a42:	683b      	ldr	r3, [r7, #0]
 8014a44:	685b      	ldr	r3, [r3, #4]
 8014a46:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 8014a4a:	d022      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a4c:	683b      	ldr	r3, [r7, #0]
 8014a4e:	685b      	ldr	r3, [r3, #4]
 8014a50:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8014a54:	d01d      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a56:	683b      	ldr	r3, [r7, #0]
 8014a58:	685b      	ldr	r3, [r3, #4]
 8014a5a:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 8014a5e:	d018      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a60:	683b      	ldr	r3, [r7, #0]
 8014a62:	685b      	ldr	r3, [r3, #4]
 8014a64:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8014a68:	d013      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a6a:	683b      	ldr	r3, [r7, #0]
 8014a6c:	685b      	ldr	r3, [r3, #4]
 8014a6e:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 8014a72:	d00e      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a74:	683b      	ldr	r3, [r7, #0]
 8014a76:	685b      	ldr	r3, [r3, #4]
 8014a78:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 8014a7c:	d009      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a7e:	683b      	ldr	r3, [r7, #0]
 8014a80:	685b      	ldr	r3, [r3, #4]
 8014a82:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 8014a86:	d004      	beq.n	8014a92 <HAL_TIMEx_MasterConfigSynchronization+0x1fa>
 8014a88:	f240 71df 	movw	r1, #2015	@ 0x7df
 8014a8c:	482f      	ldr	r0, [pc, #188]	@ (8014b4c <HAL_TIMEx_MasterConfigSynchronization+0x2b4>)
 8014a8e:	f7ee fc45 	bl	800331c <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8014a92:	68fb      	ldr	r3, [r7, #12]
 8014a94:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8014a98:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8014a9a:	683b      	ldr	r3, [r7, #0]
 8014a9c:	685b      	ldr	r3, [r3, #4]
 8014a9e:	68fa      	ldr	r2, [r7, #12]
 8014aa0:	4313      	orrs	r3, r2
 8014aa2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8014aa4:	68fb      	ldr	r3, [r7, #12]
 8014aa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8014aaa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8014aac:	683b      	ldr	r3, [r7, #0]
 8014aae:	681b      	ldr	r3, [r3, #0]
 8014ab0:	68fa      	ldr	r2, [r7, #12]
 8014ab2:	4313      	orrs	r3, r2
 8014ab4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8014ab6:	687b      	ldr	r3, [r7, #4]
 8014ab8:	681b      	ldr	r3, [r3, #0]
 8014aba:	68fa      	ldr	r2, [r7, #12]
 8014abc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	681b      	ldr	r3, [r3, #0]
 8014ac2:	4a20      	ldr	r2, [pc, #128]	@ (8014b44 <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 8014ac4:	4293      	cmp	r3, r2
 8014ac6:	d022      	beq.n	8014b0e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	681b      	ldr	r3, [r3, #0]
 8014acc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014ad0:	d01d      	beq.n	8014b0e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 8014ad2:	687b      	ldr	r3, [r7, #4]
 8014ad4:	681b      	ldr	r3, [r3, #0]
 8014ad6:	4a1e      	ldr	r2, [pc, #120]	@ (8014b50 <HAL_TIMEx_MasterConfigSynchronization+0x2b8>)
 8014ad8:	4293      	cmp	r3, r2
 8014ada:	d018      	beq.n	8014b0e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	681b      	ldr	r3, [r3, #0]
 8014ae0:	4a1c      	ldr	r2, [pc, #112]	@ (8014b54 <HAL_TIMEx_MasterConfigSynchronization+0x2bc>)
 8014ae2:	4293      	cmp	r3, r2
 8014ae4:	d013      	beq.n	8014b0e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	681b      	ldr	r3, [r3, #0]
 8014aea:	4a1b      	ldr	r2, [pc, #108]	@ (8014b58 <HAL_TIMEx_MasterConfigSynchronization+0x2c0>)
 8014aec:	4293      	cmp	r3, r2
 8014aee:	d00e      	beq.n	8014b0e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	681b      	ldr	r3, [r3, #0]
 8014af4:	4a14      	ldr	r2, [pc, #80]	@ (8014b48 <HAL_TIMEx_MasterConfigSynchronization+0x2b0>)
 8014af6:	4293      	cmp	r3, r2
 8014af8:	d009      	beq.n	8014b0e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	681b      	ldr	r3, [r3, #0]
 8014afe:	4a17      	ldr	r2, [pc, #92]	@ (8014b5c <HAL_TIMEx_MasterConfigSynchronization+0x2c4>)
 8014b00:	4293      	cmp	r3, r2
 8014b02:	d004      	beq.n	8014b0e <HAL_TIMEx_MasterConfigSynchronization+0x276>
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	681b      	ldr	r3, [r3, #0]
 8014b08:	4a15      	ldr	r2, [pc, #84]	@ (8014b60 <HAL_TIMEx_MasterConfigSynchronization+0x2c8>)
 8014b0a:	4293      	cmp	r3, r2
 8014b0c:	d10c      	bne.n	8014b28 <HAL_TIMEx_MasterConfigSynchronization+0x290>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8014b0e:	68bb      	ldr	r3, [r7, #8]
 8014b10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8014b14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8014b16:	683b      	ldr	r3, [r7, #0]
 8014b18:	689b      	ldr	r3, [r3, #8]
 8014b1a:	68ba      	ldr	r2, [r7, #8]
 8014b1c:	4313      	orrs	r3, r2
 8014b1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	681b      	ldr	r3, [r3, #0]
 8014b24:	68ba      	ldr	r2, [r7, #8]
 8014b26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	2201      	movs	r2, #1
 8014b2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	2200      	movs	r2, #0
 8014b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8014b38:	2300      	movs	r3, #0
}
 8014b3a:	4618      	mov	r0, r3
 8014b3c:	3710      	adds	r7, #16
 8014b3e:	46bd      	mov	sp, r7
 8014b40:	bd80      	pop	{r7, pc}
 8014b42:	bf00      	nop
 8014b44:	40010000 	.word	0x40010000
 8014b48:	40010400 	.word	0x40010400
 8014b4c:	0801ea1c 	.word	0x0801ea1c
 8014b50:	40000400 	.word	0x40000400
 8014b54:	40000800 	.word	0x40000800
 8014b58:	40000c00 	.word	0x40000c00
 8014b5c:	40001800 	.word	0x40001800
 8014b60:	40014000 	.word	0x40014000

08014b64 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8014b64:	b480      	push	{r7}
 8014b66:	b083      	sub	sp, #12
 8014b68:	af00      	add	r7, sp, #0
 8014b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8014b6c:	bf00      	nop
 8014b6e:	370c      	adds	r7, #12
 8014b70:	46bd      	mov	sp, r7
 8014b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b76:	4770      	bx	lr

08014b78 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8014b78:	b480      	push	{r7}
 8014b7a:	b083      	sub	sp, #12
 8014b7c:	af00      	add	r7, sp, #0
 8014b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8014b80:	bf00      	nop
 8014b82:	370c      	adds	r7, #12
 8014b84:	46bd      	mov	sp, r7
 8014b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b8a:	4770      	bx	lr

08014b8c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8014b8c:	b480      	push	{r7}
 8014b8e:	b083      	sub	sp, #12
 8014b90:	af00      	add	r7, sp, #0
 8014b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8014b94:	bf00      	nop
 8014b96:	370c      	adds	r7, #12
 8014b98:	46bd      	mov	sp, r7
 8014b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b9e:	4770      	bx	lr

08014ba0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8014ba0:	b580      	push	{r7, lr}
 8014ba2:	b082      	sub	sp, #8
 8014ba4:	af00      	add	r7, sp, #0
 8014ba6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	2b00      	cmp	r3, #0
 8014bac:	d101      	bne.n	8014bb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8014bae:	2301      	movs	r3, #1
 8014bb0:	e0ab      	b.n	8014d0a <HAL_UART_Init+0x16a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	699b      	ldr	r3, [r3, #24]
 8014bb6:	2b00      	cmp	r3, #0
 8014bb8:	d032      	beq.n	8014c20 <HAL_UART_Init+0x80>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	681b      	ldr	r3, [r3, #0]
 8014bbe:	4a55      	ldr	r2, [pc, #340]	@ (8014d14 <HAL_UART_Init+0x174>)
 8014bc0:	4293      	cmp	r3, r2
 8014bc2:	d05f      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	681b      	ldr	r3, [r3, #0]
 8014bc8:	4a53      	ldr	r2, [pc, #332]	@ (8014d18 <HAL_UART_Init+0x178>)
 8014bca:	4293      	cmp	r3, r2
 8014bcc:	d05a      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	681b      	ldr	r3, [r3, #0]
 8014bd2:	4a52      	ldr	r2, [pc, #328]	@ (8014d1c <HAL_UART_Init+0x17c>)
 8014bd4:	4293      	cmp	r3, r2
 8014bd6:	d055      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	681b      	ldr	r3, [r3, #0]
 8014bdc:	4a50      	ldr	r2, [pc, #320]	@ (8014d20 <HAL_UART_Init+0x180>)
 8014bde:	4293      	cmp	r3, r2
 8014be0:	d050      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	681b      	ldr	r3, [r3, #0]
 8014be6:	4a4f      	ldr	r2, [pc, #316]	@ (8014d24 <HAL_UART_Init+0x184>)
 8014be8:	4293      	cmp	r3, r2
 8014bea:	d04b      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	681b      	ldr	r3, [r3, #0]
 8014bf0:	4a4d      	ldr	r2, [pc, #308]	@ (8014d28 <HAL_UART_Init+0x188>)
 8014bf2:	4293      	cmp	r3, r2
 8014bf4:	d046      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	681b      	ldr	r3, [r3, #0]
 8014bfa:	4a4c      	ldr	r2, [pc, #304]	@ (8014d2c <HAL_UART_Init+0x18c>)
 8014bfc:	4293      	cmp	r3, r2
 8014bfe:	d041      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014c00:	687b      	ldr	r3, [r7, #4]
 8014c02:	681b      	ldr	r3, [r3, #0]
 8014c04:	4a4a      	ldr	r2, [pc, #296]	@ (8014d30 <HAL_UART_Init+0x190>)
 8014c06:	4293      	cmp	r3, r2
 8014c08:	d03c      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014c0a:	687b      	ldr	r3, [r7, #4]
 8014c0c:	681b      	ldr	r3, [r3, #0]
 8014c0e:	4a49      	ldr	r2, [pc, #292]	@ (8014d34 <HAL_UART_Init+0x194>)
 8014c10:	4293      	cmp	r3, r2
 8014c12:	d037      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014c14:	f44f 719f 	mov.w	r1, #318	@ 0x13e
 8014c18:	4847      	ldr	r0, [pc, #284]	@ (8014d38 <HAL_UART_Init+0x198>)
 8014c1a:	f7ee fb7f 	bl	800331c <assert_failed>
 8014c1e:	e031      	b.n	8014c84 <HAL_UART_Init+0xe4>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8014c20:	687b      	ldr	r3, [r7, #4]
 8014c22:	681b      	ldr	r3, [r3, #0]
 8014c24:	4a3b      	ldr	r2, [pc, #236]	@ (8014d14 <HAL_UART_Init+0x174>)
 8014c26:	4293      	cmp	r3, r2
 8014c28:	d02c      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014c2a:	687b      	ldr	r3, [r7, #4]
 8014c2c:	681b      	ldr	r3, [r3, #0]
 8014c2e:	4a3a      	ldr	r2, [pc, #232]	@ (8014d18 <HAL_UART_Init+0x178>)
 8014c30:	4293      	cmp	r3, r2
 8014c32:	d027      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	681b      	ldr	r3, [r3, #0]
 8014c38:	4a38      	ldr	r2, [pc, #224]	@ (8014d1c <HAL_UART_Init+0x17c>)
 8014c3a:	4293      	cmp	r3, r2
 8014c3c:	d022      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	681b      	ldr	r3, [r3, #0]
 8014c42:	4a37      	ldr	r2, [pc, #220]	@ (8014d20 <HAL_UART_Init+0x180>)
 8014c44:	4293      	cmp	r3, r2
 8014c46:	d01d      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	681b      	ldr	r3, [r3, #0]
 8014c4c:	4a35      	ldr	r2, [pc, #212]	@ (8014d24 <HAL_UART_Init+0x184>)
 8014c4e:	4293      	cmp	r3, r2
 8014c50:	d018      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014c52:	687b      	ldr	r3, [r7, #4]
 8014c54:	681b      	ldr	r3, [r3, #0]
 8014c56:	4a34      	ldr	r2, [pc, #208]	@ (8014d28 <HAL_UART_Init+0x188>)
 8014c58:	4293      	cmp	r3, r2
 8014c5a:	d013      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	681b      	ldr	r3, [r3, #0]
 8014c60:	4a32      	ldr	r2, [pc, #200]	@ (8014d2c <HAL_UART_Init+0x18c>)
 8014c62:	4293      	cmp	r3, r2
 8014c64:	d00e      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	681b      	ldr	r3, [r3, #0]
 8014c6a:	4a31      	ldr	r2, [pc, #196]	@ (8014d30 <HAL_UART_Init+0x190>)
 8014c6c:	4293      	cmp	r3, r2
 8014c6e:	d009      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014c70:	687b      	ldr	r3, [r7, #4]
 8014c72:	681b      	ldr	r3, [r3, #0]
 8014c74:	4a2f      	ldr	r2, [pc, #188]	@ (8014d34 <HAL_UART_Init+0x194>)
 8014c76:	4293      	cmp	r3, r2
 8014c78:	d004      	beq.n	8014c84 <HAL_UART_Init+0xe4>
 8014c7a:	f240 1143 	movw	r1, #323	@ 0x143
 8014c7e:	482e      	ldr	r0, [pc, #184]	@ (8014d38 <HAL_UART_Init+0x198>)
 8014c80:	f7ee fb4c 	bl	800331c <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014c8a:	2b00      	cmp	r3, #0
 8014c8c:	d106      	bne.n	8014c9c <HAL_UART_Init+0xfc>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8014c8e:	687b      	ldr	r3, [r7, #4]
 8014c90:	2200      	movs	r2, #0
 8014c92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8014c96:	6878      	ldr	r0, [r7, #4]
 8014c98:	f7ef fd12 	bl	80046c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	2224      	movs	r2, #36	@ 0x24
 8014ca0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	681b      	ldr	r3, [r3, #0]
 8014ca8:	681a      	ldr	r2, [r3, #0]
 8014caa:	687b      	ldr	r3, [r7, #4]
 8014cac:	681b      	ldr	r3, [r3, #0]
 8014cae:	f022 0201 	bic.w	r2, r2, #1
 8014cb2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d002      	beq.n	8014cc2 <HAL_UART_Init+0x122>
  {
    UART_AdvFeatureConfig(huart);
 8014cbc:	6878      	ldr	r0, [r7, #4]
 8014cbe:	f001 fb4d 	bl	801635c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8014cc2:	6878      	ldr	r0, [r7, #4]
 8014cc4:	f000 fd06 	bl	80156d4 <UART_SetConfig>
 8014cc8:	4603      	mov	r3, r0
 8014cca:	2b01      	cmp	r3, #1
 8014ccc:	d101      	bne.n	8014cd2 <HAL_UART_Init+0x132>
  {
    return HAL_ERROR;
 8014cce:	2301      	movs	r3, #1
 8014cd0:	e01b      	b.n	8014d0a <HAL_UART_Init+0x16a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8014cd2:	687b      	ldr	r3, [r7, #4]
 8014cd4:	681b      	ldr	r3, [r3, #0]
 8014cd6:	685a      	ldr	r2, [r3, #4]
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	681b      	ldr	r3, [r3, #0]
 8014cdc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8014ce0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8014ce2:	687b      	ldr	r3, [r7, #4]
 8014ce4:	681b      	ldr	r3, [r3, #0]
 8014ce6:	689a      	ldr	r2, [r3, #8]
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	681b      	ldr	r3, [r3, #0]
 8014cec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8014cf0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	681b      	ldr	r3, [r3, #0]
 8014cf6:	681a      	ldr	r2, [r3, #0]
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	681b      	ldr	r3, [r3, #0]
 8014cfc:	f042 0201 	orr.w	r2, r2, #1
 8014d00:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8014d02:	6878      	ldr	r0, [r7, #4]
 8014d04:	f001 fc9e 	bl	8016644 <UART_CheckIdleState>
 8014d08:	4603      	mov	r3, r0
}
 8014d0a:	4618      	mov	r0, r3
 8014d0c:	3708      	adds	r7, #8
 8014d0e:	46bd      	mov	sp, r7
 8014d10:	bd80      	pop	{r7, pc}
 8014d12:	bf00      	nop
 8014d14:	40011000 	.word	0x40011000
 8014d18:	40004400 	.word	0x40004400
 8014d1c:	40004800 	.word	0x40004800
 8014d20:	40004c00 	.word	0x40004c00
 8014d24:	40005000 	.word	0x40005000
 8014d28:	40011400 	.word	0x40011400
 8014d2c:	40007800 	.word	0x40007800
 8014d30:	40007c00 	.word	0x40007c00
 8014d34:	58000c00 	.word	0x58000c00
 8014d38:	0801eab0 	.word	0x0801eab0

08014d3c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8014d3c:	b480      	push	{r7}
 8014d3e:	b091      	sub	sp, #68	@ 0x44
 8014d40:	af00      	add	r7, sp, #0
 8014d42:	60f8      	str	r0, [r7, #12]
 8014d44:	60b9      	str	r1, [r7, #8]
 8014d46:	4613      	mov	r3, r2
 8014d48:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8014d4a:	68fb      	ldr	r3, [r7, #12]
 8014d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014d50:	2b20      	cmp	r3, #32
 8014d52:	d178      	bne.n	8014e46 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8014d54:	68bb      	ldr	r3, [r7, #8]
 8014d56:	2b00      	cmp	r3, #0
 8014d58:	d002      	beq.n	8014d60 <HAL_UART_Transmit_IT+0x24>
 8014d5a:	88fb      	ldrh	r3, [r7, #6]
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	d101      	bne.n	8014d64 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8014d60:	2301      	movs	r3, #1
 8014d62:	e071      	b.n	8014e48 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8014d64:	68fb      	ldr	r3, [r7, #12]
 8014d66:	68ba      	ldr	r2, [r7, #8]
 8014d68:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8014d6a:	68fb      	ldr	r3, [r7, #12]
 8014d6c:	88fa      	ldrh	r2, [r7, #6]
 8014d6e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8014d72:	68fb      	ldr	r3, [r7, #12]
 8014d74:	88fa      	ldrh	r2, [r7, #6]
 8014d76:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8014d7a:	68fb      	ldr	r3, [r7, #12]
 8014d7c:	2200      	movs	r2, #0
 8014d7e:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014d80:	68fb      	ldr	r3, [r7, #12]
 8014d82:	2200      	movs	r2, #0
 8014d84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8014d88:	68fb      	ldr	r3, [r7, #12]
 8014d8a:	2221      	movs	r2, #33	@ 0x21
 8014d8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8014d90:	68fb      	ldr	r3, [r7, #12]
 8014d92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014d94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8014d98:	d12a      	bne.n	8014df0 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014d9a:	68fb      	ldr	r3, [r7, #12]
 8014d9c:	689b      	ldr	r3, [r3, #8]
 8014d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014da2:	d107      	bne.n	8014db4 <HAL_UART_Transmit_IT+0x78>
 8014da4:	68fb      	ldr	r3, [r7, #12]
 8014da6:	691b      	ldr	r3, [r3, #16]
 8014da8:	2b00      	cmp	r3, #0
 8014daa:	d103      	bne.n	8014db4 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8014dac:	68fb      	ldr	r3, [r7, #12]
 8014dae:	4a29      	ldr	r2, [pc, #164]	@ (8014e54 <HAL_UART_Transmit_IT+0x118>)
 8014db0:	679a      	str	r2, [r3, #120]	@ 0x78
 8014db2:	e002      	b.n	8014dba <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8014db4:	68fb      	ldr	r3, [r7, #12]
 8014db6:	4a28      	ldr	r2, [pc, #160]	@ (8014e58 <HAL_UART_Transmit_IT+0x11c>)
 8014db8:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	681b      	ldr	r3, [r3, #0]
 8014dbe:	3308      	adds	r3, #8
 8014dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dc4:	e853 3f00 	ldrex	r3, [r3]
 8014dc8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dcc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8014dd0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014dd2:	68fb      	ldr	r3, [r7, #12]
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	3308      	adds	r3, #8
 8014dd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014dda:	637a      	str	r2, [r7, #52]	@ 0x34
 8014ddc:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014dde:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014de0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014de2:	e841 2300 	strex	r3, r2, [r1]
 8014de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8014de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	d1e5      	bne.n	8014dba <HAL_UART_Transmit_IT+0x7e>
 8014dee:	e028      	b.n	8014e42 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014df0:	68fb      	ldr	r3, [r7, #12]
 8014df2:	689b      	ldr	r3, [r3, #8]
 8014df4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014df8:	d107      	bne.n	8014e0a <HAL_UART_Transmit_IT+0xce>
 8014dfa:	68fb      	ldr	r3, [r7, #12]
 8014dfc:	691b      	ldr	r3, [r3, #16]
 8014dfe:	2b00      	cmp	r3, #0
 8014e00:	d103      	bne.n	8014e0a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8014e02:	68fb      	ldr	r3, [r7, #12]
 8014e04:	4a15      	ldr	r2, [pc, #84]	@ (8014e5c <HAL_UART_Transmit_IT+0x120>)
 8014e06:	679a      	str	r2, [r3, #120]	@ 0x78
 8014e08:	e002      	b.n	8014e10 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8014e0a:	68fb      	ldr	r3, [r7, #12]
 8014e0c:	4a14      	ldr	r2, [pc, #80]	@ (8014e60 <HAL_UART_Transmit_IT+0x124>)
 8014e0e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8014e10:	68fb      	ldr	r3, [r7, #12]
 8014e12:	681b      	ldr	r3, [r3, #0]
 8014e14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e16:	697b      	ldr	r3, [r7, #20]
 8014e18:	e853 3f00 	ldrex	r3, [r3]
 8014e1c:	613b      	str	r3, [r7, #16]
   return(result);
 8014e1e:	693b      	ldr	r3, [r7, #16]
 8014e20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014e26:	68fb      	ldr	r3, [r7, #12]
 8014e28:	681b      	ldr	r3, [r3, #0]
 8014e2a:	461a      	mov	r2, r3
 8014e2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014e2e:	623b      	str	r3, [r7, #32]
 8014e30:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e32:	69f9      	ldr	r1, [r7, #28]
 8014e34:	6a3a      	ldr	r2, [r7, #32]
 8014e36:	e841 2300 	strex	r3, r2, [r1]
 8014e3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8014e3c:	69bb      	ldr	r3, [r7, #24]
 8014e3e:	2b00      	cmp	r3, #0
 8014e40:	d1e6      	bne.n	8014e10 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8014e42:	2300      	movs	r3, #0
 8014e44:	e000      	b.n	8014e48 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8014e46:	2302      	movs	r3, #2
  }
}
 8014e48:	4618      	mov	r0, r3
 8014e4a:	3744      	adds	r7, #68	@ 0x44
 8014e4c:	46bd      	mov	sp, r7
 8014e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e52:	4770      	bx	lr
 8014e54:	08016e03 	.word	0x08016e03
 8014e58:	08016d23 	.word	0x08016d23
 8014e5c:	08016c61 	.word	0x08016c61
 8014e60:	08016ba9 	.word	0x08016ba9

08014e64 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014e64:	b580      	push	{r7, lr}
 8014e66:	b08a      	sub	sp, #40	@ 0x28
 8014e68:	af00      	add	r7, sp, #0
 8014e6a:	60f8      	str	r0, [r7, #12]
 8014e6c:	60b9      	str	r1, [r7, #8]
 8014e6e:	4613      	mov	r3, r2
 8014e70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8014e72:	68fb      	ldr	r3, [r7, #12]
 8014e74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014e78:	2b20      	cmp	r3, #32
 8014e7a:	d137      	bne.n	8014eec <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8014e7c:	68bb      	ldr	r3, [r7, #8]
 8014e7e:	2b00      	cmp	r3, #0
 8014e80:	d002      	beq.n	8014e88 <HAL_UART_Receive_IT+0x24>
 8014e82:	88fb      	ldrh	r3, [r7, #6]
 8014e84:	2b00      	cmp	r3, #0
 8014e86:	d101      	bne.n	8014e8c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8014e88:	2301      	movs	r3, #1
 8014e8a:	e030      	b.n	8014eee <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014e8c:	68fb      	ldr	r3, [r7, #12]
 8014e8e:	2200      	movs	r2, #0
 8014e90:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8014e92:	68fb      	ldr	r3, [r7, #12]
 8014e94:	681b      	ldr	r3, [r3, #0]
 8014e96:	4a18      	ldr	r2, [pc, #96]	@ (8014ef8 <HAL_UART_Receive_IT+0x94>)
 8014e98:	4293      	cmp	r3, r2
 8014e9a:	d01f      	beq.n	8014edc <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8014e9c:	68fb      	ldr	r3, [r7, #12]
 8014e9e:	681b      	ldr	r3, [r3, #0]
 8014ea0:	685b      	ldr	r3, [r3, #4]
 8014ea2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8014ea6:	2b00      	cmp	r3, #0
 8014ea8:	d018      	beq.n	8014edc <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8014eaa:	68fb      	ldr	r3, [r7, #12]
 8014eac:	681b      	ldr	r3, [r3, #0]
 8014eae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014eb0:	697b      	ldr	r3, [r7, #20]
 8014eb2:	e853 3f00 	ldrex	r3, [r3]
 8014eb6:	613b      	str	r3, [r7, #16]
   return(result);
 8014eb8:	693b      	ldr	r3, [r7, #16]
 8014eba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8014ebe:	627b      	str	r3, [r7, #36]	@ 0x24
 8014ec0:	68fb      	ldr	r3, [r7, #12]
 8014ec2:	681b      	ldr	r3, [r3, #0]
 8014ec4:	461a      	mov	r2, r3
 8014ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ec8:	623b      	str	r3, [r7, #32]
 8014eca:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014ecc:	69f9      	ldr	r1, [r7, #28]
 8014ece:	6a3a      	ldr	r2, [r7, #32]
 8014ed0:	e841 2300 	strex	r3, r2, [r1]
 8014ed4:	61bb      	str	r3, [r7, #24]
   return(result);
 8014ed6:	69bb      	ldr	r3, [r7, #24]
 8014ed8:	2b00      	cmp	r3, #0
 8014eda:	d1e6      	bne.n	8014eaa <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8014edc:	88fb      	ldrh	r3, [r7, #6]
 8014ede:	461a      	mov	r2, r3
 8014ee0:	68b9      	ldr	r1, [r7, #8]
 8014ee2:	68f8      	ldr	r0, [r7, #12]
 8014ee4:	f001 fcc6 	bl	8016874 <UART_Start_Receive_IT>
 8014ee8:	4603      	mov	r3, r0
 8014eea:	e000      	b.n	8014eee <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8014eec:	2302      	movs	r3, #2
  }
}
 8014eee:	4618      	mov	r0, r3
 8014ef0:	3728      	adds	r7, #40	@ 0x28
 8014ef2:	46bd      	mov	sp, r7
 8014ef4:	bd80      	pop	{r7, pc}
 8014ef6:	bf00      	nop
 8014ef8:	58000c00 	.word	0x58000c00

08014efc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8014efc:	b580      	push	{r7, lr}
 8014efe:	b0ba      	sub	sp, #232	@ 0xe8
 8014f00:	af00      	add	r7, sp, #0
 8014f02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	681b      	ldr	r3, [r3, #0]
 8014f08:	69db      	ldr	r3, [r3, #28]
 8014f0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	681b      	ldr	r3, [r3, #0]
 8014f12:	681b      	ldr	r3, [r3, #0]
 8014f14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8014f18:	687b      	ldr	r3, [r7, #4]
 8014f1a:	681b      	ldr	r3, [r3, #0]
 8014f1c:	689b      	ldr	r3, [r3, #8]
 8014f1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8014f22:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8014f26:	f640 030f 	movw	r3, #2063	@ 0x80f
 8014f2a:	4013      	ands	r3, r2
 8014f2c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8014f30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8014f34:	2b00      	cmp	r3, #0
 8014f36:	d11b      	bne.n	8014f70 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8014f38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014f3c:	f003 0320 	and.w	r3, r3, #32
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	d015      	beq.n	8014f70 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8014f44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014f48:	f003 0320 	and.w	r3, r3, #32
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d105      	bne.n	8014f5c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8014f50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8014f54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8014f58:	2b00      	cmp	r3, #0
 8014f5a:	d009      	beq.n	8014f70 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	f000 8393 	beq.w	801568c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8014f66:	687b      	ldr	r3, [r7, #4]
 8014f68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014f6a:	6878      	ldr	r0, [r7, #4]
 8014f6c:	4798      	blx	r3
      }
      return;
 8014f6e:	e38d      	b.n	801568c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8014f70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	f000 8123 	beq.w	80151c0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8014f7a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8014f7e:	4b8d      	ldr	r3, [pc, #564]	@ (80151b4 <HAL_UART_IRQHandler+0x2b8>)
 8014f80:	4013      	ands	r3, r2
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	d106      	bne.n	8014f94 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8014f86:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8014f8a:	4b8b      	ldr	r3, [pc, #556]	@ (80151b8 <HAL_UART_IRQHandler+0x2bc>)
 8014f8c:	4013      	ands	r3, r2
 8014f8e:	2b00      	cmp	r3, #0
 8014f90:	f000 8116 	beq.w	80151c0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8014f94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014f98:	f003 0301 	and.w	r3, r3, #1
 8014f9c:	2b00      	cmp	r3, #0
 8014f9e:	d011      	beq.n	8014fc4 <HAL_UART_IRQHandler+0xc8>
 8014fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014fa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014fa8:	2b00      	cmp	r3, #0
 8014faa:	d00b      	beq.n	8014fc4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8014fac:	687b      	ldr	r3, [r7, #4]
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	2201      	movs	r2, #1
 8014fb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014fba:	f043 0201 	orr.w	r2, r3, #1
 8014fbe:	687b      	ldr	r3, [r7, #4]
 8014fc0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014fc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014fc8:	f003 0302 	and.w	r3, r3, #2
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d011      	beq.n	8014ff4 <HAL_UART_IRQHandler+0xf8>
 8014fd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8014fd4:	f003 0301 	and.w	r3, r3, #1
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	d00b      	beq.n	8014ff4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	681b      	ldr	r3, [r3, #0]
 8014fe0:	2202      	movs	r2, #2
 8014fe2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8014fe4:	687b      	ldr	r3, [r7, #4]
 8014fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014fea:	f043 0204 	orr.w	r2, r3, #4
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014ff8:	f003 0304 	and.w	r3, r3, #4
 8014ffc:	2b00      	cmp	r3, #0
 8014ffe:	d011      	beq.n	8015024 <HAL_UART_IRQHandler+0x128>
 8015000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8015004:	f003 0301 	and.w	r3, r3, #1
 8015008:	2b00      	cmp	r3, #0
 801500a:	d00b      	beq.n	8015024 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	681b      	ldr	r3, [r3, #0]
 8015010:	2204      	movs	r2, #4
 8015012:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015014:	687b      	ldr	r3, [r7, #4]
 8015016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801501a:	f043 0202 	orr.w	r2, r3, #2
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8015024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8015028:	f003 0308 	and.w	r3, r3, #8
 801502c:	2b00      	cmp	r3, #0
 801502e:	d017      	beq.n	8015060 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8015030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8015034:	f003 0320 	and.w	r3, r3, #32
 8015038:	2b00      	cmp	r3, #0
 801503a:	d105      	bne.n	8015048 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 801503c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8015040:	4b5c      	ldr	r3, [pc, #368]	@ (80151b4 <HAL_UART_IRQHandler+0x2b8>)
 8015042:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8015044:	2b00      	cmp	r3, #0
 8015046:	d00b      	beq.n	8015060 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	681b      	ldr	r3, [r3, #0]
 801504c:	2208      	movs	r2, #8
 801504e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015056:	f043 0208 	orr.w	r2, r3, #8
 801505a:	687b      	ldr	r3, [r7, #4]
 801505c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8015060:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8015064:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8015068:	2b00      	cmp	r3, #0
 801506a:	d012      	beq.n	8015092 <HAL_UART_IRQHandler+0x196>
 801506c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8015070:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8015074:	2b00      	cmp	r3, #0
 8015076:	d00c      	beq.n	8015092 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	681b      	ldr	r3, [r3, #0]
 801507c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8015080:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8015082:	687b      	ldr	r3, [r7, #4]
 8015084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015088:	f043 0220 	orr.w	r2, r3, #32
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015092:	687b      	ldr	r3, [r7, #4]
 8015094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015098:	2b00      	cmp	r3, #0
 801509a:	f000 82f9 	beq.w	8015690 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801509e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80150a2:	f003 0320 	and.w	r3, r3, #32
 80150a6:	2b00      	cmp	r3, #0
 80150a8:	d013      	beq.n	80150d2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80150aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80150ae:	f003 0320 	and.w	r3, r3, #32
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d105      	bne.n	80150c2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80150b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80150ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80150be:	2b00      	cmp	r3, #0
 80150c0:	d007      	beq.n	80150d2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80150c2:	687b      	ldr	r3, [r7, #4]
 80150c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80150c6:	2b00      	cmp	r3, #0
 80150c8:	d003      	beq.n	80150d2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80150ce:	6878      	ldr	r0, [r7, #4]
 80150d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80150d8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	681b      	ldr	r3, [r3, #0]
 80150e0:	689b      	ldr	r3, [r3, #8]
 80150e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80150e6:	2b40      	cmp	r3, #64	@ 0x40
 80150e8:	d005      	beq.n	80150f6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80150ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80150ee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d054      	beq.n	80151a0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80150f6:	6878      	ldr	r0, [r7, #4]
 80150f8:	f001 fcde 	bl	8016ab8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80150fc:	687b      	ldr	r3, [r7, #4]
 80150fe:	681b      	ldr	r3, [r3, #0]
 8015100:	689b      	ldr	r3, [r3, #8]
 8015102:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015106:	2b40      	cmp	r3, #64	@ 0x40
 8015108:	d146      	bne.n	8015198 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	681b      	ldr	r3, [r3, #0]
 801510e:	3308      	adds	r3, #8
 8015110:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015114:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8015118:	e853 3f00 	ldrex	r3, [r3]
 801511c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8015120:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8015124:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8015128:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 801512c:	687b      	ldr	r3, [r7, #4]
 801512e:	681b      	ldr	r3, [r3, #0]
 8015130:	3308      	adds	r3, #8
 8015132:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8015136:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801513a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801513e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8015142:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8015146:	e841 2300 	strex	r3, r2, [r1]
 801514a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 801514e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8015152:	2b00      	cmp	r3, #0
 8015154:	d1d9      	bne.n	801510a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801515c:	2b00      	cmp	r3, #0
 801515e:	d017      	beq.n	8015190 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8015160:	687b      	ldr	r3, [r7, #4]
 8015162:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015166:	4a15      	ldr	r2, [pc, #84]	@ (80151bc <HAL_UART_IRQHandler+0x2c0>)
 8015168:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015170:	4618      	mov	r0, r3
 8015172:	f7f3 fb6d 	bl	8008850 <HAL_DMA_Abort_IT>
 8015176:	4603      	mov	r3, r0
 8015178:	2b00      	cmp	r3, #0
 801517a:	d019      	beq.n	80151b0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801517c:	687b      	ldr	r3, [r7, #4]
 801517e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015182:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015184:	687a      	ldr	r2, [r7, #4]
 8015186:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 801518a:	4610      	mov	r0, r2
 801518c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801518e:	e00f      	b.n	80151b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8015190:	6878      	ldr	r0, [r7, #4]
 8015192:	f000 fa89 	bl	80156a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8015196:	e00b      	b.n	80151b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8015198:	6878      	ldr	r0, [r7, #4]
 801519a:	f000 fa85 	bl	80156a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801519e:	e007      	b.n	80151b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80151a0:	6878      	ldr	r0, [r7, #4]
 80151a2:	f000 fa81 	bl	80156a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	2200      	movs	r2, #0
 80151aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80151ae:	e26f      	b.n	8015690 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80151b0:	bf00      	nop
    return;
 80151b2:	e26d      	b.n	8015690 <HAL_UART_IRQHandler+0x794>
 80151b4:	10000001 	.word	0x10000001
 80151b8:	04000120 	.word	0x04000120
 80151bc:	08016b85 	.word	0x08016b85

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80151c0:	687b      	ldr	r3, [r7, #4]
 80151c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80151c4:	2b01      	cmp	r3, #1
 80151c6:	f040 8203 	bne.w	80155d0 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80151ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80151ce:	f003 0310 	and.w	r3, r3, #16
 80151d2:	2b00      	cmp	r3, #0
 80151d4:	f000 81fc 	beq.w	80155d0 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80151d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80151dc:	f003 0310 	and.w	r3, r3, #16
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	f000 81f5 	beq.w	80155d0 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	681b      	ldr	r3, [r3, #0]
 80151ea:	2210      	movs	r2, #16
 80151ec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	681b      	ldr	r3, [r3, #0]
 80151f2:	689b      	ldr	r3, [r3, #8]
 80151f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80151f8:	2b40      	cmp	r3, #64	@ 0x40
 80151fa:	f040 816d 	bne.w	80154d8 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80151fe:	687b      	ldr	r3, [r7, #4]
 8015200:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015204:	681b      	ldr	r3, [r3, #0]
 8015206:	4aa4      	ldr	r2, [pc, #656]	@ (8015498 <HAL_UART_IRQHandler+0x59c>)
 8015208:	4293      	cmp	r3, r2
 801520a:	d068      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015212:	681b      	ldr	r3, [r3, #0]
 8015214:	4aa1      	ldr	r2, [pc, #644]	@ (801549c <HAL_UART_IRQHandler+0x5a0>)
 8015216:	4293      	cmp	r3, r2
 8015218:	d061      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015220:	681b      	ldr	r3, [r3, #0]
 8015222:	4a9f      	ldr	r2, [pc, #636]	@ (80154a0 <HAL_UART_IRQHandler+0x5a4>)
 8015224:	4293      	cmp	r3, r2
 8015226:	d05a      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 8015228:	687b      	ldr	r3, [r7, #4]
 801522a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801522e:	681b      	ldr	r3, [r3, #0]
 8015230:	4a9c      	ldr	r2, [pc, #624]	@ (80154a4 <HAL_UART_IRQHandler+0x5a8>)
 8015232:	4293      	cmp	r3, r2
 8015234:	d053      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801523c:	681b      	ldr	r3, [r3, #0]
 801523e:	4a9a      	ldr	r2, [pc, #616]	@ (80154a8 <HAL_UART_IRQHandler+0x5ac>)
 8015240:	4293      	cmp	r3, r2
 8015242:	d04c      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801524a:	681b      	ldr	r3, [r3, #0]
 801524c:	4a97      	ldr	r2, [pc, #604]	@ (80154ac <HAL_UART_IRQHandler+0x5b0>)
 801524e:	4293      	cmp	r3, r2
 8015250:	d045      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015258:	681b      	ldr	r3, [r3, #0]
 801525a:	4a95      	ldr	r2, [pc, #596]	@ (80154b0 <HAL_UART_IRQHandler+0x5b4>)
 801525c:	4293      	cmp	r3, r2
 801525e:	d03e      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 8015260:	687b      	ldr	r3, [r7, #4]
 8015262:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015266:	681b      	ldr	r3, [r3, #0]
 8015268:	4a92      	ldr	r2, [pc, #584]	@ (80154b4 <HAL_UART_IRQHandler+0x5b8>)
 801526a:	4293      	cmp	r3, r2
 801526c:	d037      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 801526e:	687b      	ldr	r3, [r7, #4]
 8015270:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015274:	681b      	ldr	r3, [r3, #0]
 8015276:	4a90      	ldr	r2, [pc, #576]	@ (80154b8 <HAL_UART_IRQHandler+0x5bc>)
 8015278:	4293      	cmp	r3, r2
 801527a:	d030      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 801527c:	687b      	ldr	r3, [r7, #4]
 801527e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015282:	681b      	ldr	r3, [r3, #0]
 8015284:	4a8d      	ldr	r2, [pc, #564]	@ (80154bc <HAL_UART_IRQHandler+0x5c0>)
 8015286:	4293      	cmp	r3, r2
 8015288:	d029      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 801528a:	687b      	ldr	r3, [r7, #4]
 801528c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015290:	681b      	ldr	r3, [r3, #0]
 8015292:	4a8b      	ldr	r2, [pc, #556]	@ (80154c0 <HAL_UART_IRQHandler+0x5c4>)
 8015294:	4293      	cmp	r3, r2
 8015296:	d022      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801529e:	681b      	ldr	r3, [r3, #0]
 80152a0:	4a88      	ldr	r2, [pc, #544]	@ (80154c4 <HAL_UART_IRQHandler+0x5c8>)
 80152a2:	4293      	cmp	r3, r2
 80152a4:	d01b      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80152ac:	681b      	ldr	r3, [r3, #0]
 80152ae:	4a86      	ldr	r2, [pc, #536]	@ (80154c8 <HAL_UART_IRQHandler+0x5cc>)
 80152b0:	4293      	cmp	r3, r2
 80152b2:	d014      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80152ba:	681b      	ldr	r3, [r3, #0]
 80152bc:	4a83      	ldr	r2, [pc, #524]	@ (80154cc <HAL_UART_IRQHandler+0x5d0>)
 80152be:	4293      	cmp	r3, r2
 80152c0:	d00d      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80152c8:	681b      	ldr	r3, [r3, #0]
 80152ca:	4a81      	ldr	r2, [pc, #516]	@ (80154d0 <HAL_UART_IRQHandler+0x5d4>)
 80152cc:	4293      	cmp	r3, r2
 80152ce:	d006      	beq.n	80152de <HAL_UART_IRQHandler+0x3e2>
 80152d0:	687b      	ldr	r3, [r7, #4]
 80152d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80152d6:	681b      	ldr	r3, [r3, #0]
 80152d8:	4a7e      	ldr	r2, [pc, #504]	@ (80154d4 <HAL_UART_IRQHandler+0x5d8>)
 80152da:	4293      	cmp	r3, r2
 80152dc:	d106      	bne.n	80152ec <HAL_UART_IRQHandler+0x3f0>
 80152de:	687b      	ldr	r3, [r7, #4]
 80152e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80152e4:	681b      	ldr	r3, [r3, #0]
 80152e6:	685b      	ldr	r3, [r3, #4]
 80152e8:	b29b      	uxth	r3, r3
 80152ea:	e005      	b.n	80152f8 <HAL_UART_IRQHandler+0x3fc>
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80152f2:	681b      	ldr	r3, [r3, #0]
 80152f4:	685b      	ldr	r3, [r3, #4]
 80152f6:	b29b      	uxth	r3, r3
 80152f8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80152fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8015300:	2b00      	cmp	r3, #0
 8015302:	f000 80ad 	beq.w	8015460 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801530c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8015310:	429a      	cmp	r2, r3
 8015312:	f080 80a5 	bcs.w	8015460 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8015316:	687b      	ldr	r3, [r7, #4]
 8015318:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801531c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8015320:	687b      	ldr	r3, [r7, #4]
 8015322:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015326:	69db      	ldr	r3, [r3, #28]
 8015328:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801532c:	f000 8087 	beq.w	801543e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015330:	687b      	ldr	r3, [r7, #4]
 8015332:	681b      	ldr	r3, [r3, #0]
 8015334:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015338:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801533c:	e853 3f00 	ldrex	r3, [r3]
 8015340:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8015344:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8015348:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801534c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8015350:	687b      	ldr	r3, [r7, #4]
 8015352:	681b      	ldr	r3, [r3, #0]
 8015354:	461a      	mov	r2, r3
 8015356:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801535a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801535e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015362:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8015366:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801536a:	e841 2300 	strex	r3, r2, [r1]
 801536e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8015372:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015376:	2b00      	cmp	r3, #0
 8015378:	d1da      	bne.n	8015330 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	681b      	ldr	r3, [r3, #0]
 801537e:	3308      	adds	r3, #8
 8015380:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015382:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015384:	e853 3f00 	ldrex	r3, [r3]
 8015388:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801538a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801538c:	f023 0301 	bic.w	r3, r3, #1
 8015390:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	681b      	ldr	r3, [r3, #0]
 8015398:	3308      	adds	r3, #8
 801539a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801539e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80153a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80153a4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80153a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80153aa:	e841 2300 	strex	r3, r2, [r1]
 80153ae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80153b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	d1e1      	bne.n	801537a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80153b6:	687b      	ldr	r3, [r7, #4]
 80153b8:	681b      	ldr	r3, [r3, #0]
 80153ba:	3308      	adds	r3, #8
 80153bc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80153c0:	e853 3f00 	ldrex	r3, [r3]
 80153c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80153c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80153c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80153cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	681b      	ldr	r3, [r3, #0]
 80153d4:	3308      	adds	r3, #8
 80153d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80153da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80153dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80153de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80153e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80153e2:	e841 2300 	strex	r3, r2, [r1]
 80153e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80153e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80153ea:	2b00      	cmp	r3, #0
 80153ec:	d1e3      	bne.n	80153b6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80153ee:	687b      	ldr	r3, [r7, #4]
 80153f0:	2220      	movs	r2, #32
 80153f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80153f6:	687b      	ldr	r3, [r7, #4]
 80153f8:	2200      	movs	r2, #0
 80153fa:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80153fc:	687b      	ldr	r3, [r7, #4]
 80153fe:	681b      	ldr	r3, [r3, #0]
 8015400:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015402:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015404:	e853 3f00 	ldrex	r3, [r3]
 8015408:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801540a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801540c:	f023 0310 	bic.w	r3, r3, #16
 8015410:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8015414:	687b      	ldr	r3, [r7, #4]
 8015416:	681b      	ldr	r3, [r3, #0]
 8015418:	461a      	mov	r2, r3
 801541a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801541e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015420:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015422:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8015424:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015426:	e841 2300 	strex	r3, r2, [r1]
 801542a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801542c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801542e:	2b00      	cmp	r3, #0
 8015430:	d1e4      	bne.n	80153fc <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015438:	4618      	mov	r0, r3
 801543a:	f7f2 feeb 	bl	8008214 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801543e:	687b      	ldr	r3, [r7, #4]
 8015440:	2202      	movs	r2, #2
 8015442:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8015444:	687b      	ldr	r3, [r7, #4]
 8015446:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015450:	b29b      	uxth	r3, r3
 8015452:	1ad3      	subs	r3, r2, r3
 8015454:	b29b      	uxth	r3, r3
 8015456:	4619      	mov	r1, r3
 8015458:	6878      	ldr	r0, [r7, #4]
 801545a:	f000 f92f 	bl	80156bc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 801545e:	e119      	b.n	8015694 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8015460:	687b      	ldr	r3, [r7, #4]
 8015462:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015466:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801546a:	429a      	cmp	r2, r3
 801546c:	f040 8112 	bne.w	8015694 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8015470:	687b      	ldr	r3, [r7, #4]
 8015472:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015476:	69db      	ldr	r3, [r3, #28]
 8015478:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801547c:	f040 810a 	bne.w	8015694 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8015480:	687b      	ldr	r3, [r7, #4]
 8015482:	2202      	movs	r2, #2
 8015484:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8015486:	687b      	ldr	r3, [r7, #4]
 8015488:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801548c:	4619      	mov	r1, r3
 801548e:	6878      	ldr	r0, [r7, #4]
 8015490:	f000 f914 	bl	80156bc <HAL_UARTEx_RxEventCallback>
      return;
 8015494:	e0fe      	b.n	8015694 <HAL_UART_IRQHandler+0x798>
 8015496:	bf00      	nop
 8015498:	40020010 	.word	0x40020010
 801549c:	40020028 	.word	0x40020028
 80154a0:	40020040 	.word	0x40020040
 80154a4:	40020058 	.word	0x40020058
 80154a8:	40020070 	.word	0x40020070
 80154ac:	40020088 	.word	0x40020088
 80154b0:	400200a0 	.word	0x400200a0
 80154b4:	400200b8 	.word	0x400200b8
 80154b8:	40020410 	.word	0x40020410
 80154bc:	40020428 	.word	0x40020428
 80154c0:	40020440 	.word	0x40020440
 80154c4:	40020458 	.word	0x40020458
 80154c8:	40020470 	.word	0x40020470
 80154cc:	40020488 	.word	0x40020488
 80154d0:	400204a0 	.word	0x400204a0
 80154d4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80154d8:	687b      	ldr	r3, [r7, #4]
 80154da:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80154de:	687b      	ldr	r3, [r7, #4]
 80154e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80154e4:	b29b      	uxth	r3, r3
 80154e6:	1ad3      	subs	r3, r2, r3
 80154e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80154ec:	687b      	ldr	r3, [r7, #4]
 80154ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80154f2:	b29b      	uxth	r3, r3
 80154f4:	2b00      	cmp	r3, #0
 80154f6:	f000 80cf 	beq.w	8015698 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 80154fa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80154fe:	2b00      	cmp	r3, #0
 8015500:	f000 80ca 	beq.w	8015698 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015504:	687b      	ldr	r3, [r7, #4]
 8015506:	681b      	ldr	r3, [r3, #0]
 8015508:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801550a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801550c:	e853 3f00 	ldrex	r3, [r3]
 8015510:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8015512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015514:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015518:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801551c:	687b      	ldr	r3, [r7, #4]
 801551e:	681b      	ldr	r3, [r3, #0]
 8015520:	461a      	mov	r2, r3
 8015522:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8015526:	647b      	str	r3, [r7, #68]	@ 0x44
 8015528:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801552a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801552c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801552e:	e841 2300 	strex	r3, r2, [r1]
 8015532:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8015534:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015536:	2b00      	cmp	r3, #0
 8015538:	d1e4      	bne.n	8015504 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801553a:	687b      	ldr	r3, [r7, #4]
 801553c:	681b      	ldr	r3, [r3, #0]
 801553e:	3308      	adds	r3, #8
 8015540:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015544:	e853 3f00 	ldrex	r3, [r3]
 8015548:	623b      	str	r3, [r7, #32]
   return(result);
 801554a:	6a3a      	ldr	r2, [r7, #32]
 801554c:	4b55      	ldr	r3, [pc, #340]	@ (80156a4 <HAL_UART_IRQHandler+0x7a8>)
 801554e:	4013      	ands	r3, r2
 8015550:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	681b      	ldr	r3, [r3, #0]
 8015558:	3308      	adds	r3, #8
 801555a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801555e:	633a      	str	r2, [r7, #48]	@ 0x30
 8015560:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015562:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015564:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015566:	e841 2300 	strex	r3, r2, [r1]
 801556a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801556c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801556e:	2b00      	cmp	r3, #0
 8015570:	d1e3      	bne.n	801553a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8015572:	687b      	ldr	r3, [r7, #4]
 8015574:	2220      	movs	r2, #32
 8015576:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801557a:	687b      	ldr	r3, [r7, #4]
 801557c:	2200      	movs	r2, #0
 801557e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8015580:	687b      	ldr	r3, [r7, #4]
 8015582:	2200      	movs	r2, #0
 8015584:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	681b      	ldr	r3, [r3, #0]
 801558a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801558c:	693b      	ldr	r3, [r7, #16]
 801558e:	e853 3f00 	ldrex	r3, [r3]
 8015592:	60fb      	str	r3, [r7, #12]
   return(result);
 8015594:	68fb      	ldr	r3, [r7, #12]
 8015596:	f023 0310 	bic.w	r3, r3, #16
 801559a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801559e:	687b      	ldr	r3, [r7, #4]
 80155a0:	681b      	ldr	r3, [r3, #0]
 80155a2:	461a      	mov	r2, r3
 80155a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80155a8:	61fb      	str	r3, [r7, #28]
 80155aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80155ac:	69b9      	ldr	r1, [r7, #24]
 80155ae:	69fa      	ldr	r2, [r7, #28]
 80155b0:	e841 2300 	strex	r3, r2, [r1]
 80155b4:	617b      	str	r3, [r7, #20]
   return(result);
 80155b6:	697b      	ldr	r3, [r7, #20]
 80155b8:	2b00      	cmp	r3, #0
 80155ba:	d1e4      	bne.n	8015586 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80155bc:	687b      	ldr	r3, [r7, #4]
 80155be:	2202      	movs	r2, #2
 80155c0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80155c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80155c6:	4619      	mov	r1, r3
 80155c8:	6878      	ldr	r0, [r7, #4]
 80155ca:	f000 f877 	bl	80156bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80155ce:	e063      	b.n	8015698 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80155d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80155d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80155d8:	2b00      	cmp	r3, #0
 80155da:	d00e      	beq.n	80155fa <HAL_UART_IRQHandler+0x6fe>
 80155dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80155e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80155e4:	2b00      	cmp	r3, #0
 80155e6:	d008      	beq.n	80155fa <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80155e8:	687b      	ldr	r3, [r7, #4]
 80155ea:	681b      	ldr	r3, [r3, #0]
 80155ec:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80155f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80155f2:	6878      	ldr	r0, [r7, #4]
 80155f4:	f002 f9c6 	bl	8017984 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80155f8:	e051      	b.n	801569e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80155fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80155fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015602:	2b00      	cmp	r3, #0
 8015604:	d014      	beq.n	8015630 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8015606:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801560a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801560e:	2b00      	cmp	r3, #0
 8015610:	d105      	bne.n	801561e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8015612:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8015616:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801561a:	2b00      	cmp	r3, #0
 801561c:	d008      	beq.n	8015630 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 801561e:	687b      	ldr	r3, [r7, #4]
 8015620:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015622:	2b00      	cmp	r3, #0
 8015624:	d03a      	beq.n	801569c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801562a:	6878      	ldr	r0, [r7, #4]
 801562c:	4798      	blx	r3
    }
    return;
 801562e:	e035      	b.n	801569c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8015630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8015634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015638:	2b00      	cmp	r3, #0
 801563a:	d009      	beq.n	8015650 <HAL_UART_IRQHandler+0x754>
 801563c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8015640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015644:	2b00      	cmp	r3, #0
 8015646:	d003      	beq.n	8015650 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8015648:	6878      	ldr	r0, [r7, #4]
 801564a:	f001 fc4f 	bl	8016eec <UART_EndTransmit_IT>
    return;
 801564e:	e026      	b.n	801569e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8015650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8015654:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015658:	2b00      	cmp	r3, #0
 801565a:	d009      	beq.n	8015670 <HAL_UART_IRQHandler+0x774>
 801565c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8015660:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8015664:	2b00      	cmp	r3, #0
 8015666:	d003      	beq.n	8015670 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8015668:	6878      	ldr	r0, [r7, #4]
 801566a:	f002 f99f 	bl	80179ac <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801566e:	e016      	b.n	801569e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8015670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8015674:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8015678:	2b00      	cmp	r3, #0
 801567a:	d010      	beq.n	801569e <HAL_UART_IRQHandler+0x7a2>
 801567c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8015680:	2b00      	cmp	r3, #0
 8015682:	da0c      	bge.n	801569e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8015684:	6878      	ldr	r0, [r7, #4]
 8015686:	f002 f987 	bl	8017998 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801568a:	e008      	b.n	801569e <HAL_UART_IRQHandler+0x7a2>
      return;
 801568c:	bf00      	nop
 801568e:	e006      	b.n	801569e <HAL_UART_IRQHandler+0x7a2>
    return;
 8015690:	bf00      	nop
 8015692:	e004      	b.n	801569e <HAL_UART_IRQHandler+0x7a2>
      return;
 8015694:	bf00      	nop
 8015696:	e002      	b.n	801569e <HAL_UART_IRQHandler+0x7a2>
      return;
 8015698:	bf00      	nop
 801569a:	e000      	b.n	801569e <HAL_UART_IRQHandler+0x7a2>
    return;
 801569c:	bf00      	nop
  }
}
 801569e:	37e8      	adds	r7, #232	@ 0xe8
 80156a0:	46bd      	mov	sp, r7
 80156a2:	bd80      	pop	{r7, pc}
 80156a4:	effffffe 	.word	0xeffffffe

080156a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80156a8:	b480      	push	{r7}
 80156aa:	b083      	sub	sp, #12
 80156ac:	af00      	add	r7, sp, #0
 80156ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80156b0:	bf00      	nop
 80156b2:	370c      	adds	r7, #12
 80156b4:	46bd      	mov	sp, r7
 80156b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156ba:	4770      	bx	lr

080156bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80156bc:	b480      	push	{r7}
 80156be:	b083      	sub	sp, #12
 80156c0:	af00      	add	r7, sp, #0
 80156c2:	6078      	str	r0, [r7, #4]
 80156c4:	460b      	mov	r3, r1
 80156c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80156c8:	bf00      	nop
 80156ca:	370c      	adds	r7, #12
 80156cc:	46bd      	mov	sp, r7
 80156ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156d2:	4770      	bx	lr

080156d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80156d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80156d8:	b092      	sub	sp, #72	@ 0x48
 80156da:	af00      	add	r7, sp, #0
 80156dc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80156de:	2300      	movs	r3, #0
 80156e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  PLL2_ClocksTypeDef pll2_clocks;
  PLL3_ClocksTypeDef pll3_clocks;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80156e4:	697b      	ldr	r3, [r7, #20]
 80156e6:	685b      	ldr	r3, [r3, #4]
 80156e8:	4a17      	ldr	r2, [pc, #92]	@ (8015748 <UART_SetConfig+0x74>)
 80156ea:	4293      	cmp	r3, r2
 80156ec:	d904      	bls.n	80156f8 <UART_SetConfig+0x24>
 80156ee:	f640 31e2 	movw	r1, #3042	@ 0xbe2
 80156f2:	4816      	ldr	r0, [pc, #88]	@ (801574c <UART_SetConfig+0x78>)
 80156f4:	f7ed fe12 	bl	800331c <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80156f8:	697b      	ldr	r3, [r7, #20]
 80156fa:	689b      	ldr	r3, [r3, #8]
 80156fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015700:	d00d      	beq.n	801571e <UART_SetConfig+0x4a>
 8015702:	697b      	ldr	r3, [r7, #20]
 8015704:	689b      	ldr	r3, [r3, #8]
 8015706:	2b00      	cmp	r3, #0
 8015708:	d009      	beq.n	801571e <UART_SetConfig+0x4a>
 801570a:	697b      	ldr	r3, [r7, #20]
 801570c:	689b      	ldr	r3, [r3, #8]
 801570e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015712:	d004      	beq.n	801571e <UART_SetConfig+0x4a>
 8015714:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 8015718:	480c      	ldr	r0, [pc, #48]	@ (801574c <UART_SetConfig+0x78>)
 801571a:	f7ed fdff 	bl	800331c <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 801571e:	697b      	ldr	r3, [r7, #20]
 8015720:	681b      	ldr	r3, [r3, #0]
 8015722:	4a0b      	ldr	r2, [pc, #44]	@ (8015750 <UART_SetConfig+0x7c>)
 8015724:	4293      	cmp	r3, r2
 8015726:	d115      	bne.n	8015754 <UART_SetConfig+0x80>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 8015728:	697b      	ldr	r3, [r7, #20]
 801572a:	68db      	ldr	r3, [r3, #12]
 801572c:	2b00      	cmp	r3, #0
 801572e:	d037      	beq.n	80157a0 <UART_SetConfig+0xcc>
 8015730:	697b      	ldr	r3, [r7, #20]
 8015732:	68db      	ldr	r3, [r3, #12]
 8015734:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015738:	d032      	beq.n	80157a0 <UART_SetConfig+0xcc>
 801573a:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 801573e:	4803      	ldr	r0, [pc, #12]	@ (801574c <UART_SetConfig+0x78>)
 8015740:	f7ed fdec 	bl	800331c <assert_failed>
 8015744:	e02c      	b.n	80157a0 <UART_SetConfig+0xcc>
 8015746:	bf00      	nop
 8015748:	00bebc20 	.word	0x00bebc20
 801574c:	0801eab0 	.word	0x0801eab0
 8015750:	58000c00 	.word	0x58000c00
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8015754:	697b      	ldr	r3, [r7, #20]
 8015756:	68db      	ldr	r3, [r3, #12]
 8015758:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801575c:	d012      	beq.n	8015784 <UART_SetConfig+0xb0>
 801575e:	697b      	ldr	r3, [r7, #20]
 8015760:	68db      	ldr	r3, [r3, #12]
 8015762:	2b00      	cmp	r3, #0
 8015764:	d00e      	beq.n	8015784 <UART_SetConfig+0xb0>
 8015766:	697b      	ldr	r3, [r7, #20]
 8015768:	68db      	ldr	r3, [r3, #12]
 801576a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801576e:	d009      	beq.n	8015784 <UART_SetConfig+0xb0>
 8015770:	697b      	ldr	r3, [r7, #20]
 8015772:	68db      	ldr	r3, [r3, #12]
 8015774:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015778:	d004      	beq.n	8015784 <UART_SetConfig+0xb0>
 801577a:	f640 31ea 	movw	r1, #3050	@ 0xbea
 801577e:	48a5      	ldr	r0, [pc, #660]	@ (8015a14 <UART_SetConfig+0x340>)
 8015780:	f7ed fdcc 	bl	800331c <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8015784:	697b      	ldr	r3, [r7, #20]
 8015786:	6a1b      	ldr	r3, [r3, #32]
 8015788:	2b00      	cmp	r3, #0
 801578a:	d009      	beq.n	80157a0 <UART_SetConfig+0xcc>
 801578c:	697b      	ldr	r3, [r7, #20]
 801578e:	6a1b      	ldr	r3, [r3, #32]
 8015790:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8015794:	d004      	beq.n	80157a0 <UART_SetConfig+0xcc>
 8015796:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 801579a:	489e      	ldr	r0, [pc, #632]	@ (8015a14 <UART_SetConfig+0x340>)
 801579c:	f7ed fdbe 	bl	800331c <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80157a0:	697b      	ldr	r3, [r7, #20]
 80157a2:	691b      	ldr	r3, [r3, #16]
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	d00e      	beq.n	80157c6 <UART_SetConfig+0xf2>
 80157a8:	697b      	ldr	r3, [r7, #20]
 80157aa:	691b      	ldr	r3, [r3, #16]
 80157ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80157b0:	d009      	beq.n	80157c6 <UART_SetConfig+0xf2>
 80157b2:	697b      	ldr	r3, [r7, #20]
 80157b4:	691b      	ldr	r3, [r3, #16]
 80157b6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80157ba:	d004      	beq.n	80157c6 <UART_SetConfig+0xf2>
 80157bc:	f640 31ee 	movw	r1, #3054	@ 0xbee
 80157c0:	4894      	ldr	r0, [pc, #592]	@ (8015a14 <UART_SetConfig+0x340>)
 80157c2:	f7ed fdab 	bl	800331c <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80157c6:	697b      	ldr	r3, [r7, #20]
 80157c8:	695b      	ldr	r3, [r3, #20]
 80157ca:	f023 030c 	bic.w	r3, r3, #12
 80157ce:	2b00      	cmp	r3, #0
 80157d0:	d103      	bne.n	80157da <UART_SetConfig+0x106>
 80157d2:	697b      	ldr	r3, [r7, #20]
 80157d4:	695b      	ldr	r3, [r3, #20]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d104      	bne.n	80157e4 <UART_SetConfig+0x110>
 80157da:	f640 31ef 	movw	r1, #3055	@ 0xbef
 80157de:	488d      	ldr	r0, [pc, #564]	@ (8015a14 <UART_SetConfig+0x340>)
 80157e0:	f7ed fd9c 	bl	800331c <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80157e4:	697b      	ldr	r3, [r7, #20]
 80157e6:	699b      	ldr	r3, [r3, #24]
 80157e8:	2b00      	cmp	r3, #0
 80157ea:	d013      	beq.n	8015814 <UART_SetConfig+0x140>
 80157ec:	697b      	ldr	r3, [r7, #20]
 80157ee:	699b      	ldr	r3, [r3, #24]
 80157f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80157f4:	d00e      	beq.n	8015814 <UART_SetConfig+0x140>
 80157f6:	697b      	ldr	r3, [r7, #20]
 80157f8:	699b      	ldr	r3, [r3, #24]
 80157fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80157fe:	d009      	beq.n	8015814 <UART_SetConfig+0x140>
 8015800:	697b      	ldr	r3, [r7, #20]
 8015802:	699b      	ldr	r3, [r3, #24]
 8015804:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8015808:	d004      	beq.n	8015814 <UART_SetConfig+0x140>
 801580a:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 801580e:	4881      	ldr	r0, [pc, #516]	@ (8015a14 <UART_SetConfig+0x340>)
 8015810:	f7ed fd84 	bl	800331c <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8015814:	697b      	ldr	r3, [r7, #20]
 8015816:	69db      	ldr	r3, [r3, #28]
 8015818:	2b00      	cmp	r3, #0
 801581a:	d009      	beq.n	8015830 <UART_SetConfig+0x15c>
 801581c:	697b      	ldr	r3, [r7, #20]
 801581e:	69db      	ldr	r3, [r3, #28]
 8015820:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015824:	d004      	beq.n	8015830 <UART_SetConfig+0x15c>
 8015826:	f640 31f1 	movw	r1, #3057	@ 0xbf1
 801582a:	487a      	ldr	r0, [pc, #488]	@ (8015a14 <UART_SetConfig+0x340>)
 801582c:	f7ed fd76 	bl	800331c <assert_failed>
  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
 8015830:	697b      	ldr	r3, [r7, #20]
 8015832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015834:	2b00      	cmp	r3, #0
 8015836:	d030      	beq.n	801589a <UART_SetConfig+0x1c6>
 8015838:	697b      	ldr	r3, [r7, #20]
 801583a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801583c:	2b01      	cmp	r3, #1
 801583e:	d02c      	beq.n	801589a <UART_SetConfig+0x1c6>
 8015840:	697b      	ldr	r3, [r7, #20]
 8015842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015844:	2b02      	cmp	r3, #2
 8015846:	d028      	beq.n	801589a <UART_SetConfig+0x1c6>
 8015848:	697b      	ldr	r3, [r7, #20]
 801584a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801584c:	2b03      	cmp	r3, #3
 801584e:	d024      	beq.n	801589a <UART_SetConfig+0x1c6>
 8015850:	697b      	ldr	r3, [r7, #20]
 8015852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015854:	2b04      	cmp	r3, #4
 8015856:	d020      	beq.n	801589a <UART_SetConfig+0x1c6>
 8015858:	697b      	ldr	r3, [r7, #20]
 801585a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801585c:	2b05      	cmp	r3, #5
 801585e:	d01c      	beq.n	801589a <UART_SetConfig+0x1c6>
 8015860:	697b      	ldr	r3, [r7, #20]
 8015862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015864:	2b06      	cmp	r3, #6
 8015866:	d018      	beq.n	801589a <UART_SetConfig+0x1c6>
 8015868:	697b      	ldr	r3, [r7, #20]
 801586a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801586c:	2b07      	cmp	r3, #7
 801586e:	d014      	beq.n	801589a <UART_SetConfig+0x1c6>
 8015870:	697b      	ldr	r3, [r7, #20]
 8015872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015874:	2b08      	cmp	r3, #8
 8015876:	d010      	beq.n	801589a <UART_SetConfig+0x1c6>
 8015878:	697b      	ldr	r3, [r7, #20]
 801587a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801587c:	2b09      	cmp	r3, #9
 801587e:	d00c      	beq.n	801589a <UART_SetConfig+0x1c6>
 8015880:	697b      	ldr	r3, [r7, #20]
 8015882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015884:	2b0a      	cmp	r3, #10
 8015886:	d008      	beq.n	801589a <UART_SetConfig+0x1c6>
 8015888:	697b      	ldr	r3, [r7, #20]
 801588a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801588c:	2b0b      	cmp	r3, #11
 801588e:	d004      	beq.n	801589a <UART_SetConfig+0x1c6>
 8015890:	f640 31f2 	movw	r1, #3058	@ 0xbf2
 8015894:	485f      	ldr	r0, [pc, #380]	@ (8015a14 <UART_SetConfig+0x340>)
 8015896:	f7ed fd41 	bl	800331c <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801589a:	697b      	ldr	r3, [r7, #20]
 801589c:	689a      	ldr	r2, [r3, #8]
 801589e:	697b      	ldr	r3, [r7, #20]
 80158a0:	691b      	ldr	r3, [r3, #16]
 80158a2:	431a      	orrs	r2, r3
 80158a4:	697b      	ldr	r3, [r7, #20]
 80158a6:	695b      	ldr	r3, [r3, #20]
 80158a8:	431a      	orrs	r2, r3
 80158aa:	697b      	ldr	r3, [r7, #20]
 80158ac:	69db      	ldr	r3, [r3, #28]
 80158ae:	4313      	orrs	r3, r2
 80158b0:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80158b2:	697b      	ldr	r3, [r7, #20]
 80158b4:	681b      	ldr	r3, [r3, #0]
 80158b6:	681a      	ldr	r2, [r3, #0]
 80158b8:	4b57      	ldr	r3, [pc, #348]	@ (8015a18 <UART_SetConfig+0x344>)
 80158ba:	4013      	ands	r3, r2
 80158bc:	697a      	ldr	r2, [r7, #20]
 80158be:	6812      	ldr	r2, [r2, #0]
 80158c0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80158c2:	430b      	orrs	r3, r1
 80158c4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80158c6:	697b      	ldr	r3, [r7, #20]
 80158c8:	681b      	ldr	r3, [r3, #0]
 80158ca:	685b      	ldr	r3, [r3, #4]
 80158cc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80158d0:	697b      	ldr	r3, [r7, #20]
 80158d2:	68da      	ldr	r2, [r3, #12]
 80158d4:	697b      	ldr	r3, [r7, #20]
 80158d6:	681b      	ldr	r3, [r3, #0]
 80158d8:	430a      	orrs	r2, r1
 80158da:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80158dc:	697b      	ldr	r3, [r7, #20]
 80158de:	699b      	ldr	r3, [r3, #24]
 80158e0:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80158e2:	697b      	ldr	r3, [r7, #20]
 80158e4:	681b      	ldr	r3, [r3, #0]
 80158e6:	4a4d      	ldr	r2, [pc, #308]	@ (8015a1c <UART_SetConfig+0x348>)
 80158e8:	4293      	cmp	r3, r2
 80158ea:	d004      	beq.n	80158f6 <UART_SetConfig+0x222>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80158ec:	697b      	ldr	r3, [r7, #20]
 80158ee:	6a1b      	ldr	r3, [r3, #32]
 80158f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80158f2:	4313      	orrs	r3, r2
 80158f4:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80158f6:	697b      	ldr	r3, [r7, #20]
 80158f8:	681b      	ldr	r3, [r3, #0]
 80158fa:	689a      	ldr	r2, [r3, #8]
 80158fc:	4b48      	ldr	r3, [pc, #288]	@ (8015a20 <UART_SetConfig+0x34c>)
 80158fe:	4013      	ands	r3, r2
 8015900:	697a      	ldr	r2, [r7, #20]
 8015902:	6812      	ldr	r2, [r2, #0]
 8015904:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8015906:	430b      	orrs	r3, r1
 8015908:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801590a:	697b      	ldr	r3, [r7, #20]
 801590c:	681b      	ldr	r3, [r3, #0]
 801590e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015910:	f023 010f 	bic.w	r1, r3, #15
 8015914:	697b      	ldr	r3, [r7, #20]
 8015916:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015918:	697b      	ldr	r3, [r7, #20]
 801591a:	681b      	ldr	r3, [r3, #0]
 801591c:	430a      	orrs	r2, r1
 801591e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8015920:	697b      	ldr	r3, [r7, #20]
 8015922:	681b      	ldr	r3, [r3, #0]
 8015924:	4a3f      	ldr	r2, [pc, #252]	@ (8015a24 <UART_SetConfig+0x350>)
 8015926:	4293      	cmp	r3, r2
 8015928:	f040 8084 	bne.w	8015a34 <UART_SetConfig+0x360>
 801592c:	4b3e      	ldr	r3, [pc, #248]	@ (8015a28 <UART_SetConfig+0x354>)
 801592e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015930:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8015934:	2b28      	cmp	r3, #40	@ 0x28
 8015936:	d879      	bhi.n	8015a2c <UART_SetConfig+0x358>
 8015938:	a201      	add	r2, pc, #4	@ (adr r2, 8015940 <UART_SetConfig+0x26c>)
 801593a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801593e:	bf00      	nop
 8015940:	080159e5 	.word	0x080159e5
 8015944:	08015a2d 	.word	0x08015a2d
 8015948:	08015a2d 	.word	0x08015a2d
 801594c:	08015a2d 	.word	0x08015a2d
 8015950:	08015a2d 	.word	0x08015a2d
 8015954:	08015a2d 	.word	0x08015a2d
 8015958:	08015a2d 	.word	0x08015a2d
 801595c:	08015a2d 	.word	0x08015a2d
 8015960:	080159ed 	.word	0x080159ed
 8015964:	08015a2d 	.word	0x08015a2d
 8015968:	08015a2d 	.word	0x08015a2d
 801596c:	08015a2d 	.word	0x08015a2d
 8015970:	08015a2d 	.word	0x08015a2d
 8015974:	08015a2d 	.word	0x08015a2d
 8015978:	08015a2d 	.word	0x08015a2d
 801597c:	08015a2d 	.word	0x08015a2d
 8015980:	080159f5 	.word	0x080159f5
 8015984:	08015a2d 	.word	0x08015a2d
 8015988:	08015a2d 	.word	0x08015a2d
 801598c:	08015a2d 	.word	0x08015a2d
 8015990:	08015a2d 	.word	0x08015a2d
 8015994:	08015a2d 	.word	0x08015a2d
 8015998:	08015a2d 	.word	0x08015a2d
 801599c:	08015a2d 	.word	0x08015a2d
 80159a0:	080159fd 	.word	0x080159fd
 80159a4:	08015a2d 	.word	0x08015a2d
 80159a8:	08015a2d 	.word	0x08015a2d
 80159ac:	08015a2d 	.word	0x08015a2d
 80159b0:	08015a2d 	.word	0x08015a2d
 80159b4:	08015a2d 	.word	0x08015a2d
 80159b8:	08015a2d 	.word	0x08015a2d
 80159bc:	08015a2d 	.word	0x08015a2d
 80159c0:	08015a05 	.word	0x08015a05
 80159c4:	08015a2d 	.word	0x08015a2d
 80159c8:	08015a2d 	.word	0x08015a2d
 80159cc:	08015a2d 	.word	0x08015a2d
 80159d0:	08015a2d 	.word	0x08015a2d
 80159d4:	08015a2d 	.word	0x08015a2d
 80159d8:	08015a2d 	.word	0x08015a2d
 80159dc:	08015a2d 	.word	0x08015a2d
 80159e0:	08015a0d 	.word	0x08015a0d
 80159e4:	2301      	movs	r3, #1
 80159e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80159ea:	e22a      	b.n	8015e42 <UART_SetConfig+0x76e>
 80159ec:	2304      	movs	r3, #4
 80159ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80159f2:	e226      	b.n	8015e42 <UART_SetConfig+0x76e>
 80159f4:	2308      	movs	r3, #8
 80159f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80159fa:	e222      	b.n	8015e42 <UART_SetConfig+0x76e>
 80159fc:	2310      	movs	r3, #16
 80159fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015a02:	e21e      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015a04:	2320      	movs	r3, #32
 8015a06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015a0a:	e21a      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015a0c:	2340      	movs	r3, #64	@ 0x40
 8015a0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015a12:	e216      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015a14:	0801eab0 	.word	0x0801eab0
 8015a18:	cfff69f3 	.word	0xcfff69f3
 8015a1c:	58000c00 	.word	0x58000c00
 8015a20:	11fff4ff 	.word	0x11fff4ff
 8015a24:	40011000 	.word	0x40011000
 8015a28:	58024400 	.word	0x58024400
 8015a2c:	2380      	movs	r3, #128	@ 0x80
 8015a2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015a32:	e206      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015a34:	697b      	ldr	r3, [r7, #20]
 8015a36:	681b      	ldr	r3, [r3, #0]
 8015a38:	4ac3      	ldr	r2, [pc, #780]	@ (8015d48 <UART_SetConfig+0x674>)
 8015a3a:	4293      	cmp	r3, r2
 8015a3c:	d130      	bne.n	8015aa0 <UART_SetConfig+0x3cc>
 8015a3e:	4bc3      	ldr	r3, [pc, #780]	@ (8015d4c <UART_SetConfig+0x678>)
 8015a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015a42:	f003 0307 	and.w	r3, r3, #7
 8015a46:	2b05      	cmp	r3, #5
 8015a48:	d826      	bhi.n	8015a98 <UART_SetConfig+0x3c4>
 8015a4a:	a201      	add	r2, pc, #4	@ (adr r2, 8015a50 <UART_SetConfig+0x37c>)
 8015a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015a50:	08015a69 	.word	0x08015a69
 8015a54:	08015a71 	.word	0x08015a71
 8015a58:	08015a79 	.word	0x08015a79
 8015a5c:	08015a81 	.word	0x08015a81
 8015a60:	08015a89 	.word	0x08015a89
 8015a64:	08015a91 	.word	0x08015a91
 8015a68:	2300      	movs	r3, #0
 8015a6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015a6e:	e1e8      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015a70:	2304      	movs	r3, #4
 8015a72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015a76:	e1e4      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015a78:	2308      	movs	r3, #8
 8015a7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015a7e:	e1e0      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015a80:	2310      	movs	r3, #16
 8015a82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015a86:	e1dc      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015a88:	2320      	movs	r3, #32
 8015a8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015a8e:	e1d8      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015a90:	2340      	movs	r3, #64	@ 0x40
 8015a92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015a96:	e1d4      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015a98:	2380      	movs	r3, #128	@ 0x80
 8015a9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015a9e:	e1d0      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015aa0:	697b      	ldr	r3, [r7, #20]
 8015aa2:	681b      	ldr	r3, [r3, #0]
 8015aa4:	4aaa      	ldr	r2, [pc, #680]	@ (8015d50 <UART_SetConfig+0x67c>)
 8015aa6:	4293      	cmp	r3, r2
 8015aa8:	d130      	bne.n	8015b0c <UART_SetConfig+0x438>
 8015aaa:	4ba8      	ldr	r3, [pc, #672]	@ (8015d4c <UART_SetConfig+0x678>)
 8015aac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015aae:	f003 0307 	and.w	r3, r3, #7
 8015ab2:	2b05      	cmp	r3, #5
 8015ab4:	d826      	bhi.n	8015b04 <UART_SetConfig+0x430>
 8015ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8015abc <UART_SetConfig+0x3e8>)
 8015ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015abc:	08015ad5 	.word	0x08015ad5
 8015ac0:	08015add 	.word	0x08015add
 8015ac4:	08015ae5 	.word	0x08015ae5
 8015ac8:	08015aed 	.word	0x08015aed
 8015acc:	08015af5 	.word	0x08015af5
 8015ad0:	08015afd 	.word	0x08015afd
 8015ad4:	2300      	movs	r3, #0
 8015ad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015ada:	e1b2      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015adc:	2304      	movs	r3, #4
 8015ade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015ae2:	e1ae      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015ae4:	2308      	movs	r3, #8
 8015ae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015aea:	e1aa      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015aec:	2310      	movs	r3, #16
 8015aee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015af2:	e1a6      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015af4:	2320      	movs	r3, #32
 8015af6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015afa:	e1a2      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015afc:	2340      	movs	r3, #64	@ 0x40
 8015afe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015b02:	e19e      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015b04:	2380      	movs	r3, #128	@ 0x80
 8015b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015b0a:	e19a      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015b0c:	697b      	ldr	r3, [r7, #20]
 8015b0e:	681b      	ldr	r3, [r3, #0]
 8015b10:	4a90      	ldr	r2, [pc, #576]	@ (8015d54 <UART_SetConfig+0x680>)
 8015b12:	4293      	cmp	r3, r2
 8015b14:	d130      	bne.n	8015b78 <UART_SetConfig+0x4a4>
 8015b16:	4b8d      	ldr	r3, [pc, #564]	@ (8015d4c <UART_SetConfig+0x678>)
 8015b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015b1a:	f003 0307 	and.w	r3, r3, #7
 8015b1e:	2b05      	cmp	r3, #5
 8015b20:	d826      	bhi.n	8015b70 <UART_SetConfig+0x49c>
 8015b22:	a201      	add	r2, pc, #4	@ (adr r2, 8015b28 <UART_SetConfig+0x454>)
 8015b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015b28:	08015b41 	.word	0x08015b41
 8015b2c:	08015b49 	.word	0x08015b49
 8015b30:	08015b51 	.word	0x08015b51
 8015b34:	08015b59 	.word	0x08015b59
 8015b38:	08015b61 	.word	0x08015b61
 8015b3c:	08015b69 	.word	0x08015b69
 8015b40:	2300      	movs	r3, #0
 8015b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015b46:	e17c      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015b48:	2304      	movs	r3, #4
 8015b4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015b4e:	e178      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015b50:	2308      	movs	r3, #8
 8015b52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015b56:	e174      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015b58:	2310      	movs	r3, #16
 8015b5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015b5e:	e170      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015b60:	2320      	movs	r3, #32
 8015b62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015b66:	e16c      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015b68:	2340      	movs	r3, #64	@ 0x40
 8015b6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015b6e:	e168      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015b70:	2380      	movs	r3, #128	@ 0x80
 8015b72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015b76:	e164      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015b78:	697b      	ldr	r3, [r7, #20]
 8015b7a:	681b      	ldr	r3, [r3, #0]
 8015b7c:	4a76      	ldr	r2, [pc, #472]	@ (8015d58 <UART_SetConfig+0x684>)
 8015b7e:	4293      	cmp	r3, r2
 8015b80:	d130      	bne.n	8015be4 <UART_SetConfig+0x510>
 8015b82:	4b72      	ldr	r3, [pc, #456]	@ (8015d4c <UART_SetConfig+0x678>)
 8015b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015b86:	f003 0307 	and.w	r3, r3, #7
 8015b8a:	2b05      	cmp	r3, #5
 8015b8c:	d826      	bhi.n	8015bdc <UART_SetConfig+0x508>
 8015b8e:	a201      	add	r2, pc, #4	@ (adr r2, 8015b94 <UART_SetConfig+0x4c0>)
 8015b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015b94:	08015bad 	.word	0x08015bad
 8015b98:	08015bb5 	.word	0x08015bb5
 8015b9c:	08015bbd 	.word	0x08015bbd
 8015ba0:	08015bc5 	.word	0x08015bc5
 8015ba4:	08015bcd 	.word	0x08015bcd
 8015ba8:	08015bd5 	.word	0x08015bd5
 8015bac:	2300      	movs	r3, #0
 8015bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015bb2:	e146      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015bb4:	2304      	movs	r3, #4
 8015bb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015bba:	e142      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015bbc:	2308      	movs	r3, #8
 8015bbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015bc2:	e13e      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015bc4:	2310      	movs	r3, #16
 8015bc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015bca:	e13a      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015bcc:	2320      	movs	r3, #32
 8015bce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015bd2:	e136      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015bd4:	2340      	movs	r3, #64	@ 0x40
 8015bd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015bda:	e132      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015bdc:	2380      	movs	r3, #128	@ 0x80
 8015bde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015be2:	e12e      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015be4:	697b      	ldr	r3, [r7, #20]
 8015be6:	681b      	ldr	r3, [r3, #0]
 8015be8:	4a5c      	ldr	r2, [pc, #368]	@ (8015d5c <UART_SetConfig+0x688>)
 8015bea:	4293      	cmp	r3, r2
 8015bec:	d176      	bne.n	8015cdc <UART_SetConfig+0x608>
 8015bee:	4b57      	ldr	r3, [pc, #348]	@ (8015d4c <UART_SetConfig+0x678>)
 8015bf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015bf2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8015bf6:	2b28      	cmp	r3, #40	@ 0x28
 8015bf8:	d86c      	bhi.n	8015cd4 <UART_SetConfig+0x600>
 8015bfa:	a201      	add	r2, pc, #4	@ (adr r2, 8015c00 <UART_SetConfig+0x52c>)
 8015bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015c00:	08015ca5 	.word	0x08015ca5
 8015c04:	08015cd5 	.word	0x08015cd5
 8015c08:	08015cd5 	.word	0x08015cd5
 8015c0c:	08015cd5 	.word	0x08015cd5
 8015c10:	08015cd5 	.word	0x08015cd5
 8015c14:	08015cd5 	.word	0x08015cd5
 8015c18:	08015cd5 	.word	0x08015cd5
 8015c1c:	08015cd5 	.word	0x08015cd5
 8015c20:	08015cad 	.word	0x08015cad
 8015c24:	08015cd5 	.word	0x08015cd5
 8015c28:	08015cd5 	.word	0x08015cd5
 8015c2c:	08015cd5 	.word	0x08015cd5
 8015c30:	08015cd5 	.word	0x08015cd5
 8015c34:	08015cd5 	.word	0x08015cd5
 8015c38:	08015cd5 	.word	0x08015cd5
 8015c3c:	08015cd5 	.word	0x08015cd5
 8015c40:	08015cb5 	.word	0x08015cb5
 8015c44:	08015cd5 	.word	0x08015cd5
 8015c48:	08015cd5 	.word	0x08015cd5
 8015c4c:	08015cd5 	.word	0x08015cd5
 8015c50:	08015cd5 	.word	0x08015cd5
 8015c54:	08015cd5 	.word	0x08015cd5
 8015c58:	08015cd5 	.word	0x08015cd5
 8015c5c:	08015cd5 	.word	0x08015cd5
 8015c60:	08015cbd 	.word	0x08015cbd
 8015c64:	08015cd5 	.word	0x08015cd5
 8015c68:	08015cd5 	.word	0x08015cd5
 8015c6c:	08015cd5 	.word	0x08015cd5
 8015c70:	08015cd5 	.word	0x08015cd5
 8015c74:	08015cd5 	.word	0x08015cd5
 8015c78:	08015cd5 	.word	0x08015cd5
 8015c7c:	08015cd5 	.word	0x08015cd5
 8015c80:	08015cc5 	.word	0x08015cc5
 8015c84:	08015cd5 	.word	0x08015cd5
 8015c88:	08015cd5 	.word	0x08015cd5
 8015c8c:	08015cd5 	.word	0x08015cd5
 8015c90:	08015cd5 	.word	0x08015cd5
 8015c94:	08015cd5 	.word	0x08015cd5
 8015c98:	08015cd5 	.word	0x08015cd5
 8015c9c:	08015cd5 	.word	0x08015cd5
 8015ca0:	08015ccd 	.word	0x08015ccd
 8015ca4:	2301      	movs	r3, #1
 8015ca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015caa:	e0ca      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015cac:	2304      	movs	r3, #4
 8015cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015cb2:	e0c6      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015cb4:	2308      	movs	r3, #8
 8015cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015cba:	e0c2      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015cbc:	2310      	movs	r3, #16
 8015cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015cc2:	e0be      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015cc4:	2320      	movs	r3, #32
 8015cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015cca:	e0ba      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015ccc:	2340      	movs	r3, #64	@ 0x40
 8015cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015cd2:	e0b6      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015cd4:	2380      	movs	r3, #128	@ 0x80
 8015cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015cda:	e0b2      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015cdc:	697b      	ldr	r3, [r7, #20]
 8015cde:	681b      	ldr	r3, [r3, #0]
 8015ce0:	4a1f      	ldr	r2, [pc, #124]	@ (8015d60 <UART_SetConfig+0x68c>)
 8015ce2:	4293      	cmp	r3, r2
 8015ce4:	d13e      	bne.n	8015d64 <UART_SetConfig+0x690>
 8015ce6:	4b19      	ldr	r3, [pc, #100]	@ (8015d4c <UART_SetConfig+0x678>)
 8015ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015cea:	f003 0307 	and.w	r3, r3, #7
 8015cee:	2b05      	cmp	r3, #5
 8015cf0:	d826      	bhi.n	8015d40 <UART_SetConfig+0x66c>
 8015cf2:	a201      	add	r2, pc, #4	@ (adr r2, 8015cf8 <UART_SetConfig+0x624>)
 8015cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015cf8:	08015d11 	.word	0x08015d11
 8015cfc:	08015d19 	.word	0x08015d19
 8015d00:	08015d21 	.word	0x08015d21
 8015d04:	08015d29 	.word	0x08015d29
 8015d08:	08015d31 	.word	0x08015d31
 8015d0c:	08015d39 	.word	0x08015d39
 8015d10:	2300      	movs	r3, #0
 8015d12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015d16:	e094      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015d18:	2304      	movs	r3, #4
 8015d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015d1e:	e090      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015d20:	2308      	movs	r3, #8
 8015d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015d26:	e08c      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015d28:	2310      	movs	r3, #16
 8015d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015d2e:	e088      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015d30:	2320      	movs	r3, #32
 8015d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015d36:	e084      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015d38:	2340      	movs	r3, #64	@ 0x40
 8015d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015d3e:	e080      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015d40:	2380      	movs	r3, #128	@ 0x80
 8015d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015d46:	e07c      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015d48:	40004400 	.word	0x40004400
 8015d4c:	58024400 	.word	0x58024400
 8015d50:	40004800 	.word	0x40004800
 8015d54:	40004c00 	.word	0x40004c00
 8015d58:	40005000 	.word	0x40005000
 8015d5c:	40011400 	.word	0x40011400
 8015d60:	40007800 	.word	0x40007800
 8015d64:	697b      	ldr	r3, [r7, #20]
 8015d66:	681b      	ldr	r3, [r3, #0]
 8015d68:	4aae      	ldr	r2, [pc, #696]	@ (8016024 <UART_SetConfig+0x950>)
 8015d6a:	4293      	cmp	r3, r2
 8015d6c:	d130      	bne.n	8015dd0 <UART_SetConfig+0x6fc>
 8015d6e:	4bae      	ldr	r3, [pc, #696]	@ (8016028 <UART_SetConfig+0x954>)
 8015d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015d72:	f003 0307 	and.w	r3, r3, #7
 8015d76:	2b05      	cmp	r3, #5
 8015d78:	d826      	bhi.n	8015dc8 <UART_SetConfig+0x6f4>
 8015d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8015d80 <UART_SetConfig+0x6ac>)
 8015d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015d80:	08015d99 	.word	0x08015d99
 8015d84:	08015da1 	.word	0x08015da1
 8015d88:	08015da9 	.word	0x08015da9
 8015d8c:	08015db1 	.word	0x08015db1
 8015d90:	08015db9 	.word	0x08015db9
 8015d94:	08015dc1 	.word	0x08015dc1
 8015d98:	2300      	movs	r3, #0
 8015d9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015d9e:	e050      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015da0:	2304      	movs	r3, #4
 8015da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015da6:	e04c      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015da8:	2308      	movs	r3, #8
 8015daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015dae:	e048      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015db0:	2310      	movs	r3, #16
 8015db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015db6:	e044      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015db8:	2320      	movs	r3, #32
 8015dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015dbe:	e040      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015dc0:	2340      	movs	r3, #64	@ 0x40
 8015dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015dc6:	e03c      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015dc8:	2380      	movs	r3, #128	@ 0x80
 8015dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015dce:	e038      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015dd0:	697b      	ldr	r3, [r7, #20]
 8015dd2:	681b      	ldr	r3, [r3, #0]
 8015dd4:	4a95      	ldr	r2, [pc, #596]	@ (801602c <UART_SetConfig+0x958>)
 8015dd6:	4293      	cmp	r3, r2
 8015dd8:	d130      	bne.n	8015e3c <UART_SetConfig+0x768>
 8015dda:	4b93      	ldr	r3, [pc, #588]	@ (8016028 <UART_SetConfig+0x954>)
 8015ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015dde:	f003 0307 	and.w	r3, r3, #7
 8015de2:	2b05      	cmp	r3, #5
 8015de4:	d826      	bhi.n	8015e34 <UART_SetConfig+0x760>
 8015de6:	a201      	add	r2, pc, #4	@ (adr r2, 8015dec <UART_SetConfig+0x718>)
 8015de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015dec:	08015e05 	.word	0x08015e05
 8015df0:	08015e0d 	.word	0x08015e0d
 8015df4:	08015e15 	.word	0x08015e15
 8015df8:	08015e1d 	.word	0x08015e1d
 8015dfc:	08015e25 	.word	0x08015e25
 8015e00:	08015e2d 	.word	0x08015e2d
 8015e04:	2302      	movs	r3, #2
 8015e06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015e0a:	e01a      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015e0c:	2304      	movs	r3, #4
 8015e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015e12:	e016      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015e14:	2308      	movs	r3, #8
 8015e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015e1a:	e012      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015e1c:	2310      	movs	r3, #16
 8015e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015e22:	e00e      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015e24:	2320      	movs	r3, #32
 8015e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015e2a:	e00a      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015e2c:	2340      	movs	r3, #64	@ 0x40
 8015e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015e32:	e006      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015e34:	2380      	movs	r3, #128	@ 0x80
 8015e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8015e3a:	e002      	b.n	8015e42 <UART_SetConfig+0x76e>
 8015e3c:	2380      	movs	r3, #128	@ 0x80
 8015e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8015e42:	697b      	ldr	r3, [r7, #20]
 8015e44:	681b      	ldr	r3, [r3, #0]
 8015e46:	4a79      	ldr	r2, [pc, #484]	@ (801602c <UART_SetConfig+0x958>)
 8015e48:	4293      	cmp	r3, r2
 8015e4a:	f040 80f7 	bne.w	801603c <UART_SetConfig+0x968>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8015e4e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8015e52:	2b20      	cmp	r3, #32
 8015e54:	dc46      	bgt.n	8015ee4 <UART_SetConfig+0x810>
 8015e56:	2b02      	cmp	r3, #2
 8015e58:	db75      	blt.n	8015f46 <UART_SetConfig+0x872>
 8015e5a:	3b02      	subs	r3, #2
 8015e5c:	2b1e      	cmp	r3, #30
 8015e5e:	d872      	bhi.n	8015f46 <UART_SetConfig+0x872>
 8015e60:	a201      	add	r2, pc, #4	@ (adr r2, 8015e68 <UART_SetConfig+0x794>)
 8015e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015e66:	bf00      	nop
 8015e68:	08015eeb 	.word	0x08015eeb
 8015e6c:	08015f47 	.word	0x08015f47
 8015e70:	08015ef3 	.word	0x08015ef3
 8015e74:	08015f47 	.word	0x08015f47
 8015e78:	08015f47 	.word	0x08015f47
 8015e7c:	08015f47 	.word	0x08015f47
 8015e80:	08015f03 	.word	0x08015f03
 8015e84:	08015f47 	.word	0x08015f47
 8015e88:	08015f47 	.word	0x08015f47
 8015e8c:	08015f47 	.word	0x08015f47
 8015e90:	08015f47 	.word	0x08015f47
 8015e94:	08015f47 	.word	0x08015f47
 8015e98:	08015f47 	.word	0x08015f47
 8015e9c:	08015f47 	.word	0x08015f47
 8015ea0:	08015f13 	.word	0x08015f13
 8015ea4:	08015f47 	.word	0x08015f47
 8015ea8:	08015f47 	.word	0x08015f47
 8015eac:	08015f47 	.word	0x08015f47
 8015eb0:	08015f47 	.word	0x08015f47
 8015eb4:	08015f47 	.word	0x08015f47
 8015eb8:	08015f47 	.word	0x08015f47
 8015ebc:	08015f47 	.word	0x08015f47
 8015ec0:	08015f47 	.word	0x08015f47
 8015ec4:	08015f47 	.word	0x08015f47
 8015ec8:	08015f47 	.word	0x08015f47
 8015ecc:	08015f47 	.word	0x08015f47
 8015ed0:	08015f47 	.word	0x08015f47
 8015ed4:	08015f47 	.word	0x08015f47
 8015ed8:	08015f47 	.word	0x08015f47
 8015edc:	08015f47 	.word	0x08015f47
 8015ee0:	08015f39 	.word	0x08015f39
 8015ee4:	2b40      	cmp	r3, #64	@ 0x40
 8015ee6:	d02a      	beq.n	8015f3e <UART_SetConfig+0x86a>
 8015ee8:	e02d      	b.n	8015f46 <UART_SetConfig+0x872>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8015eea:	f7fb fa15 	bl	8011318 <HAL_RCCEx_GetD3PCLK1Freq>
 8015eee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8015ef0:	e02f      	b.n	8015f52 <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8015ef2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8015ef6:	4618      	mov	r0, r3
 8015ef8:	f7fb fa24 	bl	8011344 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8015efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8015f00:	e027      	b.n	8015f52 <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8015f02:	f107 0318 	add.w	r3, r7, #24
 8015f06:	4618      	mov	r0, r3
 8015f08:	f7fb fb70 	bl	80115ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8015f0c:	69fb      	ldr	r3, [r7, #28]
 8015f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8015f10:	e01f      	b.n	8015f52 <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8015f12:	4b45      	ldr	r3, [pc, #276]	@ (8016028 <UART_SetConfig+0x954>)
 8015f14:	681b      	ldr	r3, [r3, #0]
 8015f16:	f003 0320 	and.w	r3, r3, #32
 8015f1a:	2b00      	cmp	r3, #0
 8015f1c:	d009      	beq.n	8015f32 <UART_SetConfig+0x85e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8015f1e:	4b42      	ldr	r3, [pc, #264]	@ (8016028 <UART_SetConfig+0x954>)
 8015f20:	681b      	ldr	r3, [r3, #0]
 8015f22:	08db      	lsrs	r3, r3, #3
 8015f24:	f003 0303 	and.w	r3, r3, #3
 8015f28:	4a41      	ldr	r2, [pc, #260]	@ (8016030 <UART_SetConfig+0x95c>)
 8015f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8015f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8015f30:	e00f      	b.n	8015f52 <UART_SetConfig+0x87e>
          pclk = (uint32_t) HSI_VALUE;
 8015f32:	4b3f      	ldr	r3, [pc, #252]	@ (8016030 <UART_SetConfig+0x95c>)
 8015f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8015f36:	e00c      	b.n	8015f52 <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8015f38:	4b3e      	ldr	r3, [pc, #248]	@ (8016034 <UART_SetConfig+0x960>)
 8015f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8015f3c:	e009      	b.n	8015f52 <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015f3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8015f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8015f44:	e005      	b.n	8015f52 <UART_SetConfig+0x87e>
      default:
        pclk = 0U;
 8015f46:	2300      	movs	r3, #0
 8015f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8015f4a:	2301      	movs	r3, #1
 8015f4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8015f50:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8015f52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015f54:	2b00      	cmp	r3, #0
 8015f56:	f000 81e3 	beq.w	8016320 <UART_SetConfig+0xc4c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8015f5a:	697b      	ldr	r3, [r7, #20]
 8015f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015f5e:	4a36      	ldr	r2, [pc, #216]	@ (8016038 <UART_SetConfig+0x964>)
 8015f60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015f64:	461a      	mov	r2, r3
 8015f66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015f68:	fbb3 f3f2 	udiv	r3, r3, r2
 8015f6c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8015f6e:	697b      	ldr	r3, [r7, #20]
 8015f70:	685a      	ldr	r2, [r3, #4]
 8015f72:	4613      	mov	r3, r2
 8015f74:	005b      	lsls	r3, r3, #1
 8015f76:	4413      	add	r3, r2
 8015f78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015f7a:	429a      	cmp	r2, r3
 8015f7c:	d305      	bcc.n	8015f8a <UART_SetConfig+0x8b6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8015f7e:	697b      	ldr	r3, [r7, #20]
 8015f80:	685b      	ldr	r3, [r3, #4]
 8015f82:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8015f84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015f86:	429a      	cmp	r2, r3
 8015f88:	d903      	bls.n	8015f92 <UART_SetConfig+0x8be>
      {
        ret = HAL_ERROR;
 8015f8a:	2301      	movs	r3, #1
 8015f8c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8015f90:	e1c6      	b.n	8016320 <UART_SetConfig+0xc4c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015f92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015f94:	2200      	movs	r2, #0
 8015f96:	60bb      	str	r3, [r7, #8]
 8015f98:	60fa      	str	r2, [r7, #12]
 8015f9a:	697b      	ldr	r3, [r7, #20]
 8015f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015f9e:	4a26      	ldr	r2, [pc, #152]	@ (8016038 <UART_SetConfig+0x964>)
 8015fa0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015fa4:	b29b      	uxth	r3, r3
 8015fa6:	2200      	movs	r2, #0
 8015fa8:	603b      	str	r3, [r7, #0]
 8015faa:	607a      	str	r2, [r7, #4]
 8015fac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015fb0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8015fb4:	f7ea f9ec 	bl	8000390 <__aeabi_uldivmod>
 8015fb8:	4602      	mov	r2, r0
 8015fba:	460b      	mov	r3, r1
 8015fbc:	4610      	mov	r0, r2
 8015fbe:	4619      	mov	r1, r3
 8015fc0:	f04f 0200 	mov.w	r2, #0
 8015fc4:	f04f 0300 	mov.w	r3, #0
 8015fc8:	020b      	lsls	r3, r1, #8
 8015fca:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8015fce:	0202      	lsls	r2, r0, #8
 8015fd0:	6979      	ldr	r1, [r7, #20]
 8015fd2:	6849      	ldr	r1, [r1, #4]
 8015fd4:	0849      	lsrs	r1, r1, #1
 8015fd6:	2000      	movs	r0, #0
 8015fd8:	460c      	mov	r4, r1
 8015fda:	4605      	mov	r5, r0
 8015fdc:	eb12 0804 	adds.w	r8, r2, r4
 8015fe0:	eb43 0905 	adc.w	r9, r3, r5
 8015fe4:	697b      	ldr	r3, [r7, #20]
 8015fe6:	685b      	ldr	r3, [r3, #4]
 8015fe8:	2200      	movs	r2, #0
 8015fea:	469a      	mov	sl, r3
 8015fec:	4693      	mov	fp, r2
 8015fee:	4652      	mov	r2, sl
 8015ff0:	465b      	mov	r3, fp
 8015ff2:	4640      	mov	r0, r8
 8015ff4:	4649      	mov	r1, r9
 8015ff6:	f7ea f9cb 	bl	8000390 <__aeabi_uldivmod>
 8015ffa:	4602      	mov	r2, r0
 8015ffc:	460b      	mov	r3, r1
 8015ffe:	4613      	mov	r3, r2
 8016000:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8016002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016004:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8016008:	d308      	bcc.n	801601c <UART_SetConfig+0x948>
 801600a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801600c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8016010:	d204      	bcs.n	801601c <UART_SetConfig+0x948>
        {
          huart->Instance->BRR = usartdiv;
 8016012:	697b      	ldr	r3, [r7, #20]
 8016014:	681b      	ldr	r3, [r3, #0]
 8016016:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016018:	60da      	str	r2, [r3, #12]
 801601a:	e181      	b.n	8016320 <UART_SetConfig+0xc4c>
        }
        else
        {
          ret = HAL_ERROR;
 801601c:	2301      	movs	r3, #1
 801601e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8016022:	e17d      	b.n	8016320 <UART_SetConfig+0xc4c>
 8016024:	40007c00 	.word	0x40007c00
 8016028:	58024400 	.word	0x58024400
 801602c:	58000c00 	.word	0x58000c00
 8016030:	03d09000 	.word	0x03d09000
 8016034:	003d0900 	.word	0x003d0900
 8016038:	0801ed7c 	.word	0x0801ed7c
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801603c:	697b      	ldr	r3, [r7, #20]
 801603e:	69db      	ldr	r3, [r3, #28]
 8016040:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8016044:	f040 80be 	bne.w	80161c4 <UART_SetConfig+0xaf0>
  {
    switch (clocksource)
 8016048:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801604c:	2b20      	cmp	r3, #32
 801604e:	dc49      	bgt.n	80160e4 <UART_SetConfig+0xa10>
 8016050:	2b00      	cmp	r3, #0
 8016052:	db7c      	blt.n	801614e <UART_SetConfig+0xa7a>
 8016054:	2b20      	cmp	r3, #32
 8016056:	d87a      	bhi.n	801614e <UART_SetConfig+0xa7a>
 8016058:	a201      	add	r2, pc, #4	@ (adr r2, 8016060 <UART_SetConfig+0x98c>)
 801605a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801605e:	bf00      	nop
 8016060:	080160eb 	.word	0x080160eb
 8016064:	080160f3 	.word	0x080160f3
 8016068:	0801614f 	.word	0x0801614f
 801606c:	0801614f 	.word	0x0801614f
 8016070:	080160fb 	.word	0x080160fb
 8016074:	0801614f 	.word	0x0801614f
 8016078:	0801614f 	.word	0x0801614f
 801607c:	0801614f 	.word	0x0801614f
 8016080:	0801610b 	.word	0x0801610b
 8016084:	0801614f 	.word	0x0801614f
 8016088:	0801614f 	.word	0x0801614f
 801608c:	0801614f 	.word	0x0801614f
 8016090:	0801614f 	.word	0x0801614f
 8016094:	0801614f 	.word	0x0801614f
 8016098:	0801614f 	.word	0x0801614f
 801609c:	0801614f 	.word	0x0801614f
 80160a0:	0801611b 	.word	0x0801611b
 80160a4:	0801614f 	.word	0x0801614f
 80160a8:	0801614f 	.word	0x0801614f
 80160ac:	0801614f 	.word	0x0801614f
 80160b0:	0801614f 	.word	0x0801614f
 80160b4:	0801614f 	.word	0x0801614f
 80160b8:	0801614f 	.word	0x0801614f
 80160bc:	0801614f 	.word	0x0801614f
 80160c0:	0801614f 	.word	0x0801614f
 80160c4:	0801614f 	.word	0x0801614f
 80160c8:	0801614f 	.word	0x0801614f
 80160cc:	0801614f 	.word	0x0801614f
 80160d0:	0801614f 	.word	0x0801614f
 80160d4:	0801614f 	.word	0x0801614f
 80160d8:	0801614f 	.word	0x0801614f
 80160dc:	0801614f 	.word	0x0801614f
 80160e0:	08016141 	.word	0x08016141
 80160e4:	2b40      	cmp	r3, #64	@ 0x40
 80160e6:	d02e      	beq.n	8016146 <UART_SetConfig+0xa72>
 80160e8:	e031      	b.n	801614e <UART_SetConfig+0xa7a>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80160ea:	f7f8 fdf7 	bl	800ecdc <HAL_RCC_GetPCLK1Freq>
 80160ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80160f0:	e033      	b.n	801615a <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80160f2:	f7f8 fe09 	bl	800ed08 <HAL_RCC_GetPCLK2Freq>
 80160f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80160f8:	e02f      	b.n	801615a <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80160fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80160fe:	4618      	mov	r0, r3
 8016100:	f7fb f920 	bl	8011344 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8016104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016106:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016108:	e027      	b.n	801615a <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801610a:	f107 0318 	add.w	r3, r7, #24
 801610e:	4618      	mov	r0, r3
 8016110:	f7fb fa6c 	bl	80115ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8016114:	69fb      	ldr	r3, [r7, #28]
 8016116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016118:	e01f      	b.n	801615a <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801611a:	4b8c      	ldr	r3, [pc, #560]	@ (801634c <UART_SetConfig+0xc78>)
 801611c:	681b      	ldr	r3, [r3, #0]
 801611e:	f003 0320 	and.w	r3, r3, #32
 8016122:	2b00      	cmp	r3, #0
 8016124:	d009      	beq.n	801613a <UART_SetConfig+0xa66>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8016126:	4b89      	ldr	r3, [pc, #548]	@ (801634c <UART_SetConfig+0xc78>)
 8016128:	681b      	ldr	r3, [r3, #0]
 801612a:	08db      	lsrs	r3, r3, #3
 801612c:	f003 0303 	and.w	r3, r3, #3
 8016130:	4a87      	ldr	r2, [pc, #540]	@ (8016350 <UART_SetConfig+0xc7c>)
 8016132:	fa22 f303 	lsr.w	r3, r2, r3
 8016136:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8016138:	e00f      	b.n	801615a <UART_SetConfig+0xa86>
          pclk = (uint32_t) HSI_VALUE;
 801613a:	4b85      	ldr	r3, [pc, #532]	@ (8016350 <UART_SetConfig+0xc7c>)
 801613c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801613e:	e00c      	b.n	801615a <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8016140:	4b84      	ldr	r3, [pc, #528]	@ (8016354 <UART_SetConfig+0xc80>)
 8016142:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016144:	e009      	b.n	801615a <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8016146:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801614a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801614c:	e005      	b.n	801615a <UART_SetConfig+0xa86>
      default:
        pclk = 0U;
 801614e:	2300      	movs	r3, #0
 8016150:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8016152:	2301      	movs	r3, #1
 8016154:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8016158:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801615a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801615c:	2b00      	cmp	r3, #0
 801615e:	f000 80df 	beq.w	8016320 <UART_SetConfig+0xc4c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8016162:	697b      	ldr	r3, [r7, #20]
 8016164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016166:	4a7c      	ldr	r2, [pc, #496]	@ (8016358 <UART_SetConfig+0xc84>)
 8016168:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801616c:	461a      	mov	r2, r3
 801616e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016170:	fbb3 f3f2 	udiv	r3, r3, r2
 8016174:	005a      	lsls	r2, r3, #1
 8016176:	697b      	ldr	r3, [r7, #20]
 8016178:	685b      	ldr	r3, [r3, #4]
 801617a:	085b      	lsrs	r3, r3, #1
 801617c:	441a      	add	r2, r3
 801617e:	697b      	ldr	r3, [r7, #20]
 8016180:	685b      	ldr	r3, [r3, #4]
 8016182:	fbb2 f3f3 	udiv	r3, r2, r3
 8016186:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8016188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801618a:	2b0f      	cmp	r3, #15
 801618c:	d916      	bls.n	80161bc <UART_SetConfig+0xae8>
 801618e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016190:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016194:	d212      	bcs.n	80161bc <UART_SetConfig+0xae8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8016196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016198:	b29b      	uxth	r3, r3
 801619a:	f023 030f 	bic.w	r3, r3, #15
 801619e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80161a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161a2:	085b      	lsrs	r3, r3, #1
 80161a4:	b29b      	uxth	r3, r3
 80161a6:	f003 0307 	and.w	r3, r3, #7
 80161aa:	b29a      	uxth	r2, r3
 80161ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80161ae:	4313      	orrs	r3, r2
 80161b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80161b2:	697b      	ldr	r3, [r7, #20]
 80161b4:	681b      	ldr	r3, [r3, #0]
 80161b6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80161b8:	60da      	str	r2, [r3, #12]
 80161ba:	e0b1      	b.n	8016320 <UART_SetConfig+0xc4c>
      }
      else
      {
        ret = HAL_ERROR;
 80161bc:	2301      	movs	r3, #1
 80161be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80161c2:	e0ad      	b.n	8016320 <UART_SetConfig+0xc4c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80161c4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80161c8:	2b20      	cmp	r3, #32
 80161ca:	dc49      	bgt.n	8016260 <UART_SetConfig+0xb8c>
 80161cc:	2b00      	cmp	r3, #0
 80161ce:	db7c      	blt.n	80162ca <UART_SetConfig+0xbf6>
 80161d0:	2b20      	cmp	r3, #32
 80161d2:	d87a      	bhi.n	80162ca <UART_SetConfig+0xbf6>
 80161d4:	a201      	add	r2, pc, #4	@ (adr r2, 80161dc <UART_SetConfig+0xb08>)
 80161d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80161da:	bf00      	nop
 80161dc:	08016267 	.word	0x08016267
 80161e0:	0801626f 	.word	0x0801626f
 80161e4:	080162cb 	.word	0x080162cb
 80161e8:	080162cb 	.word	0x080162cb
 80161ec:	08016277 	.word	0x08016277
 80161f0:	080162cb 	.word	0x080162cb
 80161f4:	080162cb 	.word	0x080162cb
 80161f8:	080162cb 	.word	0x080162cb
 80161fc:	08016287 	.word	0x08016287
 8016200:	080162cb 	.word	0x080162cb
 8016204:	080162cb 	.word	0x080162cb
 8016208:	080162cb 	.word	0x080162cb
 801620c:	080162cb 	.word	0x080162cb
 8016210:	080162cb 	.word	0x080162cb
 8016214:	080162cb 	.word	0x080162cb
 8016218:	080162cb 	.word	0x080162cb
 801621c:	08016297 	.word	0x08016297
 8016220:	080162cb 	.word	0x080162cb
 8016224:	080162cb 	.word	0x080162cb
 8016228:	080162cb 	.word	0x080162cb
 801622c:	080162cb 	.word	0x080162cb
 8016230:	080162cb 	.word	0x080162cb
 8016234:	080162cb 	.word	0x080162cb
 8016238:	080162cb 	.word	0x080162cb
 801623c:	080162cb 	.word	0x080162cb
 8016240:	080162cb 	.word	0x080162cb
 8016244:	080162cb 	.word	0x080162cb
 8016248:	080162cb 	.word	0x080162cb
 801624c:	080162cb 	.word	0x080162cb
 8016250:	080162cb 	.word	0x080162cb
 8016254:	080162cb 	.word	0x080162cb
 8016258:	080162cb 	.word	0x080162cb
 801625c:	080162bd 	.word	0x080162bd
 8016260:	2b40      	cmp	r3, #64	@ 0x40
 8016262:	d02e      	beq.n	80162c2 <UART_SetConfig+0xbee>
 8016264:	e031      	b.n	80162ca <UART_SetConfig+0xbf6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8016266:	f7f8 fd39 	bl	800ecdc <HAL_RCC_GetPCLK1Freq>
 801626a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801626c:	e033      	b.n	80162d6 <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801626e:	f7f8 fd4b 	bl	800ed08 <HAL_RCC_GetPCLK2Freq>
 8016272:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8016274:	e02f      	b.n	80162d6 <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016276:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801627a:	4618      	mov	r0, r3
 801627c:	f7fb f862 	bl	8011344 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8016280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016282:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016284:	e027      	b.n	80162d6 <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016286:	f107 0318 	add.w	r3, r7, #24
 801628a:	4618      	mov	r0, r3
 801628c:	f7fb f9ae 	bl	80115ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8016290:	69fb      	ldr	r3, [r7, #28]
 8016292:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016294:	e01f      	b.n	80162d6 <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8016296:	4b2d      	ldr	r3, [pc, #180]	@ (801634c <UART_SetConfig+0xc78>)
 8016298:	681b      	ldr	r3, [r3, #0]
 801629a:	f003 0320 	and.w	r3, r3, #32
 801629e:	2b00      	cmp	r3, #0
 80162a0:	d009      	beq.n	80162b6 <UART_SetConfig+0xbe2>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80162a2:	4b2a      	ldr	r3, [pc, #168]	@ (801634c <UART_SetConfig+0xc78>)
 80162a4:	681b      	ldr	r3, [r3, #0]
 80162a6:	08db      	lsrs	r3, r3, #3
 80162a8:	f003 0303 	and.w	r3, r3, #3
 80162ac:	4a28      	ldr	r2, [pc, #160]	@ (8016350 <UART_SetConfig+0xc7c>)
 80162ae:	fa22 f303 	lsr.w	r3, r2, r3
 80162b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80162b4:	e00f      	b.n	80162d6 <UART_SetConfig+0xc02>
          pclk = (uint32_t) HSI_VALUE;
 80162b6:	4b26      	ldr	r3, [pc, #152]	@ (8016350 <UART_SetConfig+0xc7c>)
 80162b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80162ba:	e00c      	b.n	80162d6 <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80162bc:	4b25      	ldr	r3, [pc, #148]	@ (8016354 <UART_SetConfig+0xc80>)
 80162be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80162c0:	e009      	b.n	80162d6 <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80162c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80162c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80162c8:	e005      	b.n	80162d6 <UART_SetConfig+0xc02>
      default:
        pclk = 0U;
 80162ca:	2300      	movs	r3, #0
 80162cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80162ce:	2301      	movs	r3, #1
 80162d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80162d4:	bf00      	nop
    }

    if (pclk != 0U)
 80162d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80162d8:	2b00      	cmp	r3, #0
 80162da:	d021      	beq.n	8016320 <UART_SetConfig+0xc4c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80162dc:	697b      	ldr	r3, [r7, #20]
 80162de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80162e0:	4a1d      	ldr	r2, [pc, #116]	@ (8016358 <UART_SetConfig+0xc84>)
 80162e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80162e6:	461a      	mov	r2, r3
 80162e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80162ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80162ee:	697b      	ldr	r3, [r7, #20]
 80162f0:	685b      	ldr	r3, [r3, #4]
 80162f2:	085b      	lsrs	r3, r3, #1
 80162f4:	441a      	add	r2, r3
 80162f6:	697b      	ldr	r3, [r7, #20]
 80162f8:	685b      	ldr	r3, [r3, #4]
 80162fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80162fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8016300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016302:	2b0f      	cmp	r3, #15
 8016304:	d909      	bls.n	801631a <UART_SetConfig+0xc46>
 8016306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016308:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801630c:	d205      	bcs.n	801631a <UART_SetConfig+0xc46>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801630e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016310:	b29a      	uxth	r2, r3
 8016312:	697b      	ldr	r3, [r7, #20]
 8016314:	681b      	ldr	r3, [r3, #0]
 8016316:	60da      	str	r2, [r3, #12]
 8016318:	e002      	b.n	8016320 <UART_SetConfig+0xc4c>
      }
      else
      {
        ret = HAL_ERROR;
 801631a:	2301      	movs	r3, #1
 801631c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8016320:	697b      	ldr	r3, [r7, #20]
 8016322:	2201      	movs	r2, #1
 8016324:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8016328:	697b      	ldr	r3, [r7, #20]
 801632a:	2201      	movs	r2, #1
 801632c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8016330:	697b      	ldr	r3, [r7, #20]
 8016332:	2200      	movs	r2, #0
 8016334:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8016336:	697b      	ldr	r3, [r7, #20]
 8016338:	2200      	movs	r2, #0
 801633a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801633c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8016340:	4618      	mov	r0, r3
 8016342:	3748      	adds	r7, #72	@ 0x48
 8016344:	46bd      	mov	sp, r7
 8016346:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801634a:	bf00      	nop
 801634c:	58024400 	.word	0x58024400
 8016350:	03d09000 	.word	0x03d09000
 8016354:	003d0900 	.word	0x003d0900
 8016358:	0801ed7c 	.word	0x0801ed7c

0801635c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801635c:	b580      	push	{r7, lr}
 801635e:	b082      	sub	sp, #8
 8016360:	af00      	add	r7, sp, #0
 8016362:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8016364:	687b      	ldr	r3, [r7, #4]
 8016366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016368:	2bff      	cmp	r3, #255	@ 0xff
 801636a:	d904      	bls.n	8016376 <UART_AdvFeatureConfig+0x1a>
 801636c:	f44f 614e 	mov.w	r1, #3296	@ 0xce0
 8016370:	4893      	ldr	r0, [pc, #588]	@ (80165c0 <UART_AdvFeatureConfig+0x264>)
 8016372:	f7ec ffd3 	bl	800331c <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8016376:	687b      	ldr	r3, [r7, #4]
 8016378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801637a:	f003 0308 	and.w	r3, r3, #8
 801637e:	2b00      	cmp	r3, #0
 8016380:	d018      	beq.n	80163b4 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8016382:	687b      	ldr	r3, [r7, #4]
 8016384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016386:	2b00      	cmp	r3, #0
 8016388:	d009      	beq.n	801639e <UART_AdvFeatureConfig+0x42>
 801638a:	687b      	ldr	r3, [r7, #4]
 801638c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801638e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8016392:	d004      	beq.n	801639e <UART_AdvFeatureConfig+0x42>
 8016394:	f640 41e5 	movw	r1, #3301	@ 0xce5
 8016398:	4889      	ldr	r0, [pc, #548]	@ (80165c0 <UART_AdvFeatureConfig+0x264>)
 801639a:	f7ec ffbf 	bl	800331c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	681b      	ldr	r3, [r3, #0]
 80163a2:	685b      	ldr	r3, [r3, #4]
 80163a4:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80163a8:	687b      	ldr	r3, [r7, #4]
 80163aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	681b      	ldr	r3, [r3, #0]
 80163b0:	430a      	orrs	r2, r1
 80163b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80163b4:	687b      	ldr	r3, [r7, #4]
 80163b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80163b8:	f003 0301 	and.w	r3, r3, #1
 80163bc:	2b00      	cmp	r3, #0
 80163be:	d018      	beq.n	80163f2 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80163c0:	687b      	ldr	r3, [r7, #4]
 80163c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80163c4:	2b00      	cmp	r3, #0
 80163c6:	d009      	beq.n	80163dc <UART_AdvFeatureConfig+0x80>
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80163cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80163d0:	d004      	beq.n	80163dc <UART_AdvFeatureConfig+0x80>
 80163d2:	f640 41ec 	movw	r1, #3308	@ 0xcec
 80163d6:	487a      	ldr	r0, [pc, #488]	@ (80165c0 <UART_AdvFeatureConfig+0x264>)
 80163d8:	f7ec ffa0 	bl	800331c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80163dc:	687b      	ldr	r3, [r7, #4]
 80163de:	681b      	ldr	r3, [r3, #0]
 80163e0:	685b      	ldr	r3, [r3, #4]
 80163e2:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80163e6:	687b      	ldr	r3, [r7, #4]
 80163e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80163ea:	687b      	ldr	r3, [r7, #4]
 80163ec:	681b      	ldr	r3, [r3, #0]
 80163ee:	430a      	orrs	r2, r1
 80163f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80163f2:	687b      	ldr	r3, [r7, #4]
 80163f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80163f6:	f003 0302 	and.w	r3, r3, #2
 80163fa:	2b00      	cmp	r3, #0
 80163fc:	d018      	beq.n	8016430 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016402:	2b00      	cmp	r3, #0
 8016404:	d009      	beq.n	801641a <UART_AdvFeatureConfig+0xbe>
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801640a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801640e:	d004      	beq.n	801641a <UART_AdvFeatureConfig+0xbe>
 8016410:	f640 41f3 	movw	r1, #3315	@ 0xcf3
 8016414:	486a      	ldr	r0, [pc, #424]	@ (80165c0 <UART_AdvFeatureConfig+0x264>)
 8016416:	f7ec ff81 	bl	800331c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	681b      	ldr	r3, [r3, #0]
 801641e:	685b      	ldr	r3, [r3, #4]
 8016420:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	681b      	ldr	r3, [r3, #0]
 801642c:	430a      	orrs	r2, r1
 801642e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016434:	f003 0304 	and.w	r3, r3, #4
 8016438:	2b00      	cmp	r3, #0
 801643a:	d018      	beq.n	801646e <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 801643c:	687b      	ldr	r3, [r7, #4]
 801643e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016440:	2b00      	cmp	r3, #0
 8016442:	d009      	beq.n	8016458 <UART_AdvFeatureConfig+0xfc>
 8016444:	687b      	ldr	r3, [r7, #4]
 8016446:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016448:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801644c:	d004      	beq.n	8016458 <UART_AdvFeatureConfig+0xfc>
 801644e:	f640 41fa 	movw	r1, #3322	@ 0xcfa
 8016452:	485b      	ldr	r0, [pc, #364]	@ (80165c0 <UART_AdvFeatureConfig+0x264>)
 8016454:	f7ec ff62 	bl	800331c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8016458:	687b      	ldr	r3, [r7, #4]
 801645a:	681b      	ldr	r3, [r3, #0]
 801645c:	685b      	ldr	r3, [r3, #4]
 801645e:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8016462:	687b      	ldr	r3, [r7, #4]
 8016464:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	681b      	ldr	r3, [r3, #0]
 801646a:	430a      	orrs	r2, r1
 801646c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801646e:	687b      	ldr	r3, [r7, #4]
 8016470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016472:	f003 0310 	and.w	r3, r3, #16
 8016476:	2b00      	cmp	r3, #0
 8016478:	d018      	beq.n	80164ac <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 801647a:	687b      	ldr	r3, [r7, #4]
 801647c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801647e:	2b00      	cmp	r3, #0
 8016480:	d009      	beq.n	8016496 <UART_AdvFeatureConfig+0x13a>
 8016482:	687b      	ldr	r3, [r7, #4]
 8016484:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016486:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801648a:	d004      	beq.n	8016496 <UART_AdvFeatureConfig+0x13a>
 801648c:	f640 5101 	movw	r1, #3329	@ 0xd01
 8016490:	484b      	ldr	r0, [pc, #300]	@ (80165c0 <UART_AdvFeatureConfig+0x264>)
 8016492:	f7ec ff43 	bl	800331c <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8016496:	687b      	ldr	r3, [r7, #4]
 8016498:	681b      	ldr	r3, [r3, #0]
 801649a:	689b      	ldr	r3, [r3, #8]
 801649c:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80164a4:	687b      	ldr	r3, [r7, #4]
 80164a6:	681b      	ldr	r3, [r3, #0]
 80164a8:	430a      	orrs	r2, r1
 80164aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80164ac:	687b      	ldr	r3, [r7, #4]
 80164ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80164b0:	f003 0320 	and.w	r3, r3, #32
 80164b4:	2b00      	cmp	r3, #0
 80164b6:	d018      	beq.n	80164ea <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 80164b8:	687b      	ldr	r3, [r7, #4]
 80164ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80164bc:	2b00      	cmp	r3, #0
 80164be:	d009      	beq.n	80164d4 <UART_AdvFeatureConfig+0x178>
 80164c0:	687b      	ldr	r3, [r7, #4]
 80164c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80164c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80164c8:	d004      	beq.n	80164d4 <UART_AdvFeatureConfig+0x178>
 80164ca:	f640 5108 	movw	r1, #3336	@ 0xd08
 80164ce:	483c      	ldr	r0, [pc, #240]	@ (80165c0 <UART_AdvFeatureConfig+0x264>)
 80164d0:	f7ec ff24 	bl	800331c <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80164d4:	687b      	ldr	r3, [r7, #4]
 80164d6:	681b      	ldr	r3, [r3, #0]
 80164d8:	689b      	ldr	r3, [r3, #8]
 80164da:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80164e2:	687b      	ldr	r3, [r7, #4]
 80164e4:	681b      	ldr	r3, [r3, #0]
 80164e6:	430a      	orrs	r2, r1
 80164e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80164ea:	687b      	ldr	r3, [r7, #4]
 80164ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80164ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80164f2:	2b00      	cmp	r3, #0
 80164f4:	f000 8081 	beq.w	80165fa <UART_AdvFeatureConfig+0x29e>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 80164f8:	687b      	ldr	r3, [r7, #4]
 80164fa:	681b      	ldr	r3, [r3, #0]
 80164fc:	4a31      	ldr	r2, [pc, #196]	@ (80165c4 <UART_AdvFeatureConfig+0x268>)
 80164fe:	4293      	cmp	r3, r2
 8016500:	d027      	beq.n	8016552 <UART_AdvFeatureConfig+0x1f6>
 8016502:	687b      	ldr	r3, [r7, #4]
 8016504:	681b      	ldr	r3, [r3, #0]
 8016506:	4a30      	ldr	r2, [pc, #192]	@ (80165c8 <UART_AdvFeatureConfig+0x26c>)
 8016508:	4293      	cmp	r3, r2
 801650a:	d022      	beq.n	8016552 <UART_AdvFeatureConfig+0x1f6>
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	681b      	ldr	r3, [r3, #0]
 8016510:	4a2e      	ldr	r2, [pc, #184]	@ (80165cc <UART_AdvFeatureConfig+0x270>)
 8016512:	4293      	cmp	r3, r2
 8016514:	d01d      	beq.n	8016552 <UART_AdvFeatureConfig+0x1f6>
 8016516:	687b      	ldr	r3, [r7, #4]
 8016518:	681b      	ldr	r3, [r3, #0]
 801651a:	4a2d      	ldr	r2, [pc, #180]	@ (80165d0 <UART_AdvFeatureConfig+0x274>)
 801651c:	4293      	cmp	r3, r2
 801651e:	d018      	beq.n	8016552 <UART_AdvFeatureConfig+0x1f6>
 8016520:	687b      	ldr	r3, [r7, #4]
 8016522:	681b      	ldr	r3, [r3, #0]
 8016524:	4a2b      	ldr	r2, [pc, #172]	@ (80165d4 <UART_AdvFeatureConfig+0x278>)
 8016526:	4293      	cmp	r3, r2
 8016528:	d013      	beq.n	8016552 <UART_AdvFeatureConfig+0x1f6>
 801652a:	687b      	ldr	r3, [r7, #4]
 801652c:	681b      	ldr	r3, [r3, #0]
 801652e:	4a2a      	ldr	r2, [pc, #168]	@ (80165d8 <UART_AdvFeatureConfig+0x27c>)
 8016530:	4293      	cmp	r3, r2
 8016532:	d00e      	beq.n	8016552 <UART_AdvFeatureConfig+0x1f6>
 8016534:	687b      	ldr	r3, [r7, #4]
 8016536:	681b      	ldr	r3, [r3, #0]
 8016538:	4a28      	ldr	r2, [pc, #160]	@ (80165dc <UART_AdvFeatureConfig+0x280>)
 801653a:	4293      	cmp	r3, r2
 801653c:	d009      	beq.n	8016552 <UART_AdvFeatureConfig+0x1f6>
 801653e:	687b      	ldr	r3, [r7, #4]
 8016540:	681b      	ldr	r3, [r3, #0]
 8016542:	4a27      	ldr	r2, [pc, #156]	@ (80165e0 <UART_AdvFeatureConfig+0x284>)
 8016544:	4293      	cmp	r3, r2
 8016546:	d004      	beq.n	8016552 <UART_AdvFeatureConfig+0x1f6>
 8016548:	f640 510f 	movw	r1, #3343	@ 0xd0f
 801654c:	481c      	ldr	r0, [pc, #112]	@ (80165c0 <UART_AdvFeatureConfig+0x264>)
 801654e:	f7ec fee5 	bl	800331c <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016556:	2b00      	cmp	r3, #0
 8016558:	d009      	beq.n	801656e <UART_AdvFeatureConfig+0x212>
 801655a:	687b      	ldr	r3, [r7, #4]
 801655c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801655e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8016562:	d004      	beq.n	801656e <UART_AdvFeatureConfig+0x212>
 8016564:	f44f 6151 	mov.w	r1, #3344	@ 0xd10
 8016568:	4815      	ldr	r0, [pc, #84]	@ (80165c0 <UART_AdvFeatureConfig+0x264>)
 801656a:	f7ec fed7 	bl	800331c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801656e:	687b      	ldr	r3, [r7, #4]
 8016570:	681b      	ldr	r3, [r3, #0]
 8016572:	685b      	ldr	r3, [r3, #4]
 8016574:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8016578:	687b      	ldr	r3, [r7, #4]
 801657a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	681b      	ldr	r3, [r3, #0]
 8016580:	430a      	orrs	r2, r1
 8016582:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8016584:	687b      	ldr	r3, [r7, #4]
 8016586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016588:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801658c:	d135      	bne.n	80165fa <UART_AdvFeatureConfig+0x29e>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 801658e:	687b      	ldr	r3, [r7, #4]
 8016590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016592:	2b00      	cmp	r3, #0
 8016594:	d026      	beq.n	80165e4 <UART_AdvFeatureConfig+0x288>
 8016596:	687b      	ldr	r3, [r7, #4]
 8016598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801659a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801659e:	d021      	beq.n	80165e4 <UART_AdvFeatureConfig+0x288>
 80165a0:	687b      	ldr	r3, [r7, #4]
 80165a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80165a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80165a8:	d01c      	beq.n	80165e4 <UART_AdvFeatureConfig+0x288>
 80165aa:	687b      	ldr	r3, [r7, #4]
 80165ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80165ae:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80165b2:	d017      	beq.n	80165e4 <UART_AdvFeatureConfig+0x288>
 80165b4:	f640 5115 	movw	r1, #3349	@ 0xd15
 80165b8:	4801      	ldr	r0, [pc, #4]	@ (80165c0 <UART_AdvFeatureConfig+0x264>)
 80165ba:	f7ec feaf 	bl	800331c <assert_failed>
 80165be:	e011      	b.n	80165e4 <UART_AdvFeatureConfig+0x288>
 80165c0:	0801eab0 	.word	0x0801eab0
 80165c4:	40011000 	.word	0x40011000
 80165c8:	40004400 	.word	0x40004400
 80165cc:	40004800 	.word	0x40004800
 80165d0:	40004c00 	.word	0x40004c00
 80165d4:	40005000 	.word	0x40005000
 80165d8:	40011400 	.word	0x40011400
 80165dc:	40007800 	.word	0x40007800
 80165e0:	40007c00 	.word	0x40007c00
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80165e4:	687b      	ldr	r3, [r7, #4]
 80165e6:	681b      	ldr	r3, [r3, #0]
 80165e8:	685b      	ldr	r3, [r3, #4]
 80165ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80165ee:	687b      	ldr	r3, [r7, #4]
 80165f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80165f2:	687b      	ldr	r3, [r7, #4]
 80165f4:	681b      	ldr	r3, [r3, #0]
 80165f6:	430a      	orrs	r2, r1
 80165f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80165fa:	687b      	ldr	r3, [r7, #4]
 80165fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80165fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016602:	2b00      	cmp	r3, #0
 8016604:	d018      	beq.n	8016638 <UART_AdvFeatureConfig+0x2dc>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8016606:	687b      	ldr	r3, [r7, #4]
 8016608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801660a:	2b00      	cmp	r3, #0
 801660c:	d009      	beq.n	8016622 <UART_AdvFeatureConfig+0x2c6>
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016612:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8016616:	d004      	beq.n	8016622 <UART_AdvFeatureConfig+0x2c6>
 8016618:	f640 511d 	movw	r1, #3357	@ 0xd1d
 801661c:	4808      	ldr	r0, [pc, #32]	@ (8016640 <UART_AdvFeatureConfig+0x2e4>)
 801661e:	f7ec fe7d 	bl	800331c <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8016622:	687b      	ldr	r3, [r7, #4]
 8016624:	681b      	ldr	r3, [r3, #0]
 8016626:	685b      	ldr	r3, [r3, #4]
 8016628:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 801662c:	687b      	ldr	r3, [r7, #4]
 801662e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8016630:	687b      	ldr	r3, [r7, #4]
 8016632:	681b      	ldr	r3, [r3, #0]
 8016634:	430a      	orrs	r2, r1
 8016636:	605a      	str	r2, [r3, #4]
  }
}
 8016638:	bf00      	nop
 801663a:	3708      	adds	r7, #8
 801663c:	46bd      	mov	sp, r7
 801663e:	bd80      	pop	{r7, pc}
 8016640:	0801eab0 	.word	0x0801eab0

08016644 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8016644:	b580      	push	{r7, lr}
 8016646:	b098      	sub	sp, #96	@ 0x60
 8016648:	af02      	add	r7, sp, #8
 801664a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801664c:	687b      	ldr	r3, [r7, #4]
 801664e:	2200      	movs	r2, #0
 8016650:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8016654:	f7ee f98a 	bl	800496c <HAL_GetTick>
 8016658:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801665a:	687b      	ldr	r3, [r7, #4]
 801665c:	681b      	ldr	r3, [r3, #0]
 801665e:	681b      	ldr	r3, [r3, #0]
 8016660:	f003 0308 	and.w	r3, r3, #8
 8016664:	2b08      	cmp	r3, #8
 8016666:	d12f      	bne.n	80166c8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8016668:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801666c:	9300      	str	r3, [sp, #0]
 801666e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016670:	2200      	movs	r2, #0
 8016672:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8016676:	6878      	ldr	r0, [r7, #4]
 8016678:	f000 f88e 	bl	8016798 <UART_WaitOnFlagUntilTimeout>
 801667c:	4603      	mov	r3, r0
 801667e:	2b00      	cmp	r3, #0
 8016680:	d022      	beq.n	80166c8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8016682:	687b      	ldr	r3, [r7, #4]
 8016684:	681b      	ldr	r3, [r3, #0]
 8016686:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801668a:	e853 3f00 	ldrex	r3, [r3]
 801668e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8016690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016692:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8016696:	653b      	str	r3, [r7, #80]	@ 0x50
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	681b      	ldr	r3, [r3, #0]
 801669c:	461a      	mov	r2, r3
 801669e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80166a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80166a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80166a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80166a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80166a8:	e841 2300 	strex	r3, r2, [r1]
 80166ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80166ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d1e6      	bne.n	8016682 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80166b4:	687b      	ldr	r3, [r7, #4]
 80166b6:	2220      	movs	r2, #32
 80166b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	2200      	movs	r2, #0
 80166c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80166c4:	2303      	movs	r3, #3
 80166c6:	e063      	b.n	8016790 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80166c8:	687b      	ldr	r3, [r7, #4]
 80166ca:	681b      	ldr	r3, [r3, #0]
 80166cc:	681b      	ldr	r3, [r3, #0]
 80166ce:	f003 0304 	and.w	r3, r3, #4
 80166d2:	2b04      	cmp	r3, #4
 80166d4:	d149      	bne.n	801676a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80166d6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80166da:	9300      	str	r3, [sp, #0]
 80166dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80166de:	2200      	movs	r2, #0
 80166e0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80166e4:	6878      	ldr	r0, [r7, #4]
 80166e6:	f000 f857 	bl	8016798 <UART_WaitOnFlagUntilTimeout>
 80166ea:	4603      	mov	r3, r0
 80166ec:	2b00      	cmp	r3, #0
 80166ee:	d03c      	beq.n	801676a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80166f0:	687b      	ldr	r3, [r7, #4]
 80166f2:	681b      	ldr	r3, [r3, #0]
 80166f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80166f8:	e853 3f00 	ldrex	r3, [r3]
 80166fc:	623b      	str	r3, [r7, #32]
   return(result);
 80166fe:	6a3b      	ldr	r3, [r7, #32]
 8016700:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8016704:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8016706:	687b      	ldr	r3, [r7, #4]
 8016708:	681b      	ldr	r3, [r3, #0]
 801670a:	461a      	mov	r2, r3
 801670c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801670e:	633b      	str	r3, [r7, #48]	@ 0x30
 8016710:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016712:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8016714:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016716:	e841 2300 	strex	r3, r2, [r1]
 801671a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801671c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801671e:	2b00      	cmp	r3, #0
 8016720:	d1e6      	bne.n	80166f0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016722:	687b      	ldr	r3, [r7, #4]
 8016724:	681b      	ldr	r3, [r3, #0]
 8016726:	3308      	adds	r3, #8
 8016728:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801672a:	693b      	ldr	r3, [r7, #16]
 801672c:	e853 3f00 	ldrex	r3, [r3]
 8016730:	60fb      	str	r3, [r7, #12]
   return(result);
 8016732:	68fb      	ldr	r3, [r7, #12]
 8016734:	f023 0301 	bic.w	r3, r3, #1
 8016738:	64bb      	str	r3, [r7, #72]	@ 0x48
 801673a:	687b      	ldr	r3, [r7, #4]
 801673c:	681b      	ldr	r3, [r3, #0]
 801673e:	3308      	adds	r3, #8
 8016740:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016742:	61fa      	str	r2, [r7, #28]
 8016744:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016746:	69b9      	ldr	r1, [r7, #24]
 8016748:	69fa      	ldr	r2, [r7, #28]
 801674a:	e841 2300 	strex	r3, r2, [r1]
 801674e:	617b      	str	r3, [r7, #20]
   return(result);
 8016750:	697b      	ldr	r3, [r7, #20]
 8016752:	2b00      	cmp	r3, #0
 8016754:	d1e5      	bne.n	8016722 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8016756:	687b      	ldr	r3, [r7, #4]
 8016758:	2220      	movs	r2, #32
 801675a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	2200      	movs	r2, #0
 8016762:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8016766:	2303      	movs	r3, #3
 8016768:	e012      	b.n	8016790 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801676a:	687b      	ldr	r3, [r7, #4]
 801676c:	2220      	movs	r2, #32
 801676e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	2220      	movs	r2, #32
 8016776:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801677a:	687b      	ldr	r3, [r7, #4]
 801677c:	2200      	movs	r2, #0
 801677e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	2200      	movs	r2, #0
 8016784:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8016786:	687b      	ldr	r3, [r7, #4]
 8016788:	2200      	movs	r2, #0
 801678a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801678e:	2300      	movs	r3, #0
}
 8016790:	4618      	mov	r0, r3
 8016792:	3758      	adds	r7, #88	@ 0x58
 8016794:	46bd      	mov	sp, r7
 8016796:	bd80      	pop	{r7, pc}

08016798 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8016798:	b580      	push	{r7, lr}
 801679a:	b084      	sub	sp, #16
 801679c:	af00      	add	r7, sp, #0
 801679e:	60f8      	str	r0, [r7, #12]
 80167a0:	60b9      	str	r1, [r7, #8]
 80167a2:	603b      	str	r3, [r7, #0]
 80167a4:	4613      	mov	r3, r2
 80167a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80167a8:	e04f      	b.n	801684a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80167aa:	69bb      	ldr	r3, [r7, #24]
 80167ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80167b0:	d04b      	beq.n	801684a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80167b2:	f7ee f8db 	bl	800496c <HAL_GetTick>
 80167b6:	4602      	mov	r2, r0
 80167b8:	683b      	ldr	r3, [r7, #0]
 80167ba:	1ad3      	subs	r3, r2, r3
 80167bc:	69ba      	ldr	r2, [r7, #24]
 80167be:	429a      	cmp	r2, r3
 80167c0:	d302      	bcc.n	80167c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80167c2:	69bb      	ldr	r3, [r7, #24]
 80167c4:	2b00      	cmp	r3, #0
 80167c6:	d101      	bne.n	80167cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80167c8:	2303      	movs	r3, #3
 80167ca:	e04e      	b.n	801686a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80167cc:	68fb      	ldr	r3, [r7, #12]
 80167ce:	681b      	ldr	r3, [r3, #0]
 80167d0:	681b      	ldr	r3, [r3, #0]
 80167d2:	f003 0304 	and.w	r3, r3, #4
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	d037      	beq.n	801684a <UART_WaitOnFlagUntilTimeout+0xb2>
 80167da:	68bb      	ldr	r3, [r7, #8]
 80167dc:	2b80      	cmp	r3, #128	@ 0x80
 80167de:	d034      	beq.n	801684a <UART_WaitOnFlagUntilTimeout+0xb2>
 80167e0:	68bb      	ldr	r3, [r7, #8]
 80167e2:	2b40      	cmp	r3, #64	@ 0x40
 80167e4:	d031      	beq.n	801684a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80167e6:	68fb      	ldr	r3, [r7, #12]
 80167e8:	681b      	ldr	r3, [r3, #0]
 80167ea:	69db      	ldr	r3, [r3, #28]
 80167ec:	f003 0308 	and.w	r3, r3, #8
 80167f0:	2b08      	cmp	r3, #8
 80167f2:	d110      	bne.n	8016816 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80167f4:	68fb      	ldr	r3, [r7, #12]
 80167f6:	681b      	ldr	r3, [r3, #0]
 80167f8:	2208      	movs	r2, #8
 80167fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80167fc:	68f8      	ldr	r0, [r7, #12]
 80167fe:	f000 f95b 	bl	8016ab8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8016802:	68fb      	ldr	r3, [r7, #12]
 8016804:	2208      	movs	r2, #8
 8016806:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801680a:	68fb      	ldr	r3, [r7, #12]
 801680c:	2200      	movs	r2, #0
 801680e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8016812:	2301      	movs	r3, #1
 8016814:	e029      	b.n	801686a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8016816:	68fb      	ldr	r3, [r7, #12]
 8016818:	681b      	ldr	r3, [r3, #0]
 801681a:	69db      	ldr	r3, [r3, #28]
 801681c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8016820:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8016824:	d111      	bne.n	801684a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8016826:	68fb      	ldr	r3, [r7, #12]
 8016828:	681b      	ldr	r3, [r3, #0]
 801682a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801682e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8016830:	68f8      	ldr	r0, [r7, #12]
 8016832:	f000 f941 	bl	8016ab8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8016836:	68fb      	ldr	r3, [r7, #12]
 8016838:	2220      	movs	r2, #32
 801683a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801683e:	68fb      	ldr	r3, [r7, #12]
 8016840:	2200      	movs	r2, #0
 8016842:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8016846:	2303      	movs	r3, #3
 8016848:	e00f      	b.n	801686a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801684a:	68fb      	ldr	r3, [r7, #12]
 801684c:	681b      	ldr	r3, [r3, #0]
 801684e:	69da      	ldr	r2, [r3, #28]
 8016850:	68bb      	ldr	r3, [r7, #8]
 8016852:	4013      	ands	r3, r2
 8016854:	68ba      	ldr	r2, [r7, #8]
 8016856:	429a      	cmp	r2, r3
 8016858:	bf0c      	ite	eq
 801685a:	2301      	moveq	r3, #1
 801685c:	2300      	movne	r3, #0
 801685e:	b2db      	uxtb	r3, r3
 8016860:	461a      	mov	r2, r3
 8016862:	79fb      	ldrb	r3, [r7, #7]
 8016864:	429a      	cmp	r2, r3
 8016866:	d0a0      	beq.n	80167aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8016868:	2300      	movs	r3, #0
}
 801686a:	4618      	mov	r0, r3
 801686c:	3710      	adds	r7, #16
 801686e:	46bd      	mov	sp, r7
 8016870:	bd80      	pop	{r7, pc}
	...

08016874 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8016874:	b480      	push	{r7}
 8016876:	b0a3      	sub	sp, #140	@ 0x8c
 8016878:	af00      	add	r7, sp, #0
 801687a:	60f8      	str	r0, [r7, #12]
 801687c:	60b9      	str	r1, [r7, #8]
 801687e:	4613      	mov	r3, r2
 8016880:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8016882:	68fb      	ldr	r3, [r7, #12]
 8016884:	68ba      	ldr	r2, [r7, #8]
 8016886:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8016888:	68fb      	ldr	r3, [r7, #12]
 801688a:	88fa      	ldrh	r2, [r7, #6]
 801688c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8016890:	68fb      	ldr	r3, [r7, #12]
 8016892:	88fa      	ldrh	r2, [r7, #6]
 8016894:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8016898:	68fb      	ldr	r3, [r7, #12]
 801689a:	2200      	movs	r2, #0
 801689c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801689e:	68fb      	ldr	r3, [r7, #12]
 80168a0:	689b      	ldr	r3, [r3, #8]
 80168a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80168a6:	d10e      	bne.n	80168c6 <UART_Start_Receive_IT+0x52>
 80168a8:	68fb      	ldr	r3, [r7, #12]
 80168aa:	691b      	ldr	r3, [r3, #16]
 80168ac:	2b00      	cmp	r3, #0
 80168ae:	d105      	bne.n	80168bc <UART_Start_Receive_IT+0x48>
 80168b0:	68fb      	ldr	r3, [r7, #12]
 80168b2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80168b6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80168ba:	e02d      	b.n	8016918 <UART_Start_Receive_IT+0xa4>
 80168bc:	68fb      	ldr	r3, [r7, #12]
 80168be:	22ff      	movs	r2, #255	@ 0xff
 80168c0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80168c4:	e028      	b.n	8016918 <UART_Start_Receive_IT+0xa4>
 80168c6:	68fb      	ldr	r3, [r7, #12]
 80168c8:	689b      	ldr	r3, [r3, #8]
 80168ca:	2b00      	cmp	r3, #0
 80168cc:	d10d      	bne.n	80168ea <UART_Start_Receive_IT+0x76>
 80168ce:	68fb      	ldr	r3, [r7, #12]
 80168d0:	691b      	ldr	r3, [r3, #16]
 80168d2:	2b00      	cmp	r3, #0
 80168d4:	d104      	bne.n	80168e0 <UART_Start_Receive_IT+0x6c>
 80168d6:	68fb      	ldr	r3, [r7, #12]
 80168d8:	22ff      	movs	r2, #255	@ 0xff
 80168da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80168de:	e01b      	b.n	8016918 <UART_Start_Receive_IT+0xa4>
 80168e0:	68fb      	ldr	r3, [r7, #12]
 80168e2:	227f      	movs	r2, #127	@ 0x7f
 80168e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80168e8:	e016      	b.n	8016918 <UART_Start_Receive_IT+0xa4>
 80168ea:	68fb      	ldr	r3, [r7, #12]
 80168ec:	689b      	ldr	r3, [r3, #8]
 80168ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80168f2:	d10d      	bne.n	8016910 <UART_Start_Receive_IT+0x9c>
 80168f4:	68fb      	ldr	r3, [r7, #12]
 80168f6:	691b      	ldr	r3, [r3, #16]
 80168f8:	2b00      	cmp	r3, #0
 80168fa:	d104      	bne.n	8016906 <UART_Start_Receive_IT+0x92>
 80168fc:	68fb      	ldr	r3, [r7, #12]
 80168fe:	227f      	movs	r2, #127	@ 0x7f
 8016900:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8016904:	e008      	b.n	8016918 <UART_Start_Receive_IT+0xa4>
 8016906:	68fb      	ldr	r3, [r7, #12]
 8016908:	223f      	movs	r2, #63	@ 0x3f
 801690a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801690e:	e003      	b.n	8016918 <UART_Start_Receive_IT+0xa4>
 8016910:	68fb      	ldr	r3, [r7, #12]
 8016912:	2200      	movs	r2, #0
 8016914:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016918:	68fb      	ldr	r3, [r7, #12]
 801691a:	2200      	movs	r2, #0
 801691c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8016920:	68fb      	ldr	r3, [r7, #12]
 8016922:	2222      	movs	r2, #34	@ 0x22
 8016924:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016928:	68fb      	ldr	r3, [r7, #12]
 801692a:	681b      	ldr	r3, [r3, #0]
 801692c:	3308      	adds	r3, #8
 801692e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016930:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016932:	e853 3f00 	ldrex	r3, [r3]
 8016936:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8016938:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801693a:	f043 0301 	orr.w	r3, r3, #1
 801693e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8016942:	68fb      	ldr	r3, [r7, #12]
 8016944:	681b      	ldr	r3, [r3, #0]
 8016946:	3308      	adds	r3, #8
 8016948:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 801694c:	673a      	str	r2, [r7, #112]	@ 0x70
 801694e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016950:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8016952:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8016954:	e841 2300 	strex	r3, r2, [r1]
 8016958:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 801695a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801695c:	2b00      	cmp	r3, #0
 801695e:	d1e3      	bne.n	8016928 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8016960:	68fb      	ldr	r3, [r7, #12]
 8016962:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8016964:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016968:	d14f      	bne.n	8016a0a <UART_Start_Receive_IT+0x196>
 801696a:	68fb      	ldr	r3, [r7, #12]
 801696c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8016970:	88fa      	ldrh	r2, [r7, #6]
 8016972:	429a      	cmp	r2, r3
 8016974:	d349      	bcc.n	8016a0a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8016976:	68fb      	ldr	r3, [r7, #12]
 8016978:	689b      	ldr	r3, [r3, #8]
 801697a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801697e:	d107      	bne.n	8016990 <UART_Start_Receive_IT+0x11c>
 8016980:	68fb      	ldr	r3, [r7, #12]
 8016982:	691b      	ldr	r3, [r3, #16]
 8016984:	2b00      	cmp	r3, #0
 8016986:	d103      	bne.n	8016990 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8016988:	68fb      	ldr	r3, [r7, #12]
 801698a:	4a47      	ldr	r2, [pc, #284]	@ (8016aa8 <UART_Start_Receive_IT+0x234>)
 801698c:	675a      	str	r2, [r3, #116]	@ 0x74
 801698e:	e002      	b.n	8016996 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8016990:	68fb      	ldr	r3, [r7, #12]
 8016992:	4a46      	ldr	r2, [pc, #280]	@ (8016aac <UART_Start_Receive_IT+0x238>)
 8016994:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8016996:	68fb      	ldr	r3, [r7, #12]
 8016998:	691b      	ldr	r3, [r3, #16]
 801699a:	2b00      	cmp	r3, #0
 801699c:	d01a      	beq.n	80169d4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801699e:	68fb      	ldr	r3, [r7, #12]
 80169a0:	681b      	ldr	r3, [r3, #0]
 80169a2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80169a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80169a6:	e853 3f00 	ldrex	r3, [r3]
 80169aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80169ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80169ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80169b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80169b6:	68fb      	ldr	r3, [r7, #12]
 80169b8:	681b      	ldr	r3, [r3, #0]
 80169ba:	461a      	mov	r2, r3
 80169bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80169c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80169c2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80169c4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80169c6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80169c8:	e841 2300 	strex	r3, r2, [r1]
 80169cc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80169ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80169d0:	2b00      	cmp	r3, #0
 80169d2:	d1e4      	bne.n	801699e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80169d4:	68fb      	ldr	r3, [r7, #12]
 80169d6:	681b      	ldr	r3, [r3, #0]
 80169d8:	3308      	adds	r3, #8
 80169da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80169dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80169de:	e853 3f00 	ldrex	r3, [r3]
 80169e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80169e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80169ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80169ec:	68fb      	ldr	r3, [r7, #12]
 80169ee:	681b      	ldr	r3, [r3, #0]
 80169f0:	3308      	adds	r3, #8
 80169f2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80169f4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80169f6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80169f8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80169fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80169fc:	e841 2300 	strex	r3, r2, [r1]
 8016a00:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8016a02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016a04:	2b00      	cmp	r3, #0
 8016a06:	d1e5      	bne.n	80169d4 <UART_Start_Receive_IT+0x160>
 8016a08:	e046      	b.n	8016a98 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8016a0a:	68fb      	ldr	r3, [r7, #12]
 8016a0c:	689b      	ldr	r3, [r3, #8]
 8016a0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016a12:	d107      	bne.n	8016a24 <UART_Start_Receive_IT+0x1b0>
 8016a14:	68fb      	ldr	r3, [r7, #12]
 8016a16:	691b      	ldr	r3, [r3, #16]
 8016a18:	2b00      	cmp	r3, #0
 8016a1a:	d103      	bne.n	8016a24 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8016a1c:	68fb      	ldr	r3, [r7, #12]
 8016a1e:	4a24      	ldr	r2, [pc, #144]	@ (8016ab0 <UART_Start_Receive_IT+0x23c>)
 8016a20:	675a      	str	r2, [r3, #116]	@ 0x74
 8016a22:	e002      	b.n	8016a2a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8016a24:	68fb      	ldr	r3, [r7, #12]
 8016a26:	4a23      	ldr	r2, [pc, #140]	@ (8016ab4 <UART_Start_Receive_IT+0x240>)
 8016a28:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8016a2a:	68fb      	ldr	r3, [r7, #12]
 8016a2c:	691b      	ldr	r3, [r3, #16]
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	d019      	beq.n	8016a66 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8016a32:	68fb      	ldr	r3, [r7, #12]
 8016a34:	681b      	ldr	r3, [r3, #0]
 8016a36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a3a:	e853 3f00 	ldrex	r3, [r3]
 8016a3e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8016a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a42:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8016a46:	677b      	str	r3, [r7, #116]	@ 0x74
 8016a48:	68fb      	ldr	r3, [r7, #12]
 8016a4a:	681b      	ldr	r3, [r3, #0]
 8016a4c:	461a      	mov	r2, r3
 8016a4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016a50:	637b      	str	r3, [r7, #52]	@ 0x34
 8016a52:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016a54:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016a56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016a58:	e841 2300 	strex	r3, r2, [r1]
 8016a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8016a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a60:	2b00      	cmp	r3, #0
 8016a62:	d1e6      	bne.n	8016a32 <UART_Start_Receive_IT+0x1be>
 8016a64:	e018      	b.n	8016a98 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8016a66:	68fb      	ldr	r3, [r7, #12]
 8016a68:	681b      	ldr	r3, [r3, #0]
 8016a6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016a6c:	697b      	ldr	r3, [r7, #20]
 8016a6e:	e853 3f00 	ldrex	r3, [r3]
 8016a72:	613b      	str	r3, [r7, #16]
   return(result);
 8016a74:	693b      	ldr	r3, [r7, #16]
 8016a76:	f043 0320 	orr.w	r3, r3, #32
 8016a7a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8016a7c:	68fb      	ldr	r3, [r7, #12]
 8016a7e:	681b      	ldr	r3, [r3, #0]
 8016a80:	461a      	mov	r2, r3
 8016a82:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016a84:	623b      	str	r3, [r7, #32]
 8016a86:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016a88:	69f9      	ldr	r1, [r7, #28]
 8016a8a:	6a3a      	ldr	r2, [r7, #32]
 8016a8c:	e841 2300 	strex	r3, r2, [r1]
 8016a90:	61bb      	str	r3, [r7, #24]
   return(result);
 8016a92:	69bb      	ldr	r3, [r7, #24]
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d1e6      	bne.n	8016a66 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8016a98:	2300      	movs	r3, #0
}
 8016a9a:	4618      	mov	r0, r3
 8016a9c:	378c      	adds	r7, #140	@ 0x8c
 8016a9e:	46bd      	mov	sp, r7
 8016aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016aa4:	4770      	bx	lr
 8016aa6:	bf00      	nop
 8016aa8:	08017619 	.word	0x08017619
 8016aac:	080172b5 	.word	0x080172b5
 8016ab0:	080170fd 	.word	0x080170fd
 8016ab4:	08016f45 	.word	0x08016f45

08016ab8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8016ab8:	b480      	push	{r7}
 8016aba:	b095      	sub	sp, #84	@ 0x54
 8016abc:	af00      	add	r7, sp, #0
 8016abe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8016ac0:	687b      	ldr	r3, [r7, #4]
 8016ac2:	681b      	ldr	r3, [r3, #0]
 8016ac4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016ac8:	e853 3f00 	ldrex	r3, [r3]
 8016acc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8016ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016ad0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8016ad4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8016ad6:	687b      	ldr	r3, [r7, #4]
 8016ad8:	681b      	ldr	r3, [r3, #0]
 8016ada:	461a      	mov	r2, r3
 8016adc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016ade:	643b      	str	r3, [r7, #64]	@ 0x40
 8016ae0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016ae2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8016ae4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016ae6:	e841 2300 	strex	r3, r2, [r1]
 8016aea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8016aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	d1e6      	bne.n	8016ac0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8016af2:	687b      	ldr	r3, [r7, #4]
 8016af4:	681b      	ldr	r3, [r3, #0]
 8016af6:	3308      	adds	r3, #8
 8016af8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016afa:	6a3b      	ldr	r3, [r7, #32]
 8016afc:	e853 3f00 	ldrex	r3, [r3]
 8016b00:	61fb      	str	r3, [r7, #28]
   return(result);
 8016b02:	69fa      	ldr	r2, [r7, #28]
 8016b04:	4b1e      	ldr	r3, [pc, #120]	@ (8016b80 <UART_EndRxTransfer+0xc8>)
 8016b06:	4013      	ands	r3, r2
 8016b08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016b0a:	687b      	ldr	r3, [r7, #4]
 8016b0c:	681b      	ldr	r3, [r3, #0]
 8016b0e:	3308      	adds	r3, #8
 8016b10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016b12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8016b14:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016b16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8016b18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016b1a:	e841 2300 	strex	r3, r2, [r1]
 8016b1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8016b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b22:	2b00      	cmp	r3, #0
 8016b24:	d1e5      	bne.n	8016af2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016b26:	687b      	ldr	r3, [r7, #4]
 8016b28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016b2a:	2b01      	cmp	r3, #1
 8016b2c:	d118      	bne.n	8016b60 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016b2e:	687b      	ldr	r3, [r7, #4]
 8016b30:	681b      	ldr	r3, [r3, #0]
 8016b32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016b34:	68fb      	ldr	r3, [r7, #12]
 8016b36:	e853 3f00 	ldrex	r3, [r3]
 8016b3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8016b3c:	68bb      	ldr	r3, [r7, #8]
 8016b3e:	f023 0310 	bic.w	r3, r3, #16
 8016b42:	647b      	str	r3, [r7, #68]	@ 0x44
 8016b44:	687b      	ldr	r3, [r7, #4]
 8016b46:	681b      	ldr	r3, [r3, #0]
 8016b48:	461a      	mov	r2, r3
 8016b4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016b4c:	61bb      	str	r3, [r7, #24]
 8016b4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016b50:	6979      	ldr	r1, [r7, #20]
 8016b52:	69ba      	ldr	r2, [r7, #24]
 8016b54:	e841 2300 	strex	r3, r2, [r1]
 8016b58:	613b      	str	r3, [r7, #16]
   return(result);
 8016b5a:	693b      	ldr	r3, [r7, #16]
 8016b5c:	2b00      	cmp	r3, #0
 8016b5e:	d1e6      	bne.n	8016b2e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	2220      	movs	r2, #32
 8016b64:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016b68:	687b      	ldr	r3, [r7, #4]
 8016b6a:	2200      	movs	r2, #0
 8016b6c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8016b6e:	687b      	ldr	r3, [r7, #4]
 8016b70:	2200      	movs	r2, #0
 8016b72:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8016b74:	bf00      	nop
 8016b76:	3754      	adds	r7, #84	@ 0x54
 8016b78:	46bd      	mov	sp, r7
 8016b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b7e:	4770      	bx	lr
 8016b80:	effffffe 	.word	0xeffffffe

08016b84 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8016b84:	b580      	push	{r7, lr}
 8016b86:	b084      	sub	sp, #16
 8016b88:	af00      	add	r7, sp, #0
 8016b8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8016b8c:	687b      	ldr	r3, [r7, #4]
 8016b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016b90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8016b92:	68fb      	ldr	r3, [r7, #12]
 8016b94:	2200      	movs	r2, #0
 8016b96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8016b9a:	68f8      	ldr	r0, [r7, #12]
 8016b9c:	f7fe fd84 	bl	80156a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8016ba0:	bf00      	nop
 8016ba2:	3710      	adds	r7, #16
 8016ba4:	46bd      	mov	sp, r7
 8016ba6:	bd80      	pop	{r7, pc}

08016ba8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8016ba8:	b480      	push	{r7}
 8016baa:	b08f      	sub	sp, #60	@ 0x3c
 8016bac:	af00      	add	r7, sp, #0
 8016bae:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8016bb0:	687b      	ldr	r3, [r7, #4]
 8016bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016bb6:	2b21      	cmp	r3, #33	@ 0x21
 8016bb8:	d14c      	bne.n	8016c54 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8016bba:	687b      	ldr	r3, [r7, #4]
 8016bbc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8016bc0:	b29b      	uxth	r3, r3
 8016bc2:	2b00      	cmp	r3, #0
 8016bc4:	d132      	bne.n	8016c2c <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8016bc6:	687b      	ldr	r3, [r7, #4]
 8016bc8:	681b      	ldr	r3, [r3, #0]
 8016bca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016bcc:	6a3b      	ldr	r3, [r7, #32]
 8016bce:	e853 3f00 	ldrex	r3, [r3]
 8016bd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8016bd4:	69fb      	ldr	r3, [r7, #28]
 8016bd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8016bda:	637b      	str	r3, [r7, #52]	@ 0x34
 8016bdc:	687b      	ldr	r3, [r7, #4]
 8016bde:	681b      	ldr	r3, [r3, #0]
 8016be0:	461a      	mov	r2, r3
 8016be2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016be6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016be8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8016bea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016bec:	e841 2300 	strex	r3, r2, [r1]
 8016bf0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8016bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016bf4:	2b00      	cmp	r3, #0
 8016bf6:	d1e6      	bne.n	8016bc6 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8016bf8:	687b      	ldr	r3, [r7, #4]
 8016bfa:	681b      	ldr	r3, [r3, #0]
 8016bfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016bfe:	68fb      	ldr	r3, [r7, #12]
 8016c00:	e853 3f00 	ldrex	r3, [r3]
 8016c04:	60bb      	str	r3, [r7, #8]
   return(result);
 8016c06:	68bb      	ldr	r3, [r7, #8]
 8016c08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016c0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	681b      	ldr	r3, [r3, #0]
 8016c12:	461a      	mov	r2, r3
 8016c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c16:	61bb      	str	r3, [r7, #24]
 8016c18:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016c1a:	6979      	ldr	r1, [r7, #20]
 8016c1c:	69ba      	ldr	r2, [r7, #24]
 8016c1e:	e841 2300 	strex	r3, r2, [r1]
 8016c22:	613b      	str	r3, [r7, #16]
   return(result);
 8016c24:	693b      	ldr	r3, [r7, #16]
 8016c26:	2b00      	cmp	r3, #0
 8016c28:	d1e6      	bne.n	8016bf8 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8016c2a:	e013      	b.n	8016c54 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016c30:	781a      	ldrb	r2, [r3, #0]
 8016c32:	687b      	ldr	r3, [r7, #4]
 8016c34:	681b      	ldr	r3, [r3, #0]
 8016c36:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8016c38:	687b      	ldr	r3, [r7, #4]
 8016c3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016c3c:	1c5a      	adds	r2, r3, #1
 8016c3e:	687b      	ldr	r3, [r7, #4]
 8016c40:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8016c42:	687b      	ldr	r3, [r7, #4]
 8016c44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8016c48:	b29b      	uxth	r3, r3
 8016c4a:	3b01      	subs	r3, #1
 8016c4c:	b29a      	uxth	r2, r3
 8016c4e:	687b      	ldr	r3, [r7, #4]
 8016c50:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8016c54:	bf00      	nop
 8016c56:	373c      	adds	r7, #60	@ 0x3c
 8016c58:	46bd      	mov	sp, r7
 8016c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c5e:	4770      	bx	lr

08016c60 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8016c60:	b480      	push	{r7}
 8016c62:	b091      	sub	sp, #68	@ 0x44
 8016c64:	af00      	add	r7, sp, #0
 8016c66:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8016c68:	687b      	ldr	r3, [r7, #4]
 8016c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016c6e:	2b21      	cmp	r3, #33	@ 0x21
 8016c70:	d151      	bne.n	8016d16 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8016c72:	687b      	ldr	r3, [r7, #4]
 8016c74:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8016c78:	b29b      	uxth	r3, r3
 8016c7a:	2b00      	cmp	r3, #0
 8016c7c:	d132      	bne.n	8016ce4 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8016c7e:	687b      	ldr	r3, [r7, #4]
 8016c80:	681b      	ldr	r3, [r3, #0]
 8016c82:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c86:	e853 3f00 	ldrex	r3, [r3]
 8016c8a:	623b      	str	r3, [r7, #32]
   return(result);
 8016c8c:	6a3b      	ldr	r3, [r7, #32]
 8016c8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8016c92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	681b      	ldr	r3, [r3, #0]
 8016c98:	461a      	mov	r2, r3
 8016c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8016c9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016ca0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8016ca2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016ca4:	e841 2300 	strex	r3, r2, [r1]
 8016ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8016caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016cac:	2b00      	cmp	r3, #0
 8016cae:	d1e6      	bne.n	8016c7e <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	681b      	ldr	r3, [r3, #0]
 8016cb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016cb6:	693b      	ldr	r3, [r7, #16]
 8016cb8:	e853 3f00 	ldrex	r3, [r3]
 8016cbc:	60fb      	str	r3, [r7, #12]
   return(result);
 8016cbe:	68fb      	ldr	r3, [r7, #12]
 8016cc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016cc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8016cc6:	687b      	ldr	r3, [r7, #4]
 8016cc8:	681b      	ldr	r3, [r3, #0]
 8016cca:	461a      	mov	r2, r3
 8016ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016cce:	61fb      	str	r3, [r7, #28]
 8016cd0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016cd2:	69b9      	ldr	r1, [r7, #24]
 8016cd4:	69fa      	ldr	r2, [r7, #28]
 8016cd6:	e841 2300 	strex	r3, r2, [r1]
 8016cda:	617b      	str	r3, [r7, #20]
   return(result);
 8016cdc:	697b      	ldr	r3, [r7, #20]
 8016cde:	2b00      	cmp	r3, #0
 8016ce0:	d1e6      	bne.n	8016cb0 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8016ce2:	e018      	b.n	8016d16 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8016ce4:	687b      	ldr	r3, [r7, #4]
 8016ce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8016cea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016cec:	881b      	ldrh	r3, [r3, #0]
 8016cee:	461a      	mov	r2, r3
 8016cf0:	687b      	ldr	r3, [r7, #4]
 8016cf2:	681b      	ldr	r3, [r3, #0]
 8016cf4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8016cf8:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016cfe:	1c9a      	adds	r2, r3, #2
 8016d00:	687b      	ldr	r3, [r7, #4]
 8016d02:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8016d04:	687b      	ldr	r3, [r7, #4]
 8016d06:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8016d0a:	b29b      	uxth	r3, r3
 8016d0c:	3b01      	subs	r3, #1
 8016d0e:	b29a      	uxth	r2, r3
 8016d10:	687b      	ldr	r3, [r7, #4]
 8016d12:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8016d16:	bf00      	nop
 8016d18:	3744      	adds	r7, #68	@ 0x44
 8016d1a:	46bd      	mov	sp, r7
 8016d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d20:	4770      	bx	lr

08016d22 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8016d22:	b480      	push	{r7}
 8016d24:	b091      	sub	sp, #68	@ 0x44
 8016d26:	af00      	add	r7, sp, #0
 8016d28:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8016d2a:	687b      	ldr	r3, [r7, #4]
 8016d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016d30:	2b21      	cmp	r3, #33	@ 0x21
 8016d32:	d160      	bne.n	8016df6 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8016d34:	687b      	ldr	r3, [r7, #4]
 8016d36:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8016d3a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8016d3c:	e057      	b.n	8016dee <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8016d3e:	687b      	ldr	r3, [r7, #4]
 8016d40:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8016d44:	b29b      	uxth	r3, r3
 8016d46:	2b00      	cmp	r3, #0
 8016d48:	d133      	bne.n	8016db2 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8016d4a:	687b      	ldr	r3, [r7, #4]
 8016d4c:	681b      	ldr	r3, [r3, #0]
 8016d4e:	3308      	adds	r3, #8
 8016d50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d54:	e853 3f00 	ldrex	r3, [r3]
 8016d58:	623b      	str	r3, [r7, #32]
   return(result);
 8016d5a:	6a3b      	ldr	r3, [r7, #32]
 8016d5c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8016d60:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016d62:	687b      	ldr	r3, [r7, #4]
 8016d64:	681b      	ldr	r3, [r3, #0]
 8016d66:	3308      	adds	r3, #8
 8016d68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016d6a:	633a      	str	r2, [r7, #48]	@ 0x30
 8016d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016d6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8016d70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016d72:	e841 2300 	strex	r3, r2, [r1]
 8016d76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8016d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d7a:	2b00      	cmp	r3, #0
 8016d7c:	d1e5      	bne.n	8016d4a <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8016d7e:	687b      	ldr	r3, [r7, #4]
 8016d80:	681b      	ldr	r3, [r3, #0]
 8016d82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016d84:	693b      	ldr	r3, [r7, #16]
 8016d86:	e853 3f00 	ldrex	r3, [r3]
 8016d8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8016d8c:	68fb      	ldr	r3, [r7, #12]
 8016d8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016d92:	637b      	str	r3, [r7, #52]	@ 0x34
 8016d94:	687b      	ldr	r3, [r7, #4]
 8016d96:	681b      	ldr	r3, [r3, #0]
 8016d98:	461a      	mov	r2, r3
 8016d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d9c:	61fb      	str	r3, [r7, #28]
 8016d9e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016da0:	69b9      	ldr	r1, [r7, #24]
 8016da2:	69fa      	ldr	r2, [r7, #28]
 8016da4:	e841 2300 	strex	r3, r2, [r1]
 8016da8:	617b      	str	r3, [r7, #20]
   return(result);
 8016daa:	697b      	ldr	r3, [r7, #20]
 8016dac:	2b00      	cmp	r3, #0
 8016dae:	d1e6      	bne.n	8016d7e <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8016db0:	e021      	b.n	8016df6 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8016db2:	687b      	ldr	r3, [r7, #4]
 8016db4:	681b      	ldr	r3, [r3, #0]
 8016db6:	69db      	ldr	r3, [r3, #28]
 8016db8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016dbc:	2b00      	cmp	r3, #0
 8016dbe:	d013      	beq.n	8016de8 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8016dc0:	687b      	ldr	r3, [r7, #4]
 8016dc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016dc4:	781a      	ldrb	r2, [r3, #0]
 8016dc6:	687b      	ldr	r3, [r7, #4]
 8016dc8:	681b      	ldr	r3, [r3, #0]
 8016dca:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8016dcc:	687b      	ldr	r3, [r7, #4]
 8016dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016dd0:	1c5a      	adds	r2, r3, #1
 8016dd2:	687b      	ldr	r3, [r7, #4]
 8016dd4:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8016dd6:	687b      	ldr	r3, [r7, #4]
 8016dd8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8016ddc:	b29b      	uxth	r3, r3
 8016dde:	3b01      	subs	r3, #1
 8016de0:	b29a      	uxth	r2, r3
 8016de2:	687b      	ldr	r3, [r7, #4]
 8016de4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8016de8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8016dea:	3b01      	subs	r3, #1
 8016dec:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8016dee:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8016df0:	2b00      	cmp	r3, #0
 8016df2:	d1a4      	bne.n	8016d3e <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8016df4:	e7ff      	b.n	8016df6 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8016df6:	bf00      	nop
 8016df8:	3744      	adds	r7, #68	@ 0x44
 8016dfa:	46bd      	mov	sp, r7
 8016dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e00:	4770      	bx	lr

08016e02 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8016e02:	b480      	push	{r7}
 8016e04:	b091      	sub	sp, #68	@ 0x44
 8016e06:	af00      	add	r7, sp, #0
 8016e08:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8016e0a:	687b      	ldr	r3, [r7, #4]
 8016e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016e10:	2b21      	cmp	r3, #33	@ 0x21
 8016e12:	d165      	bne.n	8016ee0 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8016e14:	687b      	ldr	r3, [r7, #4]
 8016e16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8016e1a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8016e1c:	e05c      	b.n	8016ed8 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8016e1e:	687b      	ldr	r3, [r7, #4]
 8016e20:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8016e24:	b29b      	uxth	r3, r3
 8016e26:	2b00      	cmp	r3, #0
 8016e28:	d133      	bne.n	8016e92 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	681b      	ldr	r3, [r3, #0]
 8016e2e:	3308      	adds	r3, #8
 8016e30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016e32:	6a3b      	ldr	r3, [r7, #32]
 8016e34:	e853 3f00 	ldrex	r3, [r3]
 8016e38:	61fb      	str	r3, [r7, #28]
   return(result);
 8016e3a:	69fb      	ldr	r3, [r7, #28]
 8016e3c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8016e40:	637b      	str	r3, [r7, #52]	@ 0x34
 8016e42:	687b      	ldr	r3, [r7, #4]
 8016e44:	681b      	ldr	r3, [r3, #0]
 8016e46:	3308      	adds	r3, #8
 8016e48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016e4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8016e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016e4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8016e50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016e52:	e841 2300 	strex	r3, r2, [r1]
 8016e56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8016e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e5a:	2b00      	cmp	r3, #0
 8016e5c:	d1e5      	bne.n	8016e2a <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8016e5e:	687b      	ldr	r3, [r7, #4]
 8016e60:	681b      	ldr	r3, [r3, #0]
 8016e62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016e64:	68fb      	ldr	r3, [r7, #12]
 8016e66:	e853 3f00 	ldrex	r3, [r3]
 8016e6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8016e6c:	68bb      	ldr	r3, [r7, #8]
 8016e6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016e72:	633b      	str	r3, [r7, #48]	@ 0x30
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	681b      	ldr	r3, [r3, #0]
 8016e78:	461a      	mov	r2, r3
 8016e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e7c:	61bb      	str	r3, [r7, #24]
 8016e7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016e80:	6979      	ldr	r1, [r7, #20]
 8016e82:	69ba      	ldr	r2, [r7, #24]
 8016e84:	e841 2300 	strex	r3, r2, [r1]
 8016e88:	613b      	str	r3, [r7, #16]
   return(result);
 8016e8a:	693b      	ldr	r3, [r7, #16]
 8016e8c:	2b00      	cmp	r3, #0
 8016e8e:	d1e6      	bne.n	8016e5e <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8016e90:	e026      	b.n	8016ee0 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8016e92:	687b      	ldr	r3, [r7, #4]
 8016e94:	681b      	ldr	r3, [r3, #0]
 8016e96:	69db      	ldr	r3, [r3, #28]
 8016e98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016e9c:	2b00      	cmp	r3, #0
 8016e9e:	d018      	beq.n	8016ed2 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8016ea0:	687b      	ldr	r3, [r7, #4]
 8016ea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8016ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ea8:	881b      	ldrh	r3, [r3, #0]
 8016eaa:	461a      	mov	r2, r3
 8016eac:	687b      	ldr	r3, [r7, #4]
 8016eae:	681b      	ldr	r3, [r3, #0]
 8016eb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8016eb4:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 8016eb6:	687b      	ldr	r3, [r7, #4]
 8016eb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016eba:	1c9a      	adds	r2, r3, #2
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8016ec6:	b29b      	uxth	r3, r3
 8016ec8:	3b01      	subs	r3, #1
 8016eca:	b29a      	uxth	r2, r3
 8016ecc:	687b      	ldr	r3, [r7, #4]
 8016ece:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8016ed2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8016ed4:	3b01      	subs	r3, #1
 8016ed6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8016ed8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	d19f      	bne.n	8016e1e <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8016ede:	e7ff      	b.n	8016ee0 <UART_TxISR_16BIT_FIFOEN+0xde>
 8016ee0:	bf00      	nop
 8016ee2:	3744      	adds	r7, #68	@ 0x44
 8016ee4:	46bd      	mov	sp, r7
 8016ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016eea:	4770      	bx	lr

08016eec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8016eec:	b580      	push	{r7, lr}
 8016eee:	b088      	sub	sp, #32
 8016ef0:	af00      	add	r7, sp, #0
 8016ef2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8016ef4:	687b      	ldr	r3, [r7, #4]
 8016ef6:	681b      	ldr	r3, [r3, #0]
 8016ef8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016efa:	68fb      	ldr	r3, [r7, #12]
 8016efc:	e853 3f00 	ldrex	r3, [r3]
 8016f00:	60bb      	str	r3, [r7, #8]
   return(result);
 8016f02:	68bb      	ldr	r3, [r7, #8]
 8016f04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8016f08:	61fb      	str	r3, [r7, #28]
 8016f0a:	687b      	ldr	r3, [r7, #4]
 8016f0c:	681b      	ldr	r3, [r3, #0]
 8016f0e:	461a      	mov	r2, r3
 8016f10:	69fb      	ldr	r3, [r7, #28]
 8016f12:	61bb      	str	r3, [r7, #24]
 8016f14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016f16:	6979      	ldr	r1, [r7, #20]
 8016f18:	69ba      	ldr	r2, [r7, #24]
 8016f1a:	e841 2300 	strex	r3, r2, [r1]
 8016f1e:	613b      	str	r3, [r7, #16]
   return(result);
 8016f20:	693b      	ldr	r3, [r7, #16]
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d1e6      	bne.n	8016ef4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8016f26:	687b      	ldr	r3, [r7, #4]
 8016f28:	2220      	movs	r2, #32
 8016f2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8016f2e:	687b      	ldr	r3, [r7, #4]
 8016f30:	2200      	movs	r2, #0
 8016f32:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8016f34:	6878      	ldr	r0, [r7, #4]
 8016f36:	f7ea f9e7 	bl	8001308 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8016f3a:	bf00      	nop
 8016f3c:	3720      	adds	r7, #32
 8016f3e:	46bd      	mov	sp, r7
 8016f40:	bd80      	pop	{r7, pc}
	...

08016f44 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8016f44:	b580      	push	{r7, lr}
 8016f46:	b09c      	sub	sp, #112	@ 0x70
 8016f48:	af00      	add	r7, sp, #0
 8016f4a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8016f4c:	687b      	ldr	r3, [r7, #4]
 8016f4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016f52:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8016f56:	687b      	ldr	r3, [r7, #4]
 8016f58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016f5c:	2b22      	cmp	r3, #34	@ 0x22
 8016f5e:	f040 80be 	bne.w	80170de <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8016f62:	687b      	ldr	r3, [r7, #4]
 8016f64:	681b      	ldr	r3, [r3, #0]
 8016f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016f68:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8016f6c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8016f70:	b2d9      	uxtb	r1, r3
 8016f72:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8016f76:	b2da      	uxtb	r2, r3
 8016f78:	687b      	ldr	r3, [r7, #4]
 8016f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f7c:	400a      	ands	r2, r1
 8016f7e:	b2d2      	uxtb	r2, r2
 8016f80:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8016f82:	687b      	ldr	r3, [r7, #4]
 8016f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f86:	1c5a      	adds	r2, r3, #1
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8016f8c:	687b      	ldr	r3, [r7, #4]
 8016f8e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8016f92:	b29b      	uxth	r3, r3
 8016f94:	3b01      	subs	r3, #1
 8016f96:	b29a      	uxth	r2, r3
 8016f98:	687b      	ldr	r3, [r7, #4]
 8016f9a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8016f9e:	687b      	ldr	r3, [r7, #4]
 8016fa0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8016fa4:	b29b      	uxth	r3, r3
 8016fa6:	2b00      	cmp	r3, #0
 8016fa8:	f040 80a1 	bne.w	80170ee <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8016fac:	687b      	ldr	r3, [r7, #4]
 8016fae:	681b      	ldr	r3, [r3, #0]
 8016fb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016fb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016fb4:	e853 3f00 	ldrex	r3, [r3]
 8016fb8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8016fba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016fbc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8016fc0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8016fc2:	687b      	ldr	r3, [r7, #4]
 8016fc4:	681b      	ldr	r3, [r3, #0]
 8016fc6:	461a      	mov	r2, r3
 8016fc8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016fca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8016fcc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016fce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8016fd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016fd2:	e841 2300 	strex	r3, r2, [r1]
 8016fd6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8016fd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016fda:	2b00      	cmp	r3, #0
 8016fdc:	d1e6      	bne.n	8016fac <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016fde:	687b      	ldr	r3, [r7, #4]
 8016fe0:	681b      	ldr	r3, [r3, #0]
 8016fe2:	3308      	adds	r3, #8
 8016fe4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fe8:	e853 3f00 	ldrex	r3, [r3]
 8016fec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8016fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016ff0:	f023 0301 	bic.w	r3, r3, #1
 8016ff4:	667b      	str	r3, [r7, #100]	@ 0x64
 8016ff6:	687b      	ldr	r3, [r7, #4]
 8016ff8:	681b      	ldr	r3, [r3, #0]
 8016ffa:	3308      	adds	r3, #8
 8016ffc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016ffe:	647a      	str	r2, [r7, #68]	@ 0x44
 8017000:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017002:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8017004:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017006:	e841 2300 	strex	r3, r2, [r1]
 801700a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801700c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801700e:	2b00      	cmp	r3, #0
 8017010:	d1e5      	bne.n	8016fde <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8017012:	687b      	ldr	r3, [r7, #4]
 8017014:	2220      	movs	r2, #32
 8017016:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	2200      	movs	r2, #0
 801701e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8017020:	687b      	ldr	r3, [r7, #4]
 8017022:	2200      	movs	r2, #0
 8017024:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8017026:	687b      	ldr	r3, [r7, #4]
 8017028:	681b      	ldr	r3, [r3, #0]
 801702a:	4a33      	ldr	r2, [pc, #204]	@ (80170f8 <UART_RxISR_8BIT+0x1b4>)
 801702c:	4293      	cmp	r3, r2
 801702e:	d01f      	beq.n	8017070 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8017030:	687b      	ldr	r3, [r7, #4]
 8017032:	681b      	ldr	r3, [r3, #0]
 8017034:	685b      	ldr	r3, [r3, #4]
 8017036:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801703a:	2b00      	cmp	r3, #0
 801703c:	d018      	beq.n	8017070 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801703e:	687b      	ldr	r3, [r7, #4]
 8017040:	681b      	ldr	r3, [r3, #0]
 8017042:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017046:	e853 3f00 	ldrex	r3, [r3]
 801704a:	623b      	str	r3, [r7, #32]
   return(result);
 801704c:	6a3b      	ldr	r3, [r7, #32]
 801704e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8017052:	663b      	str	r3, [r7, #96]	@ 0x60
 8017054:	687b      	ldr	r3, [r7, #4]
 8017056:	681b      	ldr	r3, [r3, #0]
 8017058:	461a      	mov	r2, r3
 801705a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801705c:	633b      	str	r3, [r7, #48]	@ 0x30
 801705e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017060:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8017062:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017064:	e841 2300 	strex	r3, r2, [r1]
 8017068:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801706a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801706c:	2b00      	cmp	r3, #0
 801706e:	d1e6      	bne.n	801703e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017070:	687b      	ldr	r3, [r7, #4]
 8017072:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017074:	2b01      	cmp	r3, #1
 8017076:	d12e      	bne.n	80170d6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017078:	687b      	ldr	r3, [r7, #4]
 801707a:	2200      	movs	r2, #0
 801707c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801707e:	687b      	ldr	r3, [r7, #4]
 8017080:	681b      	ldr	r3, [r3, #0]
 8017082:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017084:	693b      	ldr	r3, [r7, #16]
 8017086:	e853 3f00 	ldrex	r3, [r3]
 801708a:	60fb      	str	r3, [r7, #12]
   return(result);
 801708c:	68fb      	ldr	r3, [r7, #12]
 801708e:	f023 0310 	bic.w	r3, r3, #16
 8017092:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8017094:	687b      	ldr	r3, [r7, #4]
 8017096:	681b      	ldr	r3, [r3, #0]
 8017098:	461a      	mov	r2, r3
 801709a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801709c:	61fb      	str	r3, [r7, #28]
 801709e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80170a0:	69b9      	ldr	r1, [r7, #24]
 80170a2:	69fa      	ldr	r2, [r7, #28]
 80170a4:	e841 2300 	strex	r3, r2, [r1]
 80170a8:	617b      	str	r3, [r7, #20]
   return(result);
 80170aa:	697b      	ldr	r3, [r7, #20]
 80170ac:	2b00      	cmp	r3, #0
 80170ae:	d1e6      	bne.n	801707e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80170b0:	687b      	ldr	r3, [r7, #4]
 80170b2:	681b      	ldr	r3, [r3, #0]
 80170b4:	69db      	ldr	r3, [r3, #28]
 80170b6:	f003 0310 	and.w	r3, r3, #16
 80170ba:	2b10      	cmp	r3, #16
 80170bc:	d103      	bne.n	80170c6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80170be:	687b      	ldr	r3, [r7, #4]
 80170c0:	681b      	ldr	r3, [r3, #0]
 80170c2:	2210      	movs	r2, #16
 80170c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80170c6:	687b      	ldr	r3, [r7, #4]
 80170c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80170cc:	4619      	mov	r1, r3
 80170ce:	6878      	ldr	r0, [r7, #4]
 80170d0:	f7fe faf4 	bl	80156bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80170d4:	e00b      	b.n	80170ee <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80170d6:	6878      	ldr	r0, [r7, #4]
 80170d8:	f7ea f816 	bl	8001108 <HAL_UART_RxCpltCallback>
}
 80170dc:	e007      	b.n	80170ee <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80170de:	687b      	ldr	r3, [r7, #4]
 80170e0:	681b      	ldr	r3, [r3, #0]
 80170e2:	699a      	ldr	r2, [r3, #24]
 80170e4:	687b      	ldr	r3, [r7, #4]
 80170e6:	681b      	ldr	r3, [r3, #0]
 80170e8:	f042 0208 	orr.w	r2, r2, #8
 80170ec:	619a      	str	r2, [r3, #24]
}
 80170ee:	bf00      	nop
 80170f0:	3770      	adds	r7, #112	@ 0x70
 80170f2:	46bd      	mov	sp, r7
 80170f4:	bd80      	pop	{r7, pc}
 80170f6:	bf00      	nop
 80170f8:	58000c00 	.word	0x58000c00

080170fc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80170fc:	b580      	push	{r7, lr}
 80170fe:	b09c      	sub	sp, #112	@ 0x70
 8017100:	af00      	add	r7, sp, #0
 8017102:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8017104:	687b      	ldr	r3, [r7, #4]
 8017106:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801710a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801710e:	687b      	ldr	r3, [r7, #4]
 8017110:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8017114:	2b22      	cmp	r3, #34	@ 0x22
 8017116:	f040 80be 	bne.w	8017296 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801711a:	687b      	ldr	r3, [r7, #4]
 801711c:	681b      	ldr	r3, [r3, #0]
 801711e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017120:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8017124:	687b      	ldr	r3, [r7, #4]
 8017126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017128:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 801712a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 801712e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8017132:	4013      	ands	r3, r2
 8017134:	b29a      	uxth	r2, r3
 8017136:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8017138:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 801713a:	687b      	ldr	r3, [r7, #4]
 801713c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801713e:	1c9a      	adds	r2, r3, #2
 8017140:	687b      	ldr	r3, [r7, #4]
 8017142:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8017144:	687b      	ldr	r3, [r7, #4]
 8017146:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801714a:	b29b      	uxth	r3, r3
 801714c:	3b01      	subs	r3, #1
 801714e:	b29a      	uxth	r2, r3
 8017150:	687b      	ldr	r3, [r7, #4]
 8017152:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8017156:	687b      	ldr	r3, [r7, #4]
 8017158:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801715c:	b29b      	uxth	r3, r3
 801715e:	2b00      	cmp	r3, #0
 8017160:	f040 80a1 	bne.w	80172a6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8017164:	687b      	ldr	r3, [r7, #4]
 8017166:	681b      	ldr	r3, [r3, #0]
 8017168:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801716a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801716c:	e853 3f00 	ldrex	r3, [r3]
 8017170:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8017172:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017174:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8017178:	667b      	str	r3, [r7, #100]	@ 0x64
 801717a:	687b      	ldr	r3, [r7, #4]
 801717c:	681b      	ldr	r3, [r3, #0]
 801717e:	461a      	mov	r2, r3
 8017180:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8017182:	657b      	str	r3, [r7, #84]	@ 0x54
 8017184:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017186:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8017188:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801718a:	e841 2300 	strex	r3, r2, [r1]
 801718e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8017190:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017192:	2b00      	cmp	r3, #0
 8017194:	d1e6      	bne.n	8017164 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017196:	687b      	ldr	r3, [r7, #4]
 8017198:	681b      	ldr	r3, [r3, #0]
 801719a:	3308      	adds	r3, #8
 801719c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801719e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80171a0:	e853 3f00 	ldrex	r3, [r3]
 80171a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80171a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80171a8:	f023 0301 	bic.w	r3, r3, #1
 80171ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80171ae:	687b      	ldr	r3, [r7, #4]
 80171b0:	681b      	ldr	r3, [r3, #0]
 80171b2:	3308      	adds	r3, #8
 80171b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80171b6:	643a      	str	r2, [r7, #64]	@ 0x40
 80171b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80171ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80171bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80171be:	e841 2300 	strex	r3, r2, [r1]
 80171c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80171c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80171c6:	2b00      	cmp	r3, #0
 80171c8:	d1e5      	bne.n	8017196 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80171ca:	687b      	ldr	r3, [r7, #4]
 80171cc:	2220      	movs	r2, #32
 80171ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80171d2:	687b      	ldr	r3, [r7, #4]
 80171d4:	2200      	movs	r2, #0
 80171d6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80171d8:	687b      	ldr	r3, [r7, #4]
 80171da:	2200      	movs	r2, #0
 80171dc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80171de:	687b      	ldr	r3, [r7, #4]
 80171e0:	681b      	ldr	r3, [r3, #0]
 80171e2:	4a33      	ldr	r2, [pc, #204]	@ (80172b0 <UART_RxISR_16BIT+0x1b4>)
 80171e4:	4293      	cmp	r3, r2
 80171e6:	d01f      	beq.n	8017228 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80171e8:	687b      	ldr	r3, [r7, #4]
 80171ea:	681b      	ldr	r3, [r3, #0]
 80171ec:	685b      	ldr	r3, [r3, #4]
 80171ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80171f2:	2b00      	cmp	r3, #0
 80171f4:	d018      	beq.n	8017228 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80171f6:	687b      	ldr	r3, [r7, #4]
 80171f8:	681b      	ldr	r3, [r3, #0]
 80171fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80171fc:	6a3b      	ldr	r3, [r7, #32]
 80171fe:	e853 3f00 	ldrex	r3, [r3]
 8017202:	61fb      	str	r3, [r7, #28]
   return(result);
 8017204:	69fb      	ldr	r3, [r7, #28]
 8017206:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801720a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	681b      	ldr	r3, [r3, #0]
 8017210:	461a      	mov	r2, r3
 8017212:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017214:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017216:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017218:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801721a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801721c:	e841 2300 	strex	r3, r2, [r1]
 8017220:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8017222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017224:	2b00      	cmp	r3, #0
 8017226:	d1e6      	bne.n	80171f6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017228:	687b      	ldr	r3, [r7, #4]
 801722a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801722c:	2b01      	cmp	r3, #1
 801722e:	d12e      	bne.n	801728e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017230:	687b      	ldr	r3, [r7, #4]
 8017232:	2200      	movs	r2, #0
 8017234:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017236:	687b      	ldr	r3, [r7, #4]
 8017238:	681b      	ldr	r3, [r3, #0]
 801723a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801723c:	68fb      	ldr	r3, [r7, #12]
 801723e:	e853 3f00 	ldrex	r3, [r3]
 8017242:	60bb      	str	r3, [r7, #8]
   return(result);
 8017244:	68bb      	ldr	r3, [r7, #8]
 8017246:	f023 0310 	bic.w	r3, r3, #16
 801724a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801724c:	687b      	ldr	r3, [r7, #4]
 801724e:	681b      	ldr	r3, [r3, #0]
 8017250:	461a      	mov	r2, r3
 8017252:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8017254:	61bb      	str	r3, [r7, #24]
 8017256:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017258:	6979      	ldr	r1, [r7, #20]
 801725a:	69ba      	ldr	r2, [r7, #24]
 801725c:	e841 2300 	strex	r3, r2, [r1]
 8017260:	613b      	str	r3, [r7, #16]
   return(result);
 8017262:	693b      	ldr	r3, [r7, #16]
 8017264:	2b00      	cmp	r3, #0
 8017266:	d1e6      	bne.n	8017236 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	681b      	ldr	r3, [r3, #0]
 801726c:	69db      	ldr	r3, [r3, #28]
 801726e:	f003 0310 	and.w	r3, r3, #16
 8017272:	2b10      	cmp	r3, #16
 8017274:	d103      	bne.n	801727e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8017276:	687b      	ldr	r3, [r7, #4]
 8017278:	681b      	ldr	r3, [r3, #0]
 801727a:	2210      	movs	r2, #16
 801727c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801727e:	687b      	ldr	r3, [r7, #4]
 8017280:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8017284:	4619      	mov	r1, r3
 8017286:	6878      	ldr	r0, [r7, #4]
 8017288:	f7fe fa18 	bl	80156bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801728c:	e00b      	b.n	80172a6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801728e:	6878      	ldr	r0, [r7, #4]
 8017290:	f7e9 ff3a 	bl	8001108 <HAL_UART_RxCpltCallback>
}
 8017294:	e007      	b.n	80172a6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8017296:	687b      	ldr	r3, [r7, #4]
 8017298:	681b      	ldr	r3, [r3, #0]
 801729a:	699a      	ldr	r2, [r3, #24]
 801729c:	687b      	ldr	r3, [r7, #4]
 801729e:	681b      	ldr	r3, [r3, #0]
 80172a0:	f042 0208 	orr.w	r2, r2, #8
 80172a4:	619a      	str	r2, [r3, #24]
}
 80172a6:	bf00      	nop
 80172a8:	3770      	adds	r7, #112	@ 0x70
 80172aa:	46bd      	mov	sp, r7
 80172ac:	bd80      	pop	{r7, pc}
 80172ae:	bf00      	nop
 80172b0:	58000c00 	.word	0x58000c00

080172b4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80172b4:	b580      	push	{r7, lr}
 80172b6:	b0ac      	sub	sp, #176	@ 0xb0
 80172b8:	af00      	add	r7, sp, #0
 80172ba:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80172bc:	687b      	ldr	r3, [r7, #4]
 80172be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80172c2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80172c6:	687b      	ldr	r3, [r7, #4]
 80172c8:	681b      	ldr	r3, [r3, #0]
 80172ca:	69db      	ldr	r3, [r3, #28]
 80172cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80172d0:	687b      	ldr	r3, [r7, #4]
 80172d2:	681b      	ldr	r3, [r3, #0]
 80172d4:	681b      	ldr	r3, [r3, #0]
 80172d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80172da:	687b      	ldr	r3, [r7, #4]
 80172dc:	681b      	ldr	r3, [r3, #0]
 80172de:	689b      	ldr	r3, [r3, #8]
 80172e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80172e4:	687b      	ldr	r3, [r7, #4]
 80172e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80172ea:	2b22      	cmp	r3, #34	@ 0x22
 80172ec:	f040 8181 	bne.w	80175f2 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80172f0:	687b      	ldr	r3, [r7, #4]
 80172f2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80172f6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80172fa:	e124      	b.n	8017546 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80172fc:	687b      	ldr	r3, [r7, #4]
 80172fe:	681b      	ldr	r3, [r3, #0]
 8017300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017302:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8017306:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 801730a:	b2d9      	uxtb	r1, r3
 801730c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8017310:	b2da      	uxtb	r2, r3
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017316:	400a      	ands	r2, r1
 8017318:	b2d2      	uxtb	r2, r2
 801731a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 801731c:	687b      	ldr	r3, [r7, #4]
 801731e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017320:	1c5a      	adds	r2, r3, #1
 8017322:	687b      	ldr	r3, [r7, #4]
 8017324:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8017326:	687b      	ldr	r3, [r7, #4]
 8017328:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801732c:	b29b      	uxth	r3, r3
 801732e:	3b01      	subs	r3, #1
 8017330:	b29a      	uxth	r2, r3
 8017332:	687b      	ldr	r3, [r7, #4]
 8017334:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8017338:	687b      	ldr	r3, [r7, #4]
 801733a:	681b      	ldr	r3, [r3, #0]
 801733c:	69db      	ldr	r3, [r3, #28]
 801733e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8017342:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8017346:	f003 0307 	and.w	r3, r3, #7
 801734a:	2b00      	cmp	r3, #0
 801734c:	d053      	beq.n	80173f6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801734e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8017352:	f003 0301 	and.w	r3, r3, #1
 8017356:	2b00      	cmp	r3, #0
 8017358:	d011      	beq.n	801737e <UART_RxISR_8BIT_FIFOEN+0xca>
 801735a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801735e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017362:	2b00      	cmp	r3, #0
 8017364:	d00b      	beq.n	801737e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8017366:	687b      	ldr	r3, [r7, #4]
 8017368:	681b      	ldr	r3, [r3, #0]
 801736a:	2201      	movs	r2, #1
 801736c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801736e:	687b      	ldr	r3, [r7, #4]
 8017370:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017374:	f043 0201 	orr.w	r2, r3, #1
 8017378:	687b      	ldr	r3, [r7, #4]
 801737a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801737e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8017382:	f003 0302 	and.w	r3, r3, #2
 8017386:	2b00      	cmp	r3, #0
 8017388:	d011      	beq.n	80173ae <UART_RxISR_8BIT_FIFOEN+0xfa>
 801738a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801738e:	f003 0301 	and.w	r3, r3, #1
 8017392:	2b00      	cmp	r3, #0
 8017394:	d00b      	beq.n	80173ae <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8017396:	687b      	ldr	r3, [r7, #4]
 8017398:	681b      	ldr	r3, [r3, #0]
 801739a:	2202      	movs	r2, #2
 801739c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801739e:	687b      	ldr	r3, [r7, #4]
 80173a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80173a4:	f043 0204 	orr.w	r2, r3, #4
 80173a8:	687b      	ldr	r3, [r7, #4]
 80173aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80173ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80173b2:	f003 0304 	and.w	r3, r3, #4
 80173b6:	2b00      	cmp	r3, #0
 80173b8:	d011      	beq.n	80173de <UART_RxISR_8BIT_FIFOEN+0x12a>
 80173ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80173be:	f003 0301 	and.w	r3, r3, #1
 80173c2:	2b00      	cmp	r3, #0
 80173c4:	d00b      	beq.n	80173de <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80173c6:	687b      	ldr	r3, [r7, #4]
 80173c8:	681b      	ldr	r3, [r3, #0]
 80173ca:	2204      	movs	r2, #4
 80173cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80173ce:	687b      	ldr	r3, [r7, #4]
 80173d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80173d4:	f043 0202 	orr.w	r2, r3, #2
 80173d8:	687b      	ldr	r3, [r7, #4]
 80173da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80173de:	687b      	ldr	r3, [r7, #4]
 80173e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80173e4:	2b00      	cmp	r3, #0
 80173e6:	d006      	beq.n	80173f6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80173e8:	6878      	ldr	r0, [r7, #4]
 80173ea:	f7fe f95d 	bl	80156a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80173ee:	687b      	ldr	r3, [r7, #4]
 80173f0:	2200      	movs	r2, #0
 80173f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80173f6:	687b      	ldr	r3, [r7, #4]
 80173f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80173fc:	b29b      	uxth	r3, r3
 80173fe:	2b00      	cmp	r3, #0
 8017400:	f040 80a1 	bne.w	8017546 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8017404:	687b      	ldr	r3, [r7, #4]
 8017406:	681b      	ldr	r3, [r3, #0]
 8017408:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801740a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801740c:	e853 3f00 	ldrex	r3, [r3]
 8017410:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8017412:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8017414:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8017418:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801741c:	687b      	ldr	r3, [r7, #4]
 801741e:	681b      	ldr	r3, [r3, #0]
 8017420:	461a      	mov	r2, r3
 8017422:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8017426:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8017428:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801742a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 801742c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801742e:	e841 2300 	strex	r3, r2, [r1]
 8017432:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8017434:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8017436:	2b00      	cmp	r3, #0
 8017438:	d1e4      	bne.n	8017404 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801743a:	687b      	ldr	r3, [r7, #4]
 801743c:	681b      	ldr	r3, [r3, #0]
 801743e:	3308      	adds	r3, #8
 8017440:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017442:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017444:	e853 3f00 	ldrex	r3, [r3]
 8017448:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 801744a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801744c:	4b6f      	ldr	r3, [pc, #444]	@ (801760c <UART_RxISR_8BIT_FIFOEN+0x358>)
 801744e:	4013      	ands	r3, r2
 8017450:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	681b      	ldr	r3, [r3, #0]
 8017458:	3308      	adds	r3, #8
 801745a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801745e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8017460:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017462:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8017464:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8017466:	e841 2300 	strex	r3, r2, [r1]
 801746a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 801746c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801746e:	2b00      	cmp	r3, #0
 8017470:	d1e3      	bne.n	801743a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8017472:	687b      	ldr	r3, [r7, #4]
 8017474:	2220      	movs	r2, #32
 8017476:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801747a:	687b      	ldr	r3, [r7, #4]
 801747c:	2200      	movs	r2, #0
 801747e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8017480:	687b      	ldr	r3, [r7, #4]
 8017482:	2200      	movs	r2, #0
 8017484:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8017486:	687b      	ldr	r3, [r7, #4]
 8017488:	681b      	ldr	r3, [r3, #0]
 801748a:	4a61      	ldr	r2, [pc, #388]	@ (8017610 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 801748c:	4293      	cmp	r3, r2
 801748e:	d021      	beq.n	80174d4 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8017490:	687b      	ldr	r3, [r7, #4]
 8017492:	681b      	ldr	r3, [r3, #0]
 8017494:	685b      	ldr	r3, [r3, #4]
 8017496:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801749a:	2b00      	cmp	r3, #0
 801749c:	d01a      	beq.n	80174d4 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801749e:	687b      	ldr	r3, [r7, #4]
 80174a0:	681b      	ldr	r3, [r3, #0]
 80174a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80174a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80174a6:	e853 3f00 	ldrex	r3, [r3]
 80174aa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80174ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80174ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80174b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80174b6:	687b      	ldr	r3, [r7, #4]
 80174b8:	681b      	ldr	r3, [r3, #0]
 80174ba:	461a      	mov	r2, r3
 80174bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80174c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80174c2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80174c4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80174c6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80174c8:	e841 2300 	strex	r3, r2, [r1]
 80174cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80174ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80174d0:	2b00      	cmp	r3, #0
 80174d2:	d1e4      	bne.n	801749e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80174d4:	687b      	ldr	r3, [r7, #4]
 80174d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80174d8:	2b01      	cmp	r3, #1
 80174da:	d130      	bne.n	801753e <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80174dc:	687b      	ldr	r3, [r7, #4]
 80174de:	2200      	movs	r2, #0
 80174e0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80174e2:	687b      	ldr	r3, [r7, #4]
 80174e4:	681b      	ldr	r3, [r3, #0]
 80174e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80174e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80174ea:	e853 3f00 	ldrex	r3, [r3]
 80174ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80174f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80174f2:	f023 0310 	bic.w	r3, r3, #16
 80174f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80174fa:	687b      	ldr	r3, [r7, #4]
 80174fc:	681b      	ldr	r3, [r3, #0]
 80174fe:	461a      	mov	r2, r3
 8017500:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017504:	643b      	str	r3, [r7, #64]	@ 0x40
 8017506:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017508:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801750a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801750c:	e841 2300 	strex	r3, r2, [r1]
 8017510:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8017512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017514:	2b00      	cmp	r3, #0
 8017516:	d1e4      	bne.n	80174e2 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8017518:	687b      	ldr	r3, [r7, #4]
 801751a:	681b      	ldr	r3, [r3, #0]
 801751c:	69db      	ldr	r3, [r3, #28]
 801751e:	f003 0310 	and.w	r3, r3, #16
 8017522:	2b10      	cmp	r3, #16
 8017524:	d103      	bne.n	801752e <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8017526:	687b      	ldr	r3, [r7, #4]
 8017528:	681b      	ldr	r3, [r3, #0]
 801752a:	2210      	movs	r2, #16
 801752c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801752e:	687b      	ldr	r3, [r7, #4]
 8017530:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8017534:	4619      	mov	r1, r3
 8017536:	6878      	ldr	r0, [r7, #4]
 8017538:	f7fe f8c0 	bl	80156bc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 801753c:	e00e      	b.n	801755c <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 801753e:	6878      	ldr	r0, [r7, #4]
 8017540:	f7e9 fde2 	bl	8001108 <HAL_UART_RxCpltCallback>
        break;
 8017544:	e00a      	b.n	801755c <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8017546:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 801754a:	2b00      	cmp	r3, #0
 801754c:	d006      	beq.n	801755c <UART_RxISR_8BIT_FIFOEN+0x2a8>
 801754e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8017552:	f003 0320 	and.w	r3, r3, #32
 8017556:	2b00      	cmp	r3, #0
 8017558:	f47f aed0 	bne.w	80172fc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801755c:	687b      	ldr	r3, [r7, #4]
 801755e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8017562:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8017566:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801756a:	2b00      	cmp	r3, #0
 801756c:	d049      	beq.n	8017602 <UART_RxISR_8BIT_FIFOEN+0x34e>
 801756e:	687b      	ldr	r3, [r7, #4]
 8017570:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8017574:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8017578:	429a      	cmp	r2, r3
 801757a:	d242      	bcs.n	8017602 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801757c:	687b      	ldr	r3, [r7, #4]
 801757e:	681b      	ldr	r3, [r3, #0]
 8017580:	3308      	adds	r3, #8
 8017582:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017584:	6a3b      	ldr	r3, [r7, #32]
 8017586:	e853 3f00 	ldrex	r3, [r3]
 801758a:	61fb      	str	r3, [r7, #28]
   return(result);
 801758c:	69fb      	ldr	r3, [r7, #28]
 801758e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8017592:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8017596:	687b      	ldr	r3, [r7, #4]
 8017598:	681b      	ldr	r3, [r3, #0]
 801759a:	3308      	adds	r3, #8
 801759c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80175a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80175a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80175a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80175a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80175a8:	e841 2300 	strex	r3, r2, [r1]
 80175ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80175ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80175b0:	2b00      	cmp	r3, #0
 80175b2:	d1e3      	bne.n	801757c <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	4a17      	ldr	r2, [pc, #92]	@ (8017614 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80175b8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80175ba:	687b      	ldr	r3, [r7, #4]
 80175bc:	681b      	ldr	r3, [r3, #0]
 80175be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80175c0:	68fb      	ldr	r3, [r7, #12]
 80175c2:	e853 3f00 	ldrex	r3, [r3]
 80175c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80175c8:	68bb      	ldr	r3, [r7, #8]
 80175ca:	f043 0320 	orr.w	r3, r3, #32
 80175ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	681b      	ldr	r3, [r3, #0]
 80175d6:	461a      	mov	r2, r3
 80175d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80175dc:	61bb      	str	r3, [r7, #24]
 80175de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80175e0:	6979      	ldr	r1, [r7, #20]
 80175e2:	69ba      	ldr	r2, [r7, #24]
 80175e4:	e841 2300 	strex	r3, r2, [r1]
 80175e8:	613b      	str	r3, [r7, #16]
   return(result);
 80175ea:	693b      	ldr	r3, [r7, #16]
 80175ec:	2b00      	cmp	r3, #0
 80175ee:	d1e4      	bne.n	80175ba <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80175f0:	e007      	b.n	8017602 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80175f2:	687b      	ldr	r3, [r7, #4]
 80175f4:	681b      	ldr	r3, [r3, #0]
 80175f6:	699a      	ldr	r2, [r3, #24]
 80175f8:	687b      	ldr	r3, [r7, #4]
 80175fa:	681b      	ldr	r3, [r3, #0]
 80175fc:	f042 0208 	orr.w	r2, r2, #8
 8017600:	619a      	str	r2, [r3, #24]
}
 8017602:	bf00      	nop
 8017604:	37b0      	adds	r7, #176	@ 0xb0
 8017606:	46bd      	mov	sp, r7
 8017608:	bd80      	pop	{r7, pc}
 801760a:	bf00      	nop
 801760c:	effffffe 	.word	0xeffffffe
 8017610:	58000c00 	.word	0x58000c00
 8017614:	08016f45 	.word	0x08016f45

08017618 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8017618:	b580      	push	{r7, lr}
 801761a:	b0ae      	sub	sp, #184	@ 0xb8
 801761c:	af00      	add	r7, sp, #0
 801761e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017626:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801762a:	687b      	ldr	r3, [r7, #4]
 801762c:	681b      	ldr	r3, [r3, #0]
 801762e:	69db      	ldr	r3, [r3, #28]
 8017630:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8017634:	687b      	ldr	r3, [r7, #4]
 8017636:	681b      	ldr	r3, [r3, #0]
 8017638:	681b      	ldr	r3, [r3, #0]
 801763a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801763e:	687b      	ldr	r3, [r7, #4]
 8017640:	681b      	ldr	r3, [r3, #0]
 8017642:	689b      	ldr	r3, [r3, #8]
 8017644:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8017648:	687b      	ldr	r3, [r7, #4]
 801764a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801764e:	2b22      	cmp	r3, #34	@ 0x22
 8017650:	f040 8185 	bne.w	801795e <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8017654:	687b      	ldr	r3, [r7, #4]
 8017656:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801765a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801765e:	e128      	b.n	80178b2 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8017660:	687b      	ldr	r3, [r7, #4]
 8017662:	681b      	ldr	r3, [r3, #0]
 8017664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017666:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 801766a:	687b      	ldr	r3, [r7, #4]
 801766c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801766e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8017672:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8017676:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 801767a:	4013      	ands	r3, r2
 801767c:	b29a      	uxth	r2, r3
 801767e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8017682:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8017684:	687b      	ldr	r3, [r7, #4]
 8017686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017688:	1c9a      	adds	r2, r3, #2
 801768a:	687b      	ldr	r3, [r7, #4]
 801768c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801768e:	687b      	ldr	r3, [r7, #4]
 8017690:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8017694:	b29b      	uxth	r3, r3
 8017696:	3b01      	subs	r3, #1
 8017698:	b29a      	uxth	r2, r3
 801769a:	687b      	ldr	r3, [r7, #4]
 801769c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80176a0:	687b      	ldr	r3, [r7, #4]
 80176a2:	681b      	ldr	r3, [r3, #0]
 80176a4:	69db      	ldr	r3, [r3, #28]
 80176a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80176aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80176ae:	f003 0307 	and.w	r3, r3, #7
 80176b2:	2b00      	cmp	r3, #0
 80176b4:	d053      	beq.n	801775e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80176b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80176ba:	f003 0301 	and.w	r3, r3, #1
 80176be:	2b00      	cmp	r3, #0
 80176c0:	d011      	beq.n	80176e6 <UART_RxISR_16BIT_FIFOEN+0xce>
 80176c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80176c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80176ca:	2b00      	cmp	r3, #0
 80176cc:	d00b      	beq.n	80176e6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80176ce:	687b      	ldr	r3, [r7, #4]
 80176d0:	681b      	ldr	r3, [r3, #0]
 80176d2:	2201      	movs	r2, #1
 80176d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80176d6:	687b      	ldr	r3, [r7, #4]
 80176d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80176dc:	f043 0201 	orr.w	r2, r3, #1
 80176e0:	687b      	ldr	r3, [r7, #4]
 80176e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80176e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80176ea:	f003 0302 	and.w	r3, r3, #2
 80176ee:	2b00      	cmp	r3, #0
 80176f0:	d011      	beq.n	8017716 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80176f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80176f6:	f003 0301 	and.w	r3, r3, #1
 80176fa:	2b00      	cmp	r3, #0
 80176fc:	d00b      	beq.n	8017716 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80176fe:	687b      	ldr	r3, [r7, #4]
 8017700:	681b      	ldr	r3, [r3, #0]
 8017702:	2202      	movs	r2, #2
 8017704:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8017706:	687b      	ldr	r3, [r7, #4]
 8017708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801770c:	f043 0204 	orr.w	r2, r3, #4
 8017710:	687b      	ldr	r3, [r7, #4]
 8017712:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8017716:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801771a:	f003 0304 	and.w	r3, r3, #4
 801771e:	2b00      	cmp	r3, #0
 8017720:	d011      	beq.n	8017746 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8017722:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8017726:	f003 0301 	and.w	r3, r3, #1
 801772a:	2b00      	cmp	r3, #0
 801772c:	d00b      	beq.n	8017746 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801772e:	687b      	ldr	r3, [r7, #4]
 8017730:	681b      	ldr	r3, [r3, #0]
 8017732:	2204      	movs	r2, #4
 8017734:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8017736:	687b      	ldr	r3, [r7, #4]
 8017738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801773c:	f043 0202 	orr.w	r2, r3, #2
 8017740:	687b      	ldr	r3, [r7, #4]
 8017742:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8017746:	687b      	ldr	r3, [r7, #4]
 8017748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801774c:	2b00      	cmp	r3, #0
 801774e:	d006      	beq.n	801775e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8017750:	6878      	ldr	r0, [r7, #4]
 8017752:	f7fd ffa9 	bl	80156a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8017756:	687b      	ldr	r3, [r7, #4]
 8017758:	2200      	movs	r2, #0
 801775a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801775e:	687b      	ldr	r3, [r7, #4]
 8017760:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8017764:	b29b      	uxth	r3, r3
 8017766:	2b00      	cmp	r3, #0
 8017768:	f040 80a3 	bne.w	80178b2 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801776c:	687b      	ldr	r3, [r7, #4]
 801776e:	681b      	ldr	r3, [r3, #0]
 8017770:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017772:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8017774:	e853 3f00 	ldrex	r3, [r3]
 8017778:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801777a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801777c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8017780:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8017784:	687b      	ldr	r3, [r7, #4]
 8017786:	681b      	ldr	r3, [r3, #0]
 8017788:	461a      	mov	r2, r3
 801778a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801778e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8017792:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017794:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8017796:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801779a:	e841 2300 	strex	r3, r2, [r1]
 801779e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80177a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80177a2:	2b00      	cmp	r3, #0
 80177a4:	d1e2      	bne.n	801776c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80177a6:	687b      	ldr	r3, [r7, #4]
 80177a8:	681b      	ldr	r3, [r3, #0]
 80177aa:	3308      	adds	r3, #8
 80177ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80177ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80177b0:	e853 3f00 	ldrex	r3, [r3]
 80177b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80177b6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80177b8:	4b6f      	ldr	r3, [pc, #444]	@ (8017978 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80177ba:	4013      	ands	r3, r2
 80177bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	681b      	ldr	r3, [r3, #0]
 80177c4:	3308      	adds	r3, #8
 80177c6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80177ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80177cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80177ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80177d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80177d2:	e841 2300 	strex	r3, r2, [r1]
 80177d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80177d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80177da:	2b00      	cmp	r3, #0
 80177dc:	d1e3      	bne.n	80177a6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80177de:	687b      	ldr	r3, [r7, #4]
 80177e0:	2220      	movs	r2, #32
 80177e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80177e6:	687b      	ldr	r3, [r7, #4]
 80177e8:	2200      	movs	r2, #0
 80177ea:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80177ec:	687b      	ldr	r3, [r7, #4]
 80177ee:	2200      	movs	r2, #0
 80177f0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80177f2:	687b      	ldr	r3, [r7, #4]
 80177f4:	681b      	ldr	r3, [r3, #0]
 80177f6:	4a61      	ldr	r2, [pc, #388]	@ (801797c <UART_RxISR_16BIT_FIFOEN+0x364>)
 80177f8:	4293      	cmp	r3, r2
 80177fa:	d021      	beq.n	8017840 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80177fc:	687b      	ldr	r3, [r7, #4]
 80177fe:	681b      	ldr	r3, [r3, #0]
 8017800:	685b      	ldr	r3, [r3, #4]
 8017802:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8017806:	2b00      	cmp	r3, #0
 8017808:	d01a      	beq.n	8017840 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801780a:	687b      	ldr	r3, [r7, #4]
 801780c:	681b      	ldr	r3, [r3, #0]
 801780e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017810:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017812:	e853 3f00 	ldrex	r3, [r3]
 8017816:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8017818:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801781a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801781e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8017822:	687b      	ldr	r3, [r7, #4]
 8017824:	681b      	ldr	r3, [r3, #0]
 8017826:	461a      	mov	r2, r3
 8017828:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801782c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801782e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017830:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8017832:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8017834:	e841 2300 	strex	r3, r2, [r1]
 8017838:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801783a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801783c:	2b00      	cmp	r3, #0
 801783e:	d1e4      	bne.n	801780a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017840:	687b      	ldr	r3, [r7, #4]
 8017842:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017844:	2b01      	cmp	r3, #1
 8017846:	d130      	bne.n	80178aa <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017848:	687b      	ldr	r3, [r7, #4]
 801784a:	2200      	movs	r2, #0
 801784c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801784e:	687b      	ldr	r3, [r7, #4]
 8017850:	681b      	ldr	r3, [r3, #0]
 8017852:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017856:	e853 3f00 	ldrex	r3, [r3]
 801785a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801785c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801785e:	f023 0310 	bic.w	r3, r3, #16
 8017862:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8017866:	687b      	ldr	r3, [r7, #4]
 8017868:	681b      	ldr	r3, [r3, #0]
 801786a:	461a      	mov	r2, r3
 801786c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8017870:	647b      	str	r3, [r7, #68]	@ 0x44
 8017872:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017874:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8017876:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017878:	e841 2300 	strex	r3, r2, [r1]
 801787c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801787e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017880:	2b00      	cmp	r3, #0
 8017882:	d1e4      	bne.n	801784e <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8017884:	687b      	ldr	r3, [r7, #4]
 8017886:	681b      	ldr	r3, [r3, #0]
 8017888:	69db      	ldr	r3, [r3, #28]
 801788a:	f003 0310 	and.w	r3, r3, #16
 801788e:	2b10      	cmp	r3, #16
 8017890:	d103      	bne.n	801789a <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8017892:	687b      	ldr	r3, [r7, #4]
 8017894:	681b      	ldr	r3, [r3, #0]
 8017896:	2210      	movs	r2, #16
 8017898:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801789a:	687b      	ldr	r3, [r7, #4]
 801789c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80178a0:	4619      	mov	r1, r3
 80178a2:	6878      	ldr	r0, [r7, #4]
 80178a4:	f7fd ff0a 	bl	80156bc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80178a8:	e00e      	b.n	80178c8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 80178aa:	6878      	ldr	r0, [r7, #4]
 80178ac:	f7e9 fc2c 	bl	8001108 <HAL_UART_RxCpltCallback>
        break;
 80178b0:	e00a      	b.n	80178c8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80178b2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80178b6:	2b00      	cmp	r3, #0
 80178b8:	d006      	beq.n	80178c8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 80178ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80178be:	f003 0320 	and.w	r3, r3, #32
 80178c2:	2b00      	cmp	r3, #0
 80178c4:	f47f aecc 	bne.w	8017660 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80178c8:	687b      	ldr	r3, [r7, #4]
 80178ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80178ce:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80178d2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80178d6:	2b00      	cmp	r3, #0
 80178d8:	d049      	beq.n	801796e <UART_RxISR_16BIT_FIFOEN+0x356>
 80178da:	687b      	ldr	r3, [r7, #4]
 80178dc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80178e0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80178e4:	429a      	cmp	r2, r3
 80178e6:	d242      	bcs.n	801796e <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80178e8:	687b      	ldr	r3, [r7, #4]
 80178ea:	681b      	ldr	r3, [r3, #0]
 80178ec:	3308      	adds	r3, #8
 80178ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80178f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80178f2:	e853 3f00 	ldrex	r3, [r3]
 80178f6:	623b      	str	r3, [r7, #32]
   return(result);
 80178f8:	6a3b      	ldr	r3, [r7, #32]
 80178fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80178fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8017902:	687b      	ldr	r3, [r7, #4]
 8017904:	681b      	ldr	r3, [r3, #0]
 8017906:	3308      	adds	r3, #8
 8017908:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 801790c:	633a      	str	r2, [r7, #48]	@ 0x30
 801790e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017910:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8017912:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017914:	e841 2300 	strex	r3, r2, [r1]
 8017918:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801791a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801791c:	2b00      	cmp	r3, #0
 801791e:	d1e3      	bne.n	80178e8 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8017920:	687b      	ldr	r3, [r7, #4]
 8017922:	4a17      	ldr	r2, [pc, #92]	@ (8017980 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8017924:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8017926:	687b      	ldr	r3, [r7, #4]
 8017928:	681b      	ldr	r3, [r3, #0]
 801792a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801792c:	693b      	ldr	r3, [r7, #16]
 801792e:	e853 3f00 	ldrex	r3, [r3]
 8017932:	60fb      	str	r3, [r7, #12]
   return(result);
 8017934:	68fb      	ldr	r3, [r7, #12]
 8017936:	f043 0320 	orr.w	r3, r3, #32
 801793a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801793e:	687b      	ldr	r3, [r7, #4]
 8017940:	681b      	ldr	r3, [r3, #0]
 8017942:	461a      	mov	r2, r3
 8017944:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8017948:	61fb      	str	r3, [r7, #28]
 801794a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801794c:	69b9      	ldr	r1, [r7, #24]
 801794e:	69fa      	ldr	r2, [r7, #28]
 8017950:	e841 2300 	strex	r3, r2, [r1]
 8017954:	617b      	str	r3, [r7, #20]
   return(result);
 8017956:	697b      	ldr	r3, [r7, #20]
 8017958:	2b00      	cmp	r3, #0
 801795a:	d1e4      	bne.n	8017926 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801795c:	e007      	b.n	801796e <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801795e:	687b      	ldr	r3, [r7, #4]
 8017960:	681b      	ldr	r3, [r3, #0]
 8017962:	699a      	ldr	r2, [r3, #24]
 8017964:	687b      	ldr	r3, [r7, #4]
 8017966:	681b      	ldr	r3, [r3, #0]
 8017968:	f042 0208 	orr.w	r2, r2, #8
 801796c:	619a      	str	r2, [r3, #24]
}
 801796e:	bf00      	nop
 8017970:	37b8      	adds	r7, #184	@ 0xb8
 8017972:	46bd      	mov	sp, r7
 8017974:	bd80      	pop	{r7, pc}
 8017976:	bf00      	nop
 8017978:	effffffe 	.word	0xeffffffe
 801797c:	58000c00 	.word	0x58000c00
 8017980:	080170fd 	.word	0x080170fd

08017984 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8017984:	b480      	push	{r7}
 8017986:	b083      	sub	sp, #12
 8017988:	af00      	add	r7, sp, #0
 801798a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801798c:	bf00      	nop
 801798e:	370c      	adds	r7, #12
 8017990:	46bd      	mov	sp, r7
 8017992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017996:	4770      	bx	lr

08017998 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8017998:	b480      	push	{r7}
 801799a:	b083      	sub	sp, #12
 801799c:	af00      	add	r7, sp, #0
 801799e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80179a0:	bf00      	nop
 80179a2:	370c      	adds	r7, #12
 80179a4:	46bd      	mov	sp, r7
 80179a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179aa:	4770      	bx	lr

080179ac <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80179ac:	b480      	push	{r7}
 80179ae:	b083      	sub	sp, #12
 80179b0:	af00      	add	r7, sp, #0
 80179b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80179b4:	bf00      	nop
 80179b6:	370c      	adds	r7, #12
 80179b8:	46bd      	mov	sp, r7
 80179ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179be:	4770      	bx	lr

080179c0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80179c0:	b580      	push	{r7, lr}
 80179c2:	b084      	sub	sp, #16
 80179c4:	af00      	add	r7, sp, #0
 80179c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 80179c8:	687b      	ldr	r3, [r7, #4]
 80179ca:	681b      	ldr	r3, [r3, #0]
 80179cc:	4a2e      	ldr	r2, [pc, #184]	@ (8017a88 <HAL_UARTEx_DisableFifoMode+0xc8>)
 80179ce:	4293      	cmp	r3, r2
 80179d0:	d027      	beq.n	8017a22 <HAL_UARTEx_DisableFifoMode+0x62>
 80179d2:	687b      	ldr	r3, [r7, #4]
 80179d4:	681b      	ldr	r3, [r3, #0]
 80179d6:	4a2d      	ldr	r2, [pc, #180]	@ (8017a8c <HAL_UARTEx_DisableFifoMode+0xcc>)
 80179d8:	4293      	cmp	r3, r2
 80179da:	d022      	beq.n	8017a22 <HAL_UARTEx_DisableFifoMode+0x62>
 80179dc:	687b      	ldr	r3, [r7, #4]
 80179de:	681b      	ldr	r3, [r3, #0]
 80179e0:	4a2b      	ldr	r2, [pc, #172]	@ (8017a90 <HAL_UARTEx_DisableFifoMode+0xd0>)
 80179e2:	4293      	cmp	r3, r2
 80179e4:	d01d      	beq.n	8017a22 <HAL_UARTEx_DisableFifoMode+0x62>
 80179e6:	687b      	ldr	r3, [r7, #4]
 80179e8:	681b      	ldr	r3, [r3, #0]
 80179ea:	4a2a      	ldr	r2, [pc, #168]	@ (8017a94 <HAL_UARTEx_DisableFifoMode+0xd4>)
 80179ec:	4293      	cmp	r3, r2
 80179ee:	d018      	beq.n	8017a22 <HAL_UARTEx_DisableFifoMode+0x62>
 80179f0:	687b      	ldr	r3, [r7, #4]
 80179f2:	681b      	ldr	r3, [r3, #0]
 80179f4:	4a28      	ldr	r2, [pc, #160]	@ (8017a98 <HAL_UARTEx_DisableFifoMode+0xd8>)
 80179f6:	4293      	cmp	r3, r2
 80179f8:	d013      	beq.n	8017a22 <HAL_UARTEx_DisableFifoMode+0x62>
 80179fa:	687b      	ldr	r3, [r7, #4]
 80179fc:	681b      	ldr	r3, [r3, #0]
 80179fe:	4a27      	ldr	r2, [pc, #156]	@ (8017a9c <HAL_UARTEx_DisableFifoMode+0xdc>)
 8017a00:	4293      	cmp	r3, r2
 8017a02:	d00e      	beq.n	8017a22 <HAL_UARTEx_DisableFifoMode+0x62>
 8017a04:	687b      	ldr	r3, [r7, #4]
 8017a06:	681b      	ldr	r3, [r3, #0]
 8017a08:	4a25      	ldr	r2, [pc, #148]	@ (8017aa0 <HAL_UARTEx_DisableFifoMode+0xe0>)
 8017a0a:	4293      	cmp	r3, r2
 8017a0c:	d009      	beq.n	8017a22 <HAL_UARTEx_DisableFifoMode+0x62>
 8017a0e:	687b      	ldr	r3, [r7, #4]
 8017a10:	681b      	ldr	r3, [r3, #0]
 8017a12:	4a24      	ldr	r2, [pc, #144]	@ (8017aa4 <HAL_UARTEx_DisableFifoMode+0xe4>)
 8017a14:	4293      	cmp	r3, r2
 8017a16:	d004      	beq.n	8017a22 <HAL_UARTEx_DisableFifoMode+0x62>
 8017a18:	f240 2136 	movw	r1, #566	@ 0x236
 8017a1c:	4822      	ldr	r0, [pc, #136]	@ (8017aa8 <HAL_UARTEx_DisableFifoMode+0xe8>)
 8017a1e:	f7eb fc7d 	bl	800331c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 8017a22:	687b      	ldr	r3, [r7, #4]
 8017a24:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8017a28:	2b01      	cmp	r3, #1
 8017a2a:	d101      	bne.n	8017a30 <HAL_UARTEx_DisableFifoMode+0x70>
 8017a2c:	2302      	movs	r3, #2
 8017a2e:	e027      	b.n	8017a80 <HAL_UARTEx_DisableFifoMode+0xc0>
 8017a30:	687b      	ldr	r3, [r7, #4]
 8017a32:	2201      	movs	r2, #1
 8017a34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8017a38:	687b      	ldr	r3, [r7, #4]
 8017a3a:	2224      	movs	r2, #36	@ 0x24
 8017a3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8017a40:	687b      	ldr	r3, [r7, #4]
 8017a42:	681b      	ldr	r3, [r3, #0]
 8017a44:	681b      	ldr	r3, [r3, #0]
 8017a46:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8017a48:	687b      	ldr	r3, [r7, #4]
 8017a4a:	681b      	ldr	r3, [r3, #0]
 8017a4c:	681a      	ldr	r2, [r3, #0]
 8017a4e:	687b      	ldr	r3, [r7, #4]
 8017a50:	681b      	ldr	r3, [r3, #0]
 8017a52:	f022 0201 	bic.w	r2, r2, #1
 8017a56:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8017a58:	68fb      	ldr	r3, [r7, #12]
 8017a5a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8017a5e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8017a60:	687b      	ldr	r3, [r7, #4]
 8017a62:	2200      	movs	r2, #0
 8017a64:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8017a66:	687b      	ldr	r3, [r7, #4]
 8017a68:	681b      	ldr	r3, [r3, #0]
 8017a6a:	68fa      	ldr	r2, [r7, #12]
 8017a6c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8017a6e:	687b      	ldr	r3, [r7, #4]
 8017a70:	2220      	movs	r2, #32
 8017a72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8017a76:	687b      	ldr	r3, [r7, #4]
 8017a78:	2200      	movs	r2, #0
 8017a7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8017a7e:	2300      	movs	r3, #0
}
 8017a80:	4618      	mov	r0, r3
 8017a82:	3710      	adds	r7, #16
 8017a84:	46bd      	mov	sp, r7
 8017a86:	bd80      	pop	{r7, pc}
 8017a88:	40011000 	.word	0x40011000
 8017a8c:	40004400 	.word	0x40004400
 8017a90:	40004800 	.word	0x40004800
 8017a94:	40004c00 	.word	0x40004c00
 8017a98:	40005000 	.word	0x40005000
 8017a9c:	40011400 	.word	0x40011400
 8017aa0:	40007800 	.word	0x40007800
 8017aa4:	40007c00 	.word	0x40007c00
 8017aa8:	0801eb40 	.word	0x0801eb40

08017aac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8017aac:	b580      	push	{r7, lr}
 8017aae:	b084      	sub	sp, #16
 8017ab0:	af00      	add	r7, sp, #0
 8017ab2:	6078      	str	r0, [r7, #4]
 8017ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 8017ab6:	687b      	ldr	r3, [r7, #4]
 8017ab8:	681b      	ldr	r3, [r3, #0]
 8017aba:	4a40      	ldr	r2, [pc, #256]	@ (8017bbc <HAL_UARTEx_SetTxFifoThreshold+0x110>)
 8017abc:	4293      	cmp	r3, r2
 8017abe:	d027      	beq.n	8017b10 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8017ac0:	687b      	ldr	r3, [r7, #4]
 8017ac2:	681b      	ldr	r3, [r3, #0]
 8017ac4:	4a3e      	ldr	r2, [pc, #248]	@ (8017bc0 <HAL_UARTEx_SetTxFifoThreshold+0x114>)
 8017ac6:	4293      	cmp	r3, r2
 8017ac8:	d022      	beq.n	8017b10 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8017aca:	687b      	ldr	r3, [r7, #4]
 8017acc:	681b      	ldr	r3, [r3, #0]
 8017ace:	4a3d      	ldr	r2, [pc, #244]	@ (8017bc4 <HAL_UARTEx_SetTxFifoThreshold+0x118>)
 8017ad0:	4293      	cmp	r3, r2
 8017ad2:	d01d      	beq.n	8017b10 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8017ad4:	687b      	ldr	r3, [r7, #4]
 8017ad6:	681b      	ldr	r3, [r3, #0]
 8017ad8:	4a3b      	ldr	r2, [pc, #236]	@ (8017bc8 <HAL_UARTEx_SetTxFifoThreshold+0x11c>)
 8017ada:	4293      	cmp	r3, r2
 8017adc:	d018      	beq.n	8017b10 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8017ade:	687b      	ldr	r3, [r7, #4]
 8017ae0:	681b      	ldr	r3, [r3, #0]
 8017ae2:	4a3a      	ldr	r2, [pc, #232]	@ (8017bcc <HAL_UARTEx_SetTxFifoThreshold+0x120>)
 8017ae4:	4293      	cmp	r3, r2
 8017ae6:	d013      	beq.n	8017b10 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8017ae8:	687b      	ldr	r3, [r7, #4]
 8017aea:	681b      	ldr	r3, [r3, #0]
 8017aec:	4a38      	ldr	r2, [pc, #224]	@ (8017bd0 <HAL_UARTEx_SetTxFifoThreshold+0x124>)
 8017aee:	4293      	cmp	r3, r2
 8017af0:	d00e      	beq.n	8017b10 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8017af2:	687b      	ldr	r3, [r7, #4]
 8017af4:	681b      	ldr	r3, [r3, #0]
 8017af6:	4a37      	ldr	r2, [pc, #220]	@ (8017bd4 <HAL_UARTEx_SetTxFifoThreshold+0x128>)
 8017af8:	4293      	cmp	r3, r2
 8017afa:	d009      	beq.n	8017b10 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8017afc:	687b      	ldr	r3, [r7, #4]
 8017afe:	681b      	ldr	r3, [r3, #0]
 8017b00:	4a35      	ldr	r2, [pc, #212]	@ (8017bd8 <HAL_UARTEx_SetTxFifoThreshold+0x12c>)
 8017b02:	4293      	cmp	r3, r2
 8017b04:	d004      	beq.n	8017b10 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8017b06:	f44f 7119 	mov.w	r1, #612	@ 0x264
 8017b0a:	4834      	ldr	r0, [pc, #208]	@ (8017bdc <HAL_UARTEx_SetTxFifoThreshold+0x130>)
 8017b0c:	f7eb fc06 	bl	800331c <assert_failed>
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 8017b10:	683b      	ldr	r3, [r7, #0]
 8017b12:	2b00      	cmp	r3, #0
 8017b14:	d018      	beq.n	8017b48 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8017b16:	683b      	ldr	r3, [r7, #0]
 8017b18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017b1c:	d014      	beq.n	8017b48 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8017b1e:	683b      	ldr	r3, [r7, #0]
 8017b20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017b24:	d010      	beq.n	8017b48 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8017b26:	683b      	ldr	r3, [r7, #0]
 8017b28:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8017b2c:	d00c      	beq.n	8017b48 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8017b2e:	683b      	ldr	r3, [r7, #0]
 8017b30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8017b34:	d008      	beq.n	8017b48 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8017b36:	683b      	ldr	r3, [r7, #0]
 8017b38:	f1b3 4f20 	cmp.w	r3, #2684354560	@ 0xa0000000
 8017b3c:	d004      	beq.n	8017b48 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8017b3e:	f240 2165 	movw	r1, #613	@ 0x265
 8017b42:	4826      	ldr	r0, [pc, #152]	@ (8017bdc <HAL_UARTEx_SetTxFifoThreshold+0x130>)
 8017b44:	f7eb fbea 	bl	800331c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 8017b48:	687b      	ldr	r3, [r7, #4]
 8017b4a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8017b4e:	2b01      	cmp	r3, #1
 8017b50:	d101      	bne.n	8017b56 <HAL_UARTEx_SetTxFifoThreshold+0xaa>
 8017b52:	2302      	movs	r3, #2
 8017b54:	e02d      	b.n	8017bb2 <HAL_UARTEx_SetTxFifoThreshold+0x106>
 8017b56:	687b      	ldr	r3, [r7, #4]
 8017b58:	2201      	movs	r2, #1
 8017b5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8017b5e:	687b      	ldr	r3, [r7, #4]
 8017b60:	2224      	movs	r2, #36	@ 0x24
 8017b62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8017b66:	687b      	ldr	r3, [r7, #4]
 8017b68:	681b      	ldr	r3, [r3, #0]
 8017b6a:	681b      	ldr	r3, [r3, #0]
 8017b6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8017b6e:	687b      	ldr	r3, [r7, #4]
 8017b70:	681b      	ldr	r3, [r3, #0]
 8017b72:	681a      	ldr	r2, [r3, #0]
 8017b74:	687b      	ldr	r3, [r7, #4]
 8017b76:	681b      	ldr	r3, [r3, #0]
 8017b78:	f022 0201 	bic.w	r2, r2, #1
 8017b7c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8017b7e:	687b      	ldr	r3, [r7, #4]
 8017b80:	681b      	ldr	r3, [r3, #0]
 8017b82:	689b      	ldr	r3, [r3, #8]
 8017b84:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8017b88:	687b      	ldr	r3, [r7, #4]
 8017b8a:	681b      	ldr	r3, [r3, #0]
 8017b8c:	683a      	ldr	r2, [r7, #0]
 8017b8e:	430a      	orrs	r2, r1
 8017b90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8017b92:	6878      	ldr	r0, [r7, #4]
 8017b94:	f000 f8be 	bl	8017d14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8017b98:	687b      	ldr	r3, [r7, #4]
 8017b9a:	681b      	ldr	r3, [r3, #0]
 8017b9c:	68fa      	ldr	r2, [r7, #12]
 8017b9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	2220      	movs	r2, #32
 8017ba4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8017ba8:	687b      	ldr	r3, [r7, #4]
 8017baa:	2200      	movs	r2, #0
 8017bac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8017bb0:	2300      	movs	r3, #0
}
 8017bb2:	4618      	mov	r0, r3
 8017bb4:	3710      	adds	r7, #16
 8017bb6:	46bd      	mov	sp, r7
 8017bb8:	bd80      	pop	{r7, pc}
 8017bba:	bf00      	nop
 8017bbc:	40011000 	.word	0x40011000
 8017bc0:	40004400 	.word	0x40004400
 8017bc4:	40004800 	.word	0x40004800
 8017bc8:	40004c00 	.word	0x40004c00
 8017bcc:	40005000 	.word	0x40005000
 8017bd0:	40011400 	.word	0x40011400
 8017bd4:	40007800 	.word	0x40007800
 8017bd8:	40007c00 	.word	0x40007c00
 8017bdc:	0801eb40 	.word	0x0801eb40

08017be0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8017be0:	b580      	push	{r7, lr}
 8017be2:	b084      	sub	sp, #16
 8017be4:	af00      	add	r7, sp, #0
 8017be6:	6078      	str	r0, [r7, #4]
 8017be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 8017bea:	687b      	ldr	r3, [r7, #4]
 8017bec:	681b      	ldr	r3, [r3, #0]
 8017bee:	4a40      	ldr	r2, [pc, #256]	@ (8017cf0 <HAL_UARTEx_SetRxFifoThreshold+0x110>)
 8017bf0:	4293      	cmp	r3, r2
 8017bf2:	d027      	beq.n	8017c44 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8017bf4:	687b      	ldr	r3, [r7, #4]
 8017bf6:	681b      	ldr	r3, [r3, #0]
 8017bf8:	4a3e      	ldr	r2, [pc, #248]	@ (8017cf4 <HAL_UARTEx_SetRxFifoThreshold+0x114>)
 8017bfa:	4293      	cmp	r3, r2
 8017bfc:	d022      	beq.n	8017c44 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8017bfe:	687b      	ldr	r3, [r7, #4]
 8017c00:	681b      	ldr	r3, [r3, #0]
 8017c02:	4a3d      	ldr	r2, [pc, #244]	@ (8017cf8 <HAL_UARTEx_SetRxFifoThreshold+0x118>)
 8017c04:	4293      	cmp	r3, r2
 8017c06:	d01d      	beq.n	8017c44 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8017c08:	687b      	ldr	r3, [r7, #4]
 8017c0a:	681b      	ldr	r3, [r3, #0]
 8017c0c:	4a3b      	ldr	r2, [pc, #236]	@ (8017cfc <HAL_UARTEx_SetRxFifoThreshold+0x11c>)
 8017c0e:	4293      	cmp	r3, r2
 8017c10:	d018      	beq.n	8017c44 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8017c12:	687b      	ldr	r3, [r7, #4]
 8017c14:	681b      	ldr	r3, [r3, #0]
 8017c16:	4a3a      	ldr	r2, [pc, #232]	@ (8017d00 <HAL_UARTEx_SetRxFifoThreshold+0x120>)
 8017c18:	4293      	cmp	r3, r2
 8017c1a:	d013      	beq.n	8017c44 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8017c1c:	687b      	ldr	r3, [r7, #4]
 8017c1e:	681b      	ldr	r3, [r3, #0]
 8017c20:	4a38      	ldr	r2, [pc, #224]	@ (8017d04 <HAL_UARTEx_SetRxFifoThreshold+0x124>)
 8017c22:	4293      	cmp	r3, r2
 8017c24:	d00e      	beq.n	8017c44 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8017c26:	687b      	ldr	r3, [r7, #4]
 8017c28:	681b      	ldr	r3, [r3, #0]
 8017c2a:	4a37      	ldr	r2, [pc, #220]	@ (8017d08 <HAL_UARTEx_SetRxFifoThreshold+0x128>)
 8017c2c:	4293      	cmp	r3, r2
 8017c2e:	d009      	beq.n	8017c44 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8017c30:	687b      	ldr	r3, [r7, #4]
 8017c32:	681b      	ldr	r3, [r3, #0]
 8017c34:	4a35      	ldr	r2, [pc, #212]	@ (8017d0c <HAL_UARTEx_SetRxFifoThreshold+0x12c>)
 8017c36:	4293      	cmp	r3, r2
 8017c38:	d004      	beq.n	8017c44 <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8017c3a:	f240 2195 	movw	r1, #661	@ 0x295
 8017c3e:	4834      	ldr	r0, [pc, #208]	@ (8017d10 <HAL_UARTEx_SetRxFifoThreshold+0x130>)
 8017c40:	f7eb fb6c 	bl	800331c <assert_failed>
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 8017c44:	683b      	ldr	r3, [r7, #0]
 8017c46:	2b00      	cmp	r3, #0
 8017c48:	d018      	beq.n	8017c7c <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8017c4a:	683b      	ldr	r3, [r7, #0]
 8017c4c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8017c50:	d014      	beq.n	8017c7c <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8017c52:	683b      	ldr	r3, [r7, #0]
 8017c54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8017c58:	d010      	beq.n	8017c7c <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8017c5a:	683b      	ldr	r3, [r7, #0]
 8017c5c:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8017c60:	d00c      	beq.n	8017c7c <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8017c62:	683b      	ldr	r3, [r7, #0]
 8017c64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8017c68:	d008      	beq.n	8017c7c <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8017c6a:	683b      	ldr	r3, [r7, #0]
 8017c6c:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 8017c70:	d004      	beq.n	8017c7c <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8017c72:	f240 2196 	movw	r1, #662	@ 0x296
 8017c76:	4826      	ldr	r0, [pc, #152]	@ (8017d10 <HAL_UARTEx_SetRxFifoThreshold+0x130>)
 8017c78:	f7eb fb50 	bl	800331c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 8017c7c:	687b      	ldr	r3, [r7, #4]
 8017c7e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8017c82:	2b01      	cmp	r3, #1
 8017c84:	d101      	bne.n	8017c8a <HAL_UARTEx_SetRxFifoThreshold+0xaa>
 8017c86:	2302      	movs	r3, #2
 8017c88:	e02d      	b.n	8017ce6 <HAL_UARTEx_SetRxFifoThreshold+0x106>
 8017c8a:	687b      	ldr	r3, [r7, #4]
 8017c8c:	2201      	movs	r2, #1
 8017c8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8017c92:	687b      	ldr	r3, [r7, #4]
 8017c94:	2224      	movs	r2, #36	@ 0x24
 8017c96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8017c9a:	687b      	ldr	r3, [r7, #4]
 8017c9c:	681b      	ldr	r3, [r3, #0]
 8017c9e:	681b      	ldr	r3, [r3, #0]
 8017ca0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8017ca2:	687b      	ldr	r3, [r7, #4]
 8017ca4:	681b      	ldr	r3, [r3, #0]
 8017ca6:	681a      	ldr	r2, [r3, #0]
 8017ca8:	687b      	ldr	r3, [r7, #4]
 8017caa:	681b      	ldr	r3, [r3, #0]
 8017cac:	f022 0201 	bic.w	r2, r2, #1
 8017cb0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8017cb2:	687b      	ldr	r3, [r7, #4]
 8017cb4:	681b      	ldr	r3, [r3, #0]
 8017cb6:	689b      	ldr	r3, [r3, #8]
 8017cb8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8017cbc:	687b      	ldr	r3, [r7, #4]
 8017cbe:	681b      	ldr	r3, [r3, #0]
 8017cc0:	683a      	ldr	r2, [r7, #0]
 8017cc2:	430a      	orrs	r2, r1
 8017cc4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8017cc6:	6878      	ldr	r0, [r7, #4]
 8017cc8:	f000 f824 	bl	8017d14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8017ccc:	687b      	ldr	r3, [r7, #4]
 8017cce:	681b      	ldr	r3, [r3, #0]
 8017cd0:	68fa      	ldr	r2, [r7, #12]
 8017cd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8017cd4:	687b      	ldr	r3, [r7, #4]
 8017cd6:	2220      	movs	r2, #32
 8017cd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8017cdc:	687b      	ldr	r3, [r7, #4]
 8017cde:	2200      	movs	r2, #0
 8017ce0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8017ce4:	2300      	movs	r3, #0
}
 8017ce6:	4618      	mov	r0, r3
 8017ce8:	3710      	adds	r7, #16
 8017cea:	46bd      	mov	sp, r7
 8017cec:	bd80      	pop	{r7, pc}
 8017cee:	bf00      	nop
 8017cf0:	40011000 	.word	0x40011000
 8017cf4:	40004400 	.word	0x40004400
 8017cf8:	40004800 	.word	0x40004800
 8017cfc:	40004c00 	.word	0x40004c00
 8017d00:	40005000 	.word	0x40005000
 8017d04:	40011400 	.word	0x40011400
 8017d08:	40007800 	.word	0x40007800
 8017d0c:	40007c00 	.word	0x40007c00
 8017d10:	0801eb40 	.word	0x0801eb40

08017d14 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8017d14:	b480      	push	{r7}
 8017d16:	b085      	sub	sp, #20
 8017d18:	af00      	add	r7, sp, #0
 8017d1a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8017d1c:	687b      	ldr	r3, [r7, #4]
 8017d1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8017d20:	2b00      	cmp	r3, #0
 8017d22:	d108      	bne.n	8017d36 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8017d24:	687b      	ldr	r3, [r7, #4]
 8017d26:	2201      	movs	r2, #1
 8017d28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8017d2c:	687b      	ldr	r3, [r7, #4]
 8017d2e:	2201      	movs	r2, #1
 8017d30:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8017d34:	e031      	b.n	8017d9a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8017d36:	2310      	movs	r3, #16
 8017d38:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8017d3a:	2310      	movs	r3, #16
 8017d3c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8017d3e:	687b      	ldr	r3, [r7, #4]
 8017d40:	681b      	ldr	r3, [r3, #0]
 8017d42:	689b      	ldr	r3, [r3, #8]
 8017d44:	0e5b      	lsrs	r3, r3, #25
 8017d46:	b2db      	uxtb	r3, r3
 8017d48:	f003 0307 	and.w	r3, r3, #7
 8017d4c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8017d4e:	687b      	ldr	r3, [r7, #4]
 8017d50:	681b      	ldr	r3, [r3, #0]
 8017d52:	689b      	ldr	r3, [r3, #8]
 8017d54:	0f5b      	lsrs	r3, r3, #29
 8017d56:	b2db      	uxtb	r3, r3
 8017d58:	f003 0307 	and.w	r3, r3, #7
 8017d5c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8017d5e:	7bbb      	ldrb	r3, [r7, #14]
 8017d60:	7b3a      	ldrb	r2, [r7, #12]
 8017d62:	4911      	ldr	r1, [pc, #68]	@ (8017da8 <UARTEx_SetNbDataToProcess+0x94>)
 8017d64:	5c8a      	ldrb	r2, [r1, r2]
 8017d66:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8017d6a:	7b3a      	ldrb	r2, [r7, #12]
 8017d6c:	490f      	ldr	r1, [pc, #60]	@ (8017dac <UARTEx_SetNbDataToProcess+0x98>)
 8017d6e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8017d70:	fb93 f3f2 	sdiv	r3, r3, r2
 8017d74:	b29a      	uxth	r2, r3
 8017d76:	687b      	ldr	r3, [r7, #4]
 8017d78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8017d7c:	7bfb      	ldrb	r3, [r7, #15]
 8017d7e:	7b7a      	ldrb	r2, [r7, #13]
 8017d80:	4909      	ldr	r1, [pc, #36]	@ (8017da8 <UARTEx_SetNbDataToProcess+0x94>)
 8017d82:	5c8a      	ldrb	r2, [r1, r2]
 8017d84:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8017d88:	7b7a      	ldrb	r2, [r7, #13]
 8017d8a:	4908      	ldr	r1, [pc, #32]	@ (8017dac <UARTEx_SetNbDataToProcess+0x98>)
 8017d8c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8017d8e:	fb93 f3f2 	sdiv	r3, r3, r2
 8017d92:	b29a      	uxth	r2, r3
 8017d94:	687b      	ldr	r3, [r7, #4]
 8017d96:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8017d9a:	bf00      	nop
 8017d9c:	3714      	adds	r7, #20
 8017d9e:	46bd      	mov	sp, r7
 8017da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017da4:	4770      	bx	lr
 8017da6:	bf00      	nop
 8017da8:	0801ed94 	.word	0x0801ed94
 8017dac:	0801ed9c 	.word	0x0801ed9c

08017db0 <__NVIC_SetPriority>:
{
 8017db0:	b480      	push	{r7}
 8017db2:	b083      	sub	sp, #12
 8017db4:	af00      	add	r7, sp, #0
 8017db6:	4603      	mov	r3, r0
 8017db8:	6039      	str	r1, [r7, #0]
 8017dba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8017dbc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8017dc0:	2b00      	cmp	r3, #0
 8017dc2:	db0a      	blt.n	8017dda <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8017dc4:	683b      	ldr	r3, [r7, #0]
 8017dc6:	b2da      	uxtb	r2, r3
 8017dc8:	490c      	ldr	r1, [pc, #48]	@ (8017dfc <__NVIC_SetPriority+0x4c>)
 8017dca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8017dce:	0112      	lsls	r2, r2, #4
 8017dd0:	b2d2      	uxtb	r2, r2
 8017dd2:	440b      	add	r3, r1
 8017dd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8017dd8:	e00a      	b.n	8017df0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8017dda:	683b      	ldr	r3, [r7, #0]
 8017ddc:	b2da      	uxtb	r2, r3
 8017dde:	4908      	ldr	r1, [pc, #32]	@ (8017e00 <__NVIC_SetPriority+0x50>)
 8017de0:	88fb      	ldrh	r3, [r7, #6]
 8017de2:	f003 030f 	and.w	r3, r3, #15
 8017de6:	3b04      	subs	r3, #4
 8017de8:	0112      	lsls	r2, r2, #4
 8017dea:	b2d2      	uxtb	r2, r2
 8017dec:	440b      	add	r3, r1
 8017dee:	761a      	strb	r2, [r3, #24]
}
 8017df0:	bf00      	nop
 8017df2:	370c      	adds	r7, #12
 8017df4:	46bd      	mov	sp, r7
 8017df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dfa:	4770      	bx	lr
 8017dfc:	e000e100 	.word	0xe000e100
 8017e00:	e000ed00 	.word	0xe000ed00

08017e04 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8017e04:	b580      	push	{r7, lr}
 8017e06:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8017e08:	4b05      	ldr	r3, [pc, #20]	@ (8017e20 <SysTick_Handler+0x1c>)
 8017e0a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8017e0c:	f002 fc60 	bl	801a6d0 <xTaskGetSchedulerState>
 8017e10:	4603      	mov	r3, r0
 8017e12:	2b01      	cmp	r3, #1
 8017e14:	d001      	beq.n	8017e1a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8017e16:	f000 fe27 	bl	8018a68 <xPortSysTickHandler>
  }
}
 8017e1a:	bf00      	nop
 8017e1c:	bd80      	pop	{r7, pc}
 8017e1e:	bf00      	nop
 8017e20:	e000e010 	.word	0xe000e010

08017e24 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8017e24:	b580      	push	{r7, lr}
 8017e26:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8017e28:	2100      	movs	r1, #0
 8017e2a:	f06f 0004 	mvn.w	r0, #4
 8017e2e:	f7ff ffbf 	bl	8017db0 <__NVIC_SetPriority>
#endif
}
 8017e32:	bf00      	nop
 8017e34:	bd80      	pop	{r7, pc}
	...

08017e38 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8017e38:	b480      	push	{r7}
 8017e3a:	b083      	sub	sp, #12
 8017e3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8017e3e:	f3ef 8305 	mrs	r3, IPSR
 8017e42:	603b      	str	r3, [r7, #0]
  return(result);
 8017e44:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8017e46:	2b00      	cmp	r3, #0
 8017e48:	d003      	beq.n	8017e52 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8017e4a:	f06f 0305 	mvn.w	r3, #5
 8017e4e:	607b      	str	r3, [r7, #4]
 8017e50:	e00c      	b.n	8017e6c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8017e52:	4b0a      	ldr	r3, [pc, #40]	@ (8017e7c <osKernelInitialize+0x44>)
 8017e54:	681b      	ldr	r3, [r3, #0]
 8017e56:	2b00      	cmp	r3, #0
 8017e58:	d105      	bne.n	8017e66 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8017e5a:	4b08      	ldr	r3, [pc, #32]	@ (8017e7c <osKernelInitialize+0x44>)
 8017e5c:	2201      	movs	r2, #1
 8017e5e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8017e60:	2300      	movs	r3, #0
 8017e62:	607b      	str	r3, [r7, #4]
 8017e64:	e002      	b.n	8017e6c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8017e66:	f04f 33ff 	mov.w	r3, #4294967295
 8017e6a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8017e6c:	687b      	ldr	r3, [r7, #4]
}
 8017e6e:	4618      	mov	r0, r3
 8017e70:	370c      	adds	r7, #12
 8017e72:	46bd      	mov	sp, r7
 8017e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e78:	4770      	bx	lr
 8017e7a:	bf00      	nop
 8017e7c:	2404e3e8 	.word	0x2404e3e8

08017e80 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8017e80:	b580      	push	{r7, lr}
 8017e82:	b082      	sub	sp, #8
 8017e84:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8017e86:	f3ef 8305 	mrs	r3, IPSR
 8017e8a:	603b      	str	r3, [r7, #0]
  return(result);
 8017e8c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8017e8e:	2b00      	cmp	r3, #0
 8017e90:	d003      	beq.n	8017e9a <osKernelStart+0x1a>
    stat = osErrorISR;
 8017e92:	f06f 0305 	mvn.w	r3, #5
 8017e96:	607b      	str	r3, [r7, #4]
 8017e98:	e010      	b.n	8017ebc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8017e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8017ec8 <osKernelStart+0x48>)
 8017e9c:	681b      	ldr	r3, [r3, #0]
 8017e9e:	2b01      	cmp	r3, #1
 8017ea0:	d109      	bne.n	8017eb6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8017ea2:	f7ff ffbf 	bl	8017e24 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8017ea6:	4b08      	ldr	r3, [pc, #32]	@ (8017ec8 <osKernelStart+0x48>)
 8017ea8:	2202      	movs	r2, #2
 8017eaa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8017eac:	f001 ffac 	bl	8019e08 <vTaskStartScheduler>
      stat = osOK;
 8017eb0:	2300      	movs	r3, #0
 8017eb2:	607b      	str	r3, [r7, #4]
 8017eb4:	e002      	b.n	8017ebc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8017eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8017eba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8017ebc:	687b      	ldr	r3, [r7, #4]
}
 8017ebe:	4618      	mov	r0, r3
 8017ec0:	3708      	adds	r7, #8
 8017ec2:	46bd      	mov	sp, r7
 8017ec4:	bd80      	pop	{r7, pc}
 8017ec6:	bf00      	nop
 8017ec8:	2404e3e8 	.word	0x2404e3e8

08017ecc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8017ecc:	b580      	push	{r7, lr}
 8017ece:	b08e      	sub	sp, #56	@ 0x38
 8017ed0:	af04      	add	r7, sp, #16
 8017ed2:	60f8      	str	r0, [r7, #12]
 8017ed4:	60b9      	str	r1, [r7, #8]
 8017ed6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8017ed8:	2300      	movs	r3, #0
 8017eda:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8017edc:	f3ef 8305 	mrs	r3, IPSR
 8017ee0:	617b      	str	r3, [r7, #20]
  return(result);
 8017ee2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8017ee4:	2b00      	cmp	r3, #0
 8017ee6:	d17e      	bne.n	8017fe6 <osThreadNew+0x11a>
 8017ee8:	68fb      	ldr	r3, [r7, #12]
 8017eea:	2b00      	cmp	r3, #0
 8017eec:	d07b      	beq.n	8017fe6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8017eee:	2380      	movs	r3, #128	@ 0x80
 8017ef0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8017ef2:	2318      	movs	r3, #24
 8017ef4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8017ef6:	2300      	movs	r3, #0
 8017ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8017efa:	f04f 33ff 	mov.w	r3, #4294967295
 8017efe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8017f00:	687b      	ldr	r3, [r7, #4]
 8017f02:	2b00      	cmp	r3, #0
 8017f04:	d045      	beq.n	8017f92 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8017f06:	687b      	ldr	r3, [r7, #4]
 8017f08:	681b      	ldr	r3, [r3, #0]
 8017f0a:	2b00      	cmp	r3, #0
 8017f0c:	d002      	beq.n	8017f14 <osThreadNew+0x48>
        name = attr->name;
 8017f0e:	687b      	ldr	r3, [r7, #4]
 8017f10:	681b      	ldr	r3, [r3, #0]
 8017f12:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8017f14:	687b      	ldr	r3, [r7, #4]
 8017f16:	699b      	ldr	r3, [r3, #24]
 8017f18:	2b00      	cmp	r3, #0
 8017f1a:	d002      	beq.n	8017f22 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8017f1c:	687b      	ldr	r3, [r7, #4]
 8017f1e:	699b      	ldr	r3, [r3, #24]
 8017f20:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8017f22:	69fb      	ldr	r3, [r7, #28]
 8017f24:	2b00      	cmp	r3, #0
 8017f26:	d008      	beq.n	8017f3a <osThreadNew+0x6e>
 8017f28:	69fb      	ldr	r3, [r7, #28]
 8017f2a:	2b38      	cmp	r3, #56	@ 0x38
 8017f2c:	d805      	bhi.n	8017f3a <osThreadNew+0x6e>
 8017f2e:	687b      	ldr	r3, [r7, #4]
 8017f30:	685b      	ldr	r3, [r3, #4]
 8017f32:	f003 0301 	and.w	r3, r3, #1
 8017f36:	2b00      	cmp	r3, #0
 8017f38:	d001      	beq.n	8017f3e <osThreadNew+0x72>
        return (NULL);
 8017f3a:	2300      	movs	r3, #0
 8017f3c:	e054      	b.n	8017fe8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8017f3e:	687b      	ldr	r3, [r7, #4]
 8017f40:	695b      	ldr	r3, [r3, #20]
 8017f42:	2b00      	cmp	r3, #0
 8017f44:	d003      	beq.n	8017f4e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8017f46:	687b      	ldr	r3, [r7, #4]
 8017f48:	695b      	ldr	r3, [r3, #20]
 8017f4a:	089b      	lsrs	r3, r3, #2
 8017f4c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8017f4e:	687b      	ldr	r3, [r7, #4]
 8017f50:	689b      	ldr	r3, [r3, #8]
 8017f52:	2b00      	cmp	r3, #0
 8017f54:	d00e      	beq.n	8017f74 <osThreadNew+0xa8>
 8017f56:	687b      	ldr	r3, [r7, #4]
 8017f58:	68db      	ldr	r3, [r3, #12]
 8017f5a:	2ba7      	cmp	r3, #167	@ 0xa7
 8017f5c:	d90a      	bls.n	8017f74 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8017f5e:	687b      	ldr	r3, [r7, #4]
 8017f60:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8017f62:	2b00      	cmp	r3, #0
 8017f64:	d006      	beq.n	8017f74 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8017f66:	687b      	ldr	r3, [r7, #4]
 8017f68:	695b      	ldr	r3, [r3, #20]
 8017f6a:	2b00      	cmp	r3, #0
 8017f6c:	d002      	beq.n	8017f74 <osThreadNew+0xa8>
        mem = 1;
 8017f6e:	2301      	movs	r3, #1
 8017f70:	61bb      	str	r3, [r7, #24]
 8017f72:	e010      	b.n	8017f96 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8017f74:	687b      	ldr	r3, [r7, #4]
 8017f76:	689b      	ldr	r3, [r3, #8]
 8017f78:	2b00      	cmp	r3, #0
 8017f7a:	d10c      	bne.n	8017f96 <osThreadNew+0xca>
 8017f7c:	687b      	ldr	r3, [r7, #4]
 8017f7e:	68db      	ldr	r3, [r3, #12]
 8017f80:	2b00      	cmp	r3, #0
 8017f82:	d108      	bne.n	8017f96 <osThreadNew+0xca>
 8017f84:	687b      	ldr	r3, [r7, #4]
 8017f86:	691b      	ldr	r3, [r3, #16]
 8017f88:	2b00      	cmp	r3, #0
 8017f8a:	d104      	bne.n	8017f96 <osThreadNew+0xca>
          mem = 0;
 8017f8c:	2300      	movs	r3, #0
 8017f8e:	61bb      	str	r3, [r7, #24]
 8017f90:	e001      	b.n	8017f96 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8017f92:	2300      	movs	r3, #0
 8017f94:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8017f96:	69bb      	ldr	r3, [r7, #24]
 8017f98:	2b01      	cmp	r3, #1
 8017f9a:	d110      	bne.n	8017fbe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8017f9c:	687b      	ldr	r3, [r7, #4]
 8017f9e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8017fa0:	687a      	ldr	r2, [r7, #4]
 8017fa2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8017fa4:	9202      	str	r2, [sp, #8]
 8017fa6:	9301      	str	r3, [sp, #4]
 8017fa8:	69fb      	ldr	r3, [r7, #28]
 8017faa:	9300      	str	r3, [sp, #0]
 8017fac:	68bb      	ldr	r3, [r7, #8]
 8017fae:	6a3a      	ldr	r2, [r7, #32]
 8017fb0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8017fb2:	68f8      	ldr	r0, [r7, #12]
 8017fb4:	f001 fcb4 	bl	8019920 <xTaskCreateStatic>
 8017fb8:	4603      	mov	r3, r0
 8017fba:	613b      	str	r3, [r7, #16]
 8017fbc:	e013      	b.n	8017fe6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8017fbe:	69bb      	ldr	r3, [r7, #24]
 8017fc0:	2b00      	cmp	r3, #0
 8017fc2:	d110      	bne.n	8017fe6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8017fc4:	6a3b      	ldr	r3, [r7, #32]
 8017fc6:	b29a      	uxth	r2, r3
 8017fc8:	f107 0310 	add.w	r3, r7, #16
 8017fcc:	9301      	str	r3, [sp, #4]
 8017fce:	69fb      	ldr	r3, [r7, #28]
 8017fd0:	9300      	str	r3, [sp, #0]
 8017fd2:	68bb      	ldr	r3, [r7, #8]
 8017fd4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8017fd6:	68f8      	ldr	r0, [r7, #12]
 8017fd8:	f001 fd02 	bl	80199e0 <xTaskCreate>
 8017fdc:	4603      	mov	r3, r0
 8017fde:	2b01      	cmp	r3, #1
 8017fe0:	d001      	beq.n	8017fe6 <osThreadNew+0x11a>
            hTask = NULL;
 8017fe2:	2300      	movs	r3, #0
 8017fe4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8017fe6:	693b      	ldr	r3, [r7, #16]
}
 8017fe8:	4618      	mov	r0, r3
 8017fea:	3728      	adds	r7, #40	@ 0x28
 8017fec:	46bd      	mov	sp, r7
 8017fee:	bd80      	pop	{r7, pc}

08017ff0 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8017ff0:	b480      	push	{r7}
 8017ff2:	b083      	sub	sp, #12
 8017ff4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8017ff6:	f3ef 8305 	mrs	r3, IPSR
 8017ffa:	603b      	str	r3, [r7, #0]
  return(result);
 8017ffc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8017ffe:	2b00      	cmp	r3, #0
 8018000:	d003      	beq.n	801800a <osThreadYield+0x1a>
    stat = osErrorISR;
 8018002:	f06f 0305 	mvn.w	r3, #5
 8018006:	607b      	str	r3, [r7, #4]
 8018008:	e009      	b.n	801801e <osThreadYield+0x2e>
  } else {
    stat = osOK;
 801800a:	2300      	movs	r3, #0
 801800c:	607b      	str	r3, [r7, #4]
    taskYIELD();
 801800e:	4b07      	ldr	r3, [pc, #28]	@ (801802c <osThreadYield+0x3c>)
 8018010:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018014:	601a      	str	r2, [r3, #0]
 8018016:	f3bf 8f4f 	dsb	sy
 801801a:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 801801e:	687b      	ldr	r3, [r7, #4]
}
 8018020:	4618      	mov	r0, r3
 8018022:	370c      	adds	r7, #12
 8018024:	46bd      	mov	sp, r7
 8018026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801802a:	4770      	bx	lr
 801802c:	e000ed04 	.word	0xe000ed04

08018030 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8018030:	b580      	push	{r7, lr}
 8018032:	b088      	sub	sp, #32
 8018034:	af00      	add	r7, sp, #0
 8018036:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8018038:	2300      	movs	r3, #0
 801803a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801803c:	f3ef 8305 	mrs	r3, IPSR
 8018040:	60bb      	str	r3, [r7, #8]
  return(result);
 8018042:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8018044:	2b00      	cmp	r3, #0
 8018046:	d174      	bne.n	8018132 <osMutexNew+0x102>
    if (attr != NULL) {
 8018048:	687b      	ldr	r3, [r7, #4]
 801804a:	2b00      	cmp	r3, #0
 801804c:	d003      	beq.n	8018056 <osMutexNew+0x26>
      type = attr->attr_bits;
 801804e:	687b      	ldr	r3, [r7, #4]
 8018050:	685b      	ldr	r3, [r3, #4]
 8018052:	61bb      	str	r3, [r7, #24]
 8018054:	e001      	b.n	801805a <osMutexNew+0x2a>
    } else {
      type = 0U;
 8018056:	2300      	movs	r3, #0
 8018058:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 801805a:	69bb      	ldr	r3, [r7, #24]
 801805c:	f003 0301 	and.w	r3, r3, #1
 8018060:	2b00      	cmp	r3, #0
 8018062:	d002      	beq.n	801806a <osMutexNew+0x3a>
      rmtx = 1U;
 8018064:	2301      	movs	r3, #1
 8018066:	617b      	str	r3, [r7, #20]
 8018068:	e001      	b.n	801806e <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 801806a:	2300      	movs	r3, #0
 801806c:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 801806e:	69bb      	ldr	r3, [r7, #24]
 8018070:	f003 0308 	and.w	r3, r3, #8
 8018074:	2b00      	cmp	r3, #0
 8018076:	d15c      	bne.n	8018132 <osMutexNew+0x102>
      mem = -1;
 8018078:	f04f 33ff 	mov.w	r3, #4294967295
 801807c:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 801807e:	687b      	ldr	r3, [r7, #4]
 8018080:	2b00      	cmp	r3, #0
 8018082:	d015      	beq.n	80180b0 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8018084:	687b      	ldr	r3, [r7, #4]
 8018086:	689b      	ldr	r3, [r3, #8]
 8018088:	2b00      	cmp	r3, #0
 801808a:	d006      	beq.n	801809a <osMutexNew+0x6a>
 801808c:	687b      	ldr	r3, [r7, #4]
 801808e:	68db      	ldr	r3, [r3, #12]
 8018090:	2b4f      	cmp	r3, #79	@ 0x4f
 8018092:	d902      	bls.n	801809a <osMutexNew+0x6a>
          mem = 1;
 8018094:	2301      	movs	r3, #1
 8018096:	613b      	str	r3, [r7, #16]
 8018098:	e00c      	b.n	80180b4 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801809a:	687b      	ldr	r3, [r7, #4]
 801809c:	689b      	ldr	r3, [r3, #8]
 801809e:	2b00      	cmp	r3, #0
 80180a0:	d108      	bne.n	80180b4 <osMutexNew+0x84>
 80180a2:	687b      	ldr	r3, [r7, #4]
 80180a4:	68db      	ldr	r3, [r3, #12]
 80180a6:	2b00      	cmp	r3, #0
 80180a8:	d104      	bne.n	80180b4 <osMutexNew+0x84>
            mem = 0;
 80180aa:	2300      	movs	r3, #0
 80180ac:	613b      	str	r3, [r7, #16]
 80180ae:	e001      	b.n	80180b4 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80180b0:	2300      	movs	r3, #0
 80180b2:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80180b4:	693b      	ldr	r3, [r7, #16]
 80180b6:	2b01      	cmp	r3, #1
 80180b8:	d112      	bne.n	80180e0 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80180ba:	697b      	ldr	r3, [r7, #20]
 80180bc:	2b00      	cmp	r3, #0
 80180be:	d007      	beq.n	80180d0 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80180c0:	687b      	ldr	r3, [r7, #4]
 80180c2:	689b      	ldr	r3, [r3, #8]
 80180c4:	4619      	mov	r1, r3
 80180c6:	2004      	movs	r0, #4
 80180c8:	f000 fed7 	bl	8018e7a <xQueueCreateMutexStatic>
 80180cc:	61f8      	str	r0, [r7, #28]
 80180ce:	e016      	b.n	80180fe <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80180d0:	687b      	ldr	r3, [r7, #4]
 80180d2:	689b      	ldr	r3, [r3, #8]
 80180d4:	4619      	mov	r1, r3
 80180d6:	2001      	movs	r0, #1
 80180d8:	f000 fecf 	bl	8018e7a <xQueueCreateMutexStatic>
 80180dc:	61f8      	str	r0, [r7, #28]
 80180de:	e00e      	b.n	80180fe <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80180e0:	693b      	ldr	r3, [r7, #16]
 80180e2:	2b00      	cmp	r3, #0
 80180e4:	d10b      	bne.n	80180fe <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80180e6:	697b      	ldr	r3, [r7, #20]
 80180e8:	2b00      	cmp	r3, #0
 80180ea:	d004      	beq.n	80180f6 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80180ec:	2004      	movs	r0, #4
 80180ee:	f000 feac 	bl	8018e4a <xQueueCreateMutex>
 80180f2:	61f8      	str	r0, [r7, #28]
 80180f4:	e003      	b.n	80180fe <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80180f6:	2001      	movs	r0, #1
 80180f8:	f000 fea7 	bl	8018e4a <xQueueCreateMutex>
 80180fc:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80180fe:	69fb      	ldr	r3, [r7, #28]
 8018100:	2b00      	cmp	r3, #0
 8018102:	d00c      	beq.n	801811e <osMutexNew+0xee>
        if (attr != NULL) {
 8018104:	687b      	ldr	r3, [r7, #4]
 8018106:	2b00      	cmp	r3, #0
 8018108:	d003      	beq.n	8018112 <osMutexNew+0xe2>
          name = attr->name;
 801810a:	687b      	ldr	r3, [r7, #4]
 801810c:	681b      	ldr	r3, [r3, #0]
 801810e:	60fb      	str	r3, [r7, #12]
 8018110:	e001      	b.n	8018116 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8018112:	2300      	movs	r3, #0
 8018114:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8018116:	68f9      	ldr	r1, [r7, #12]
 8018118:	69f8      	ldr	r0, [r7, #28]
 801811a:	f001 fba3 	bl	8019864 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 801811e:	69fb      	ldr	r3, [r7, #28]
 8018120:	2b00      	cmp	r3, #0
 8018122:	d006      	beq.n	8018132 <osMutexNew+0x102>
 8018124:	697b      	ldr	r3, [r7, #20]
 8018126:	2b00      	cmp	r3, #0
 8018128:	d003      	beq.n	8018132 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 801812a:	69fb      	ldr	r3, [r7, #28]
 801812c:	f043 0301 	orr.w	r3, r3, #1
 8018130:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8018132:	69fb      	ldr	r3, [r7, #28]
}
 8018134:	4618      	mov	r0, r3
 8018136:	3720      	adds	r7, #32
 8018138:	46bd      	mov	sp, r7
 801813a:	bd80      	pop	{r7, pc}

0801813c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801813c:	b480      	push	{r7}
 801813e:	b085      	sub	sp, #20
 8018140:	af00      	add	r7, sp, #0
 8018142:	60f8      	str	r0, [r7, #12]
 8018144:	60b9      	str	r1, [r7, #8]
 8018146:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8018148:	68fb      	ldr	r3, [r7, #12]
 801814a:	4a07      	ldr	r2, [pc, #28]	@ (8018168 <vApplicationGetIdleTaskMemory+0x2c>)
 801814c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801814e:	68bb      	ldr	r3, [r7, #8]
 8018150:	4a06      	ldr	r2, [pc, #24]	@ (801816c <vApplicationGetIdleTaskMemory+0x30>)
 8018152:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8018154:	687b      	ldr	r3, [r7, #4]
 8018156:	2280      	movs	r2, #128	@ 0x80
 8018158:	601a      	str	r2, [r3, #0]
}
 801815a:	bf00      	nop
 801815c:	3714      	adds	r7, #20
 801815e:	46bd      	mov	sp, r7
 8018160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018164:	4770      	bx	lr
 8018166:	bf00      	nop
 8018168:	2404e3ec 	.word	0x2404e3ec
 801816c:	2404e494 	.word	0x2404e494

08018170 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8018170:	b480      	push	{r7}
 8018172:	b085      	sub	sp, #20
 8018174:	af00      	add	r7, sp, #0
 8018176:	60f8      	str	r0, [r7, #12]
 8018178:	60b9      	str	r1, [r7, #8]
 801817a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 801817c:	68fb      	ldr	r3, [r7, #12]
 801817e:	4a07      	ldr	r2, [pc, #28]	@ (801819c <vApplicationGetTimerTaskMemory+0x2c>)
 8018180:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8018182:	68bb      	ldr	r3, [r7, #8]
 8018184:	4a06      	ldr	r2, [pc, #24]	@ (80181a0 <vApplicationGetTimerTaskMemory+0x30>)
 8018186:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8018188:	687b      	ldr	r3, [r7, #4]
 801818a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801818e:	601a      	str	r2, [r3, #0]
}
 8018190:	bf00      	nop
 8018192:	3714      	adds	r7, #20
 8018194:	46bd      	mov	sp, r7
 8018196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801819a:	4770      	bx	lr
 801819c:	2404e694 	.word	0x2404e694
 80181a0:	2404e73c 	.word	0x2404e73c

080181a4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80181a4:	b580      	push	{r7, lr}
 80181a6:	b08a      	sub	sp, #40	@ 0x28
 80181a8:	af00      	add	r7, sp, #0
 80181aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80181ac:	2300      	movs	r3, #0
 80181ae:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80181b0:	f001 fe9a 	bl	8019ee8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80181b4:	4b5c      	ldr	r3, [pc, #368]	@ (8018328 <pvPortMalloc+0x184>)
 80181b6:	681b      	ldr	r3, [r3, #0]
 80181b8:	2b00      	cmp	r3, #0
 80181ba:	d101      	bne.n	80181c0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80181bc:	f000 f924 	bl	8018408 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80181c0:	4b5a      	ldr	r3, [pc, #360]	@ (801832c <pvPortMalloc+0x188>)
 80181c2:	681a      	ldr	r2, [r3, #0]
 80181c4:	687b      	ldr	r3, [r7, #4]
 80181c6:	4013      	ands	r3, r2
 80181c8:	2b00      	cmp	r3, #0
 80181ca:	f040 8095 	bne.w	80182f8 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80181ce:	687b      	ldr	r3, [r7, #4]
 80181d0:	2b00      	cmp	r3, #0
 80181d2:	d01e      	beq.n	8018212 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80181d4:	2208      	movs	r2, #8
 80181d6:	687b      	ldr	r3, [r7, #4]
 80181d8:	4413      	add	r3, r2
 80181da:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80181dc:	687b      	ldr	r3, [r7, #4]
 80181de:	f003 0307 	and.w	r3, r3, #7
 80181e2:	2b00      	cmp	r3, #0
 80181e4:	d015      	beq.n	8018212 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80181e6:	687b      	ldr	r3, [r7, #4]
 80181e8:	f023 0307 	bic.w	r3, r3, #7
 80181ec:	3308      	adds	r3, #8
 80181ee:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80181f0:	687b      	ldr	r3, [r7, #4]
 80181f2:	f003 0307 	and.w	r3, r3, #7
 80181f6:	2b00      	cmp	r3, #0
 80181f8:	d00b      	beq.n	8018212 <pvPortMalloc+0x6e>
	__asm volatile
 80181fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80181fe:	f383 8811 	msr	BASEPRI, r3
 8018202:	f3bf 8f6f 	isb	sy
 8018206:	f3bf 8f4f 	dsb	sy
 801820a:	617b      	str	r3, [r7, #20]
}
 801820c:	bf00      	nop
 801820e:	bf00      	nop
 8018210:	e7fd      	b.n	801820e <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8018212:	687b      	ldr	r3, [r7, #4]
 8018214:	2b00      	cmp	r3, #0
 8018216:	d06f      	beq.n	80182f8 <pvPortMalloc+0x154>
 8018218:	4b45      	ldr	r3, [pc, #276]	@ (8018330 <pvPortMalloc+0x18c>)
 801821a:	681b      	ldr	r3, [r3, #0]
 801821c:	687a      	ldr	r2, [r7, #4]
 801821e:	429a      	cmp	r2, r3
 8018220:	d86a      	bhi.n	80182f8 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8018222:	4b44      	ldr	r3, [pc, #272]	@ (8018334 <pvPortMalloc+0x190>)
 8018224:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8018226:	4b43      	ldr	r3, [pc, #268]	@ (8018334 <pvPortMalloc+0x190>)
 8018228:	681b      	ldr	r3, [r3, #0]
 801822a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801822c:	e004      	b.n	8018238 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 801822e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018230:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8018232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018234:	681b      	ldr	r3, [r3, #0]
 8018236:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8018238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801823a:	685b      	ldr	r3, [r3, #4]
 801823c:	687a      	ldr	r2, [r7, #4]
 801823e:	429a      	cmp	r2, r3
 8018240:	d903      	bls.n	801824a <pvPortMalloc+0xa6>
 8018242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018244:	681b      	ldr	r3, [r3, #0]
 8018246:	2b00      	cmp	r3, #0
 8018248:	d1f1      	bne.n	801822e <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801824a:	4b37      	ldr	r3, [pc, #220]	@ (8018328 <pvPortMalloc+0x184>)
 801824c:	681b      	ldr	r3, [r3, #0]
 801824e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018250:	429a      	cmp	r2, r3
 8018252:	d051      	beq.n	80182f8 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8018254:	6a3b      	ldr	r3, [r7, #32]
 8018256:	681b      	ldr	r3, [r3, #0]
 8018258:	2208      	movs	r2, #8
 801825a:	4413      	add	r3, r2
 801825c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 801825e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018260:	681a      	ldr	r2, [r3, #0]
 8018262:	6a3b      	ldr	r3, [r7, #32]
 8018264:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8018266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018268:	685a      	ldr	r2, [r3, #4]
 801826a:	687b      	ldr	r3, [r7, #4]
 801826c:	1ad2      	subs	r2, r2, r3
 801826e:	2308      	movs	r3, #8
 8018270:	005b      	lsls	r3, r3, #1
 8018272:	429a      	cmp	r2, r3
 8018274:	d920      	bls.n	80182b8 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8018276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018278:	687b      	ldr	r3, [r7, #4]
 801827a:	4413      	add	r3, r2
 801827c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 801827e:	69bb      	ldr	r3, [r7, #24]
 8018280:	f003 0307 	and.w	r3, r3, #7
 8018284:	2b00      	cmp	r3, #0
 8018286:	d00b      	beq.n	80182a0 <pvPortMalloc+0xfc>
	__asm volatile
 8018288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801828c:	f383 8811 	msr	BASEPRI, r3
 8018290:	f3bf 8f6f 	isb	sy
 8018294:	f3bf 8f4f 	dsb	sy
 8018298:	613b      	str	r3, [r7, #16]
}
 801829a:	bf00      	nop
 801829c:	bf00      	nop
 801829e:	e7fd      	b.n	801829c <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80182a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182a2:	685a      	ldr	r2, [r3, #4]
 80182a4:	687b      	ldr	r3, [r7, #4]
 80182a6:	1ad2      	subs	r2, r2, r3
 80182a8:	69bb      	ldr	r3, [r7, #24]
 80182aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80182ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182ae:	687a      	ldr	r2, [r7, #4]
 80182b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80182b2:	69b8      	ldr	r0, [r7, #24]
 80182b4:	f000 f90a 	bl	80184cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80182b8:	4b1d      	ldr	r3, [pc, #116]	@ (8018330 <pvPortMalloc+0x18c>)
 80182ba:	681a      	ldr	r2, [r3, #0]
 80182bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182be:	685b      	ldr	r3, [r3, #4]
 80182c0:	1ad3      	subs	r3, r2, r3
 80182c2:	4a1b      	ldr	r2, [pc, #108]	@ (8018330 <pvPortMalloc+0x18c>)
 80182c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80182c6:	4b1a      	ldr	r3, [pc, #104]	@ (8018330 <pvPortMalloc+0x18c>)
 80182c8:	681a      	ldr	r2, [r3, #0]
 80182ca:	4b1b      	ldr	r3, [pc, #108]	@ (8018338 <pvPortMalloc+0x194>)
 80182cc:	681b      	ldr	r3, [r3, #0]
 80182ce:	429a      	cmp	r2, r3
 80182d0:	d203      	bcs.n	80182da <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80182d2:	4b17      	ldr	r3, [pc, #92]	@ (8018330 <pvPortMalloc+0x18c>)
 80182d4:	681b      	ldr	r3, [r3, #0]
 80182d6:	4a18      	ldr	r2, [pc, #96]	@ (8018338 <pvPortMalloc+0x194>)
 80182d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80182da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182dc:	685a      	ldr	r2, [r3, #4]
 80182de:	4b13      	ldr	r3, [pc, #76]	@ (801832c <pvPortMalloc+0x188>)
 80182e0:	681b      	ldr	r3, [r3, #0]
 80182e2:	431a      	orrs	r2, r3
 80182e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80182e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182ea:	2200      	movs	r2, #0
 80182ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80182ee:	4b13      	ldr	r3, [pc, #76]	@ (801833c <pvPortMalloc+0x198>)
 80182f0:	681b      	ldr	r3, [r3, #0]
 80182f2:	3301      	adds	r3, #1
 80182f4:	4a11      	ldr	r2, [pc, #68]	@ (801833c <pvPortMalloc+0x198>)
 80182f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80182f8:	f001 fe04 	bl	8019f04 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80182fc:	69fb      	ldr	r3, [r7, #28]
 80182fe:	f003 0307 	and.w	r3, r3, #7
 8018302:	2b00      	cmp	r3, #0
 8018304:	d00b      	beq.n	801831e <pvPortMalloc+0x17a>
	__asm volatile
 8018306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801830a:	f383 8811 	msr	BASEPRI, r3
 801830e:	f3bf 8f6f 	isb	sy
 8018312:	f3bf 8f4f 	dsb	sy
 8018316:	60fb      	str	r3, [r7, #12]
}
 8018318:	bf00      	nop
 801831a:	bf00      	nop
 801831c:	e7fd      	b.n	801831a <pvPortMalloc+0x176>
	return pvReturn;
 801831e:	69fb      	ldr	r3, [r7, #28]
}
 8018320:	4618      	mov	r0, r3
 8018322:	3728      	adds	r7, #40	@ 0x28
 8018324:	46bd      	mov	sp, r7
 8018326:	bd80      	pop	{r7, pc}
 8018328:	24052744 	.word	0x24052744
 801832c:	24052758 	.word	0x24052758
 8018330:	24052748 	.word	0x24052748
 8018334:	2405273c 	.word	0x2405273c
 8018338:	2405274c 	.word	0x2405274c
 801833c:	24052750 	.word	0x24052750

08018340 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8018340:	b580      	push	{r7, lr}
 8018342:	b086      	sub	sp, #24
 8018344:	af00      	add	r7, sp, #0
 8018346:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8018348:	687b      	ldr	r3, [r7, #4]
 801834a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801834c:	687b      	ldr	r3, [r7, #4]
 801834e:	2b00      	cmp	r3, #0
 8018350:	d04f      	beq.n	80183f2 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8018352:	2308      	movs	r3, #8
 8018354:	425b      	negs	r3, r3
 8018356:	697a      	ldr	r2, [r7, #20]
 8018358:	4413      	add	r3, r2
 801835a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801835c:	697b      	ldr	r3, [r7, #20]
 801835e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8018360:	693b      	ldr	r3, [r7, #16]
 8018362:	685a      	ldr	r2, [r3, #4]
 8018364:	4b25      	ldr	r3, [pc, #148]	@ (80183fc <vPortFree+0xbc>)
 8018366:	681b      	ldr	r3, [r3, #0]
 8018368:	4013      	ands	r3, r2
 801836a:	2b00      	cmp	r3, #0
 801836c:	d10b      	bne.n	8018386 <vPortFree+0x46>
	__asm volatile
 801836e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018372:	f383 8811 	msr	BASEPRI, r3
 8018376:	f3bf 8f6f 	isb	sy
 801837a:	f3bf 8f4f 	dsb	sy
 801837e:	60fb      	str	r3, [r7, #12]
}
 8018380:	bf00      	nop
 8018382:	bf00      	nop
 8018384:	e7fd      	b.n	8018382 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8018386:	693b      	ldr	r3, [r7, #16]
 8018388:	681b      	ldr	r3, [r3, #0]
 801838a:	2b00      	cmp	r3, #0
 801838c:	d00b      	beq.n	80183a6 <vPortFree+0x66>
	__asm volatile
 801838e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018392:	f383 8811 	msr	BASEPRI, r3
 8018396:	f3bf 8f6f 	isb	sy
 801839a:	f3bf 8f4f 	dsb	sy
 801839e:	60bb      	str	r3, [r7, #8]
}
 80183a0:	bf00      	nop
 80183a2:	bf00      	nop
 80183a4:	e7fd      	b.n	80183a2 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80183a6:	693b      	ldr	r3, [r7, #16]
 80183a8:	685a      	ldr	r2, [r3, #4]
 80183aa:	4b14      	ldr	r3, [pc, #80]	@ (80183fc <vPortFree+0xbc>)
 80183ac:	681b      	ldr	r3, [r3, #0]
 80183ae:	4013      	ands	r3, r2
 80183b0:	2b00      	cmp	r3, #0
 80183b2:	d01e      	beq.n	80183f2 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80183b4:	693b      	ldr	r3, [r7, #16]
 80183b6:	681b      	ldr	r3, [r3, #0]
 80183b8:	2b00      	cmp	r3, #0
 80183ba:	d11a      	bne.n	80183f2 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80183bc:	693b      	ldr	r3, [r7, #16]
 80183be:	685a      	ldr	r2, [r3, #4]
 80183c0:	4b0e      	ldr	r3, [pc, #56]	@ (80183fc <vPortFree+0xbc>)
 80183c2:	681b      	ldr	r3, [r3, #0]
 80183c4:	43db      	mvns	r3, r3
 80183c6:	401a      	ands	r2, r3
 80183c8:	693b      	ldr	r3, [r7, #16]
 80183ca:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80183cc:	f001 fd8c 	bl	8019ee8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80183d0:	693b      	ldr	r3, [r7, #16]
 80183d2:	685a      	ldr	r2, [r3, #4]
 80183d4:	4b0a      	ldr	r3, [pc, #40]	@ (8018400 <vPortFree+0xc0>)
 80183d6:	681b      	ldr	r3, [r3, #0]
 80183d8:	4413      	add	r3, r2
 80183da:	4a09      	ldr	r2, [pc, #36]	@ (8018400 <vPortFree+0xc0>)
 80183dc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80183de:	6938      	ldr	r0, [r7, #16]
 80183e0:	f000 f874 	bl	80184cc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80183e4:	4b07      	ldr	r3, [pc, #28]	@ (8018404 <vPortFree+0xc4>)
 80183e6:	681b      	ldr	r3, [r3, #0]
 80183e8:	3301      	adds	r3, #1
 80183ea:	4a06      	ldr	r2, [pc, #24]	@ (8018404 <vPortFree+0xc4>)
 80183ec:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80183ee:	f001 fd89 	bl	8019f04 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80183f2:	bf00      	nop
 80183f4:	3718      	adds	r7, #24
 80183f6:	46bd      	mov	sp, r7
 80183f8:	bd80      	pop	{r7, pc}
 80183fa:	bf00      	nop
 80183fc:	24052758 	.word	0x24052758
 8018400:	24052748 	.word	0x24052748
 8018404:	24052754 	.word	0x24052754

08018408 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8018408:	b480      	push	{r7}
 801840a:	b085      	sub	sp, #20
 801840c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801840e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8018412:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8018414:	4b27      	ldr	r3, [pc, #156]	@ (80184b4 <prvHeapInit+0xac>)
 8018416:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8018418:	68fb      	ldr	r3, [r7, #12]
 801841a:	f003 0307 	and.w	r3, r3, #7
 801841e:	2b00      	cmp	r3, #0
 8018420:	d00c      	beq.n	801843c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8018422:	68fb      	ldr	r3, [r7, #12]
 8018424:	3307      	adds	r3, #7
 8018426:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8018428:	68fb      	ldr	r3, [r7, #12]
 801842a:	f023 0307 	bic.w	r3, r3, #7
 801842e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8018430:	68ba      	ldr	r2, [r7, #8]
 8018432:	68fb      	ldr	r3, [r7, #12]
 8018434:	1ad3      	subs	r3, r2, r3
 8018436:	4a1f      	ldr	r2, [pc, #124]	@ (80184b4 <prvHeapInit+0xac>)
 8018438:	4413      	add	r3, r2
 801843a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801843c:	68fb      	ldr	r3, [r7, #12]
 801843e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8018440:	4a1d      	ldr	r2, [pc, #116]	@ (80184b8 <prvHeapInit+0xb0>)
 8018442:	687b      	ldr	r3, [r7, #4]
 8018444:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8018446:	4b1c      	ldr	r3, [pc, #112]	@ (80184b8 <prvHeapInit+0xb0>)
 8018448:	2200      	movs	r2, #0
 801844a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801844c:	687b      	ldr	r3, [r7, #4]
 801844e:	68ba      	ldr	r2, [r7, #8]
 8018450:	4413      	add	r3, r2
 8018452:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8018454:	2208      	movs	r2, #8
 8018456:	68fb      	ldr	r3, [r7, #12]
 8018458:	1a9b      	subs	r3, r3, r2
 801845a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801845c:	68fb      	ldr	r3, [r7, #12]
 801845e:	f023 0307 	bic.w	r3, r3, #7
 8018462:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8018464:	68fb      	ldr	r3, [r7, #12]
 8018466:	4a15      	ldr	r2, [pc, #84]	@ (80184bc <prvHeapInit+0xb4>)
 8018468:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801846a:	4b14      	ldr	r3, [pc, #80]	@ (80184bc <prvHeapInit+0xb4>)
 801846c:	681b      	ldr	r3, [r3, #0]
 801846e:	2200      	movs	r2, #0
 8018470:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8018472:	4b12      	ldr	r3, [pc, #72]	@ (80184bc <prvHeapInit+0xb4>)
 8018474:	681b      	ldr	r3, [r3, #0]
 8018476:	2200      	movs	r2, #0
 8018478:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801847a:	687b      	ldr	r3, [r7, #4]
 801847c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801847e:	683b      	ldr	r3, [r7, #0]
 8018480:	68fa      	ldr	r2, [r7, #12]
 8018482:	1ad2      	subs	r2, r2, r3
 8018484:	683b      	ldr	r3, [r7, #0]
 8018486:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8018488:	4b0c      	ldr	r3, [pc, #48]	@ (80184bc <prvHeapInit+0xb4>)
 801848a:	681a      	ldr	r2, [r3, #0]
 801848c:	683b      	ldr	r3, [r7, #0]
 801848e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8018490:	683b      	ldr	r3, [r7, #0]
 8018492:	685b      	ldr	r3, [r3, #4]
 8018494:	4a0a      	ldr	r2, [pc, #40]	@ (80184c0 <prvHeapInit+0xb8>)
 8018496:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8018498:	683b      	ldr	r3, [r7, #0]
 801849a:	685b      	ldr	r3, [r3, #4]
 801849c:	4a09      	ldr	r2, [pc, #36]	@ (80184c4 <prvHeapInit+0xbc>)
 801849e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80184a0:	4b09      	ldr	r3, [pc, #36]	@ (80184c8 <prvHeapInit+0xc0>)
 80184a2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80184a6:	601a      	str	r2, [r3, #0]
}
 80184a8:	bf00      	nop
 80184aa:	3714      	adds	r7, #20
 80184ac:	46bd      	mov	sp, r7
 80184ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184b2:	4770      	bx	lr
 80184b4:	2404eb3c 	.word	0x2404eb3c
 80184b8:	2405273c 	.word	0x2405273c
 80184bc:	24052744 	.word	0x24052744
 80184c0:	2405274c 	.word	0x2405274c
 80184c4:	24052748 	.word	0x24052748
 80184c8:	24052758 	.word	0x24052758

080184cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80184cc:	b480      	push	{r7}
 80184ce:	b085      	sub	sp, #20
 80184d0:	af00      	add	r7, sp, #0
 80184d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80184d4:	4b28      	ldr	r3, [pc, #160]	@ (8018578 <prvInsertBlockIntoFreeList+0xac>)
 80184d6:	60fb      	str	r3, [r7, #12]
 80184d8:	e002      	b.n	80184e0 <prvInsertBlockIntoFreeList+0x14>
 80184da:	68fb      	ldr	r3, [r7, #12]
 80184dc:	681b      	ldr	r3, [r3, #0]
 80184de:	60fb      	str	r3, [r7, #12]
 80184e0:	68fb      	ldr	r3, [r7, #12]
 80184e2:	681b      	ldr	r3, [r3, #0]
 80184e4:	687a      	ldr	r2, [r7, #4]
 80184e6:	429a      	cmp	r2, r3
 80184e8:	d8f7      	bhi.n	80184da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80184ea:	68fb      	ldr	r3, [r7, #12]
 80184ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80184ee:	68fb      	ldr	r3, [r7, #12]
 80184f0:	685b      	ldr	r3, [r3, #4]
 80184f2:	68ba      	ldr	r2, [r7, #8]
 80184f4:	4413      	add	r3, r2
 80184f6:	687a      	ldr	r2, [r7, #4]
 80184f8:	429a      	cmp	r2, r3
 80184fa:	d108      	bne.n	801850e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80184fc:	68fb      	ldr	r3, [r7, #12]
 80184fe:	685a      	ldr	r2, [r3, #4]
 8018500:	687b      	ldr	r3, [r7, #4]
 8018502:	685b      	ldr	r3, [r3, #4]
 8018504:	441a      	add	r2, r3
 8018506:	68fb      	ldr	r3, [r7, #12]
 8018508:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801850a:	68fb      	ldr	r3, [r7, #12]
 801850c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801850e:	687b      	ldr	r3, [r7, #4]
 8018510:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8018512:	687b      	ldr	r3, [r7, #4]
 8018514:	685b      	ldr	r3, [r3, #4]
 8018516:	68ba      	ldr	r2, [r7, #8]
 8018518:	441a      	add	r2, r3
 801851a:	68fb      	ldr	r3, [r7, #12]
 801851c:	681b      	ldr	r3, [r3, #0]
 801851e:	429a      	cmp	r2, r3
 8018520:	d118      	bne.n	8018554 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8018522:	68fb      	ldr	r3, [r7, #12]
 8018524:	681a      	ldr	r2, [r3, #0]
 8018526:	4b15      	ldr	r3, [pc, #84]	@ (801857c <prvInsertBlockIntoFreeList+0xb0>)
 8018528:	681b      	ldr	r3, [r3, #0]
 801852a:	429a      	cmp	r2, r3
 801852c:	d00d      	beq.n	801854a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801852e:	687b      	ldr	r3, [r7, #4]
 8018530:	685a      	ldr	r2, [r3, #4]
 8018532:	68fb      	ldr	r3, [r7, #12]
 8018534:	681b      	ldr	r3, [r3, #0]
 8018536:	685b      	ldr	r3, [r3, #4]
 8018538:	441a      	add	r2, r3
 801853a:	687b      	ldr	r3, [r7, #4]
 801853c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801853e:	68fb      	ldr	r3, [r7, #12]
 8018540:	681b      	ldr	r3, [r3, #0]
 8018542:	681a      	ldr	r2, [r3, #0]
 8018544:	687b      	ldr	r3, [r7, #4]
 8018546:	601a      	str	r2, [r3, #0]
 8018548:	e008      	b.n	801855c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801854a:	4b0c      	ldr	r3, [pc, #48]	@ (801857c <prvInsertBlockIntoFreeList+0xb0>)
 801854c:	681a      	ldr	r2, [r3, #0]
 801854e:	687b      	ldr	r3, [r7, #4]
 8018550:	601a      	str	r2, [r3, #0]
 8018552:	e003      	b.n	801855c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8018554:	68fb      	ldr	r3, [r7, #12]
 8018556:	681a      	ldr	r2, [r3, #0]
 8018558:	687b      	ldr	r3, [r7, #4]
 801855a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801855c:	68fa      	ldr	r2, [r7, #12]
 801855e:	687b      	ldr	r3, [r7, #4]
 8018560:	429a      	cmp	r2, r3
 8018562:	d002      	beq.n	801856a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8018564:	68fb      	ldr	r3, [r7, #12]
 8018566:	687a      	ldr	r2, [r7, #4]
 8018568:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801856a:	bf00      	nop
 801856c:	3714      	adds	r7, #20
 801856e:	46bd      	mov	sp, r7
 8018570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018574:	4770      	bx	lr
 8018576:	bf00      	nop
 8018578:	2405273c 	.word	0x2405273c
 801857c:	24052744 	.word	0x24052744

08018580 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8018580:	b480      	push	{r7}
 8018582:	b083      	sub	sp, #12
 8018584:	af00      	add	r7, sp, #0
 8018586:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8018588:	687b      	ldr	r3, [r7, #4]
 801858a:	f103 0208 	add.w	r2, r3, #8
 801858e:	687b      	ldr	r3, [r7, #4]
 8018590:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8018592:	687b      	ldr	r3, [r7, #4]
 8018594:	f04f 32ff 	mov.w	r2, #4294967295
 8018598:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801859a:	687b      	ldr	r3, [r7, #4]
 801859c:	f103 0208 	add.w	r2, r3, #8
 80185a0:	687b      	ldr	r3, [r7, #4]
 80185a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80185a4:	687b      	ldr	r3, [r7, #4]
 80185a6:	f103 0208 	add.w	r2, r3, #8
 80185aa:	687b      	ldr	r3, [r7, #4]
 80185ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80185ae:	687b      	ldr	r3, [r7, #4]
 80185b0:	2200      	movs	r2, #0
 80185b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80185b4:	bf00      	nop
 80185b6:	370c      	adds	r7, #12
 80185b8:	46bd      	mov	sp, r7
 80185ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185be:	4770      	bx	lr

080185c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80185c0:	b480      	push	{r7}
 80185c2:	b083      	sub	sp, #12
 80185c4:	af00      	add	r7, sp, #0
 80185c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80185c8:	687b      	ldr	r3, [r7, #4]
 80185ca:	2200      	movs	r2, #0
 80185cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80185ce:	bf00      	nop
 80185d0:	370c      	adds	r7, #12
 80185d2:	46bd      	mov	sp, r7
 80185d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185d8:	4770      	bx	lr

080185da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80185da:	b480      	push	{r7}
 80185dc:	b085      	sub	sp, #20
 80185de:	af00      	add	r7, sp, #0
 80185e0:	6078      	str	r0, [r7, #4]
 80185e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80185e4:	687b      	ldr	r3, [r7, #4]
 80185e6:	685b      	ldr	r3, [r3, #4]
 80185e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80185ea:	683b      	ldr	r3, [r7, #0]
 80185ec:	68fa      	ldr	r2, [r7, #12]
 80185ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80185f0:	68fb      	ldr	r3, [r7, #12]
 80185f2:	689a      	ldr	r2, [r3, #8]
 80185f4:	683b      	ldr	r3, [r7, #0]
 80185f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80185f8:	68fb      	ldr	r3, [r7, #12]
 80185fa:	689b      	ldr	r3, [r3, #8]
 80185fc:	683a      	ldr	r2, [r7, #0]
 80185fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8018600:	68fb      	ldr	r3, [r7, #12]
 8018602:	683a      	ldr	r2, [r7, #0]
 8018604:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8018606:	683b      	ldr	r3, [r7, #0]
 8018608:	687a      	ldr	r2, [r7, #4]
 801860a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801860c:	687b      	ldr	r3, [r7, #4]
 801860e:	681b      	ldr	r3, [r3, #0]
 8018610:	1c5a      	adds	r2, r3, #1
 8018612:	687b      	ldr	r3, [r7, #4]
 8018614:	601a      	str	r2, [r3, #0]
}
 8018616:	bf00      	nop
 8018618:	3714      	adds	r7, #20
 801861a:	46bd      	mov	sp, r7
 801861c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018620:	4770      	bx	lr

08018622 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8018622:	b480      	push	{r7}
 8018624:	b085      	sub	sp, #20
 8018626:	af00      	add	r7, sp, #0
 8018628:	6078      	str	r0, [r7, #4]
 801862a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801862c:	683b      	ldr	r3, [r7, #0]
 801862e:	681b      	ldr	r3, [r3, #0]
 8018630:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8018632:	68bb      	ldr	r3, [r7, #8]
 8018634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018638:	d103      	bne.n	8018642 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801863a:	687b      	ldr	r3, [r7, #4]
 801863c:	691b      	ldr	r3, [r3, #16]
 801863e:	60fb      	str	r3, [r7, #12]
 8018640:	e00c      	b.n	801865c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8018642:	687b      	ldr	r3, [r7, #4]
 8018644:	3308      	adds	r3, #8
 8018646:	60fb      	str	r3, [r7, #12]
 8018648:	e002      	b.n	8018650 <vListInsert+0x2e>
 801864a:	68fb      	ldr	r3, [r7, #12]
 801864c:	685b      	ldr	r3, [r3, #4]
 801864e:	60fb      	str	r3, [r7, #12]
 8018650:	68fb      	ldr	r3, [r7, #12]
 8018652:	685b      	ldr	r3, [r3, #4]
 8018654:	681b      	ldr	r3, [r3, #0]
 8018656:	68ba      	ldr	r2, [r7, #8]
 8018658:	429a      	cmp	r2, r3
 801865a:	d2f6      	bcs.n	801864a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801865c:	68fb      	ldr	r3, [r7, #12]
 801865e:	685a      	ldr	r2, [r3, #4]
 8018660:	683b      	ldr	r3, [r7, #0]
 8018662:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8018664:	683b      	ldr	r3, [r7, #0]
 8018666:	685b      	ldr	r3, [r3, #4]
 8018668:	683a      	ldr	r2, [r7, #0]
 801866a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801866c:	683b      	ldr	r3, [r7, #0]
 801866e:	68fa      	ldr	r2, [r7, #12]
 8018670:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8018672:	68fb      	ldr	r3, [r7, #12]
 8018674:	683a      	ldr	r2, [r7, #0]
 8018676:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8018678:	683b      	ldr	r3, [r7, #0]
 801867a:	687a      	ldr	r2, [r7, #4]
 801867c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801867e:	687b      	ldr	r3, [r7, #4]
 8018680:	681b      	ldr	r3, [r3, #0]
 8018682:	1c5a      	adds	r2, r3, #1
 8018684:	687b      	ldr	r3, [r7, #4]
 8018686:	601a      	str	r2, [r3, #0]
}
 8018688:	bf00      	nop
 801868a:	3714      	adds	r7, #20
 801868c:	46bd      	mov	sp, r7
 801868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018692:	4770      	bx	lr

08018694 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8018694:	b480      	push	{r7}
 8018696:	b085      	sub	sp, #20
 8018698:	af00      	add	r7, sp, #0
 801869a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 801869c:	687b      	ldr	r3, [r7, #4]
 801869e:	691b      	ldr	r3, [r3, #16]
 80186a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80186a2:	687b      	ldr	r3, [r7, #4]
 80186a4:	685b      	ldr	r3, [r3, #4]
 80186a6:	687a      	ldr	r2, [r7, #4]
 80186a8:	6892      	ldr	r2, [r2, #8]
 80186aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80186ac:	687b      	ldr	r3, [r7, #4]
 80186ae:	689b      	ldr	r3, [r3, #8]
 80186b0:	687a      	ldr	r2, [r7, #4]
 80186b2:	6852      	ldr	r2, [r2, #4]
 80186b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80186b6:	68fb      	ldr	r3, [r7, #12]
 80186b8:	685b      	ldr	r3, [r3, #4]
 80186ba:	687a      	ldr	r2, [r7, #4]
 80186bc:	429a      	cmp	r2, r3
 80186be:	d103      	bne.n	80186c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80186c0:	687b      	ldr	r3, [r7, #4]
 80186c2:	689a      	ldr	r2, [r3, #8]
 80186c4:	68fb      	ldr	r3, [r7, #12]
 80186c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80186c8:	687b      	ldr	r3, [r7, #4]
 80186ca:	2200      	movs	r2, #0
 80186cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80186ce:	68fb      	ldr	r3, [r7, #12]
 80186d0:	681b      	ldr	r3, [r3, #0]
 80186d2:	1e5a      	subs	r2, r3, #1
 80186d4:	68fb      	ldr	r3, [r7, #12]
 80186d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80186d8:	68fb      	ldr	r3, [r7, #12]
 80186da:	681b      	ldr	r3, [r3, #0]
}
 80186dc:	4618      	mov	r0, r3
 80186de:	3714      	adds	r7, #20
 80186e0:	46bd      	mov	sp, r7
 80186e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186e6:	4770      	bx	lr

080186e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80186e8:	b480      	push	{r7}
 80186ea:	b085      	sub	sp, #20
 80186ec:	af00      	add	r7, sp, #0
 80186ee:	60f8      	str	r0, [r7, #12]
 80186f0:	60b9      	str	r1, [r7, #8]
 80186f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80186f4:	68fb      	ldr	r3, [r7, #12]
 80186f6:	3b04      	subs	r3, #4
 80186f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80186fa:	68fb      	ldr	r3, [r7, #12]
 80186fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8018700:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8018702:	68fb      	ldr	r3, [r7, #12]
 8018704:	3b04      	subs	r3, #4
 8018706:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8018708:	68bb      	ldr	r3, [r7, #8]
 801870a:	f023 0201 	bic.w	r2, r3, #1
 801870e:	68fb      	ldr	r3, [r7, #12]
 8018710:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8018712:	68fb      	ldr	r3, [r7, #12]
 8018714:	3b04      	subs	r3, #4
 8018716:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8018718:	4a0c      	ldr	r2, [pc, #48]	@ (801874c <pxPortInitialiseStack+0x64>)
 801871a:	68fb      	ldr	r3, [r7, #12]
 801871c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801871e:	68fb      	ldr	r3, [r7, #12]
 8018720:	3b14      	subs	r3, #20
 8018722:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8018724:	687a      	ldr	r2, [r7, #4]
 8018726:	68fb      	ldr	r3, [r7, #12]
 8018728:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801872a:	68fb      	ldr	r3, [r7, #12]
 801872c:	3b04      	subs	r3, #4
 801872e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8018730:	68fb      	ldr	r3, [r7, #12]
 8018732:	f06f 0202 	mvn.w	r2, #2
 8018736:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8018738:	68fb      	ldr	r3, [r7, #12]
 801873a:	3b20      	subs	r3, #32
 801873c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801873e:	68fb      	ldr	r3, [r7, #12]
}
 8018740:	4618      	mov	r0, r3
 8018742:	3714      	adds	r7, #20
 8018744:	46bd      	mov	sp, r7
 8018746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801874a:	4770      	bx	lr
 801874c:	08018751 	.word	0x08018751

08018750 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8018750:	b480      	push	{r7}
 8018752:	b085      	sub	sp, #20
 8018754:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8018756:	2300      	movs	r3, #0
 8018758:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801875a:	4b13      	ldr	r3, [pc, #76]	@ (80187a8 <prvTaskExitError+0x58>)
 801875c:	681b      	ldr	r3, [r3, #0]
 801875e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018762:	d00b      	beq.n	801877c <prvTaskExitError+0x2c>
	__asm volatile
 8018764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018768:	f383 8811 	msr	BASEPRI, r3
 801876c:	f3bf 8f6f 	isb	sy
 8018770:	f3bf 8f4f 	dsb	sy
 8018774:	60fb      	str	r3, [r7, #12]
}
 8018776:	bf00      	nop
 8018778:	bf00      	nop
 801877a:	e7fd      	b.n	8018778 <prvTaskExitError+0x28>
	__asm volatile
 801877c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018780:	f383 8811 	msr	BASEPRI, r3
 8018784:	f3bf 8f6f 	isb	sy
 8018788:	f3bf 8f4f 	dsb	sy
 801878c:	60bb      	str	r3, [r7, #8]
}
 801878e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8018790:	bf00      	nop
 8018792:	687b      	ldr	r3, [r7, #4]
 8018794:	2b00      	cmp	r3, #0
 8018796:	d0fc      	beq.n	8018792 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8018798:	bf00      	nop
 801879a:	bf00      	nop
 801879c:	3714      	adds	r7, #20
 801879e:	46bd      	mov	sp, r7
 80187a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187a4:	4770      	bx	lr
 80187a6:	bf00      	nop
 80187a8:	240000c8 	.word	0x240000c8
 80187ac:	00000000 	.word	0x00000000

080187b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80187b0:	4b07      	ldr	r3, [pc, #28]	@ (80187d0 <pxCurrentTCBConst2>)
 80187b2:	6819      	ldr	r1, [r3, #0]
 80187b4:	6808      	ldr	r0, [r1, #0]
 80187b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187ba:	f380 8809 	msr	PSP, r0
 80187be:	f3bf 8f6f 	isb	sy
 80187c2:	f04f 0000 	mov.w	r0, #0
 80187c6:	f380 8811 	msr	BASEPRI, r0
 80187ca:	4770      	bx	lr
 80187cc:	f3af 8000 	nop.w

080187d0 <pxCurrentTCBConst2>:
 80187d0:	240527a4 	.word	0x240527a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80187d4:	bf00      	nop
 80187d6:	bf00      	nop

080187d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80187d8:	4808      	ldr	r0, [pc, #32]	@ (80187fc <prvPortStartFirstTask+0x24>)
 80187da:	6800      	ldr	r0, [r0, #0]
 80187dc:	6800      	ldr	r0, [r0, #0]
 80187de:	f380 8808 	msr	MSP, r0
 80187e2:	f04f 0000 	mov.w	r0, #0
 80187e6:	f380 8814 	msr	CONTROL, r0
 80187ea:	b662      	cpsie	i
 80187ec:	b661      	cpsie	f
 80187ee:	f3bf 8f4f 	dsb	sy
 80187f2:	f3bf 8f6f 	isb	sy
 80187f6:	df00      	svc	0
 80187f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80187fa:	bf00      	nop
 80187fc:	e000ed08 	.word	0xe000ed08

08018800 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8018800:	b580      	push	{r7, lr}
 8018802:	b086      	sub	sp, #24
 8018804:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8018806:	4b47      	ldr	r3, [pc, #284]	@ (8018924 <xPortStartScheduler+0x124>)
 8018808:	681b      	ldr	r3, [r3, #0]
 801880a:	4a47      	ldr	r2, [pc, #284]	@ (8018928 <xPortStartScheduler+0x128>)
 801880c:	4293      	cmp	r3, r2
 801880e:	d10b      	bne.n	8018828 <xPortStartScheduler+0x28>
	__asm volatile
 8018810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018814:	f383 8811 	msr	BASEPRI, r3
 8018818:	f3bf 8f6f 	isb	sy
 801881c:	f3bf 8f4f 	dsb	sy
 8018820:	60fb      	str	r3, [r7, #12]
}
 8018822:	bf00      	nop
 8018824:	bf00      	nop
 8018826:	e7fd      	b.n	8018824 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8018828:	4b3e      	ldr	r3, [pc, #248]	@ (8018924 <xPortStartScheduler+0x124>)
 801882a:	681b      	ldr	r3, [r3, #0]
 801882c:	4a3f      	ldr	r2, [pc, #252]	@ (801892c <xPortStartScheduler+0x12c>)
 801882e:	4293      	cmp	r3, r2
 8018830:	d10b      	bne.n	801884a <xPortStartScheduler+0x4a>
	__asm volatile
 8018832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018836:	f383 8811 	msr	BASEPRI, r3
 801883a:	f3bf 8f6f 	isb	sy
 801883e:	f3bf 8f4f 	dsb	sy
 8018842:	613b      	str	r3, [r7, #16]
}
 8018844:	bf00      	nop
 8018846:	bf00      	nop
 8018848:	e7fd      	b.n	8018846 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801884a:	4b39      	ldr	r3, [pc, #228]	@ (8018930 <xPortStartScheduler+0x130>)
 801884c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801884e:	697b      	ldr	r3, [r7, #20]
 8018850:	781b      	ldrb	r3, [r3, #0]
 8018852:	b2db      	uxtb	r3, r3
 8018854:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8018856:	697b      	ldr	r3, [r7, #20]
 8018858:	22ff      	movs	r2, #255	@ 0xff
 801885a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801885c:	697b      	ldr	r3, [r7, #20]
 801885e:	781b      	ldrb	r3, [r3, #0]
 8018860:	b2db      	uxtb	r3, r3
 8018862:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8018864:	78fb      	ldrb	r3, [r7, #3]
 8018866:	b2db      	uxtb	r3, r3
 8018868:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801886c:	b2da      	uxtb	r2, r3
 801886e:	4b31      	ldr	r3, [pc, #196]	@ (8018934 <xPortStartScheduler+0x134>)
 8018870:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8018872:	4b31      	ldr	r3, [pc, #196]	@ (8018938 <xPortStartScheduler+0x138>)
 8018874:	2207      	movs	r2, #7
 8018876:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018878:	e009      	b.n	801888e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801887a:	4b2f      	ldr	r3, [pc, #188]	@ (8018938 <xPortStartScheduler+0x138>)
 801887c:	681b      	ldr	r3, [r3, #0]
 801887e:	3b01      	subs	r3, #1
 8018880:	4a2d      	ldr	r2, [pc, #180]	@ (8018938 <xPortStartScheduler+0x138>)
 8018882:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8018884:	78fb      	ldrb	r3, [r7, #3]
 8018886:	b2db      	uxtb	r3, r3
 8018888:	005b      	lsls	r3, r3, #1
 801888a:	b2db      	uxtb	r3, r3
 801888c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801888e:	78fb      	ldrb	r3, [r7, #3]
 8018890:	b2db      	uxtb	r3, r3
 8018892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8018896:	2b80      	cmp	r3, #128	@ 0x80
 8018898:	d0ef      	beq.n	801887a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801889a:	4b27      	ldr	r3, [pc, #156]	@ (8018938 <xPortStartScheduler+0x138>)
 801889c:	681b      	ldr	r3, [r3, #0]
 801889e:	f1c3 0307 	rsb	r3, r3, #7
 80188a2:	2b04      	cmp	r3, #4
 80188a4:	d00b      	beq.n	80188be <xPortStartScheduler+0xbe>
	__asm volatile
 80188a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80188aa:	f383 8811 	msr	BASEPRI, r3
 80188ae:	f3bf 8f6f 	isb	sy
 80188b2:	f3bf 8f4f 	dsb	sy
 80188b6:	60bb      	str	r3, [r7, #8]
}
 80188b8:	bf00      	nop
 80188ba:	bf00      	nop
 80188bc:	e7fd      	b.n	80188ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80188be:	4b1e      	ldr	r3, [pc, #120]	@ (8018938 <xPortStartScheduler+0x138>)
 80188c0:	681b      	ldr	r3, [r3, #0]
 80188c2:	021b      	lsls	r3, r3, #8
 80188c4:	4a1c      	ldr	r2, [pc, #112]	@ (8018938 <xPortStartScheduler+0x138>)
 80188c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80188c8:	4b1b      	ldr	r3, [pc, #108]	@ (8018938 <xPortStartScheduler+0x138>)
 80188ca:	681b      	ldr	r3, [r3, #0]
 80188cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80188d0:	4a19      	ldr	r2, [pc, #100]	@ (8018938 <xPortStartScheduler+0x138>)
 80188d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80188d4:	687b      	ldr	r3, [r7, #4]
 80188d6:	b2da      	uxtb	r2, r3
 80188d8:	697b      	ldr	r3, [r7, #20]
 80188da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80188dc:	4b17      	ldr	r3, [pc, #92]	@ (801893c <xPortStartScheduler+0x13c>)
 80188de:	681b      	ldr	r3, [r3, #0]
 80188e0:	4a16      	ldr	r2, [pc, #88]	@ (801893c <xPortStartScheduler+0x13c>)
 80188e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80188e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80188e8:	4b14      	ldr	r3, [pc, #80]	@ (801893c <xPortStartScheduler+0x13c>)
 80188ea:	681b      	ldr	r3, [r3, #0]
 80188ec:	4a13      	ldr	r2, [pc, #76]	@ (801893c <xPortStartScheduler+0x13c>)
 80188ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80188f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80188f4:	f000 f8da 	bl	8018aac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80188f8:	4b11      	ldr	r3, [pc, #68]	@ (8018940 <xPortStartScheduler+0x140>)
 80188fa:	2200      	movs	r2, #0
 80188fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80188fe:	f000 f8f9 	bl	8018af4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8018902:	4b10      	ldr	r3, [pc, #64]	@ (8018944 <xPortStartScheduler+0x144>)
 8018904:	681b      	ldr	r3, [r3, #0]
 8018906:	4a0f      	ldr	r2, [pc, #60]	@ (8018944 <xPortStartScheduler+0x144>)
 8018908:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801890c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801890e:	f7ff ff63 	bl	80187d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8018912:	f001 fc5f 	bl	801a1d4 <vTaskSwitchContext>
	prvTaskExitError();
 8018916:	f7ff ff1b 	bl	8018750 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801891a:	2300      	movs	r3, #0
}
 801891c:	4618      	mov	r0, r3
 801891e:	3718      	adds	r7, #24
 8018920:	46bd      	mov	sp, r7
 8018922:	bd80      	pop	{r7, pc}
 8018924:	e000ed00 	.word	0xe000ed00
 8018928:	410fc271 	.word	0x410fc271
 801892c:	410fc270 	.word	0x410fc270
 8018930:	e000e400 	.word	0xe000e400
 8018934:	2405275c 	.word	0x2405275c
 8018938:	24052760 	.word	0x24052760
 801893c:	e000ed20 	.word	0xe000ed20
 8018940:	240000c8 	.word	0x240000c8
 8018944:	e000ef34 	.word	0xe000ef34

08018948 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8018948:	b480      	push	{r7}
 801894a:	b083      	sub	sp, #12
 801894c:	af00      	add	r7, sp, #0
	__asm volatile
 801894e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018952:	f383 8811 	msr	BASEPRI, r3
 8018956:	f3bf 8f6f 	isb	sy
 801895a:	f3bf 8f4f 	dsb	sy
 801895e:	607b      	str	r3, [r7, #4]
}
 8018960:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8018962:	4b10      	ldr	r3, [pc, #64]	@ (80189a4 <vPortEnterCritical+0x5c>)
 8018964:	681b      	ldr	r3, [r3, #0]
 8018966:	3301      	adds	r3, #1
 8018968:	4a0e      	ldr	r2, [pc, #56]	@ (80189a4 <vPortEnterCritical+0x5c>)
 801896a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801896c:	4b0d      	ldr	r3, [pc, #52]	@ (80189a4 <vPortEnterCritical+0x5c>)
 801896e:	681b      	ldr	r3, [r3, #0]
 8018970:	2b01      	cmp	r3, #1
 8018972:	d110      	bne.n	8018996 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8018974:	4b0c      	ldr	r3, [pc, #48]	@ (80189a8 <vPortEnterCritical+0x60>)
 8018976:	681b      	ldr	r3, [r3, #0]
 8018978:	b2db      	uxtb	r3, r3
 801897a:	2b00      	cmp	r3, #0
 801897c:	d00b      	beq.n	8018996 <vPortEnterCritical+0x4e>
	__asm volatile
 801897e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018982:	f383 8811 	msr	BASEPRI, r3
 8018986:	f3bf 8f6f 	isb	sy
 801898a:	f3bf 8f4f 	dsb	sy
 801898e:	603b      	str	r3, [r7, #0]
}
 8018990:	bf00      	nop
 8018992:	bf00      	nop
 8018994:	e7fd      	b.n	8018992 <vPortEnterCritical+0x4a>
	}
}
 8018996:	bf00      	nop
 8018998:	370c      	adds	r7, #12
 801899a:	46bd      	mov	sp, r7
 801899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189a0:	4770      	bx	lr
 80189a2:	bf00      	nop
 80189a4:	240000c8 	.word	0x240000c8
 80189a8:	e000ed04 	.word	0xe000ed04

080189ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80189ac:	b480      	push	{r7}
 80189ae:	b083      	sub	sp, #12
 80189b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80189b2:	4b12      	ldr	r3, [pc, #72]	@ (80189fc <vPortExitCritical+0x50>)
 80189b4:	681b      	ldr	r3, [r3, #0]
 80189b6:	2b00      	cmp	r3, #0
 80189b8:	d10b      	bne.n	80189d2 <vPortExitCritical+0x26>
	__asm volatile
 80189ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80189be:	f383 8811 	msr	BASEPRI, r3
 80189c2:	f3bf 8f6f 	isb	sy
 80189c6:	f3bf 8f4f 	dsb	sy
 80189ca:	607b      	str	r3, [r7, #4]
}
 80189cc:	bf00      	nop
 80189ce:	bf00      	nop
 80189d0:	e7fd      	b.n	80189ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80189d2:	4b0a      	ldr	r3, [pc, #40]	@ (80189fc <vPortExitCritical+0x50>)
 80189d4:	681b      	ldr	r3, [r3, #0]
 80189d6:	3b01      	subs	r3, #1
 80189d8:	4a08      	ldr	r2, [pc, #32]	@ (80189fc <vPortExitCritical+0x50>)
 80189da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80189dc:	4b07      	ldr	r3, [pc, #28]	@ (80189fc <vPortExitCritical+0x50>)
 80189de:	681b      	ldr	r3, [r3, #0]
 80189e0:	2b00      	cmp	r3, #0
 80189e2:	d105      	bne.n	80189f0 <vPortExitCritical+0x44>
 80189e4:	2300      	movs	r3, #0
 80189e6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80189e8:	683b      	ldr	r3, [r7, #0]
 80189ea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80189ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80189f0:	bf00      	nop
 80189f2:	370c      	adds	r7, #12
 80189f4:	46bd      	mov	sp, r7
 80189f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189fa:	4770      	bx	lr
 80189fc:	240000c8 	.word	0x240000c8

08018a00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8018a00:	f3ef 8009 	mrs	r0, PSP
 8018a04:	f3bf 8f6f 	isb	sy
 8018a08:	4b15      	ldr	r3, [pc, #84]	@ (8018a60 <pxCurrentTCBConst>)
 8018a0a:	681a      	ldr	r2, [r3, #0]
 8018a0c:	f01e 0f10 	tst.w	lr, #16
 8018a10:	bf08      	it	eq
 8018a12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8018a16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a1a:	6010      	str	r0, [r2, #0]
 8018a1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8018a20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8018a24:	f380 8811 	msr	BASEPRI, r0
 8018a28:	f3bf 8f4f 	dsb	sy
 8018a2c:	f3bf 8f6f 	isb	sy
 8018a30:	f001 fbd0 	bl	801a1d4 <vTaskSwitchContext>
 8018a34:	f04f 0000 	mov.w	r0, #0
 8018a38:	f380 8811 	msr	BASEPRI, r0
 8018a3c:	bc09      	pop	{r0, r3}
 8018a3e:	6819      	ldr	r1, [r3, #0]
 8018a40:	6808      	ldr	r0, [r1, #0]
 8018a42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a46:	f01e 0f10 	tst.w	lr, #16
 8018a4a:	bf08      	it	eq
 8018a4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8018a50:	f380 8809 	msr	PSP, r0
 8018a54:	f3bf 8f6f 	isb	sy
 8018a58:	4770      	bx	lr
 8018a5a:	bf00      	nop
 8018a5c:	f3af 8000 	nop.w

08018a60 <pxCurrentTCBConst>:
 8018a60:	240527a4 	.word	0x240527a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8018a64:	bf00      	nop
 8018a66:	bf00      	nop

08018a68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8018a68:	b580      	push	{r7, lr}
 8018a6a:	b082      	sub	sp, #8
 8018a6c:	af00      	add	r7, sp, #0
	__asm volatile
 8018a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018a72:	f383 8811 	msr	BASEPRI, r3
 8018a76:	f3bf 8f6f 	isb	sy
 8018a7a:	f3bf 8f4f 	dsb	sy
 8018a7e:	607b      	str	r3, [r7, #4]
}
 8018a80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8018a82:	f001 faed 	bl	801a060 <xTaskIncrementTick>
 8018a86:	4603      	mov	r3, r0
 8018a88:	2b00      	cmp	r3, #0
 8018a8a:	d003      	beq.n	8018a94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8018a8c:	4b06      	ldr	r3, [pc, #24]	@ (8018aa8 <xPortSysTickHandler+0x40>)
 8018a8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018a92:	601a      	str	r2, [r3, #0]
 8018a94:	2300      	movs	r3, #0
 8018a96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8018a98:	683b      	ldr	r3, [r7, #0]
 8018a9a:	f383 8811 	msr	BASEPRI, r3
}
 8018a9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8018aa0:	bf00      	nop
 8018aa2:	3708      	adds	r7, #8
 8018aa4:	46bd      	mov	sp, r7
 8018aa6:	bd80      	pop	{r7, pc}
 8018aa8:	e000ed04 	.word	0xe000ed04

08018aac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8018aac:	b480      	push	{r7}
 8018aae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8018ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8018ae0 <vPortSetupTimerInterrupt+0x34>)
 8018ab2:	2200      	movs	r2, #0
 8018ab4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8018ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8018ae4 <vPortSetupTimerInterrupt+0x38>)
 8018ab8:	2200      	movs	r2, #0
 8018aba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8018abc:	4b0a      	ldr	r3, [pc, #40]	@ (8018ae8 <vPortSetupTimerInterrupt+0x3c>)
 8018abe:	681b      	ldr	r3, [r3, #0]
 8018ac0:	4a0a      	ldr	r2, [pc, #40]	@ (8018aec <vPortSetupTimerInterrupt+0x40>)
 8018ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8018ac6:	099b      	lsrs	r3, r3, #6
 8018ac8:	4a09      	ldr	r2, [pc, #36]	@ (8018af0 <vPortSetupTimerInterrupt+0x44>)
 8018aca:	3b01      	subs	r3, #1
 8018acc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8018ace:	4b04      	ldr	r3, [pc, #16]	@ (8018ae0 <vPortSetupTimerInterrupt+0x34>)
 8018ad0:	2207      	movs	r2, #7
 8018ad2:	601a      	str	r2, [r3, #0]
}
 8018ad4:	bf00      	nop
 8018ad6:	46bd      	mov	sp, r7
 8018ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018adc:	4770      	bx	lr
 8018ade:	bf00      	nop
 8018ae0:	e000e010 	.word	0xe000e010
 8018ae4:	e000e018 	.word	0xe000e018
 8018ae8:	24000000 	.word	0x24000000
 8018aec:	10624dd3 	.word	0x10624dd3
 8018af0:	e000e014 	.word	0xe000e014

08018af4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8018af4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8018b04 <vPortEnableVFP+0x10>
 8018af8:	6801      	ldr	r1, [r0, #0]
 8018afa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8018afe:	6001      	str	r1, [r0, #0]
 8018b00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8018b02:	bf00      	nop
 8018b04:	e000ed88 	.word	0xe000ed88

08018b08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8018b08:	b480      	push	{r7}
 8018b0a:	b085      	sub	sp, #20
 8018b0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8018b0e:	f3ef 8305 	mrs	r3, IPSR
 8018b12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8018b14:	68fb      	ldr	r3, [r7, #12]
 8018b16:	2b0f      	cmp	r3, #15
 8018b18:	d915      	bls.n	8018b46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8018b1a:	4a18      	ldr	r2, [pc, #96]	@ (8018b7c <vPortValidateInterruptPriority+0x74>)
 8018b1c:	68fb      	ldr	r3, [r7, #12]
 8018b1e:	4413      	add	r3, r2
 8018b20:	781b      	ldrb	r3, [r3, #0]
 8018b22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8018b24:	4b16      	ldr	r3, [pc, #88]	@ (8018b80 <vPortValidateInterruptPriority+0x78>)
 8018b26:	781b      	ldrb	r3, [r3, #0]
 8018b28:	7afa      	ldrb	r2, [r7, #11]
 8018b2a:	429a      	cmp	r2, r3
 8018b2c:	d20b      	bcs.n	8018b46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8018b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018b32:	f383 8811 	msr	BASEPRI, r3
 8018b36:	f3bf 8f6f 	isb	sy
 8018b3a:	f3bf 8f4f 	dsb	sy
 8018b3e:	607b      	str	r3, [r7, #4]
}
 8018b40:	bf00      	nop
 8018b42:	bf00      	nop
 8018b44:	e7fd      	b.n	8018b42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8018b46:	4b0f      	ldr	r3, [pc, #60]	@ (8018b84 <vPortValidateInterruptPriority+0x7c>)
 8018b48:	681b      	ldr	r3, [r3, #0]
 8018b4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8018b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8018b88 <vPortValidateInterruptPriority+0x80>)
 8018b50:	681b      	ldr	r3, [r3, #0]
 8018b52:	429a      	cmp	r2, r3
 8018b54:	d90b      	bls.n	8018b6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8018b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018b5a:	f383 8811 	msr	BASEPRI, r3
 8018b5e:	f3bf 8f6f 	isb	sy
 8018b62:	f3bf 8f4f 	dsb	sy
 8018b66:	603b      	str	r3, [r7, #0]
}
 8018b68:	bf00      	nop
 8018b6a:	bf00      	nop
 8018b6c:	e7fd      	b.n	8018b6a <vPortValidateInterruptPriority+0x62>
	}
 8018b6e:	bf00      	nop
 8018b70:	3714      	adds	r7, #20
 8018b72:	46bd      	mov	sp, r7
 8018b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b78:	4770      	bx	lr
 8018b7a:	bf00      	nop
 8018b7c:	e000e3f0 	.word	0xe000e3f0
 8018b80:	2405275c 	.word	0x2405275c
 8018b84:	e000ed0c 	.word	0xe000ed0c
 8018b88:	24052760 	.word	0x24052760

08018b8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8018b8c:	b580      	push	{r7, lr}
 8018b8e:	b084      	sub	sp, #16
 8018b90:	af00      	add	r7, sp, #0
 8018b92:	6078      	str	r0, [r7, #4]
 8018b94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8018b96:	687b      	ldr	r3, [r7, #4]
 8018b98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8018b9a:	68fb      	ldr	r3, [r7, #12]
 8018b9c:	2b00      	cmp	r3, #0
 8018b9e:	d10b      	bne.n	8018bb8 <xQueueGenericReset+0x2c>
	__asm volatile
 8018ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018ba4:	f383 8811 	msr	BASEPRI, r3
 8018ba8:	f3bf 8f6f 	isb	sy
 8018bac:	f3bf 8f4f 	dsb	sy
 8018bb0:	60bb      	str	r3, [r7, #8]
}
 8018bb2:	bf00      	nop
 8018bb4:	bf00      	nop
 8018bb6:	e7fd      	b.n	8018bb4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8018bb8:	f7ff fec6 	bl	8018948 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8018bbc:	68fb      	ldr	r3, [r7, #12]
 8018bbe:	681a      	ldr	r2, [r3, #0]
 8018bc0:	68fb      	ldr	r3, [r7, #12]
 8018bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018bc4:	68f9      	ldr	r1, [r7, #12]
 8018bc6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8018bc8:	fb01 f303 	mul.w	r3, r1, r3
 8018bcc:	441a      	add	r2, r3
 8018bce:	68fb      	ldr	r3, [r7, #12]
 8018bd0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8018bd2:	68fb      	ldr	r3, [r7, #12]
 8018bd4:	2200      	movs	r2, #0
 8018bd6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8018bd8:	68fb      	ldr	r3, [r7, #12]
 8018bda:	681a      	ldr	r2, [r3, #0]
 8018bdc:	68fb      	ldr	r3, [r7, #12]
 8018bde:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8018be0:	68fb      	ldr	r3, [r7, #12]
 8018be2:	681a      	ldr	r2, [r3, #0]
 8018be4:	68fb      	ldr	r3, [r7, #12]
 8018be6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018be8:	3b01      	subs	r3, #1
 8018bea:	68f9      	ldr	r1, [r7, #12]
 8018bec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8018bee:	fb01 f303 	mul.w	r3, r1, r3
 8018bf2:	441a      	add	r2, r3
 8018bf4:	68fb      	ldr	r3, [r7, #12]
 8018bf6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8018bf8:	68fb      	ldr	r3, [r7, #12]
 8018bfa:	22ff      	movs	r2, #255	@ 0xff
 8018bfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8018c00:	68fb      	ldr	r3, [r7, #12]
 8018c02:	22ff      	movs	r2, #255	@ 0xff
 8018c04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8018c08:	683b      	ldr	r3, [r7, #0]
 8018c0a:	2b00      	cmp	r3, #0
 8018c0c:	d114      	bne.n	8018c38 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8018c0e:	68fb      	ldr	r3, [r7, #12]
 8018c10:	691b      	ldr	r3, [r3, #16]
 8018c12:	2b00      	cmp	r3, #0
 8018c14:	d01a      	beq.n	8018c4c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8018c16:	68fb      	ldr	r3, [r7, #12]
 8018c18:	3310      	adds	r3, #16
 8018c1a:	4618      	mov	r0, r3
 8018c1c:	f001 fb92 	bl	801a344 <xTaskRemoveFromEventList>
 8018c20:	4603      	mov	r3, r0
 8018c22:	2b00      	cmp	r3, #0
 8018c24:	d012      	beq.n	8018c4c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8018c26:	4b0d      	ldr	r3, [pc, #52]	@ (8018c5c <xQueueGenericReset+0xd0>)
 8018c28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018c2c:	601a      	str	r2, [r3, #0]
 8018c2e:	f3bf 8f4f 	dsb	sy
 8018c32:	f3bf 8f6f 	isb	sy
 8018c36:	e009      	b.n	8018c4c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8018c38:	68fb      	ldr	r3, [r7, #12]
 8018c3a:	3310      	adds	r3, #16
 8018c3c:	4618      	mov	r0, r3
 8018c3e:	f7ff fc9f 	bl	8018580 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8018c42:	68fb      	ldr	r3, [r7, #12]
 8018c44:	3324      	adds	r3, #36	@ 0x24
 8018c46:	4618      	mov	r0, r3
 8018c48:	f7ff fc9a 	bl	8018580 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8018c4c:	f7ff feae 	bl	80189ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8018c50:	2301      	movs	r3, #1
}
 8018c52:	4618      	mov	r0, r3
 8018c54:	3710      	adds	r7, #16
 8018c56:	46bd      	mov	sp, r7
 8018c58:	bd80      	pop	{r7, pc}
 8018c5a:	bf00      	nop
 8018c5c:	e000ed04 	.word	0xe000ed04

08018c60 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8018c60:	b580      	push	{r7, lr}
 8018c62:	b08e      	sub	sp, #56	@ 0x38
 8018c64:	af02      	add	r7, sp, #8
 8018c66:	60f8      	str	r0, [r7, #12]
 8018c68:	60b9      	str	r1, [r7, #8]
 8018c6a:	607a      	str	r2, [r7, #4]
 8018c6c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8018c6e:	68fb      	ldr	r3, [r7, #12]
 8018c70:	2b00      	cmp	r3, #0
 8018c72:	d10b      	bne.n	8018c8c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8018c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018c78:	f383 8811 	msr	BASEPRI, r3
 8018c7c:	f3bf 8f6f 	isb	sy
 8018c80:	f3bf 8f4f 	dsb	sy
 8018c84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8018c86:	bf00      	nop
 8018c88:	bf00      	nop
 8018c8a:	e7fd      	b.n	8018c88 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8018c8c:	683b      	ldr	r3, [r7, #0]
 8018c8e:	2b00      	cmp	r3, #0
 8018c90:	d10b      	bne.n	8018caa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8018c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018c96:	f383 8811 	msr	BASEPRI, r3
 8018c9a:	f3bf 8f6f 	isb	sy
 8018c9e:	f3bf 8f4f 	dsb	sy
 8018ca2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8018ca4:	bf00      	nop
 8018ca6:	bf00      	nop
 8018ca8:	e7fd      	b.n	8018ca6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8018caa:	687b      	ldr	r3, [r7, #4]
 8018cac:	2b00      	cmp	r3, #0
 8018cae:	d002      	beq.n	8018cb6 <xQueueGenericCreateStatic+0x56>
 8018cb0:	68bb      	ldr	r3, [r7, #8]
 8018cb2:	2b00      	cmp	r3, #0
 8018cb4:	d001      	beq.n	8018cba <xQueueGenericCreateStatic+0x5a>
 8018cb6:	2301      	movs	r3, #1
 8018cb8:	e000      	b.n	8018cbc <xQueueGenericCreateStatic+0x5c>
 8018cba:	2300      	movs	r3, #0
 8018cbc:	2b00      	cmp	r3, #0
 8018cbe:	d10b      	bne.n	8018cd8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8018cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018cc4:	f383 8811 	msr	BASEPRI, r3
 8018cc8:	f3bf 8f6f 	isb	sy
 8018ccc:	f3bf 8f4f 	dsb	sy
 8018cd0:	623b      	str	r3, [r7, #32]
}
 8018cd2:	bf00      	nop
 8018cd4:	bf00      	nop
 8018cd6:	e7fd      	b.n	8018cd4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8018cd8:	687b      	ldr	r3, [r7, #4]
 8018cda:	2b00      	cmp	r3, #0
 8018cdc:	d102      	bne.n	8018ce4 <xQueueGenericCreateStatic+0x84>
 8018cde:	68bb      	ldr	r3, [r7, #8]
 8018ce0:	2b00      	cmp	r3, #0
 8018ce2:	d101      	bne.n	8018ce8 <xQueueGenericCreateStatic+0x88>
 8018ce4:	2301      	movs	r3, #1
 8018ce6:	e000      	b.n	8018cea <xQueueGenericCreateStatic+0x8a>
 8018ce8:	2300      	movs	r3, #0
 8018cea:	2b00      	cmp	r3, #0
 8018cec:	d10b      	bne.n	8018d06 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8018cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018cf2:	f383 8811 	msr	BASEPRI, r3
 8018cf6:	f3bf 8f6f 	isb	sy
 8018cfa:	f3bf 8f4f 	dsb	sy
 8018cfe:	61fb      	str	r3, [r7, #28]
}
 8018d00:	bf00      	nop
 8018d02:	bf00      	nop
 8018d04:	e7fd      	b.n	8018d02 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8018d06:	2350      	movs	r3, #80	@ 0x50
 8018d08:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8018d0a:	697b      	ldr	r3, [r7, #20]
 8018d0c:	2b50      	cmp	r3, #80	@ 0x50
 8018d0e:	d00b      	beq.n	8018d28 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8018d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018d14:	f383 8811 	msr	BASEPRI, r3
 8018d18:	f3bf 8f6f 	isb	sy
 8018d1c:	f3bf 8f4f 	dsb	sy
 8018d20:	61bb      	str	r3, [r7, #24]
}
 8018d22:	bf00      	nop
 8018d24:	bf00      	nop
 8018d26:	e7fd      	b.n	8018d24 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8018d28:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8018d2a:	683b      	ldr	r3, [r7, #0]
 8018d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8018d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018d30:	2b00      	cmp	r3, #0
 8018d32:	d00d      	beq.n	8018d50 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8018d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018d36:	2201      	movs	r2, #1
 8018d38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8018d3c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8018d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018d42:	9300      	str	r3, [sp, #0]
 8018d44:	4613      	mov	r3, r2
 8018d46:	687a      	ldr	r2, [r7, #4]
 8018d48:	68b9      	ldr	r1, [r7, #8]
 8018d4a:	68f8      	ldr	r0, [r7, #12]
 8018d4c:	f000 f840 	bl	8018dd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8018d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8018d52:	4618      	mov	r0, r3
 8018d54:	3730      	adds	r7, #48	@ 0x30
 8018d56:	46bd      	mov	sp, r7
 8018d58:	bd80      	pop	{r7, pc}

08018d5a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8018d5a:	b580      	push	{r7, lr}
 8018d5c:	b08a      	sub	sp, #40	@ 0x28
 8018d5e:	af02      	add	r7, sp, #8
 8018d60:	60f8      	str	r0, [r7, #12]
 8018d62:	60b9      	str	r1, [r7, #8]
 8018d64:	4613      	mov	r3, r2
 8018d66:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8018d68:	68fb      	ldr	r3, [r7, #12]
 8018d6a:	2b00      	cmp	r3, #0
 8018d6c:	d10b      	bne.n	8018d86 <xQueueGenericCreate+0x2c>
	__asm volatile
 8018d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018d72:	f383 8811 	msr	BASEPRI, r3
 8018d76:	f3bf 8f6f 	isb	sy
 8018d7a:	f3bf 8f4f 	dsb	sy
 8018d7e:	613b      	str	r3, [r7, #16]
}
 8018d80:	bf00      	nop
 8018d82:	bf00      	nop
 8018d84:	e7fd      	b.n	8018d82 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018d86:	68fb      	ldr	r3, [r7, #12]
 8018d88:	68ba      	ldr	r2, [r7, #8]
 8018d8a:	fb02 f303 	mul.w	r3, r2, r3
 8018d8e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8018d90:	69fb      	ldr	r3, [r7, #28]
 8018d92:	3350      	adds	r3, #80	@ 0x50
 8018d94:	4618      	mov	r0, r3
 8018d96:	f7ff fa05 	bl	80181a4 <pvPortMalloc>
 8018d9a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8018d9c:	69bb      	ldr	r3, [r7, #24]
 8018d9e:	2b00      	cmp	r3, #0
 8018da0:	d011      	beq.n	8018dc6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8018da2:	69bb      	ldr	r3, [r7, #24]
 8018da4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8018da6:	697b      	ldr	r3, [r7, #20]
 8018da8:	3350      	adds	r3, #80	@ 0x50
 8018daa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8018dac:	69bb      	ldr	r3, [r7, #24]
 8018dae:	2200      	movs	r2, #0
 8018db0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8018db4:	79fa      	ldrb	r2, [r7, #7]
 8018db6:	69bb      	ldr	r3, [r7, #24]
 8018db8:	9300      	str	r3, [sp, #0]
 8018dba:	4613      	mov	r3, r2
 8018dbc:	697a      	ldr	r2, [r7, #20]
 8018dbe:	68b9      	ldr	r1, [r7, #8]
 8018dc0:	68f8      	ldr	r0, [r7, #12]
 8018dc2:	f000 f805 	bl	8018dd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8018dc6:	69bb      	ldr	r3, [r7, #24]
	}
 8018dc8:	4618      	mov	r0, r3
 8018dca:	3720      	adds	r7, #32
 8018dcc:	46bd      	mov	sp, r7
 8018dce:	bd80      	pop	{r7, pc}

08018dd0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8018dd0:	b580      	push	{r7, lr}
 8018dd2:	b084      	sub	sp, #16
 8018dd4:	af00      	add	r7, sp, #0
 8018dd6:	60f8      	str	r0, [r7, #12]
 8018dd8:	60b9      	str	r1, [r7, #8]
 8018dda:	607a      	str	r2, [r7, #4]
 8018ddc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8018dde:	68bb      	ldr	r3, [r7, #8]
 8018de0:	2b00      	cmp	r3, #0
 8018de2:	d103      	bne.n	8018dec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8018de4:	69bb      	ldr	r3, [r7, #24]
 8018de6:	69ba      	ldr	r2, [r7, #24]
 8018de8:	601a      	str	r2, [r3, #0]
 8018dea:	e002      	b.n	8018df2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8018dec:	69bb      	ldr	r3, [r7, #24]
 8018dee:	687a      	ldr	r2, [r7, #4]
 8018df0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8018df2:	69bb      	ldr	r3, [r7, #24]
 8018df4:	68fa      	ldr	r2, [r7, #12]
 8018df6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8018df8:	69bb      	ldr	r3, [r7, #24]
 8018dfa:	68ba      	ldr	r2, [r7, #8]
 8018dfc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8018dfe:	2101      	movs	r1, #1
 8018e00:	69b8      	ldr	r0, [r7, #24]
 8018e02:	f7ff fec3 	bl	8018b8c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8018e06:	69bb      	ldr	r3, [r7, #24]
 8018e08:	78fa      	ldrb	r2, [r7, #3]
 8018e0a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8018e0e:	bf00      	nop
 8018e10:	3710      	adds	r7, #16
 8018e12:	46bd      	mov	sp, r7
 8018e14:	bd80      	pop	{r7, pc}

08018e16 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8018e16:	b580      	push	{r7, lr}
 8018e18:	b082      	sub	sp, #8
 8018e1a:	af00      	add	r7, sp, #0
 8018e1c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8018e1e:	687b      	ldr	r3, [r7, #4]
 8018e20:	2b00      	cmp	r3, #0
 8018e22:	d00e      	beq.n	8018e42 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8018e24:	687b      	ldr	r3, [r7, #4]
 8018e26:	2200      	movs	r2, #0
 8018e28:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8018e2a:	687b      	ldr	r3, [r7, #4]
 8018e2c:	2200      	movs	r2, #0
 8018e2e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8018e30:	687b      	ldr	r3, [r7, #4]
 8018e32:	2200      	movs	r2, #0
 8018e34:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8018e36:	2300      	movs	r3, #0
 8018e38:	2200      	movs	r2, #0
 8018e3a:	2100      	movs	r1, #0
 8018e3c:	6878      	ldr	r0, [r7, #4]
 8018e3e:	f000 f837 	bl	8018eb0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8018e42:	bf00      	nop
 8018e44:	3708      	adds	r7, #8
 8018e46:	46bd      	mov	sp, r7
 8018e48:	bd80      	pop	{r7, pc}

08018e4a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8018e4a:	b580      	push	{r7, lr}
 8018e4c:	b086      	sub	sp, #24
 8018e4e:	af00      	add	r7, sp, #0
 8018e50:	4603      	mov	r3, r0
 8018e52:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8018e54:	2301      	movs	r3, #1
 8018e56:	617b      	str	r3, [r7, #20]
 8018e58:	2300      	movs	r3, #0
 8018e5a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8018e5c:	79fb      	ldrb	r3, [r7, #7]
 8018e5e:	461a      	mov	r2, r3
 8018e60:	6939      	ldr	r1, [r7, #16]
 8018e62:	6978      	ldr	r0, [r7, #20]
 8018e64:	f7ff ff79 	bl	8018d5a <xQueueGenericCreate>
 8018e68:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8018e6a:	68f8      	ldr	r0, [r7, #12]
 8018e6c:	f7ff ffd3 	bl	8018e16 <prvInitialiseMutex>

		return xNewQueue;
 8018e70:	68fb      	ldr	r3, [r7, #12]
	}
 8018e72:	4618      	mov	r0, r3
 8018e74:	3718      	adds	r7, #24
 8018e76:	46bd      	mov	sp, r7
 8018e78:	bd80      	pop	{r7, pc}

08018e7a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8018e7a:	b580      	push	{r7, lr}
 8018e7c:	b088      	sub	sp, #32
 8018e7e:	af02      	add	r7, sp, #8
 8018e80:	4603      	mov	r3, r0
 8018e82:	6039      	str	r1, [r7, #0]
 8018e84:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8018e86:	2301      	movs	r3, #1
 8018e88:	617b      	str	r3, [r7, #20]
 8018e8a:	2300      	movs	r3, #0
 8018e8c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8018e8e:	79fb      	ldrb	r3, [r7, #7]
 8018e90:	9300      	str	r3, [sp, #0]
 8018e92:	683b      	ldr	r3, [r7, #0]
 8018e94:	2200      	movs	r2, #0
 8018e96:	6939      	ldr	r1, [r7, #16]
 8018e98:	6978      	ldr	r0, [r7, #20]
 8018e9a:	f7ff fee1 	bl	8018c60 <xQueueGenericCreateStatic>
 8018e9e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8018ea0:	68f8      	ldr	r0, [r7, #12]
 8018ea2:	f7ff ffb8 	bl	8018e16 <prvInitialiseMutex>

		return xNewQueue;
 8018ea6:	68fb      	ldr	r3, [r7, #12]
	}
 8018ea8:	4618      	mov	r0, r3
 8018eaa:	3718      	adds	r7, #24
 8018eac:	46bd      	mov	sp, r7
 8018eae:	bd80      	pop	{r7, pc}

08018eb0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8018eb0:	b580      	push	{r7, lr}
 8018eb2:	b08e      	sub	sp, #56	@ 0x38
 8018eb4:	af00      	add	r7, sp, #0
 8018eb6:	60f8      	str	r0, [r7, #12]
 8018eb8:	60b9      	str	r1, [r7, #8]
 8018eba:	607a      	str	r2, [r7, #4]
 8018ebc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8018ebe:	2300      	movs	r3, #0
 8018ec0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8018ec2:	68fb      	ldr	r3, [r7, #12]
 8018ec4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8018ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018ec8:	2b00      	cmp	r3, #0
 8018eca:	d10b      	bne.n	8018ee4 <xQueueGenericSend+0x34>
	__asm volatile
 8018ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018ed0:	f383 8811 	msr	BASEPRI, r3
 8018ed4:	f3bf 8f6f 	isb	sy
 8018ed8:	f3bf 8f4f 	dsb	sy
 8018edc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8018ede:	bf00      	nop
 8018ee0:	bf00      	nop
 8018ee2:	e7fd      	b.n	8018ee0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8018ee4:	68bb      	ldr	r3, [r7, #8]
 8018ee6:	2b00      	cmp	r3, #0
 8018ee8:	d103      	bne.n	8018ef2 <xQueueGenericSend+0x42>
 8018eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018eee:	2b00      	cmp	r3, #0
 8018ef0:	d101      	bne.n	8018ef6 <xQueueGenericSend+0x46>
 8018ef2:	2301      	movs	r3, #1
 8018ef4:	e000      	b.n	8018ef8 <xQueueGenericSend+0x48>
 8018ef6:	2300      	movs	r3, #0
 8018ef8:	2b00      	cmp	r3, #0
 8018efa:	d10b      	bne.n	8018f14 <xQueueGenericSend+0x64>
	__asm volatile
 8018efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018f00:	f383 8811 	msr	BASEPRI, r3
 8018f04:	f3bf 8f6f 	isb	sy
 8018f08:	f3bf 8f4f 	dsb	sy
 8018f0c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8018f0e:	bf00      	nop
 8018f10:	bf00      	nop
 8018f12:	e7fd      	b.n	8018f10 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8018f14:	683b      	ldr	r3, [r7, #0]
 8018f16:	2b02      	cmp	r3, #2
 8018f18:	d103      	bne.n	8018f22 <xQueueGenericSend+0x72>
 8018f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018f1e:	2b01      	cmp	r3, #1
 8018f20:	d101      	bne.n	8018f26 <xQueueGenericSend+0x76>
 8018f22:	2301      	movs	r3, #1
 8018f24:	e000      	b.n	8018f28 <xQueueGenericSend+0x78>
 8018f26:	2300      	movs	r3, #0
 8018f28:	2b00      	cmp	r3, #0
 8018f2a:	d10b      	bne.n	8018f44 <xQueueGenericSend+0x94>
	__asm volatile
 8018f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018f30:	f383 8811 	msr	BASEPRI, r3
 8018f34:	f3bf 8f6f 	isb	sy
 8018f38:	f3bf 8f4f 	dsb	sy
 8018f3c:	623b      	str	r3, [r7, #32]
}
 8018f3e:	bf00      	nop
 8018f40:	bf00      	nop
 8018f42:	e7fd      	b.n	8018f40 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8018f44:	f001 fbc4 	bl	801a6d0 <xTaskGetSchedulerState>
 8018f48:	4603      	mov	r3, r0
 8018f4a:	2b00      	cmp	r3, #0
 8018f4c:	d102      	bne.n	8018f54 <xQueueGenericSend+0xa4>
 8018f4e:	687b      	ldr	r3, [r7, #4]
 8018f50:	2b00      	cmp	r3, #0
 8018f52:	d101      	bne.n	8018f58 <xQueueGenericSend+0xa8>
 8018f54:	2301      	movs	r3, #1
 8018f56:	e000      	b.n	8018f5a <xQueueGenericSend+0xaa>
 8018f58:	2300      	movs	r3, #0
 8018f5a:	2b00      	cmp	r3, #0
 8018f5c:	d10b      	bne.n	8018f76 <xQueueGenericSend+0xc6>
	__asm volatile
 8018f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018f62:	f383 8811 	msr	BASEPRI, r3
 8018f66:	f3bf 8f6f 	isb	sy
 8018f6a:	f3bf 8f4f 	dsb	sy
 8018f6e:	61fb      	str	r3, [r7, #28]
}
 8018f70:	bf00      	nop
 8018f72:	bf00      	nop
 8018f74:	e7fd      	b.n	8018f72 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8018f76:	f7ff fce7 	bl	8018948 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8018f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8018f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018f82:	429a      	cmp	r2, r3
 8018f84:	d302      	bcc.n	8018f8c <xQueueGenericSend+0xdc>
 8018f86:	683b      	ldr	r3, [r7, #0]
 8018f88:	2b02      	cmp	r3, #2
 8018f8a:	d129      	bne.n	8018fe0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8018f8c:	683a      	ldr	r2, [r7, #0]
 8018f8e:	68b9      	ldr	r1, [r7, #8]
 8018f90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018f92:	f000 fb56 	bl	8019642 <prvCopyDataToQueue>
 8018f96:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8018f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018f9c:	2b00      	cmp	r3, #0
 8018f9e:	d010      	beq.n	8018fc2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8018fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018fa2:	3324      	adds	r3, #36	@ 0x24
 8018fa4:	4618      	mov	r0, r3
 8018fa6:	f001 f9cd 	bl	801a344 <xTaskRemoveFromEventList>
 8018faa:	4603      	mov	r3, r0
 8018fac:	2b00      	cmp	r3, #0
 8018fae:	d013      	beq.n	8018fd8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8018fb0:	4b3f      	ldr	r3, [pc, #252]	@ (80190b0 <xQueueGenericSend+0x200>)
 8018fb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018fb6:	601a      	str	r2, [r3, #0]
 8018fb8:	f3bf 8f4f 	dsb	sy
 8018fbc:	f3bf 8f6f 	isb	sy
 8018fc0:	e00a      	b.n	8018fd8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8018fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018fc4:	2b00      	cmp	r3, #0
 8018fc6:	d007      	beq.n	8018fd8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8018fc8:	4b39      	ldr	r3, [pc, #228]	@ (80190b0 <xQueueGenericSend+0x200>)
 8018fca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018fce:	601a      	str	r2, [r3, #0]
 8018fd0:	f3bf 8f4f 	dsb	sy
 8018fd4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8018fd8:	f7ff fce8 	bl	80189ac <vPortExitCritical>
				return pdPASS;
 8018fdc:	2301      	movs	r3, #1
 8018fde:	e063      	b.n	80190a8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8018fe0:	687b      	ldr	r3, [r7, #4]
 8018fe2:	2b00      	cmp	r3, #0
 8018fe4:	d103      	bne.n	8018fee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8018fe6:	f7ff fce1 	bl	80189ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8018fea:	2300      	movs	r3, #0
 8018fec:	e05c      	b.n	80190a8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8018fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018ff0:	2b00      	cmp	r3, #0
 8018ff2:	d106      	bne.n	8019002 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8018ff4:	f107 0314 	add.w	r3, r7, #20
 8018ff8:	4618      	mov	r0, r3
 8018ffa:	f001 fa07 	bl	801a40c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8018ffe:	2301      	movs	r3, #1
 8019000:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8019002:	f7ff fcd3 	bl	80189ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8019006:	f000 ff6f 	bl	8019ee8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801900a:	f7ff fc9d 	bl	8018948 <vPortEnterCritical>
 801900e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019010:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8019014:	b25b      	sxtb	r3, r3
 8019016:	f1b3 3fff 	cmp.w	r3, #4294967295
 801901a:	d103      	bne.n	8019024 <xQueueGenericSend+0x174>
 801901c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801901e:	2200      	movs	r2, #0
 8019020:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8019024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019026:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801902a:	b25b      	sxtb	r3, r3
 801902c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019030:	d103      	bne.n	801903a <xQueueGenericSend+0x18a>
 8019032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019034:	2200      	movs	r2, #0
 8019036:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801903a:	f7ff fcb7 	bl	80189ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801903e:	1d3a      	adds	r2, r7, #4
 8019040:	f107 0314 	add.w	r3, r7, #20
 8019044:	4611      	mov	r1, r2
 8019046:	4618      	mov	r0, r3
 8019048:	f001 f9f6 	bl	801a438 <xTaskCheckForTimeOut>
 801904c:	4603      	mov	r3, r0
 801904e:	2b00      	cmp	r3, #0
 8019050:	d124      	bne.n	801909c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8019052:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8019054:	f000 fbed 	bl	8019832 <prvIsQueueFull>
 8019058:	4603      	mov	r3, r0
 801905a:	2b00      	cmp	r3, #0
 801905c:	d018      	beq.n	8019090 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801905e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019060:	3310      	adds	r3, #16
 8019062:	687a      	ldr	r2, [r7, #4]
 8019064:	4611      	mov	r1, r2
 8019066:	4618      	mov	r0, r3
 8019068:	f001 f91a 	bl	801a2a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801906c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801906e:	f000 fb78 	bl	8019762 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8019072:	f000 ff47 	bl	8019f04 <xTaskResumeAll>
 8019076:	4603      	mov	r3, r0
 8019078:	2b00      	cmp	r3, #0
 801907a:	f47f af7c 	bne.w	8018f76 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 801907e:	4b0c      	ldr	r3, [pc, #48]	@ (80190b0 <xQueueGenericSend+0x200>)
 8019080:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8019084:	601a      	str	r2, [r3, #0]
 8019086:	f3bf 8f4f 	dsb	sy
 801908a:	f3bf 8f6f 	isb	sy
 801908e:	e772      	b.n	8018f76 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8019090:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8019092:	f000 fb66 	bl	8019762 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8019096:	f000 ff35 	bl	8019f04 <xTaskResumeAll>
 801909a:	e76c      	b.n	8018f76 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801909c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801909e:	f000 fb60 	bl	8019762 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80190a2:	f000 ff2f 	bl	8019f04 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80190a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80190a8:	4618      	mov	r0, r3
 80190aa:	3738      	adds	r7, #56	@ 0x38
 80190ac:	46bd      	mov	sp, r7
 80190ae:	bd80      	pop	{r7, pc}
 80190b0:	e000ed04 	.word	0xe000ed04

080190b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80190b4:	b580      	push	{r7, lr}
 80190b6:	b090      	sub	sp, #64	@ 0x40
 80190b8:	af00      	add	r7, sp, #0
 80190ba:	60f8      	str	r0, [r7, #12]
 80190bc:	60b9      	str	r1, [r7, #8]
 80190be:	607a      	str	r2, [r7, #4]
 80190c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80190c2:	68fb      	ldr	r3, [r7, #12]
 80190c4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80190c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80190c8:	2b00      	cmp	r3, #0
 80190ca:	d10b      	bne.n	80190e4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80190cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80190d0:	f383 8811 	msr	BASEPRI, r3
 80190d4:	f3bf 8f6f 	isb	sy
 80190d8:	f3bf 8f4f 	dsb	sy
 80190dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80190de:	bf00      	nop
 80190e0:	bf00      	nop
 80190e2:	e7fd      	b.n	80190e0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80190e4:	68bb      	ldr	r3, [r7, #8]
 80190e6:	2b00      	cmp	r3, #0
 80190e8:	d103      	bne.n	80190f2 <xQueueGenericSendFromISR+0x3e>
 80190ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80190ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80190ee:	2b00      	cmp	r3, #0
 80190f0:	d101      	bne.n	80190f6 <xQueueGenericSendFromISR+0x42>
 80190f2:	2301      	movs	r3, #1
 80190f4:	e000      	b.n	80190f8 <xQueueGenericSendFromISR+0x44>
 80190f6:	2300      	movs	r3, #0
 80190f8:	2b00      	cmp	r3, #0
 80190fa:	d10b      	bne.n	8019114 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80190fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019100:	f383 8811 	msr	BASEPRI, r3
 8019104:	f3bf 8f6f 	isb	sy
 8019108:	f3bf 8f4f 	dsb	sy
 801910c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801910e:	bf00      	nop
 8019110:	bf00      	nop
 8019112:	e7fd      	b.n	8019110 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8019114:	683b      	ldr	r3, [r7, #0]
 8019116:	2b02      	cmp	r3, #2
 8019118:	d103      	bne.n	8019122 <xQueueGenericSendFromISR+0x6e>
 801911a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801911c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801911e:	2b01      	cmp	r3, #1
 8019120:	d101      	bne.n	8019126 <xQueueGenericSendFromISR+0x72>
 8019122:	2301      	movs	r3, #1
 8019124:	e000      	b.n	8019128 <xQueueGenericSendFromISR+0x74>
 8019126:	2300      	movs	r3, #0
 8019128:	2b00      	cmp	r3, #0
 801912a:	d10b      	bne.n	8019144 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 801912c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019130:	f383 8811 	msr	BASEPRI, r3
 8019134:	f3bf 8f6f 	isb	sy
 8019138:	f3bf 8f4f 	dsb	sy
 801913c:	623b      	str	r3, [r7, #32]
}
 801913e:	bf00      	nop
 8019140:	bf00      	nop
 8019142:	e7fd      	b.n	8019140 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8019144:	f7ff fce0 	bl	8018b08 <vPortValidateInterruptPriority>
	__asm volatile
 8019148:	f3ef 8211 	mrs	r2, BASEPRI
 801914c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019150:	f383 8811 	msr	BASEPRI, r3
 8019154:	f3bf 8f6f 	isb	sy
 8019158:	f3bf 8f4f 	dsb	sy
 801915c:	61fa      	str	r2, [r7, #28]
 801915e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8019160:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8019162:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8019164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019166:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8019168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801916a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801916c:	429a      	cmp	r2, r3
 801916e:	d302      	bcc.n	8019176 <xQueueGenericSendFromISR+0xc2>
 8019170:	683b      	ldr	r3, [r7, #0]
 8019172:	2b02      	cmp	r3, #2
 8019174:	d12f      	bne.n	80191d6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8019176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019178:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801917c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8019180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019184:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8019186:	683a      	ldr	r2, [r7, #0]
 8019188:	68b9      	ldr	r1, [r7, #8]
 801918a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801918c:	f000 fa59 	bl	8019642 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8019190:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8019194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019198:	d112      	bne.n	80191c0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801919a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801919c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801919e:	2b00      	cmp	r3, #0
 80191a0:	d016      	beq.n	80191d0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80191a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80191a4:	3324      	adds	r3, #36	@ 0x24
 80191a6:	4618      	mov	r0, r3
 80191a8:	f001 f8cc 	bl	801a344 <xTaskRemoveFromEventList>
 80191ac:	4603      	mov	r3, r0
 80191ae:	2b00      	cmp	r3, #0
 80191b0:	d00e      	beq.n	80191d0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80191b2:	687b      	ldr	r3, [r7, #4]
 80191b4:	2b00      	cmp	r3, #0
 80191b6:	d00b      	beq.n	80191d0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80191b8:	687b      	ldr	r3, [r7, #4]
 80191ba:	2201      	movs	r2, #1
 80191bc:	601a      	str	r2, [r3, #0]
 80191be:	e007      	b.n	80191d0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80191c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80191c4:	3301      	adds	r3, #1
 80191c6:	b2db      	uxtb	r3, r3
 80191c8:	b25a      	sxtb	r2, r3
 80191ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80191cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80191d0:	2301      	movs	r3, #1
 80191d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80191d4:	e001      	b.n	80191da <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80191d6:	2300      	movs	r3, #0
 80191d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80191da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80191dc:	617b      	str	r3, [r7, #20]
	__asm volatile
 80191de:	697b      	ldr	r3, [r7, #20]
 80191e0:	f383 8811 	msr	BASEPRI, r3
}
 80191e4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80191e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80191e8:	4618      	mov	r0, r3
 80191ea:	3740      	adds	r7, #64	@ 0x40
 80191ec:	46bd      	mov	sp, r7
 80191ee:	bd80      	pop	{r7, pc}

080191f0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80191f0:	b580      	push	{r7, lr}
 80191f2:	b08c      	sub	sp, #48	@ 0x30
 80191f4:	af00      	add	r7, sp, #0
 80191f6:	60f8      	str	r0, [r7, #12]
 80191f8:	60b9      	str	r1, [r7, #8]
 80191fa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80191fc:	2300      	movs	r3, #0
 80191fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8019200:	68fb      	ldr	r3, [r7, #12]
 8019202:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8019204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019206:	2b00      	cmp	r3, #0
 8019208:	d10b      	bne.n	8019222 <xQueueReceive+0x32>
	__asm volatile
 801920a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801920e:	f383 8811 	msr	BASEPRI, r3
 8019212:	f3bf 8f6f 	isb	sy
 8019216:	f3bf 8f4f 	dsb	sy
 801921a:	623b      	str	r3, [r7, #32]
}
 801921c:	bf00      	nop
 801921e:	bf00      	nop
 8019220:	e7fd      	b.n	801921e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8019222:	68bb      	ldr	r3, [r7, #8]
 8019224:	2b00      	cmp	r3, #0
 8019226:	d103      	bne.n	8019230 <xQueueReceive+0x40>
 8019228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801922a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801922c:	2b00      	cmp	r3, #0
 801922e:	d101      	bne.n	8019234 <xQueueReceive+0x44>
 8019230:	2301      	movs	r3, #1
 8019232:	e000      	b.n	8019236 <xQueueReceive+0x46>
 8019234:	2300      	movs	r3, #0
 8019236:	2b00      	cmp	r3, #0
 8019238:	d10b      	bne.n	8019252 <xQueueReceive+0x62>
	__asm volatile
 801923a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801923e:	f383 8811 	msr	BASEPRI, r3
 8019242:	f3bf 8f6f 	isb	sy
 8019246:	f3bf 8f4f 	dsb	sy
 801924a:	61fb      	str	r3, [r7, #28]
}
 801924c:	bf00      	nop
 801924e:	bf00      	nop
 8019250:	e7fd      	b.n	801924e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8019252:	f001 fa3d 	bl	801a6d0 <xTaskGetSchedulerState>
 8019256:	4603      	mov	r3, r0
 8019258:	2b00      	cmp	r3, #0
 801925a:	d102      	bne.n	8019262 <xQueueReceive+0x72>
 801925c:	687b      	ldr	r3, [r7, #4]
 801925e:	2b00      	cmp	r3, #0
 8019260:	d101      	bne.n	8019266 <xQueueReceive+0x76>
 8019262:	2301      	movs	r3, #1
 8019264:	e000      	b.n	8019268 <xQueueReceive+0x78>
 8019266:	2300      	movs	r3, #0
 8019268:	2b00      	cmp	r3, #0
 801926a:	d10b      	bne.n	8019284 <xQueueReceive+0x94>
	__asm volatile
 801926c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019270:	f383 8811 	msr	BASEPRI, r3
 8019274:	f3bf 8f6f 	isb	sy
 8019278:	f3bf 8f4f 	dsb	sy
 801927c:	61bb      	str	r3, [r7, #24]
}
 801927e:	bf00      	nop
 8019280:	bf00      	nop
 8019282:	e7fd      	b.n	8019280 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8019284:	f7ff fb60 	bl	8018948 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8019288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801928a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801928c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801928e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019290:	2b00      	cmp	r3, #0
 8019292:	d01f      	beq.n	80192d4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8019294:	68b9      	ldr	r1, [r7, #8]
 8019296:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019298:	f000 fa3d 	bl	8019716 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801929c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801929e:	1e5a      	subs	r2, r3, #1
 80192a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80192a2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80192a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80192a6:	691b      	ldr	r3, [r3, #16]
 80192a8:	2b00      	cmp	r3, #0
 80192aa:	d00f      	beq.n	80192cc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80192ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80192ae:	3310      	adds	r3, #16
 80192b0:	4618      	mov	r0, r3
 80192b2:	f001 f847 	bl	801a344 <xTaskRemoveFromEventList>
 80192b6:	4603      	mov	r3, r0
 80192b8:	2b00      	cmp	r3, #0
 80192ba:	d007      	beq.n	80192cc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80192bc:	4b3c      	ldr	r3, [pc, #240]	@ (80193b0 <xQueueReceive+0x1c0>)
 80192be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80192c2:	601a      	str	r2, [r3, #0]
 80192c4:	f3bf 8f4f 	dsb	sy
 80192c8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80192cc:	f7ff fb6e 	bl	80189ac <vPortExitCritical>
				return pdPASS;
 80192d0:	2301      	movs	r3, #1
 80192d2:	e069      	b.n	80193a8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80192d4:	687b      	ldr	r3, [r7, #4]
 80192d6:	2b00      	cmp	r3, #0
 80192d8:	d103      	bne.n	80192e2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80192da:	f7ff fb67 	bl	80189ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80192de:	2300      	movs	r3, #0
 80192e0:	e062      	b.n	80193a8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80192e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80192e4:	2b00      	cmp	r3, #0
 80192e6:	d106      	bne.n	80192f6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80192e8:	f107 0310 	add.w	r3, r7, #16
 80192ec:	4618      	mov	r0, r3
 80192ee:	f001 f88d 	bl	801a40c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80192f2:	2301      	movs	r3, #1
 80192f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80192f6:	f7ff fb59 	bl	80189ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80192fa:	f000 fdf5 	bl	8019ee8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80192fe:	f7ff fb23 	bl	8018948 <vPortEnterCritical>
 8019302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019304:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8019308:	b25b      	sxtb	r3, r3
 801930a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801930e:	d103      	bne.n	8019318 <xQueueReceive+0x128>
 8019310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019312:	2200      	movs	r2, #0
 8019314:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8019318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801931a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801931e:	b25b      	sxtb	r3, r3
 8019320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019324:	d103      	bne.n	801932e <xQueueReceive+0x13e>
 8019326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019328:	2200      	movs	r2, #0
 801932a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801932e:	f7ff fb3d 	bl	80189ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8019332:	1d3a      	adds	r2, r7, #4
 8019334:	f107 0310 	add.w	r3, r7, #16
 8019338:	4611      	mov	r1, r2
 801933a:	4618      	mov	r0, r3
 801933c:	f001 f87c 	bl	801a438 <xTaskCheckForTimeOut>
 8019340:	4603      	mov	r3, r0
 8019342:	2b00      	cmp	r3, #0
 8019344:	d123      	bne.n	801938e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8019346:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019348:	f000 fa5d 	bl	8019806 <prvIsQueueEmpty>
 801934c:	4603      	mov	r3, r0
 801934e:	2b00      	cmp	r3, #0
 8019350:	d017      	beq.n	8019382 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8019352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019354:	3324      	adds	r3, #36	@ 0x24
 8019356:	687a      	ldr	r2, [r7, #4]
 8019358:	4611      	mov	r1, r2
 801935a:	4618      	mov	r0, r3
 801935c:	f000 ffa0 	bl	801a2a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8019360:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019362:	f000 f9fe 	bl	8019762 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8019366:	f000 fdcd 	bl	8019f04 <xTaskResumeAll>
 801936a:	4603      	mov	r3, r0
 801936c:	2b00      	cmp	r3, #0
 801936e:	d189      	bne.n	8019284 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8019370:	4b0f      	ldr	r3, [pc, #60]	@ (80193b0 <xQueueReceive+0x1c0>)
 8019372:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8019376:	601a      	str	r2, [r3, #0]
 8019378:	f3bf 8f4f 	dsb	sy
 801937c:	f3bf 8f6f 	isb	sy
 8019380:	e780      	b.n	8019284 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8019382:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019384:	f000 f9ed 	bl	8019762 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8019388:	f000 fdbc 	bl	8019f04 <xTaskResumeAll>
 801938c:	e77a      	b.n	8019284 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801938e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019390:	f000 f9e7 	bl	8019762 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8019394:	f000 fdb6 	bl	8019f04 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8019398:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801939a:	f000 fa34 	bl	8019806 <prvIsQueueEmpty>
 801939e:	4603      	mov	r3, r0
 80193a0:	2b00      	cmp	r3, #0
 80193a2:	f43f af6f 	beq.w	8019284 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80193a6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80193a8:	4618      	mov	r0, r3
 80193aa:	3730      	adds	r7, #48	@ 0x30
 80193ac:	46bd      	mov	sp, r7
 80193ae:	bd80      	pop	{r7, pc}
 80193b0:	e000ed04 	.word	0xe000ed04

080193b4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80193b4:	b580      	push	{r7, lr}
 80193b6:	b08e      	sub	sp, #56	@ 0x38
 80193b8:	af00      	add	r7, sp, #0
 80193ba:	6078      	str	r0, [r7, #4]
 80193bc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80193be:	2300      	movs	r3, #0
 80193c0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80193c2:	687b      	ldr	r3, [r7, #4]
 80193c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80193c6:	2300      	movs	r3, #0
 80193c8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80193ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80193cc:	2b00      	cmp	r3, #0
 80193ce:	d10b      	bne.n	80193e8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80193d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80193d4:	f383 8811 	msr	BASEPRI, r3
 80193d8:	f3bf 8f6f 	isb	sy
 80193dc:	f3bf 8f4f 	dsb	sy
 80193e0:	623b      	str	r3, [r7, #32]
}
 80193e2:	bf00      	nop
 80193e4:	bf00      	nop
 80193e6:	e7fd      	b.n	80193e4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80193e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80193ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80193ec:	2b00      	cmp	r3, #0
 80193ee:	d00b      	beq.n	8019408 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80193f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80193f4:	f383 8811 	msr	BASEPRI, r3
 80193f8:	f3bf 8f6f 	isb	sy
 80193fc:	f3bf 8f4f 	dsb	sy
 8019400:	61fb      	str	r3, [r7, #28]
}
 8019402:	bf00      	nop
 8019404:	bf00      	nop
 8019406:	e7fd      	b.n	8019404 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8019408:	f001 f962 	bl	801a6d0 <xTaskGetSchedulerState>
 801940c:	4603      	mov	r3, r0
 801940e:	2b00      	cmp	r3, #0
 8019410:	d102      	bne.n	8019418 <xQueueSemaphoreTake+0x64>
 8019412:	683b      	ldr	r3, [r7, #0]
 8019414:	2b00      	cmp	r3, #0
 8019416:	d101      	bne.n	801941c <xQueueSemaphoreTake+0x68>
 8019418:	2301      	movs	r3, #1
 801941a:	e000      	b.n	801941e <xQueueSemaphoreTake+0x6a>
 801941c:	2300      	movs	r3, #0
 801941e:	2b00      	cmp	r3, #0
 8019420:	d10b      	bne.n	801943a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8019422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019426:	f383 8811 	msr	BASEPRI, r3
 801942a:	f3bf 8f6f 	isb	sy
 801942e:	f3bf 8f4f 	dsb	sy
 8019432:	61bb      	str	r3, [r7, #24]
}
 8019434:	bf00      	nop
 8019436:	bf00      	nop
 8019438:	e7fd      	b.n	8019436 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801943a:	f7ff fa85 	bl	8018948 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801943e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019442:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8019444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019446:	2b00      	cmp	r3, #0
 8019448:	d024      	beq.n	8019494 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801944a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801944c:	1e5a      	subs	r2, r3, #1
 801944e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019450:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8019452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019454:	681b      	ldr	r3, [r3, #0]
 8019456:	2b00      	cmp	r3, #0
 8019458:	d104      	bne.n	8019464 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801945a:	f001 fab3 	bl	801a9c4 <pvTaskIncrementMutexHeldCount>
 801945e:	4602      	mov	r2, r0
 8019460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019462:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8019464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019466:	691b      	ldr	r3, [r3, #16]
 8019468:	2b00      	cmp	r3, #0
 801946a:	d00f      	beq.n	801948c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801946c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801946e:	3310      	adds	r3, #16
 8019470:	4618      	mov	r0, r3
 8019472:	f000 ff67 	bl	801a344 <xTaskRemoveFromEventList>
 8019476:	4603      	mov	r3, r0
 8019478:	2b00      	cmp	r3, #0
 801947a:	d007      	beq.n	801948c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801947c:	4b54      	ldr	r3, [pc, #336]	@ (80195d0 <xQueueSemaphoreTake+0x21c>)
 801947e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8019482:	601a      	str	r2, [r3, #0]
 8019484:	f3bf 8f4f 	dsb	sy
 8019488:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801948c:	f7ff fa8e 	bl	80189ac <vPortExitCritical>
				return pdPASS;
 8019490:	2301      	movs	r3, #1
 8019492:	e098      	b.n	80195c6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8019494:	683b      	ldr	r3, [r7, #0]
 8019496:	2b00      	cmp	r3, #0
 8019498:	d112      	bne.n	80194c0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801949a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801949c:	2b00      	cmp	r3, #0
 801949e:	d00b      	beq.n	80194b8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80194a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80194a4:	f383 8811 	msr	BASEPRI, r3
 80194a8:	f3bf 8f6f 	isb	sy
 80194ac:	f3bf 8f4f 	dsb	sy
 80194b0:	617b      	str	r3, [r7, #20]
}
 80194b2:	bf00      	nop
 80194b4:	bf00      	nop
 80194b6:	e7fd      	b.n	80194b4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80194b8:	f7ff fa78 	bl	80189ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80194bc:	2300      	movs	r3, #0
 80194be:	e082      	b.n	80195c6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80194c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80194c2:	2b00      	cmp	r3, #0
 80194c4:	d106      	bne.n	80194d4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80194c6:	f107 030c 	add.w	r3, r7, #12
 80194ca:	4618      	mov	r0, r3
 80194cc:	f000 ff9e 	bl	801a40c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80194d0:	2301      	movs	r3, #1
 80194d2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80194d4:	f7ff fa6a 	bl	80189ac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80194d8:	f000 fd06 	bl	8019ee8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80194dc:	f7ff fa34 	bl	8018948 <vPortEnterCritical>
 80194e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80194e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80194e6:	b25b      	sxtb	r3, r3
 80194e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80194ec:	d103      	bne.n	80194f6 <xQueueSemaphoreTake+0x142>
 80194ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80194f0:	2200      	movs	r2, #0
 80194f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80194f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80194f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80194fc:	b25b      	sxtb	r3, r3
 80194fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019502:	d103      	bne.n	801950c <xQueueSemaphoreTake+0x158>
 8019504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019506:	2200      	movs	r2, #0
 8019508:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801950c:	f7ff fa4e 	bl	80189ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8019510:	463a      	mov	r2, r7
 8019512:	f107 030c 	add.w	r3, r7, #12
 8019516:	4611      	mov	r1, r2
 8019518:	4618      	mov	r0, r3
 801951a:	f000 ff8d 	bl	801a438 <xTaskCheckForTimeOut>
 801951e:	4603      	mov	r3, r0
 8019520:	2b00      	cmp	r3, #0
 8019522:	d132      	bne.n	801958a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8019524:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8019526:	f000 f96e 	bl	8019806 <prvIsQueueEmpty>
 801952a:	4603      	mov	r3, r0
 801952c:	2b00      	cmp	r3, #0
 801952e:	d026      	beq.n	801957e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8019530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019532:	681b      	ldr	r3, [r3, #0]
 8019534:	2b00      	cmp	r3, #0
 8019536:	d109      	bne.n	801954c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8019538:	f7ff fa06 	bl	8018948 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 801953c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801953e:	689b      	ldr	r3, [r3, #8]
 8019540:	4618      	mov	r0, r3
 8019542:	f001 f8e3 	bl	801a70c <xTaskPriorityInherit>
 8019546:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8019548:	f7ff fa30 	bl	80189ac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801954c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801954e:	3324      	adds	r3, #36	@ 0x24
 8019550:	683a      	ldr	r2, [r7, #0]
 8019552:	4611      	mov	r1, r2
 8019554:	4618      	mov	r0, r3
 8019556:	f000 fea3 	bl	801a2a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801955a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801955c:	f000 f901 	bl	8019762 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8019560:	f000 fcd0 	bl	8019f04 <xTaskResumeAll>
 8019564:	4603      	mov	r3, r0
 8019566:	2b00      	cmp	r3, #0
 8019568:	f47f af67 	bne.w	801943a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 801956c:	4b18      	ldr	r3, [pc, #96]	@ (80195d0 <xQueueSemaphoreTake+0x21c>)
 801956e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8019572:	601a      	str	r2, [r3, #0]
 8019574:	f3bf 8f4f 	dsb	sy
 8019578:	f3bf 8f6f 	isb	sy
 801957c:	e75d      	b.n	801943a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801957e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8019580:	f000 f8ef 	bl	8019762 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8019584:	f000 fcbe 	bl	8019f04 <xTaskResumeAll>
 8019588:	e757      	b.n	801943a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801958a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801958c:	f000 f8e9 	bl	8019762 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8019590:	f000 fcb8 	bl	8019f04 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8019594:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8019596:	f000 f936 	bl	8019806 <prvIsQueueEmpty>
 801959a:	4603      	mov	r3, r0
 801959c:	2b00      	cmp	r3, #0
 801959e:	f43f af4c 	beq.w	801943a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80195a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80195a4:	2b00      	cmp	r3, #0
 80195a6:	d00d      	beq.n	80195c4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80195a8:	f7ff f9ce 	bl	8018948 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80195ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80195ae:	f000 f830 	bl	8019612 <prvGetDisinheritPriorityAfterTimeout>
 80195b2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80195b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80195b6:	689b      	ldr	r3, [r3, #8]
 80195b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80195ba:	4618      	mov	r0, r3
 80195bc:	f001 f97e 	bl	801a8bc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80195c0:	f7ff f9f4 	bl	80189ac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80195c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80195c6:	4618      	mov	r0, r3
 80195c8:	3738      	adds	r7, #56	@ 0x38
 80195ca:	46bd      	mov	sp, r7
 80195cc:	bd80      	pop	{r7, pc}
 80195ce:	bf00      	nop
 80195d0:	e000ed04 	.word	0xe000ed04

080195d4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80195d4:	b580      	push	{r7, lr}
 80195d6:	b084      	sub	sp, #16
 80195d8:	af00      	add	r7, sp, #0
 80195da:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80195dc:	687b      	ldr	r3, [r7, #4]
 80195de:	2b00      	cmp	r3, #0
 80195e0:	d10b      	bne.n	80195fa <uxQueueMessagesWaiting+0x26>
	__asm volatile
 80195e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80195e6:	f383 8811 	msr	BASEPRI, r3
 80195ea:	f3bf 8f6f 	isb	sy
 80195ee:	f3bf 8f4f 	dsb	sy
 80195f2:	60bb      	str	r3, [r7, #8]
}
 80195f4:	bf00      	nop
 80195f6:	bf00      	nop
 80195f8:	e7fd      	b.n	80195f6 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80195fa:	f7ff f9a5 	bl	8018948 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80195fe:	687b      	ldr	r3, [r7, #4]
 8019600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019602:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8019604:	f7ff f9d2 	bl	80189ac <vPortExitCritical>

	return uxReturn;
 8019608:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 801960a:	4618      	mov	r0, r3
 801960c:	3710      	adds	r7, #16
 801960e:	46bd      	mov	sp, r7
 8019610:	bd80      	pop	{r7, pc}

08019612 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8019612:	b480      	push	{r7}
 8019614:	b085      	sub	sp, #20
 8019616:	af00      	add	r7, sp, #0
 8019618:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801961a:	687b      	ldr	r3, [r7, #4]
 801961c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801961e:	2b00      	cmp	r3, #0
 8019620:	d006      	beq.n	8019630 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8019622:	687b      	ldr	r3, [r7, #4]
 8019624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019626:	681b      	ldr	r3, [r3, #0]
 8019628:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 801962c:	60fb      	str	r3, [r7, #12]
 801962e:	e001      	b.n	8019634 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8019630:	2300      	movs	r3, #0
 8019632:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8019634:	68fb      	ldr	r3, [r7, #12]
	}
 8019636:	4618      	mov	r0, r3
 8019638:	3714      	adds	r7, #20
 801963a:	46bd      	mov	sp, r7
 801963c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019640:	4770      	bx	lr

08019642 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8019642:	b580      	push	{r7, lr}
 8019644:	b086      	sub	sp, #24
 8019646:	af00      	add	r7, sp, #0
 8019648:	60f8      	str	r0, [r7, #12]
 801964a:	60b9      	str	r1, [r7, #8]
 801964c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801964e:	2300      	movs	r3, #0
 8019650:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8019652:	68fb      	ldr	r3, [r7, #12]
 8019654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019656:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8019658:	68fb      	ldr	r3, [r7, #12]
 801965a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801965c:	2b00      	cmp	r3, #0
 801965e:	d10d      	bne.n	801967c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8019660:	68fb      	ldr	r3, [r7, #12]
 8019662:	681b      	ldr	r3, [r3, #0]
 8019664:	2b00      	cmp	r3, #0
 8019666:	d14d      	bne.n	8019704 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8019668:	68fb      	ldr	r3, [r7, #12]
 801966a:	689b      	ldr	r3, [r3, #8]
 801966c:	4618      	mov	r0, r3
 801966e:	f001 f8b5 	bl	801a7dc <xTaskPriorityDisinherit>
 8019672:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8019674:	68fb      	ldr	r3, [r7, #12]
 8019676:	2200      	movs	r2, #0
 8019678:	609a      	str	r2, [r3, #8]
 801967a:	e043      	b.n	8019704 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801967c:	687b      	ldr	r3, [r7, #4]
 801967e:	2b00      	cmp	r3, #0
 8019680:	d119      	bne.n	80196b6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8019682:	68fb      	ldr	r3, [r7, #12]
 8019684:	6858      	ldr	r0, [r3, #4]
 8019686:	68fb      	ldr	r3, [r7, #12]
 8019688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801968a:	461a      	mov	r2, r3
 801968c:	68b9      	ldr	r1, [r7, #8]
 801968e:	f002 fde0 	bl	801c252 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8019692:	68fb      	ldr	r3, [r7, #12]
 8019694:	685a      	ldr	r2, [r3, #4]
 8019696:	68fb      	ldr	r3, [r7, #12]
 8019698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801969a:	441a      	add	r2, r3
 801969c:	68fb      	ldr	r3, [r7, #12]
 801969e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80196a0:	68fb      	ldr	r3, [r7, #12]
 80196a2:	685a      	ldr	r2, [r3, #4]
 80196a4:	68fb      	ldr	r3, [r7, #12]
 80196a6:	689b      	ldr	r3, [r3, #8]
 80196a8:	429a      	cmp	r2, r3
 80196aa:	d32b      	bcc.n	8019704 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80196ac:	68fb      	ldr	r3, [r7, #12]
 80196ae:	681a      	ldr	r2, [r3, #0]
 80196b0:	68fb      	ldr	r3, [r7, #12]
 80196b2:	605a      	str	r2, [r3, #4]
 80196b4:	e026      	b.n	8019704 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80196b6:	68fb      	ldr	r3, [r7, #12]
 80196b8:	68d8      	ldr	r0, [r3, #12]
 80196ba:	68fb      	ldr	r3, [r7, #12]
 80196bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80196be:	461a      	mov	r2, r3
 80196c0:	68b9      	ldr	r1, [r7, #8]
 80196c2:	f002 fdc6 	bl	801c252 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80196c6:	68fb      	ldr	r3, [r7, #12]
 80196c8:	68da      	ldr	r2, [r3, #12]
 80196ca:	68fb      	ldr	r3, [r7, #12]
 80196cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80196ce:	425b      	negs	r3, r3
 80196d0:	441a      	add	r2, r3
 80196d2:	68fb      	ldr	r3, [r7, #12]
 80196d4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80196d6:	68fb      	ldr	r3, [r7, #12]
 80196d8:	68da      	ldr	r2, [r3, #12]
 80196da:	68fb      	ldr	r3, [r7, #12]
 80196dc:	681b      	ldr	r3, [r3, #0]
 80196de:	429a      	cmp	r2, r3
 80196e0:	d207      	bcs.n	80196f2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80196e2:	68fb      	ldr	r3, [r7, #12]
 80196e4:	689a      	ldr	r2, [r3, #8]
 80196e6:	68fb      	ldr	r3, [r7, #12]
 80196e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80196ea:	425b      	negs	r3, r3
 80196ec:	441a      	add	r2, r3
 80196ee:	68fb      	ldr	r3, [r7, #12]
 80196f0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80196f2:	687b      	ldr	r3, [r7, #4]
 80196f4:	2b02      	cmp	r3, #2
 80196f6:	d105      	bne.n	8019704 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80196f8:	693b      	ldr	r3, [r7, #16]
 80196fa:	2b00      	cmp	r3, #0
 80196fc:	d002      	beq.n	8019704 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80196fe:	693b      	ldr	r3, [r7, #16]
 8019700:	3b01      	subs	r3, #1
 8019702:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8019704:	693b      	ldr	r3, [r7, #16]
 8019706:	1c5a      	adds	r2, r3, #1
 8019708:	68fb      	ldr	r3, [r7, #12]
 801970a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801970c:	697b      	ldr	r3, [r7, #20]
}
 801970e:	4618      	mov	r0, r3
 8019710:	3718      	adds	r7, #24
 8019712:	46bd      	mov	sp, r7
 8019714:	bd80      	pop	{r7, pc}

08019716 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8019716:	b580      	push	{r7, lr}
 8019718:	b082      	sub	sp, #8
 801971a:	af00      	add	r7, sp, #0
 801971c:	6078      	str	r0, [r7, #4]
 801971e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8019720:	687b      	ldr	r3, [r7, #4]
 8019722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019724:	2b00      	cmp	r3, #0
 8019726:	d018      	beq.n	801975a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8019728:	687b      	ldr	r3, [r7, #4]
 801972a:	68da      	ldr	r2, [r3, #12]
 801972c:	687b      	ldr	r3, [r7, #4]
 801972e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019730:	441a      	add	r2, r3
 8019732:	687b      	ldr	r3, [r7, #4]
 8019734:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8019736:	687b      	ldr	r3, [r7, #4]
 8019738:	68da      	ldr	r2, [r3, #12]
 801973a:	687b      	ldr	r3, [r7, #4]
 801973c:	689b      	ldr	r3, [r3, #8]
 801973e:	429a      	cmp	r2, r3
 8019740:	d303      	bcc.n	801974a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8019742:	687b      	ldr	r3, [r7, #4]
 8019744:	681a      	ldr	r2, [r3, #0]
 8019746:	687b      	ldr	r3, [r7, #4]
 8019748:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801974a:	687b      	ldr	r3, [r7, #4]
 801974c:	68d9      	ldr	r1, [r3, #12]
 801974e:	687b      	ldr	r3, [r7, #4]
 8019750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019752:	461a      	mov	r2, r3
 8019754:	6838      	ldr	r0, [r7, #0]
 8019756:	f002 fd7c 	bl	801c252 <memcpy>
	}
}
 801975a:	bf00      	nop
 801975c:	3708      	adds	r7, #8
 801975e:	46bd      	mov	sp, r7
 8019760:	bd80      	pop	{r7, pc}

08019762 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8019762:	b580      	push	{r7, lr}
 8019764:	b084      	sub	sp, #16
 8019766:	af00      	add	r7, sp, #0
 8019768:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801976a:	f7ff f8ed 	bl	8018948 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801976e:	687b      	ldr	r3, [r7, #4]
 8019770:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8019774:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8019776:	e011      	b.n	801979c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8019778:	687b      	ldr	r3, [r7, #4]
 801977a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801977c:	2b00      	cmp	r3, #0
 801977e:	d012      	beq.n	80197a6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8019780:	687b      	ldr	r3, [r7, #4]
 8019782:	3324      	adds	r3, #36	@ 0x24
 8019784:	4618      	mov	r0, r3
 8019786:	f000 fddd 	bl	801a344 <xTaskRemoveFromEventList>
 801978a:	4603      	mov	r3, r0
 801978c:	2b00      	cmp	r3, #0
 801978e:	d001      	beq.n	8019794 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8019790:	f000 feb6 	bl	801a500 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8019794:	7bfb      	ldrb	r3, [r7, #15]
 8019796:	3b01      	subs	r3, #1
 8019798:	b2db      	uxtb	r3, r3
 801979a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801979c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80197a0:	2b00      	cmp	r3, #0
 80197a2:	dce9      	bgt.n	8019778 <prvUnlockQueue+0x16>
 80197a4:	e000      	b.n	80197a8 <prvUnlockQueue+0x46>
					break;
 80197a6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80197a8:	687b      	ldr	r3, [r7, #4]
 80197aa:	22ff      	movs	r2, #255	@ 0xff
 80197ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80197b0:	f7ff f8fc 	bl	80189ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80197b4:	f7ff f8c8 	bl	8018948 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80197b8:	687b      	ldr	r3, [r7, #4]
 80197ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80197be:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80197c0:	e011      	b.n	80197e6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80197c2:	687b      	ldr	r3, [r7, #4]
 80197c4:	691b      	ldr	r3, [r3, #16]
 80197c6:	2b00      	cmp	r3, #0
 80197c8:	d012      	beq.n	80197f0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80197ca:	687b      	ldr	r3, [r7, #4]
 80197cc:	3310      	adds	r3, #16
 80197ce:	4618      	mov	r0, r3
 80197d0:	f000 fdb8 	bl	801a344 <xTaskRemoveFromEventList>
 80197d4:	4603      	mov	r3, r0
 80197d6:	2b00      	cmp	r3, #0
 80197d8:	d001      	beq.n	80197de <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80197da:	f000 fe91 	bl	801a500 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80197de:	7bbb      	ldrb	r3, [r7, #14]
 80197e0:	3b01      	subs	r3, #1
 80197e2:	b2db      	uxtb	r3, r3
 80197e4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80197e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80197ea:	2b00      	cmp	r3, #0
 80197ec:	dce9      	bgt.n	80197c2 <prvUnlockQueue+0x60>
 80197ee:	e000      	b.n	80197f2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80197f0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80197f2:	687b      	ldr	r3, [r7, #4]
 80197f4:	22ff      	movs	r2, #255	@ 0xff
 80197f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80197fa:	f7ff f8d7 	bl	80189ac <vPortExitCritical>
}
 80197fe:	bf00      	nop
 8019800:	3710      	adds	r7, #16
 8019802:	46bd      	mov	sp, r7
 8019804:	bd80      	pop	{r7, pc}

08019806 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8019806:	b580      	push	{r7, lr}
 8019808:	b084      	sub	sp, #16
 801980a:	af00      	add	r7, sp, #0
 801980c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801980e:	f7ff f89b 	bl	8018948 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8019812:	687b      	ldr	r3, [r7, #4]
 8019814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019816:	2b00      	cmp	r3, #0
 8019818:	d102      	bne.n	8019820 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801981a:	2301      	movs	r3, #1
 801981c:	60fb      	str	r3, [r7, #12]
 801981e:	e001      	b.n	8019824 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8019820:	2300      	movs	r3, #0
 8019822:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8019824:	f7ff f8c2 	bl	80189ac <vPortExitCritical>

	return xReturn;
 8019828:	68fb      	ldr	r3, [r7, #12]
}
 801982a:	4618      	mov	r0, r3
 801982c:	3710      	adds	r7, #16
 801982e:	46bd      	mov	sp, r7
 8019830:	bd80      	pop	{r7, pc}

08019832 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8019832:	b580      	push	{r7, lr}
 8019834:	b084      	sub	sp, #16
 8019836:	af00      	add	r7, sp, #0
 8019838:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801983a:	f7ff f885 	bl	8018948 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801983e:	687b      	ldr	r3, [r7, #4]
 8019840:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8019842:	687b      	ldr	r3, [r7, #4]
 8019844:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019846:	429a      	cmp	r2, r3
 8019848:	d102      	bne.n	8019850 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801984a:	2301      	movs	r3, #1
 801984c:	60fb      	str	r3, [r7, #12]
 801984e:	e001      	b.n	8019854 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8019850:	2300      	movs	r3, #0
 8019852:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8019854:	f7ff f8aa 	bl	80189ac <vPortExitCritical>

	return xReturn;
 8019858:	68fb      	ldr	r3, [r7, #12]
}
 801985a:	4618      	mov	r0, r3
 801985c:	3710      	adds	r7, #16
 801985e:	46bd      	mov	sp, r7
 8019860:	bd80      	pop	{r7, pc}
	...

08019864 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8019864:	b480      	push	{r7}
 8019866:	b085      	sub	sp, #20
 8019868:	af00      	add	r7, sp, #0
 801986a:	6078      	str	r0, [r7, #4]
 801986c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801986e:	2300      	movs	r3, #0
 8019870:	60fb      	str	r3, [r7, #12]
 8019872:	e014      	b.n	801989e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8019874:	4a0f      	ldr	r2, [pc, #60]	@ (80198b4 <vQueueAddToRegistry+0x50>)
 8019876:	68fb      	ldr	r3, [r7, #12]
 8019878:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801987c:	2b00      	cmp	r3, #0
 801987e:	d10b      	bne.n	8019898 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8019880:	490c      	ldr	r1, [pc, #48]	@ (80198b4 <vQueueAddToRegistry+0x50>)
 8019882:	68fb      	ldr	r3, [r7, #12]
 8019884:	683a      	ldr	r2, [r7, #0]
 8019886:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801988a:	4a0a      	ldr	r2, [pc, #40]	@ (80198b4 <vQueueAddToRegistry+0x50>)
 801988c:	68fb      	ldr	r3, [r7, #12]
 801988e:	00db      	lsls	r3, r3, #3
 8019890:	4413      	add	r3, r2
 8019892:	687a      	ldr	r2, [r7, #4]
 8019894:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8019896:	e006      	b.n	80198a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8019898:	68fb      	ldr	r3, [r7, #12]
 801989a:	3301      	adds	r3, #1
 801989c:	60fb      	str	r3, [r7, #12]
 801989e:	68fb      	ldr	r3, [r7, #12]
 80198a0:	2b07      	cmp	r3, #7
 80198a2:	d9e7      	bls.n	8019874 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80198a4:	bf00      	nop
 80198a6:	bf00      	nop
 80198a8:	3714      	adds	r7, #20
 80198aa:	46bd      	mov	sp, r7
 80198ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80198b0:	4770      	bx	lr
 80198b2:	bf00      	nop
 80198b4:	24052764 	.word	0x24052764

080198b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80198b8:	b580      	push	{r7, lr}
 80198ba:	b086      	sub	sp, #24
 80198bc:	af00      	add	r7, sp, #0
 80198be:	60f8      	str	r0, [r7, #12]
 80198c0:	60b9      	str	r1, [r7, #8]
 80198c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80198c4:	68fb      	ldr	r3, [r7, #12]
 80198c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80198c8:	f7ff f83e 	bl	8018948 <vPortEnterCritical>
 80198cc:	697b      	ldr	r3, [r7, #20]
 80198ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80198d2:	b25b      	sxtb	r3, r3
 80198d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80198d8:	d103      	bne.n	80198e2 <vQueueWaitForMessageRestricted+0x2a>
 80198da:	697b      	ldr	r3, [r7, #20]
 80198dc:	2200      	movs	r2, #0
 80198de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80198e2:	697b      	ldr	r3, [r7, #20]
 80198e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80198e8:	b25b      	sxtb	r3, r3
 80198ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80198ee:	d103      	bne.n	80198f8 <vQueueWaitForMessageRestricted+0x40>
 80198f0:	697b      	ldr	r3, [r7, #20]
 80198f2:	2200      	movs	r2, #0
 80198f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80198f8:	f7ff f858 	bl	80189ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80198fc:	697b      	ldr	r3, [r7, #20]
 80198fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019900:	2b00      	cmp	r3, #0
 8019902:	d106      	bne.n	8019912 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8019904:	697b      	ldr	r3, [r7, #20]
 8019906:	3324      	adds	r3, #36	@ 0x24
 8019908:	687a      	ldr	r2, [r7, #4]
 801990a:	68b9      	ldr	r1, [r7, #8]
 801990c:	4618      	mov	r0, r3
 801990e:	f000 fced 	bl	801a2ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8019912:	6978      	ldr	r0, [r7, #20]
 8019914:	f7ff ff25 	bl	8019762 <prvUnlockQueue>
	}
 8019918:	bf00      	nop
 801991a:	3718      	adds	r7, #24
 801991c:	46bd      	mov	sp, r7
 801991e:	bd80      	pop	{r7, pc}

08019920 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8019920:	b580      	push	{r7, lr}
 8019922:	b08e      	sub	sp, #56	@ 0x38
 8019924:	af04      	add	r7, sp, #16
 8019926:	60f8      	str	r0, [r7, #12]
 8019928:	60b9      	str	r1, [r7, #8]
 801992a:	607a      	str	r2, [r7, #4]
 801992c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801992e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019930:	2b00      	cmp	r3, #0
 8019932:	d10b      	bne.n	801994c <xTaskCreateStatic+0x2c>
	__asm volatile
 8019934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019938:	f383 8811 	msr	BASEPRI, r3
 801993c:	f3bf 8f6f 	isb	sy
 8019940:	f3bf 8f4f 	dsb	sy
 8019944:	623b      	str	r3, [r7, #32]
}
 8019946:	bf00      	nop
 8019948:	bf00      	nop
 801994a:	e7fd      	b.n	8019948 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801994c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801994e:	2b00      	cmp	r3, #0
 8019950:	d10b      	bne.n	801996a <xTaskCreateStatic+0x4a>
	__asm volatile
 8019952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019956:	f383 8811 	msr	BASEPRI, r3
 801995a:	f3bf 8f6f 	isb	sy
 801995e:	f3bf 8f4f 	dsb	sy
 8019962:	61fb      	str	r3, [r7, #28]
}
 8019964:	bf00      	nop
 8019966:	bf00      	nop
 8019968:	e7fd      	b.n	8019966 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801996a:	23a8      	movs	r3, #168	@ 0xa8
 801996c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801996e:	693b      	ldr	r3, [r7, #16]
 8019970:	2ba8      	cmp	r3, #168	@ 0xa8
 8019972:	d00b      	beq.n	801998c <xTaskCreateStatic+0x6c>
	__asm volatile
 8019974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019978:	f383 8811 	msr	BASEPRI, r3
 801997c:	f3bf 8f6f 	isb	sy
 8019980:	f3bf 8f4f 	dsb	sy
 8019984:	61bb      	str	r3, [r7, #24]
}
 8019986:	bf00      	nop
 8019988:	bf00      	nop
 801998a:	e7fd      	b.n	8019988 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801998c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801998e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019990:	2b00      	cmp	r3, #0
 8019992:	d01e      	beq.n	80199d2 <xTaskCreateStatic+0xb2>
 8019994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019996:	2b00      	cmp	r3, #0
 8019998:	d01b      	beq.n	80199d2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801999a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801999c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801999e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80199a2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80199a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199a6:	2202      	movs	r2, #2
 80199a8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80199ac:	2300      	movs	r3, #0
 80199ae:	9303      	str	r3, [sp, #12]
 80199b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199b2:	9302      	str	r3, [sp, #8]
 80199b4:	f107 0314 	add.w	r3, r7, #20
 80199b8:	9301      	str	r3, [sp, #4]
 80199ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80199bc:	9300      	str	r3, [sp, #0]
 80199be:	683b      	ldr	r3, [r7, #0]
 80199c0:	687a      	ldr	r2, [r7, #4]
 80199c2:	68b9      	ldr	r1, [r7, #8]
 80199c4:	68f8      	ldr	r0, [r7, #12]
 80199c6:	f000 f851 	bl	8019a6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80199ca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80199cc:	f000 f8f6 	bl	8019bbc <prvAddNewTaskToReadyList>
 80199d0:	e001      	b.n	80199d6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80199d2:	2300      	movs	r3, #0
 80199d4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80199d6:	697b      	ldr	r3, [r7, #20]
	}
 80199d8:	4618      	mov	r0, r3
 80199da:	3728      	adds	r7, #40	@ 0x28
 80199dc:	46bd      	mov	sp, r7
 80199de:	bd80      	pop	{r7, pc}

080199e0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80199e0:	b580      	push	{r7, lr}
 80199e2:	b08c      	sub	sp, #48	@ 0x30
 80199e4:	af04      	add	r7, sp, #16
 80199e6:	60f8      	str	r0, [r7, #12]
 80199e8:	60b9      	str	r1, [r7, #8]
 80199ea:	603b      	str	r3, [r7, #0]
 80199ec:	4613      	mov	r3, r2
 80199ee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80199f0:	88fb      	ldrh	r3, [r7, #6]
 80199f2:	009b      	lsls	r3, r3, #2
 80199f4:	4618      	mov	r0, r3
 80199f6:	f7fe fbd5 	bl	80181a4 <pvPortMalloc>
 80199fa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80199fc:	697b      	ldr	r3, [r7, #20]
 80199fe:	2b00      	cmp	r3, #0
 8019a00:	d00e      	beq.n	8019a20 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8019a02:	20a8      	movs	r0, #168	@ 0xa8
 8019a04:	f7fe fbce 	bl	80181a4 <pvPortMalloc>
 8019a08:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8019a0a:	69fb      	ldr	r3, [r7, #28]
 8019a0c:	2b00      	cmp	r3, #0
 8019a0e:	d003      	beq.n	8019a18 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8019a10:	69fb      	ldr	r3, [r7, #28]
 8019a12:	697a      	ldr	r2, [r7, #20]
 8019a14:	631a      	str	r2, [r3, #48]	@ 0x30
 8019a16:	e005      	b.n	8019a24 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8019a18:	6978      	ldr	r0, [r7, #20]
 8019a1a:	f7fe fc91 	bl	8018340 <vPortFree>
 8019a1e:	e001      	b.n	8019a24 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8019a20:	2300      	movs	r3, #0
 8019a22:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8019a24:	69fb      	ldr	r3, [r7, #28]
 8019a26:	2b00      	cmp	r3, #0
 8019a28:	d017      	beq.n	8019a5a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8019a2a:	69fb      	ldr	r3, [r7, #28]
 8019a2c:	2200      	movs	r2, #0
 8019a2e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8019a32:	88fa      	ldrh	r2, [r7, #6]
 8019a34:	2300      	movs	r3, #0
 8019a36:	9303      	str	r3, [sp, #12]
 8019a38:	69fb      	ldr	r3, [r7, #28]
 8019a3a:	9302      	str	r3, [sp, #8]
 8019a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019a3e:	9301      	str	r3, [sp, #4]
 8019a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019a42:	9300      	str	r3, [sp, #0]
 8019a44:	683b      	ldr	r3, [r7, #0]
 8019a46:	68b9      	ldr	r1, [r7, #8]
 8019a48:	68f8      	ldr	r0, [r7, #12]
 8019a4a:	f000 f80f 	bl	8019a6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8019a4e:	69f8      	ldr	r0, [r7, #28]
 8019a50:	f000 f8b4 	bl	8019bbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8019a54:	2301      	movs	r3, #1
 8019a56:	61bb      	str	r3, [r7, #24]
 8019a58:	e002      	b.n	8019a60 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8019a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8019a5e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8019a60:	69bb      	ldr	r3, [r7, #24]
	}
 8019a62:	4618      	mov	r0, r3
 8019a64:	3720      	adds	r7, #32
 8019a66:	46bd      	mov	sp, r7
 8019a68:	bd80      	pop	{r7, pc}
	...

08019a6c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8019a6c:	b580      	push	{r7, lr}
 8019a6e:	b088      	sub	sp, #32
 8019a70:	af00      	add	r7, sp, #0
 8019a72:	60f8      	str	r0, [r7, #12]
 8019a74:	60b9      	str	r1, [r7, #8]
 8019a76:	607a      	str	r2, [r7, #4]
 8019a78:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8019a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a7c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8019a7e:	687b      	ldr	r3, [r7, #4]
 8019a80:	009b      	lsls	r3, r3, #2
 8019a82:	461a      	mov	r2, r3
 8019a84:	21a5      	movs	r1, #165	@ 0xa5
 8019a86:	f002 fb07 	bl	801c098 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8019a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8019a8e:	6879      	ldr	r1, [r7, #4]
 8019a90:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8019a94:	440b      	add	r3, r1
 8019a96:	009b      	lsls	r3, r3, #2
 8019a98:	4413      	add	r3, r2
 8019a9a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8019a9c:	69bb      	ldr	r3, [r7, #24]
 8019a9e:	f023 0307 	bic.w	r3, r3, #7
 8019aa2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8019aa4:	69bb      	ldr	r3, [r7, #24]
 8019aa6:	f003 0307 	and.w	r3, r3, #7
 8019aaa:	2b00      	cmp	r3, #0
 8019aac:	d00b      	beq.n	8019ac6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8019aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019ab2:	f383 8811 	msr	BASEPRI, r3
 8019ab6:	f3bf 8f6f 	isb	sy
 8019aba:	f3bf 8f4f 	dsb	sy
 8019abe:	617b      	str	r3, [r7, #20]
}
 8019ac0:	bf00      	nop
 8019ac2:	bf00      	nop
 8019ac4:	e7fd      	b.n	8019ac2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8019ac6:	68bb      	ldr	r3, [r7, #8]
 8019ac8:	2b00      	cmp	r3, #0
 8019aca:	d01f      	beq.n	8019b0c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8019acc:	2300      	movs	r3, #0
 8019ace:	61fb      	str	r3, [r7, #28]
 8019ad0:	e012      	b.n	8019af8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8019ad2:	68ba      	ldr	r2, [r7, #8]
 8019ad4:	69fb      	ldr	r3, [r7, #28]
 8019ad6:	4413      	add	r3, r2
 8019ad8:	7819      	ldrb	r1, [r3, #0]
 8019ada:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019adc:	69fb      	ldr	r3, [r7, #28]
 8019ade:	4413      	add	r3, r2
 8019ae0:	3334      	adds	r3, #52	@ 0x34
 8019ae2:	460a      	mov	r2, r1
 8019ae4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8019ae6:	68ba      	ldr	r2, [r7, #8]
 8019ae8:	69fb      	ldr	r3, [r7, #28]
 8019aea:	4413      	add	r3, r2
 8019aec:	781b      	ldrb	r3, [r3, #0]
 8019aee:	2b00      	cmp	r3, #0
 8019af0:	d006      	beq.n	8019b00 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8019af2:	69fb      	ldr	r3, [r7, #28]
 8019af4:	3301      	adds	r3, #1
 8019af6:	61fb      	str	r3, [r7, #28]
 8019af8:	69fb      	ldr	r3, [r7, #28]
 8019afa:	2b0f      	cmp	r3, #15
 8019afc:	d9e9      	bls.n	8019ad2 <prvInitialiseNewTask+0x66>
 8019afe:	e000      	b.n	8019b02 <prvInitialiseNewTask+0x96>
			{
				break;
 8019b00:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8019b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b04:	2200      	movs	r2, #0
 8019b06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8019b0a:	e003      	b.n	8019b14 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8019b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b0e:	2200      	movs	r2, #0
 8019b10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8019b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019b16:	2b37      	cmp	r3, #55	@ 0x37
 8019b18:	d901      	bls.n	8019b1e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8019b1a:	2337      	movs	r3, #55	@ 0x37
 8019b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8019b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019b22:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8019b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019b28:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8019b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b2c:	2200      	movs	r2, #0
 8019b2e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8019b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b32:	3304      	adds	r3, #4
 8019b34:	4618      	mov	r0, r3
 8019b36:	f7fe fd43 	bl	80185c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8019b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b3c:	3318      	adds	r3, #24
 8019b3e:	4618      	mov	r0, r3
 8019b40:	f7fe fd3e 	bl	80185c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8019b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019b48:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8019b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019b4c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8019b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b52:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8019b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019b58:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8019b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b5c:	2200      	movs	r2, #0
 8019b5e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8019b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b64:	2200      	movs	r2, #0
 8019b66:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8019b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b6c:	3354      	adds	r3, #84	@ 0x54
 8019b6e:	224c      	movs	r2, #76	@ 0x4c
 8019b70:	2100      	movs	r1, #0
 8019b72:	4618      	mov	r0, r3
 8019b74:	f002 fa90 	bl	801c098 <memset>
 8019b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b7a:	4a0d      	ldr	r2, [pc, #52]	@ (8019bb0 <prvInitialiseNewTask+0x144>)
 8019b7c:	659a      	str	r2, [r3, #88]	@ 0x58
 8019b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b80:	4a0c      	ldr	r2, [pc, #48]	@ (8019bb4 <prvInitialiseNewTask+0x148>)
 8019b82:	65da      	str	r2, [r3, #92]	@ 0x5c
 8019b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b86:	4a0c      	ldr	r2, [pc, #48]	@ (8019bb8 <prvInitialiseNewTask+0x14c>)
 8019b88:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8019b8a:	683a      	ldr	r2, [r7, #0]
 8019b8c:	68f9      	ldr	r1, [r7, #12]
 8019b8e:	69b8      	ldr	r0, [r7, #24]
 8019b90:	f7fe fdaa 	bl	80186e8 <pxPortInitialiseStack>
 8019b94:	4602      	mov	r2, r0
 8019b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b98:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8019b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019b9c:	2b00      	cmp	r3, #0
 8019b9e:	d002      	beq.n	8019ba6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8019ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019ba2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019ba4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8019ba6:	bf00      	nop
 8019ba8:	3720      	adds	r7, #32
 8019baa:	46bd      	mov	sp, r7
 8019bac:	bd80      	pop	{r7, pc}
 8019bae:	bf00      	nop
 8019bb0:	24052dd0 	.word	0x24052dd0
 8019bb4:	24052e38 	.word	0x24052e38
 8019bb8:	24052ea0 	.word	0x24052ea0

08019bbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8019bbc:	b580      	push	{r7, lr}
 8019bbe:	b082      	sub	sp, #8
 8019bc0:	af00      	add	r7, sp, #0
 8019bc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8019bc4:	f7fe fec0 	bl	8018948 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8019bc8:	4b2d      	ldr	r3, [pc, #180]	@ (8019c80 <prvAddNewTaskToReadyList+0xc4>)
 8019bca:	681b      	ldr	r3, [r3, #0]
 8019bcc:	3301      	adds	r3, #1
 8019bce:	4a2c      	ldr	r2, [pc, #176]	@ (8019c80 <prvAddNewTaskToReadyList+0xc4>)
 8019bd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8019bd2:	4b2c      	ldr	r3, [pc, #176]	@ (8019c84 <prvAddNewTaskToReadyList+0xc8>)
 8019bd4:	681b      	ldr	r3, [r3, #0]
 8019bd6:	2b00      	cmp	r3, #0
 8019bd8:	d109      	bne.n	8019bee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8019bda:	4a2a      	ldr	r2, [pc, #168]	@ (8019c84 <prvAddNewTaskToReadyList+0xc8>)
 8019bdc:	687b      	ldr	r3, [r7, #4]
 8019bde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8019be0:	4b27      	ldr	r3, [pc, #156]	@ (8019c80 <prvAddNewTaskToReadyList+0xc4>)
 8019be2:	681b      	ldr	r3, [r3, #0]
 8019be4:	2b01      	cmp	r3, #1
 8019be6:	d110      	bne.n	8019c0a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8019be8:	f000 fcae 	bl	801a548 <prvInitialiseTaskLists>
 8019bec:	e00d      	b.n	8019c0a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8019bee:	4b26      	ldr	r3, [pc, #152]	@ (8019c88 <prvAddNewTaskToReadyList+0xcc>)
 8019bf0:	681b      	ldr	r3, [r3, #0]
 8019bf2:	2b00      	cmp	r3, #0
 8019bf4:	d109      	bne.n	8019c0a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8019bf6:	4b23      	ldr	r3, [pc, #140]	@ (8019c84 <prvAddNewTaskToReadyList+0xc8>)
 8019bf8:	681b      	ldr	r3, [r3, #0]
 8019bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019bfc:	687b      	ldr	r3, [r7, #4]
 8019bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019c00:	429a      	cmp	r2, r3
 8019c02:	d802      	bhi.n	8019c0a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8019c04:	4a1f      	ldr	r2, [pc, #124]	@ (8019c84 <prvAddNewTaskToReadyList+0xc8>)
 8019c06:	687b      	ldr	r3, [r7, #4]
 8019c08:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8019c0a:	4b20      	ldr	r3, [pc, #128]	@ (8019c8c <prvAddNewTaskToReadyList+0xd0>)
 8019c0c:	681b      	ldr	r3, [r3, #0]
 8019c0e:	3301      	adds	r3, #1
 8019c10:	4a1e      	ldr	r2, [pc, #120]	@ (8019c8c <prvAddNewTaskToReadyList+0xd0>)
 8019c12:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8019c14:	4b1d      	ldr	r3, [pc, #116]	@ (8019c8c <prvAddNewTaskToReadyList+0xd0>)
 8019c16:	681a      	ldr	r2, [r3, #0]
 8019c18:	687b      	ldr	r3, [r7, #4]
 8019c1a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8019c1c:	687b      	ldr	r3, [r7, #4]
 8019c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019c20:	4b1b      	ldr	r3, [pc, #108]	@ (8019c90 <prvAddNewTaskToReadyList+0xd4>)
 8019c22:	681b      	ldr	r3, [r3, #0]
 8019c24:	429a      	cmp	r2, r3
 8019c26:	d903      	bls.n	8019c30 <prvAddNewTaskToReadyList+0x74>
 8019c28:	687b      	ldr	r3, [r7, #4]
 8019c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019c2c:	4a18      	ldr	r2, [pc, #96]	@ (8019c90 <prvAddNewTaskToReadyList+0xd4>)
 8019c2e:	6013      	str	r3, [r2, #0]
 8019c30:	687b      	ldr	r3, [r7, #4]
 8019c32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019c34:	4613      	mov	r3, r2
 8019c36:	009b      	lsls	r3, r3, #2
 8019c38:	4413      	add	r3, r2
 8019c3a:	009b      	lsls	r3, r3, #2
 8019c3c:	4a15      	ldr	r2, [pc, #84]	@ (8019c94 <prvAddNewTaskToReadyList+0xd8>)
 8019c3e:	441a      	add	r2, r3
 8019c40:	687b      	ldr	r3, [r7, #4]
 8019c42:	3304      	adds	r3, #4
 8019c44:	4619      	mov	r1, r3
 8019c46:	4610      	mov	r0, r2
 8019c48:	f7fe fcc7 	bl	80185da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8019c4c:	f7fe feae 	bl	80189ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8019c50:	4b0d      	ldr	r3, [pc, #52]	@ (8019c88 <prvAddNewTaskToReadyList+0xcc>)
 8019c52:	681b      	ldr	r3, [r3, #0]
 8019c54:	2b00      	cmp	r3, #0
 8019c56:	d00e      	beq.n	8019c76 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8019c58:	4b0a      	ldr	r3, [pc, #40]	@ (8019c84 <prvAddNewTaskToReadyList+0xc8>)
 8019c5a:	681b      	ldr	r3, [r3, #0]
 8019c5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019c5e:	687b      	ldr	r3, [r7, #4]
 8019c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019c62:	429a      	cmp	r2, r3
 8019c64:	d207      	bcs.n	8019c76 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8019c66:	4b0c      	ldr	r3, [pc, #48]	@ (8019c98 <prvAddNewTaskToReadyList+0xdc>)
 8019c68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8019c6c:	601a      	str	r2, [r3, #0]
 8019c6e:	f3bf 8f4f 	dsb	sy
 8019c72:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8019c76:	bf00      	nop
 8019c78:	3708      	adds	r7, #8
 8019c7a:	46bd      	mov	sp, r7
 8019c7c:	bd80      	pop	{r7, pc}
 8019c7e:	bf00      	nop
 8019c80:	24052c78 	.word	0x24052c78
 8019c84:	240527a4 	.word	0x240527a4
 8019c88:	24052c84 	.word	0x24052c84
 8019c8c:	24052c94 	.word	0x24052c94
 8019c90:	24052c80 	.word	0x24052c80
 8019c94:	240527a8 	.word	0x240527a8
 8019c98:	e000ed04 	.word	0xe000ed04

08019c9c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8019c9c:	b580      	push	{r7, lr}
 8019c9e:	b08a      	sub	sp, #40	@ 0x28
 8019ca0:	af00      	add	r7, sp, #0
 8019ca2:	6078      	str	r0, [r7, #4]
 8019ca4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8019ca6:	2300      	movs	r3, #0
 8019ca8:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8019caa:	687b      	ldr	r3, [r7, #4]
 8019cac:	2b00      	cmp	r3, #0
 8019cae:	d10b      	bne.n	8019cc8 <vTaskDelayUntil+0x2c>
	__asm volatile
 8019cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019cb4:	f383 8811 	msr	BASEPRI, r3
 8019cb8:	f3bf 8f6f 	isb	sy
 8019cbc:	f3bf 8f4f 	dsb	sy
 8019cc0:	617b      	str	r3, [r7, #20]
}
 8019cc2:	bf00      	nop
 8019cc4:	bf00      	nop
 8019cc6:	e7fd      	b.n	8019cc4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8019cc8:	683b      	ldr	r3, [r7, #0]
 8019cca:	2b00      	cmp	r3, #0
 8019ccc:	d10b      	bne.n	8019ce6 <vTaskDelayUntil+0x4a>
	__asm volatile
 8019cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019cd2:	f383 8811 	msr	BASEPRI, r3
 8019cd6:	f3bf 8f6f 	isb	sy
 8019cda:	f3bf 8f4f 	dsb	sy
 8019cde:	613b      	str	r3, [r7, #16]
}
 8019ce0:	bf00      	nop
 8019ce2:	bf00      	nop
 8019ce4:	e7fd      	b.n	8019ce2 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8019ce6:	4b2a      	ldr	r3, [pc, #168]	@ (8019d90 <vTaskDelayUntil+0xf4>)
 8019ce8:	681b      	ldr	r3, [r3, #0]
 8019cea:	2b00      	cmp	r3, #0
 8019cec:	d00b      	beq.n	8019d06 <vTaskDelayUntil+0x6a>
	__asm volatile
 8019cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019cf2:	f383 8811 	msr	BASEPRI, r3
 8019cf6:	f3bf 8f6f 	isb	sy
 8019cfa:	f3bf 8f4f 	dsb	sy
 8019cfe:	60fb      	str	r3, [r7, #12]
}
 8019d00:	bf00      	nop
 8019d02:	bf00      	nop
 8019d04:	e7fd      	b.n	8019d02 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8019d06:	f000 f8ef 	bl	8019ee8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8019d0a:	4b22      	ldr	r3, [pc, #136]	@ (8019d94 <vTaskDelayUntil+0xf8>)
 8019d0c:	681b      	ldr	r3, [r3, #0]
 8019d0e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8019d10:	687b      	ldr	r3, [r7, #4]
 8019d12:	681b      	ldr	r3, [r3, #0]
 8019d14:	683a      	ldr	r2, [r7, #0]
 8019d16:	4413      	add	r3, r2
 8019d18:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8019d1a:	687b      	ldr	r3, [r7, #4]
 8019d1c:	681b      	ldr	r3, [r3, #0]
 8019d1e:	6a3a      	ldr	r2, [r7, #32]
 8019d20:	429a      	cmp	r2, r3
 8019d22:	d20b      	bcs.n	8019d3c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8019d24:	687b      	ldr	r3, [r7, #4]
 8019d26:	681b      	ldr	r3, [r3, #0]
 8019d28:	69fa      	ldr	r2, [r7, #28]
 8019d2a:	429a      	cmp	r2, r3
 8019d2c:	d211      	bcs.n	8019d52 <vTaskDelayUntil+0xb6>
 8019d2e:	69fa      	ldr	r2, [r7, #28]
 8019d30:	6a3b      	ldr	r3, [r7, #32]
 8019d32:	429a      	cmp	r2, r3
 8019d34:	d90d      	bls.n	8019d52 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8019d36:	2301      	movs	r3, #1
 8019d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8019d3a:	e00a      	b.n	8019d52 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8019d3c:	687b      	ldr	r3, [r7, #4]
 8019d3e:	681b      	ldr	r3, [r3, #0]
 8019d40:	69fa      	ldr	r2, [r7, #28]
 8019d42:	429a      	cmp	r2, r3
 8019d44:	d303      	bcc.n	8019d4e <vTaskDelayUntil+0xb2>
 8019d46:	69fa      	ldr	r2, [r7, #28]
 8019d48:	6a3b      	ldr	r3, [r7, #32]
 8019d4a:	429a      	cmp	r2, r3
 8019d4c:	d901      	bls.n	8019d52 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8019d4e:	2301      	movs	r3, #1
 8019d50:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8019d52:	687b      	ldr	r3, [r7, #4]
 8019d54:	69fa      	ldr	r2, [r7, #28]
 8019d56:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8019d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019d5a:	2b00      	cmp	r3, #0
 8019d5c:	d006      	beq.n	8019d6c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8019d5e:	69fa      	ldr	r2, [r7, #28]
 8019d60:	6a3b      	ldr	r3, [r7, #32]
 8019d62:	1ad3      	subs	r3, r2, r3
 8019d64:	2100      	movs	r1, #0
 8019d66:	4618      	mov	r0, r3
 8019d68:	f000 ffe4 	bl	801ad34 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8019d6c:	f000 f8ca 	bl	8019f04 <xTaskResumeAll>
 8019d70:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8019d72:	69bb      	ldr	r3, [r7, #24]
 8019d74:	2b00      	cmp	r3, #0
 8019d76:	d107      	bne.n	8019d88 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8019d78:	4b07      	ldr	r3, [pc, #28]	@ (8019d98 <vTaskDelayUntil+0xfc>)
 8019d7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8019d7e:	601a      	str	r2, [r3, #0]
 8019d80:	f3bf 8f4f 	dsb	sy
 8019d84:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8019d88:	bf00      	nop
 8019d8a:	3728      	adds	r7, #40	@ 0x28
 8019d8c:	46bd      	mov	sp, r7
 8019d8e:	bd80      	pop	{r7, pc}
 8019d90:	24052ca0 	.word	0x24052ca0
 8019d94:	24052c7c 	.word	0x24052c7c
 8019d98:	e000ed04 	.word	0xe000ed04

08019d9c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8019d9c:	b580      	push	{r7, lr}
 8019d9e:	b084      	sub	sp, #16
 8019da0:	af00      	add	r7, sp, #0
 8019da2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8019da4:	2300      	movs	r3, #0
 8019da6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8019da8:	687b      	ldr	r3, [r7, #4]
 8019daa:	2b00      	cmp	r3, #0
 8019dac:	d018      	beq.n	8019de0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8019dae:	4b14      	ldr	r3, [pc, #80]	@ (8019e00 <vTaskDelay+0x64>)
 8019db0:	681b      	ldr	r3, [r3, #0]
 8019db2:	2b00      	cmp	r3, #0
 8019db4:	d00b      	beq.n	8019dce <vTaskDelay+0x32>
	__asm volatile
 8019db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019dba:	f383 8811 	msr	BASEPRI, r3
 8019dbe:	f3bf 8f6f 	isb	sy
 8019dc2:	f3bf 8f4f 	dsb	sy
 8019dc6:	60bb      	str	r3, [r7, #8]
}
 8019dc8:	bf00      	nop
 8019dca:	bf00      	nop
 8019dcc:	e7fd      	b.n	8019dca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8019dce:	f000 f88b 	bl	8019ee8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8019dd2:	2100      	movs	r1, #0
 8019dd4:	6878      	ldr	r0, [r7, #4]
 8019dd6:	f000 ffad 	bl	801ad34 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8019dda:	f000 f893 	bl	8019f04 <xTaskResumeAll>
 8019dde:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8019de0:	68fb      	ldr	r3, [r7, #12]
 8019de2:	2b00      	cmp	r3, #0
 8019de4:	d107      	bne.n	8019df6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8019de6:	4b07      	ldr	r3, [pc, #28]	@ (8019e04 <vTaskDelay+0x68>)
 8019de8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8019dec:	601a      	str	r2, [r3, #0]
 8019dee:	f3bf 8f4f 	dsb	sy
 8019df2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8019df6:	bf00      	nop
 8019df8:	3710      	adds	r7, #16
 8019dfa:	46bd      	mov	sp, r7
 8019dfc:	bd80      	pop	{r7, pc}
 8019dfe:	bf00      	nop
 8019e00:	24052ca0 	.word	0x24052ca0
 8019e04:	e000ed04 	.word	0xe000ed04

08019e08 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8019e08:	b580      	push	{r7, lr}
 8019e0a:	b08a      	sub	sp, #40	@ 0x28
 8019e0c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8019e0e:	2300      	movs	r3, #0
 8019e10:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8019e12:	2300      	movs	r3, #0
 8019e14:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8019e16:	463a      	mov	r2, r7
 8019e18:	1d39      	adds	r1, r7, #4
 8019e1a:	f107 0308 	add.w	r3, r7, #8
 8019e1e:	4618      	mov	r0, r3
 8019e20:	f7fe f98c 	bl	801813c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8019e24:	6839      	ldr	r1, [r7, #0]
 8019e26:	687b      	ldr	r3, [r7, #4]
 8019e28:	68ba      	ldr	r2, [r7, #8]
 8019e2a:	9202      	str	r2, [sp, #8]
 8019e2c:	9301      	str	r3, [sp, #4]
 8019e2e:	2300      	movs	r3, #0
 8019e30:	9300      	str	r3, [sp, #0]
 8019e32:	2300      	movs	r3, #0
 8019e34:	460a      	mov	r2, r1
 8019e36:	4924      	ldr	r1, [pc, #144]	@ (8019ec8 <vTaskStartScheduler+0xc0>)
 8019e38:	4824      	ldr	r0, [pc, #144]	@ (8019ecc <vTaskStartScheduler+0xc4>)
 8019e3a:	f7ff fd71 	bl	8019920 <xTaskCreateStatic>
 8019e3e:	4603      	mov	r3, r0
 8019e40:	4a23      	ldr	r2, [pc, #140]	@ (8019ed0 <vTaskStartScheduler+0xc8>)
 8019e42:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8019e44:	4b22      	ldr	r3, [pc, #136]	@ (8019ed0 <vTaskStartScheduler+0xc8>)
 8019e46:	681b      	ldr	r3, [r3, #0]
 8019e48:	2b00      	cmp	r3, #0
 8019e4a:	d002      	beq.n	8019e52 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8019e4c:	2301      	movs	r3, #1
 8019e4e:	617b      	str	r3, [r7, #20]
 8019e50:	e001      	b.n	8019e56 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8019e52:	2300      	movs	r3, #0
 8019e54:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8019e56:	697b      	ldr	r3, [r7, #20]
 8019e58:	2b01      	cmp	r3, #1
 8019e5a:	d102      	bne.n	8019e62 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8019e5c:	f000 ffbe 	bl	801addc <xTimerCreateTimerTask>
 8019e60:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8019e62:	697b      	ldr	r3, [r7, #20]
 8019e64:	2b01      	cmp	r3, #1
 8019e66:	d11b      	bne.n	8019ea0 <vTaskStartScheduler+0x98>
	__asm volatile
 8019e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019e6c:	f383 8811 	msr	BASEPRI, r3
 8019e70:	f3bf 8f6f 	isb	sy
 8019e74:	f3bf 8f4f 	dsb	sy
 8019e78:	613b      	str	r3, [r7, #16]
}
 8019e7a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8019e7c:	4b15      	ldr	r3, [pc, #84]	@ (8019ed4 <vTaskStartScheduler+0xcc>)
 8019e7e:	681b      	ldr	r3, [r3, #0]
 8019e80:	3354      	adds	r3, #84	@ 0x54
 8019e82:	4a15      	ldr	r2, [pc, #84]	@ (8019ed8 <vTaskStartScheduler+0xd0>)
 8019e84:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8019e86:	4b15      	ldr	r3, [pc, #84]	@ (8019edc <vTaskStartScheduler+0xd4>)
 8019e88:	f04f 32ff 	mov.w	r2, #4294967295
 8019e8c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8019e8e:	4b14      	ldr	r3, [pc, #80]	@ (8019ee0 <vTaskStartScheduler+0xd8>)
 8019e90:	2201      	movs	r2, #1
 8019e92:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8019e94:	4b13      	ldr	r3, [pc, #76]	@ (8019ee4 <vTaskStartScheduler+0xdc>)
 8019e96:	2200      	movs	r2, #0
 8019e98:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8019e9a:	f7fe fcb1 	bl	8018800 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8019e9e:	e00f      	b.n	8019ec0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8019ea0:	697b      	ldr	r3, [r7, #20]
 8019ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019ea6:	d10b      	bne.n	8019ec0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8019ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019eac:	f383 8811 	msr	BASEPRI, r3
 8019eb0:	f3bf 8f6f 	isb	sy
 8019eb4:	f3bf 8f4f 	dsb	sy
 8019eb8:	60fb      	str	r3, [r7, #12]
}
 8019eba:	bf00      	nop
 8019ebc:	bf00      	nop
 8019ebe:	e7fd      	b.n	8019ebc <vTaskStartScheduler+0xb4>
}
 8019ec0:	bf00      	nop
 8019ec2:	3718      	adds	r7, #24
 8019ec4:	46bd      	mov	sp, r7
 8019ec6:	bd80      	pop	{r7, pc}
 8019ec8:	0801ebd4 	.word	0x0801ebd4
 8019ecc:	0801a519 	.word	0x0801a519
 8019ed0:	24052c9c 	.word	0x24052c9c
 8019ed4:	240527a4 	.word	0x240527a4
 8019ed8:	240000d8 	.word	0x240000d8
 8019edc:	24052c98 	.word	0x24052c98
 8019ee0:	24052c84 	.word	0x24052c84
 8019ee4:	24052c7c 	.word	0x24052c7c

08019ee8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8019ee8:	b480      	push	{r7}
 8019eea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8019eec:	4b04      	ldr	r3, [pc, #16]	@ (8019f00 <vTaskSuspendAll+0x18>)
 8019eee:	681b      	ldr	r3, [r3, #0]
 8019ef0:	3301      	adds	r3, #1
 8019ef2:	4a03      	ldr	r2, [pc, #12]	@ (8019f00 <vTaskSuspendAll+0x18>)
 8019ef4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8019ef6:	bf00      	nop
 8019ef8:	46bd      	mov	sp, r7
 8019efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019efe:	4770      	bx	lr
 8019f00:	24052ca0 	.word	0x24052ca0

08019f04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8019f04:	b580      	push	{r7, lr}
 8019f06:	b084      	sub	sp, #16
 8019f08:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8019f0a:	2300      	movs	r3, #0
 8019f0c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8019f0e:	2300      	movs	r3, #0
 8019f10:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8019f12:	4b42      	ldr	r3, [pc, #264]	@ (801a01c <xTaskResumeAll+0x118>)
 8019f14:	681b      	ldr	r3, [r3, #0]
 8019f16:	2b00      	cmp	r3, #0
 8019f18:	d10b      	bne.n	8019f32 <xTaskResumeAll+0x2e>
	__asm volatile
 8019f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019f1e:	f383 8811 	msr	BASEPRI, r3
 8019f22:	f3bf 8f6f 	isb	sy
 8019f26:	f3bf 8f4f 	dsb	sy
 8019f2a:	603b      	str	r3, [r7, #0]
}
 8019f2c:	bf00      	nop
 8019f2e:	bf00      	nop
 8019f30:	e7fd      	b.n	8019f2e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8019f32:	f7fe fd09 	bl	8018948 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8019f36:	4b39      	ldr	r3, [pc, #228]	@ (801a01c <xTaskResumeAll+0x118>)
 8019f38:	681b      	ldr	r3, [r3, #0]
 8019f3a:	3b01      	subs	r3, #1
 8019f3c:	4a37      	ldr	r2, [pc, #220]	@ (801a01c <xTaskResumeAll+0x118>)
 8019f3e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8019f40:	4b36      	ldr	r3, [pc, #216]	@ (801a01c <xTaskResumeAll+0x118>)
 8019f42:	681b      	ldr	r3, [r3, #0]
 8019f44:	2b00      	cmp	r3, #0
 8019f46:	d162      	bne.n	801a00e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8019f48:	4b35      	ldr	r3, [pc, #212]	@ (801a020 <xTaskResumeAll+0x11c>)
 8019f4a:	681b      	ldr	r3, [r3, #0]
 8019f4c:	2b00      	cmp	r3, #0
 8019f4e:	d05e      	beq.n	801a00e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8019f50:	e02f      	b.n	8019fb2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8019f52:	4b34      	ldr	r3, [pc, #208]	@ (801a024 <xTaskResumeAll+0x120>)
 8019f54:	68db      	ldr	r3, [r3, #12]
 8019f56:	68db      	ldr	r3, [r3, #12]
 8019f58:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8019f5a:	68fb      	ldr	r3, [r7, #12]
 8019f5c:	3318      	adds	r3, #24
 8019f5e:	4618      	mov	r0, r3
 8019f60:	f7fe fb98 	bl	8018694 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8019f64:	68fb      	ldr	r3, [r7, #12]
 8019f66:	3304      	adds	r3, #4
 8019f68:	4618      	mov	r0, r3
 8019f6a:	f7fe fb93 	bl	8018694 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8019f6e:	68fb      	ldr	r3, [r7, #12]
 8019f70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019f72:	4b2d      	ldr	r3, [pc, #180]	@ (801a028 <xTaskResumeAll+0x124>)
 8019f74:	681b      	ldr	r3, [r3, #0]
 8019f76:	429a      	cmp	r2, r3
 8019f78:	d903      	bls.n	8019f82 <xTaskResumeAll+0x7e>
 8019f7a:	68fb      	ldr	r3, [r7, #12]
 8019f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f7e:	4a2a      	ldr	r2, [pc, #168]	@ (801a028 <xTaskResumeAll+0x124>)
 8019f80:	6013      	str	r3, [r2, #0]
 8019f82:	68fb      	ldr	r3, [r7, #12]
 8019f84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019f86:	4613      	mov	r3, r2
 8019f88:	009b      	lsls	r3, r3, #2
 8019f8a:	4413      	add	r3, r2
 8019f8c:	009b      	lsls	r3, r3, #2
 8019f8e:	4a27      	ldr	r2, [pc, #156]	@ (801a02c <xTaskResumeAll+0x128>)
 8019f90:	441a      	add	r2, r3
 8019f92:	68fb      	ldr	r3, [r7, #12]
 8019f94:	3304      	adds	r3, #4
 8019f96:	4619      	mov	r1, r3
 8019f98:	4610      	mov	r0, r2
 8019f9a:	f7fe fb1e 	bl	80185da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8019f9e:	68fb      	ldr	r3, [r7, #12]
 8019fa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019fa2:	4b23      	ldr	r3, [pc, #140]	@ (801a030 <xTaskResumeAll+0x12c>)
 8019fa4:	681b      	ldr	r3, [r3, #0]
 8019fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019fa8:	429a      	cmp	r2, r3
 8019faa:	d302      	bcc.n	8019fb2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8019fac:	4b21      	ldr	r3, [pc, #132]	@ (801a034 <xTaskResumeAll+0x130>)
 8019fae:	2201      	movs	r2, #1
 8019fb0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8019fb2:	4b1c      	ldr	r3, [pc, #112]	@ (801a024 <xTaskResumeAll+0x120>)
 8019fb4:	681b      	ldr	r3, [r3, #0]
 8019fb6:	2b00      	cmp	r3, #0
 8019fb8:	d1cb      	bne.n	8019f52 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8019fba:	68fb      	ldr	r3, [r7, #12]
 8019fbc:	2b00      	cmp	r3, #0
 8019fbe:	d001      	beq.n	8019fc4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8019fc0:	f000 fb66 	bl	801a690 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8019fc4:	4b1c      	ldr	r3, [pc, #112]	@ (801a038 <xTaskResumeAll+0x134>)
 8019fc6:	681b      	ldr	r3, [r3, #0]
 8019fc8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8019fca:	687b      	ldr	r3, [r7, #4]
 8019fcc:	2b00      	cmp	r3, #0
 8019fce:	d010      	beq.n	8019ff2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8019fd0:	f000 f846 	bl	801a060 <xTaskIncrementTick>
 8019fd4:	4603      	mov	r3, r0
 8019fd6:	2b00      	cmp	r3, #0
 8019fd8:	d002      	beq.n	8019fe0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8019fda:	4b16      	ldr	r3, [pc, #88]	@ (801a034 <xTaskResumeAll+0x130>)
 8019fdc:	2201      	movs	r2, #1
 8019fde:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8019fe0:	687b      	ldr	r3, [r7, #4]
 8019fe2:	3b01      	subs	r3, #1
 8019fe4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8019fe6:	687b      	ldr	r3, [r7, #4]
 8019fe8:	2b00      	cmp	r3, #0
 8019fea:	d1f1      	bne.n	8019fd0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8019fec:	4b12      	ldr	r3, [pc, #72]	@ (801a038 <xTaskResumeAll+0x134>)
 8019fee:	2200      	movs	r2, #0
 8019ff0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8019ff2:	4b10      	ldr	r3, [pc, #64]	@ (801a034 <xTaskResumeAll+0x130>)
 8019ff4:	681b      	ldr	r3, [r3, #0]
 8019ff6:	2b00      	cmp	r3, #0
 8019ff8:	d009      	beq.n	801a00e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8019ffa:	2301      	movs	r3, #1
 8019ffc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8019ffe:	4b0f      	ldr	r3, [pc, #60]	@ (801a03c <xTaskResumeAll+0x138>)
 801a000:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801a004:	601a      	str	r2, [r3, #0]
 801a006:	f3bf 8f4f 	dsb	sy
 801a00a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801a00e:	f7fe fccd 	bl	80189ac <vPortExitCritical>

	return xAlreadyYielded;
 801a012:	68bb      	ldr	r3, [r7, #8]
}
 801a014:	4618      	mov	r0, r3
 801a016:	3710      	adds	r7, #16
 801a018:	46bd      	mov	sp, r7
 801a01a:	bd80      	pop	{r7, pc}
 801a01c:	24052ca0 	.word	0x24052ca0
 801a020:	24052c78 	.word	0x24052c78
 801a024:	24052c38 	.word	0x24052c38
 801a028:	24052c80 	.word	0x24052c80
 801a02c:	240527a8 	.word	0x240527a8
 801a030:	240527a4 	.word	0x240527a4
 801a034:	24052c8c 	.word	0x24052c8c
 801a038:	24052c88 	.word	0x24052c88
 801a03c:	e000ed04 	.word	0xe000ed04

0801a040 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801a040:	b480      	push	{r7}
 801a042:	b083      	sub	sp, #12
 801a044:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801a046:	4b05      	ldr	r3, [pc, #20]	@ (801a05c <xTaskGetTickCount+0x1c>)
 801a048:	681b      	ldr	r3, [r3, #0]
 801a04a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801a04c:	687b      	ldr	r3, [r7, #4]
}
 801a04e:	4618      	mov	r0, r3
 801a050:	370c      	adds	r7, #12
 801a052:	46bd      	mov	sp, r7
 801a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a058:	4770      	bx	lr
 801a05a:	bf00      	nop
 801a05c:	24052c7c 	.word	0x24052c7c

0801a060 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801a060:	b580      	push	{r7, lr}
 801a062:	b086      	sub	sp, #24
 801a064:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801a066:	2300      	movs	r3, #0
 801a068:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801a06a:	4b4f      	ldr	r3, [pc, #316]	@ (801a1a8 <xTaskIncrementTick+0x148>)
 801a06c:	681b      	ldr	r3, [r3, #0]
 801a06e:	2b00      	cmp	r3, #0
 801a070:	f040 8090 	bne.w	801a194 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801a074:	4b4d      	ldr	r3, [pc, #308]	@ (801a1ac <xTaskIncrementTick+0x14c>)
 801a076:	681b      	ldr	r3, [r3, #0]
 801a078:	3301      	adds	r3, #1
 801a07a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801a07c:	4a4b      	ldr	r2, [pc, #300]	@ (801a1ac <xTaskIncrementTick+0x14c>)
 801a07e:	693b      	ldr	r3, [r7, #16]
 801a080:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801a082:	693b      	ldr	r3, [r7, #16]
 801a084:	2b00      	cmp	r3, #0
 801a086:	d121      	bne.n	801a0cc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 801a088:	4b49      	ldr	r3, [pc, #292]	@ (801a1b0 <xTaskIncrementTick+0x150>)
 801a08a:	681b      	ldr	r3, [r3, #0]
 801a08c:	681b      	ldr	r3, [r3, #0]
 801a08e:	2b00      	cmp	r3, #0
 801a090:	d00b      	beq.n	801a0aa <xTaskIncrementTick+0x4a>
	__asm volatile
 801a092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a096:	f383 8811 	msr	BASEPRI, r3
 801a09a:	f3bf 8f6f 	isb	sy
 801a09e:	f3bf 8f4f 	dsb	sy
 801a0a2:	603b      	str	r3, [r7, #0]
}
 801a0a4:	bf00      	nop
 801a0a6:	bf00      	nop
 801a0a8:	e7fd      	b.n	801a0a6 <xTaskIncrementTick+0x46>
 801a0aa:	4b41      	ldr	r3, [pc, #260]	@ (801a1b0 <xTaskIncrementTick+0x150>)
 801a0ac:	681b      	ldr	r3, [r3, #0]
 801a0ae:	60fb      	str	r3, [r7, #12]
 801a0b0:	4b40      	ldr	r3, [pc, #256]	@ (801a1b4 <xTaskIncrementTick+0x154>)
 801a0b2:	681b      	ldr	r3, [r3, #0]
 801a0b4:	4a3e      	ldr	r2, [pc, #248]	@ (801a1b0 <xTaskIncrementTick+0x150>)
 801a0b6:	6013      	str	r3, [r2, #0]
 801a0b8:	4a3e      	ldr	r2, [pc, #248]	@ (801a1b4 <xTaskIncrementTick+0x154>)
 801a0ba:	68fb      	ldr	r3, [r7, #12]
 801a0bc:	6013      	str	r3, [r2, #0]
 801a0be:	4b3e      	ldr	r3, [pc, #248]	@ (801a1b8 <xTaskIncrementTick+0x158>)
 801a0c0:	681b      	ldr	r3, [r3, #0]
 801a0c2:	3301      	adds	r3, #1
 801a0c4:	4a3c      	ldr	r2, [pc, #240]	@ (801a1b8 <xTaskIncrementTick+0x158>)
 801a0c6:	6013      	str	r3, [r2, #0]
 801a0c8:	f000 fae2 	bl	801a690 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801a0cc:	4b3b      	ldr	r3, [pc, #236]	@ (801a1bc <xTaskIncrementTick+0x15c>)
 801a0ce:	681b      	ldr	r3, [r3, #0]
 801a0d0:	693a      	ldr	r2, [r7, #16]
 801a0d2:	429a      	cmp	r2, r3
 801a0d4:	d349      	bcc.n	801a16a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801a0d6:	4b36      	ldr	r3, [pc, #216]	@ (801a1b0 <xTaskIncrementTick+0x150>)
 801a0d8:	681b      	ldr	r3, [r3, #0]
 801a0da:	681b      	ldr	r3, [r3, #0]
 801a0dc:	2b00      	cmp	r3, #0
 801a0de:	d104      	bne.n	801a0ea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801a0e0:	4b36      	ldr	r3, [pc, #216]	@ (801a1bc <xTaskIncrementTick+0x15c>)
 801a0e2:	f04f 32ff 	mov.w	r2, #4294967295
 801a0e6:	601a      	str	r2, [r3, #0]
					break;
 801a0e8:	e03f      	b.n	801a16a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801a0ea:	4b31      	ldr	r3, [pc, #196]	@ (801a1b0 <xTaskIncrementTick+0x150>)
 801a0ec:	681b      	ldr	r3, [r3, #0]
 801a0ee:	68db      	ldr	r3, [r3, #12]
 801a0f0:	68db      	ldr	r3, [r3, #12]
 801a0f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801a0f4:	68bb      	ldr	r3, [r7, #8]
 801a0f6:	685b      	ldr	r3, [r3, #4]
 801a0f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801a0fa:	693a      	ldr	r2, [r7, #16]
 801a0fc:	687b      	ldr	r3, [r7, #4]
 801a0fe:	429a      	cmp	r2, r3
 801a100:	d203      	bcs.n	801a10a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801a102:	4a2e      	ldr	r2, [pc, #184]	@ (801a1bc <xTaskIncrementTick+0x15c>)
 801a104:	687b      	ldr	r3, [r7, #4]
 801a106:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801a108:	e02f      	b.n	801a16a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801a10a:	68bb      	ldr	r3, [r7, #8]
 801a10c:	3304      	adds	r3, #4
 801a10e:	4618      	mov	r0, r3
 801a110:	f7fe fac0 	bl	8018694 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801a114:	68bb      	ldr	r3, [r7, #8]
 801a116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a118:	2b00      	cmp	r3, #0
 801a11a:	d004      	beq.n	801a126 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801a11c:	68bb      	ldr	r3, [r7, #8]
 801a11e:	3318      	adds	r3, #24
 801a120:	4618      	mov	r0, r3
 801a122:	f7fe fab7 	bl	8018694 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801a126:	68bb      	ldr	r3, [r7, #8]
 801a128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a12a:	4b25      	ldr	r3, [pc, #148]	@ (801a1c0 <xTaskIncrementTick+0x160>)
 801a12c:	681b      	ldr	r3, [r3, #0]
 801a12e:	429a      	cmp	r2, r3
 801a130:	d903      	bls.n	801a13a <xTaskIncrementTick+0xda>
 801a132:	68bb      	ldr	r3, [r7, #8]
 801a134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a136:	4a22      	ldr	r2, [pc, #136]	@ (801a1c0 <xTaskIncrementTick+0x160>)
 801a138:	6013      	str	r3, [r2, #0]
 801a13a:	68bb      	ldr	r3, [r7, #8]
 801a13c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a13e:	4613      	mov	r3, r2
 801a140:	009b      	lsls	r3, r3, #2
 801a142:	4413      	add	r3, r2
 801a144:	009b      	lsls	r3, r3, #2
 801a146:	4a1f      	ldr	r2, [pc, #124]	@ (801a1c4 <xTaskIncrementTick+0x164>)
 801a148:	441a      	add	r2, r3
 801a14a:	68bb      	ldr	r3, [r7, #8]
 801a14c:	3304      	adds	r3, #4
 801a14e:	4619      	mov	r1, r3
 801a150:	4610      	mov	r0, r2
 801a152:	f7fe fa42 	bl	80185da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801a156:	68bb      	ldr	r3, [r7, #8]
 801a158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a15a:	4b1b      	ldr	r3, [pc, #108]	@ (801a1c8 <xTaskIncrementTick+0x168>)
 801a15c:	681b      	ldr	r3, [r3, #0]
 801a15e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a160:	429a      	cmp	r2, r3
 801a162:	d3b8      	bcc.n	801a0d6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801a164:	2301      	movs	r3, #1
 801a166:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801a168:	e7b5      	b.n	801a0d6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801a16a:	4b17      	ldr	r3, [pc, #92]	@ (801a1c8 <xTaskIncrementTick+0x168>)
 801a16c:	681b      	ldr	r3, [r3, #0]
 801a16e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a170:	4914      	ldr	r1, [pc, #80]	@ (801a1c4 <xTaskIncrementTick+0x164>)
 801a172:	4613      	mov	r3, r2
 801a174:	009b      	lsls	r3, r3, #2
 801a176:	4413      	add	r3, r2
 801a178:	009b      	lsls	r3, r3, #2
 801a17a:	440b      	add	r3, r1
 801a17c:	681b      	ldr	r3, [r3, #0]
 801a17e:	2b01      	cmp	r3, #1
 801a180:	d901      	bls.n	801a186 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 801a182:	2301      	movs	r3, #1
 801a184:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801a186:	4b11      	ldr	r3, [pc, #68]	@ (801a1cc <xTaskIncrementTick+0x16c>)
 801a188:	681b      	ldr	r3, [r3, #0]
 801a18a:	2b00      	cmp	r3, #0
 801a18c:	d007      	beq.n	801a19e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 801a18e:	2301      	movs	r3, #1
 801a190:	617b      	str	r3, [r7, #20]
 801a192:	e004      	b.n	801a19e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801a194:	4b0e      	ldr	r3, [pc, #56]	@ (801a1d0 <xTaskIncrementTick+0x170>)
 801a196:	681b      	ldr	r3, [r3, #0]
 801a198:	3301      	adds	r3, #1
 801a19a:	4a0d      	ldr	r2, [pc, #52]	@ (801a1d0 <xTaskIncrementTick+0x170>)
 801a19c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801a19e:	697b      	ldr	r3, [r7, #20]
}
 801a1a0:	4618      	mov	r0, r3
 801a1a2:	3718      	adds	r7, #24
 801a1a4:	46bd      	mov	sp, r7
 801a1a6:	bd80      	pop	{r7, pc}
 801a1a8:	24052ca0 	.word	0x24052ca0
 801a1ac:	24052c7c 	.word	0x24052c7c
 801a1b0:	24052c30 	.word	0x24052c30
 801a1b4:	24052c34 	.word	0x24052c34
 801a1b8:	24052c90 	.word	0x24052c90
 801a1bc:	24052c98 	.word	0x24052c98
 801a1c0:	24052c80 	.word	0x24052c80
 801a1c4:	240527a8 	.word	0x240527a8
 801a1c8:	240527a4 	.word	0x240527a4
 801a1cc:	24052c8c 	.word	0x24052c8c
 801a1d0:	24052c88 	.word	0x24052c88

0801a1d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801a1d4:	b480      	push	{r7}
 801a1d6:	b085      	sub	sp, #20
 801a1d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801a1da:	4b2b      	ldr	r3, [pc, #172]	@ (801a288 <vTaskSwitchContext+0xb4>)
 801a1dc:	681b      	ldr	r3, [r3, #0]
 801a1de:	2b00      	cmp	r3, #0
 801a1e0:	d003      	beq.n	801a1ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801a1e2:	4b2a      	ldr	r3, [pc, #168]	@ (801a28c <vTaskSwitchContext+0xb8>)
 801a1e4:	2201      	movs	r2, #1
 801a1e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801a1e8:	e047      	b.n	801a27a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 801a1ea:	4b28      	ldr	r3, [pc, #160]	@ (801a28c <vTaskSwitchContext+0xb8>)
 801a1ec:	2200      	movs	r2, #0
 801a1ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801a1f0:	4b27      	ldr	r3, [pc, #156]	@ (801a290 <vTaskSwitchContext+0xbc>)
 801a1f2:	681b      	ldr	r3, [r3, #0]
 801a1f4:	60fb      	str	r3, [r7, #12]
 801a1f6:	e011      	b.n	801a21c <vTaskSwitchContext+0x48>
 801a1f8:	68fb      	ldr	r3, [r7, #12]
 801a1fa:	2b00      	cmp	r3, #0
 801a1fc:	d10b      	bne.n	801a216 <vTaskSwitchContext+0x42>
	__asm volatile
 801a1fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a202:	f383 8811 	msr	BASEPRI, r3
 801a206:	f3bf 8f6f 	isb	sy
 801a20a:	f3bf 8f4f 	dsb	sy
 801a20e:	607b      	str	r3, [r7, #4]
}
 801a210:	bf00      	nop
 801a212:	bf00      	nop
 801a214:	e7fd      	b.n	801a212 <vTaskSwitchContext+0x3e>
 801a216:	68fb      	ldr	r3, [r7, #12]
 801a218:	3b01      	subs	r3, #1
 801a21a:	60fb      	str	r3, [r7, #12]
 801a21c:	491d      	ldr	r1, [pc, #116]	@ (801a294 <vTaskSwitchContext+0xc0>)
 801a21e:	68fa      	ldr	r2, [r7, #12]
 801a220:	4613      	mov	r3, r2
 801a222:	009b      	lsls	r3, r3, #2
 801a224:	4413      	add	r3, r2
 801a226:	009b      	lsls	r3, r3, #2
 801a228:	440b      	add	r3, r1
 801a22a:	681b      	ldr	r3, [r3, #0]
 801a22c:	2b00      	cmp	r3, #0
 801a22e:	d0e3      	beq.n	801a1f8 <vTaskSwitchContext+0x24>
 801a230:	68fa      	ldr	r2, [r7, #12]
 801a232:	4613      	mov	r3, r2
 801a234:	009b      	lsls	r3, r3, #2
 801a236:	4413      	add	r3, r2
 801a238:	009b      	lsls	r3, r3, #2
 801a23a:	4a16      	ldr	r2, [pc, #88]	@ (801a294 <vTaskSwitchContext+0xc0>)
 801a23c:	4413      	add	r3, r2
 801a23e:	60bb      	str	r3, [r7, #8]
 801a240:	68bb      	ldr	r3, [r7, #8]
 801a242:	685b      	ldr	r3, [r3, #4]
 801a244:	685a      	ldr	r2, [r3, #4]
 801a246:	68bb      	ldr	r3, [r7, #8]
 801a248:	605a      	str	r2, [r3, #4]
 801a24a:	68bb      	ldr	r3, [r7, #8]
 801a24c:	685a      	ldr	r2, [r3, #4]
 801a24e:	68bb      	ldr	r3, [r7, #8]
 801a250:	3308      	adds	r3, #8
 801a252:	429a      	cmp	r2, r3
 801a254:	d104      	bne.n	801a260 <vTaskSwitchContext+0x8c>
 801a256:	68bb      	ldr	r3, [r7, #8]
 801a258:	685b      	ldr	r3, [r3, #4]
 801a25a:	685a      	ldr	r2, [r3, #4]
 801a25c:	68bb      	ldr	r3, [r7, #8]
 801a25e:	605a      	str	r2, [r3, #4]
 801a260:	68bb      	ldr	r3, [r7, #8]
 801a262:	685b      	ldr	r3, [r3, #4]
 801a264:	68db      	ldr	r3, [r3, #12]
 801a266:	4a0c      	ldr	r2, [pc, #48]	@ (801a298 <vTaskSwitchContext+0xc4>)
 801a268:	6013      	str	r3, [r2, #0]
 801a26a:	4a09      	ldr	r2, [pc, #36]	@ (801a290 <vTaskSwitchContext+0xbc>)
 801a26c:	68fb      	ldr	r3, [r7, #12]
 801a26e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801a270:	4b09      	ldr	r3, [pc, #36]	@ (801a298 <vTaskSwitchContext+0xc4>)
 801a272:	681b      	ldr	r3, [r3, #0]
 801a274:	3354      	adds	r3, #84	@ 0x54
 801a276:	4a09      	ldr	r2, [pc, #36]	@ (801a29c <vTaskSwitchContext+0xc8>)
 801a278:	6013      	str	r3, [r2, #0]
}
 801a27a:	bf00      	nop
 801a27c:	3714      	adds	r7, #20
 801a27e:	46bd      	mov	sp, r7
 801a280:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a284:	4770      	bx	lr
 801a286:	bf00      	nop
 801a288:	24052ca0 	.word	0x24052ca0
 801a28c:	24052c8c 	.word	0x24052c8c
 801a290:	24052c80 	.word	0x24052c80
 801a294:	240527a8 	.word	0x240527a8
 801a298:	240527a4 	.word	0x240527a4
 801a29c:	240000d8 	.word	0x240000d8

0801a2a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801a2a0:	b580      	push	{r7, lr}
 801a2a2:	b084      	sub	sp, #16
 801a2a4:	af00      	add	r7, sp, #0
 801a2a6:	6078      	str	r0, [r7, #4]
 801a2a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801a2aa:	687b      	ldr	r3, [r7, #4]
 801a2ac:	2b00      	cmp	r3, #0
 801a2ae:	d10b      	bne.n	801a2c8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 801a2b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a2b4:	f383 8811 	msr	BASEPRI, r3
 801a2b8:	f3bf 8f6f 	isb	sy
 801a2bc:	f3bf 8f4f 	dsb	sy
 801a2c0:	60fb      	str	r3, [r7, #12]
}
 801a2c2:	bf00      	nop
 801a2c4:	bf00      	nop
 801a2c6:	e7fd      	b.n	801a2c4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801a2c8:	4b07      	ldr	r3, [pc, #28]	@ (801a2e8 <vTaskPlaceOnEventList+0x48>)
 801a2ca:	681b      	ldr	r3, [r3, #0]
 801a2cc:	3318      	adds	r3, #24
 801a2ce:	4619      	mov	r1, r3
 801a2d0:	6878      	ldr	r0, [r7, #4]
 801a2d2:	f7fe f9a6 	bl	8018622 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801a2d6:	2101      	movs	r1, #1
 801a2d8:	6838      	ldr	r0, [r7, #0]
 801a2da:	f000 fd2b 	bl	801ad34 <prvAddCurrentTaskToDelayedList>
}
 801a2de:	bf00      	nop
 801a2e0:	3710      	adds	r7, #16
 801a2e2:	46bd      	mov	sp, r7
 801a2e4:	bd80      	pop	{r7, pc}
 801a2e6:	bf00      	nop
 801a2e8:	240527a4 	.word	0x240527a4

0801a2ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801a2ec:	b580      	push	{r7, lr}
 801a2ee:	b086      	sub	sp, #24
 801a2f0:	af00      	add	r7, sp, #0
 801a2f2:	60f8      	str	r0, [r7, #12]
 801a2f4:	60b9      	str	r1, [r7, #8]
 801a2f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801a2f8:	68fb      	ldr	r3, [r7, #12]
 801a2fa:	2b00      	cmp	r3, #0
 801a2fc:	d10b      	bne.n	801a316 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 801a2fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a302:	f383 8811 	msr	BASEPRI, r3
 801a306:	f3bf 8f6f 	isb	sy
 801a30a:	f3bf 8f4f 	dsb	sy
 801a30e:	617b      	str	r3, [r7, #20]
}
 801a310:	bf00      	nop
 801a312:	bf00      	nop
 801a314:	e7fd      	b.n	801a312 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801a316:	4b0a      	ldr	r3, [pc, #40]	@ (801a340 <vTaskPlaceOnEventListRestricted+0x54>)
 801a318:	681b      	ldr	r3, [r3, #0]
 801a31a:	3318      	adds	r3, #24
 801a31c:	4619      	mov	r1, r3
 801a31e:	68f8      	ldr	r0, [r7, #12]
 801a320:	f7fe f95b 	bl	80185da <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801a324:	687b      	ldr	r3, [r7, #4]
 801a326:	2b00      	cmp	r3, #0
 801a328:	d002      	beq.n	801a330 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 801a32a:	f04f 33ff 	mov.w	r3, #4294967295
 801a32e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801a330:	6879      	ldr	r1, [r7, #4]
 801a332:	68b8      	ldr	r0, [r7, #8]
 801a334:	f000 fcfe 	bl	801ad34 <prvAddCurrentTaskToDelayedList>
	}
 801a338:	bf00      	nop
 801a33a:	3718      	adds	r7, #24
 801a33c:	46bd      	mov	sp, r7
 801a33e:	bd80      	pop	{r7, pc}
 801a340:	240527a4 	.word	0x240527a4

0801a344 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801a344:	b580      	push	{r7, lr}
 801a346:	b086      	sub	sp, #24
 801a348:	af00      	add	r7, sp, #0
 801a34a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801a34c:	687b      	ldr	r3, [r7, #4]
 801a34e:	68db      	ldr	r3, [r3, #12]
 801a350:	68db      	ldr	r3, [r3, #12]
 801a352:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801a354:	693b      	ldr	r3, [r7, #16]
 801a356:	2b00      	cmp	r3, #0
 801a358:	d10b      	bne.n	801a372 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801a35a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a35e:	f383 8811 	msr	BASEPRI, r3
 801a362:	f3bf 8f6f 	isb	sy
 801a366:	f3bf 8f4f 	dsb	sy
 801a36a:	60fb      	str	r3, [r7, #12]
}
 801a36c:	bf00      	nop
 801a36e:	bf00      	nop
 801a370:	e7fd      	b.n	801a36e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801a372:	693b      	ldr	r3, [r7, #16]
 801a374:	3318      	adds	r3, #24
 801a376:	4618      	mov	r0, r3
 801a378:	f7fe f98c 	bl	8018694 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801a37c:	4b1d      	ldr	r3, [pc, #116]	@ (801a3f4 <xTaskRemoveFromEventList+0xb0>)
 801a37e:	681b      	ldr	r3, [r3, #0]
 801a380:	2b00      	cmp	r3, #0
 801a382:	d11d      	bne.n	801a3c0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801a384:	693b      	ldr	r3, [r7, #16]
 801a386:	3304      	adds	r3, #4
 801a388:	4618      	mov	r0, r3
 801a38a:	f7fe f983 	bl	8018694 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801a38e:	693b      	ldr	r3, [r7, #16]
 801a390:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a392:	4b19      	ldr	r3, [pc, #100]	@ (801a3f8 <xTaskRemoveFromEventList+0xb4>)
 801a394:	681b      	ldr	r3, [r3, #0]
 801a396:	429a      	cmp	r2, r3
 801a398:	d903      	bls.n	801a3a2 <xTaskRemoveFromEventList+0x5e>
 801a39a:	693b      	ldr	r3, [r7, #16]
 801a39c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a39e:	4a16      	ldr	r2, [pc, #88]	@ (801a3f8 <xTaskRemoveFromEventList+0xb4>)
 801a3a0:	6013      	str	r3, [r2, #0]
 801a3a2:	693b      	ldr	r3, [r7, #16]
 801a3a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a3a6:	4613      	mov	r3, r2
 801a3a8:	009b      	lsls	r3, r3, #2
 801a3aa:	4413      	add	r3, r2
 801a3ac:	009b      	lsls	r3, r3, #2
 801a3ae:	4a13      	ldr	r2, [pc, #76]	@ (801a3fc <xTaskRemoveFromEventList+0xb8>)
 801a3b0:	441a      	add	r2, r3
 801a3b2:	693b      	ldr	r3, [r7, #16]
 801a3b4:	3304      	adds	r3, #4
 801a3b6:	4619      	mov	r1, r3
 801a3b8:	4610      	mov	r0, r2
 801a3ba:	f7fe f90e 	bl	80185da <vListInsertEnd>
 801a3be:	e005      	b.n	801a3cc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801a3c0:	693b      	ldr	r3, [r7, #16]
 801a3c2:	3318      	adds	r3, #24
 801a3c4:	4619      	mov	r1, r3
 801a3c6:	480e      	ldr	r0, [pc, #56]	@ (801a400 <xTaskRemoveFromEventList+0xbc>)
 801a3c8:	f7fe f907 	bl	80185da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801a3cc:	693b      	ldr	r3, [r7, #16]
 801a3ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a3d0:	4b0c      	ldr	r3, [pc, #48]	@ (801a404 <xTaskRemoveFromEventList+0xc0>)
 801a3d2:	681b      	ldr	r3, [r3, #0]
 801a3d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a3d6:	429a      	cmp	r2, r3
 801a3d8:	d905      	bls.n	801a3e6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801a3da:	2301      	movs	r3, #1
 801a3dc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801a3de:	4b0a      	ldr	r3, [pc, #40]	@ (801a408 <xTaskRemoveFromEventList+0xc4>)
 801a3e0:	2201      	movs	r2, #1
 801a3e2:	601a      	str	r2, [r3, #0]
 801a3e4:	e001      	b.n	801a3ea <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801a3e6:	2300      	movs	r3, #0
 801a3e8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801a3ea:	697b      	ldr	r3, [r7, #20]
}
 801a3ec:	4618      	mov	r0, r3
 801a3ee:	3718      	adds	r7, #24
 801a3f0:	46bd      	mov	sp, r7
 801a3f2:	bd80      	pop	{r7, pc}
 801a3f4:	24052ca0 	.word	0x24052ca0
 801a3f8:	24052c80 	.word	0x24052c80
 801a3fc:	240527a8 	.word	0x240527a8
 801a400:	24052c38 	.word	0x24052c38
 801a404:	240527a4 	.word	0x240527a4
 801a408:	24052c8c 	.word	0x24052c8c

0801a40c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801a40c:	b480      	push	{r7}
 801a40e:	b083      	sub	sp, #12
 801a410:	af00      	add	r7, sp, #0
 801a412:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801a414:	4b06      	ldr	r3, [pc, #24]	@ (801a430 <vTaskInternalSetTimeOutState+0x24>)
 801a416:	681a      	ldr	r2, [r3, #0]
 801a418:	687b      	ldr	r3, [r7, #4]
 801a41a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801a41c:	4b05      	ldr	r3, [pc, #20]	@ (801a434 <vTaskInternalSetTimeOutState+0x28>)
 801a41e:	681a      	ldr	r2, [r3, #0]
 801a420:	687b      	ldr	r3, [r7, #4]
 801a422:	605a      	str	r2, [r3, #4]
}
 801a424:	bf00      	nop
 801a426:	370c      	adds	r7, #12
 801a428:	46bd      	mov	sp, r7
 801a42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a42e:	4770      	bx	lr
 801a430:	24052c90 	.word	0x24052c90
 801a434:	24052c7c 	.word	0x24052c7c

0801a438 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801a438:	b580      	push	{r7, lr}
 801a43a:	b088      	sub	sp, #32
 801a43c:	af00      	add	r7, sp, #0
 801a43e:	6078      	str	r0, [r7, #4]
 801a440:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801a442:	687b      	ldr	r3, [r7, #4]
 801a444:	2b00      	cmp	r3, #0
 801a446:	d10b      	bne.n	801a460 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801a448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a44c:	f383 8811 	msr	BASEPRI, r3
 801a450:	f3bf 8f6f 	isb	sy
 801a454:	f3bf 8f4f 	dsb	sy
 801a458:	613b      	str	r3, [r7, #16]
}
 801a45a:	bf00      	nop
 801a45c:	bf00      	nop
 801a45e:	e7fd      	b.n	801a45c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801a460:	683b      	ldr	r3, [r7, #0]
 801a462:	2b00      	cmp	r3, #0
 801a464:	d10b      	bne.n	801a47e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801a466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a46a:	f383 8811 	msr	BASEPRI, r3
 801a46e:	f3bf 8f6f 	isb	sy
 801a472:	f3bf 8f4f 	dsb	sy
 801a476:	60fb      	str	r3, [r7, #12]
}
 801a478:	bf00      	nop
 801a47a:	bf00      	nop
 801a47c:	e7fd      	b.n	801a47a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 801a47e:	f7fe fa63 	bl	8018948 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801a482:	4b1d      	ldr	r3, [pc, #116]	@ (801a4f8 <xTaskCheckForTimeOut+0xc0>)
 801a484:	681b      	ldr	r3, [r3, #0]
 801a486:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801a488:	687b      	ldr	r3, [r7, #4]
 801a48a:	685b      	ldr	r3, [r3, #4]
 801a48c:	69ba      	ldr	r2, [r7, #24]
 801a48e:	1ad3      	subs	r3, r2, r3
 801a490:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801a492:	683b      	ldr	r3, [r7, #0]
 801a494:	681b      	ldr	r3, [r3, #0]
 801a496:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a49a:	d102      	bne.n	801a4a2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801a49c:	2300      	movs	r3, #0
 801a49e:	61fb      	str	r3, [r7, #28]
 801a4a0:	e023      	b.n	801a4ea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801a4a2:	687b      	ldr	r3, [r7, #4]
 801a4a4:	681a      	ldr	r2, [r3, #0]
 801a4a6:	4b15      	ldr	r3, [pc, #84]	@ (801a4fc <xTaskCheckForTimeOut+0xc4>)
 801a4a8:	681b      	ldr	r3, [r3, #0]
 801a4aa:	429a      	cmp	r2, r3
 801a4ac:	d007      	beq.n	801a4be <xTaskCheckForTimeOut+0x86>
 801a4ae:	687b      	ldr	r3, [r7, #4]
 801a4b0:	685b      	ldr	r3, [r3, #4]
 801a4b2:	69ba      	ldr	r2, [r7, #24]
 801a4b4:	429a      	cmp	r2, r3
 801a4b6:	d302      	bcc.n	801a4be <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801a4b8:	2301      	movs	r3, #1
 801a4ba:	61fb      	str	r3, [r7, #28]
 801a4bc:	e015      	b.n	801a4ea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801a4be:	683b      	ldr	r3, [r7, #0]
 801a4c0:	681b      	ldr	r3, [r3, #0]
 801a4c2:	697a      	ldr	r2, [r7, #20]
 801a4c4:	429a      	cmp	r2, r3
 801a4c6:	d20b      	bcs.n	801a4e0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801a4c8:	683b      	ldr	r3, [r7, #0]
 801a4ca:	681a      	ldr	r2, [r3, #0]
 801a4cc:	697b      	ldr	r3, [r7, #20]
 801a4ce:	1ad2      	subs	r2, r2, r3
 801a4d0:	683b      	ldr	r3, [r7, #0]
 801a4d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801a4d4:	6878      	ldr	r0, [r7, #4]
 801a4d6:	f7ff ff99 	bl	801a40c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801a4da:	2300      	movs	r3, #0
 801a4dc:	61fb      	str	r3, [r7, #28]
 801a4de:	e004      	b.n	801a4ea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 801a4e0:	683b      	ldr	r3, [r7, #0]
 801a4e2:	2200      	movs	r2, #0
 801a4e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801a4e6:	2301      	movs	r3, #1
 801a4e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801a4ea:	f7fe fa5f 	bl	80189ac <vPortExitCritical>

	return xReturn;
 801a4ee:	69fb      	ldr	r3, [r7, #28]
}
 801a4f0:	4618      	mov	r0, r3
 801a4f2:	3720      	adds	r7, #32
 801a4f4:	46bd      	mov	sp, r7
 801a4f6:	bd80      	pop	{r7, pc}
 801a4f8:	24052c7c 	.word	0x24052c7c
 801a4fc:	24052c90 	.word	0x24052c90

0801a500 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801a500:	b480      	push	{r7}
 801a502:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801a504:	4b03      	ldr	r3, [pc, #12]	@ (801a514 <vTaskMissedYield+0x14>)
 801a506:	2201      	movs	r2, #1
 801a508:	601a      	str	r2, [r3, #0]
}
 801a50a:	bf00      	nop
 801a50c:	46bd      	mov	sp, r7
 801a50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a512:	4770      	bx	lr
 801a514:	24052c8c 	.word	0x24052c8c

0801a518 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801a518:	b580      	push	{r7, lr}
 801a51a:	b082      	sub	sp, #8
 801a51c:	af00      	add	r7, sp, #0
 801a51e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801a520:	f000 f852 	bl	801a5c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801a524:	4b06      	ldr	r3, [pc, #24]	@ (801a540 <prvIdleTask+0x28>)
 801a526:	681b      	ldr	r3, [r3, #0]
 801a528:	2b01      	cmp	r3, #1
 801a52a:	d9f9      	bls.n	801a520 <prvIdleTask+0x8>
			{
				taskYIELD();
 801a52c:	4b05      	ldr	r3, [pc, #20]	@ (801a544 <prvIdleTask+0x2c>)
 801a52e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801a532:	601a      	str	r2, [r3, #0]
 801a534:	f3bf 8f4f 	dsb	sy
 801a538:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801a53c:	e7f0      	b.n	801a520 <prvIdleTask+0x8>
 801a53e:	bf00      	nop
 801a540:	240527a8 	.word	0x240527a8
 801a544:	e000ed04 	.word	0xe000ed04

0801a548 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801a548:	b580      	push	{r7, lr}
 801a54a:	b082      	sub	sp, #8
 801a54c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801a54e:	2300      	movs	r3, #0
 801a550:	607b      	str	r3, [r7, #4]
 801a552:	e00c      	b.n	801a56e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801a554:	687a      	ldr	r2, [r7, #4]
 801a556:	4613      	mov	r3, r2
 801a558:	009b      	lsls	r3, r3, #2
 801a55a:	4413      	add	r3, r2
 801a55c:	009b      	lsls	r3, r3, #2
 801a55e:	4a12      	ldr	r2, [pc, #72]	@ (801a5a8 <prvInitialiseTaskLists+0x60>)
 801a560:	4413      	add	r3, r2
 801a562:	4618      	mov	r0, r3
 801a564:	f7fe f80c 	bl	8018580 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801a568:	687b      	ldr	r3, [r7, #4]
 801a56a:	3301      	adds	r3, #1
 801a56c:	607b      	str	r3, [r7, #4]
 801a56e:	687b      	ldr	r3, [r7, #4]
 801a570:	2b37      	cmp	r3, #55	@ 0x37
 801a572:	d9ef      	bls.n	801a554 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801a574:	480d      	ldr	r0, [pc, #52]	@ (801a5ac <prvInitialiseTaskLists+0x64>)
 801a576:	f7fe f803 	bl	8018580 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801a57a:	480d      	ldr	r0, [pc, #52]	@ (801a5b0 <prvInitialiseTaskLists+0x68>)
 801a57c:	f7fe f800 	bl	8018580 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801a580:	480c      	ldr	r0, [pc, #48]	@ (801a5b4 <prvInitialiseTaskLists+0x6c>)
 801a582:	f7fd fffd 	bl	8018580 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801a586:	480c      	ldr	r0, [pc, #48]	@ (801a5b8 <prvInitialiseTaskLists+0x70>)
 801a588:	f7fd fffa 	bl	8018580 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801a58c:	480b      	ldr	r0, [pc, #44]	@ (801a5bc <prvInitialiseTaskLists+0x74>)
 801a58e:	f7fd fff7 	bl	8018580 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801a592:	4b0b      	ldr	r3, [pc, #44]	@ (801a5c0 <prvInitialiseTaskLists+0x78>)
 801a594:	4a05      	ldr	r2, [pc, #20]	@ (801a5ac <prvInitialiseTaskLists+0x64>)
 801a596:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801a598:	4b0a      	ldr	r3, [pc, #40]	@ (801a5c4 <prvInitialiseTaskLists+0x7c>)
 801a59a:	4a05      	ldr	r2, [pc, #20]	@ (801a5b0 <prvInitialiseTaskLists+0x68>)
 801a59c:	601a      	str	r2, [r3, #0]
}
 801a59e:	bf00      	nop
 801a5a0:	3708      	adds	r7, #8
 801a5a2:	46bd      	mov	sp, r7
 801a5a4:	bd80      	pop	{r7, pc}
 801a5a6:	bf00      	nop
 801a5a8:	240527a8 	.word	0x240527a8
 801a5ac:	24052c08 	.word	0x24052c08
 801a5b0:	24052c1c 	.word	0x24052c1c
 801a5b4:	24052c38 	.word	0x24052c38
 801a5b8:	24052c4c 	.word	0x24052c4c
 801a5bc:	24052c64 	.word	0x24052c64
 801a5c0:	24052c30 	.word	0x24052c30
 801a5c4:	24052c34 	.word	0x24052c34

0801a5c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801a5c8:	b580      	push	{r7, lr}
 801a5ca:	b082      	sub	sp, #8
 801a5cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801a5ce:	e019      	b.n	801a604 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801a5d0:	f7fe f9ba 	bl	8018948 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801a5d4:	4b10      	ldr	r3, [pc, #64]	@ (801a618 <prvCheckTasksWaitingTermination+0x50>)
 801a5d6:	68db      	ldr	r3, [r3, #12]
 801a5d8:	68db      	ldr	r3, [r3, #12]
 801a5da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801a5dc:	687b      	ldr	r3, [r7, #4]
 801a5de:	3304      	adds	r3, #4
 801a5e0:	4618      	mov	r0, r3
 801a5e2:	f7fe f857 	bl	8018694 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801a5e6:	4b0d      	ldr	r3, [pc, #52]	@ (801a61c <prvCheckTasksWaitingTermination+0x54>)
 801a5e8:	681b      	ldr	r3, [r3, #0]
 801a5ea:	3b01      	subs	r3, #1
 801a5ec:	4a0b      	ldr	r2, [pc, #44]	@ (801a61c <prvCheckTasksWaitingTermination+0x54>)
 801a5ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801a5f0:	4b0b      	ldr	r3, [pc, #44]	@ (801a620 <prvCheckTasksWaitingTermination+0x58>)
 801a5f2:	681b      	ldr	r3, [r3, #0]
 801a5f4:	3b01      	subs	r3, #1
 801a5f6:	4a0a      	ldr	r2, [pc, #40]	@ (801a620 <prvCheckTasksWaitingTermination+0x58>)
 801a5f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801a5fa:	f7fe f9d7 	bl	80189ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801a5fe:	6878      	ldr	r0, [r7, #4]
 801a600:	f000 f810 	bl	801a624 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801a604:	4b06      	ldr	r3, [pc, #24]	@ (801a620 <prvCheckTasksWaitingTermination+0x58>)
 801a606:	681b      	ldr	r3, [r3, #0]
 801a608:	2b00      	cmp	r3, #0
 801a60a:	d1e1      	bne.n	801a5d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801a60c:	bf00      	nop
 801a60e:	bf00      	nop
 801a610:	3708      	adds	r7, #8
 801a612:	46bd      	mov	sp, r7
 801a614:	bd80      	pop	{r7, pc}
 801a616:	bf00      	nop
 801a618:	24052c4c 	.word	0x24052c4c
 801a61c:	24052c78 	.word	0x24052c78
 801a620:	24052c60 	.word	0x24052c60

0801a624 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 801a624:	b580      	push	{r7, lr}
 801a626:	b084      	sub	sp, #16
 801a628:	af00      	add	r7, sp, #0
 801a62a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 801a62c:	687b      	ldr	r3, [r7, #4]
 801a62e:	3354      	adds	r3, #84	@ 0x54
 801a630:	4618      	mov	r0, r3
 801a632:	f001 fd4d 	bl	801c0d0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801a636:	687b      	ldr	r3, [r7, #4]
 801a638:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801a63c:	2b00      	cmp	r3, #0
 801a63e:	d108      	bne.n	801a652 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801a640:	687b      	ldr	r3, [r7, #4]
 801a642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801a644:	4618      	mov	r0, r3
 801a646:	f7fd fe7b 	bl	8018340 <vPortFree>
				vPortFree( pxTCB );
 801a64a:	6878      	ldr	r0, [r7, #4]
 801a64c:	f7fd fe78 	bl	8018340 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801a650:	e019      	b.n	801a686 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801a652:	687b      	ldr	r3, [r7, #4]
 801a654:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801a658:	2b01      	cmp	r3, #1
 801a65a:	d103      	bne.n	801a664 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 801a65c:	6878      	ldr	r0, [r7, #4]
 801a65e:	f7fd fe6f 	bl	8018340 <vPortFree>
	}
 801a662:	e010      	b.n	801a686 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801a664:	687b      	ldr	r3, [r7, #4]
 801a666:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801a66a:	2b02      	cmp	r3, #2
 801a66c:	d00b      	beq.n	801a686 <prvDeleteTCB+0x62>
	__asm volatile
 801a66e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a672:	f383 8811 	msr	BASEPRI, r3
 801a676:	f3bf 8f6f 	isb	sy
 801a67a:	f3bf 8f4f 	dsb	sy
 801a67e:	60fb      	str	r3, [r7, #12]
}
 801a680:	bf00      	nop
 801a682:	bf00      	nop
 801a684:	e7fd      	b.n	801a682 <prvDeleteTCB+0x5e>
	}
 801a686:	bf00      	nop
 801a688:	3710      	adds	r7, #16
 801a68a:	46bd      	mov	sp, r7
 801a68c:	bd80      	pop	{r7, pc}
	...

0801a690 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801a690:	b480      	push	{r7}
 801a692:	b083      	sub	sp, #12
 801a694:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801a696:	4b0c      	ldr	r3, [pc, #48]	@ (801a6c8 <prvResetNextTaskUnblockTime+0x38>)
 801a698:	681b      	ldr	r3, [r3, #0]
 801a69a:	681b      	ldr	r3, [r3, #0]
 801a69c:	2b00      	cmp	r3, #0
 801a69e:	d104      	bne.n	801a6aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801a6a0:	4b0a      	ldr	r3, [pc, #40]	@ (801a6cc <prvResetNextTaskUnblockTime+0x3c>)
 801a6a2:	f04f 32ff 	mov.w	r2, #4294967295
 801a6a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801a6a8:	e008      	b.n	801a6bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801a6aa:	4b07      	ldr	r3, [pc, #28]	@ (801a6c8 <prvResetNextTaskUnblockTime+0x38>)
 801a6ac:	681b      	ldr	r3, [r3, #0]
 801a6ae:	68db      	ldr	r3, [r3, #12]
 801a6b0:	68db      	ldr	r3, [r3, #12]
 801a6b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801a6b4:	687b      	ldr	r3, [r7, #4]
 801a6b6:	685b      	ldr	r3, [r3, #4]
 801a6b8:	4a04      	ldr	r2, [pc, #16]	@ (801a6cc <prvResetNextTaskUnblockTime+0x3c>)
 801a6ba:	6013      	str	r3, [r2, #0]
}
 801a6bc:	bf00      	nop
 801a6be:	370c      	adds	r7, #12
 801a6c0:	46bd      	mov	sp, r7
 801a6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a6c6:	4770      	bx	lr
 801a6c8:	24052c30 	.word	0x24052c30
 801a6cc:	24052c98 	.word	0x24052c98

0801a6d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801a6d0:	b480      	push	{r7}
 801a6d2:	b083      	sub	sp, #12
 801a6d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801a6d6:	4b0b      	ldr	r3, [pc, #44]	@ (801a704 <xTaskGetSchedulerState+0x34>)
 801a6d8:	681b      	ldr	r3, [r3, #0]
 801a6da:	2b00      	cmp	r3, #0
 801a6dc:	d102      	bne.n	801a6e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801a6de:	2301      	movs	r3, #1
 801a6e0:	607b      	str	r3, [r7, #4]
 801a6e2:	e008      	b.n	801a6f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801a6e4:	4b08      	ldr	r3, [pc, #32]	@ (801a708 <xTaskGetSchedulerState+0x38>)
 801a6e6:	681b      	ldr	r3, [r3, #0]
 801a6e8:	2b00      	cmp	r3, #0
 801a6ea:	d102      	bne.n	801a6f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801a6ec:	2302      	movs	r3, #2
 801a6ee:	607b      	str	r3, [r7, #4]
 801a6f0:	e001      	b.n	801a6f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801a6f2:	2300      	movs	r3, #0
 801a6f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801a6f6:	687b      	ldr	r3, [r7, #4]
	}
 801a6f8:	4618      	mov	r0, r3
 801a6fa:	370c      	adds	r7, #12
 801a6fc:	46bd      	mov	sp, r7
 801a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a702:	4770      	bx	lr
 801a704:	24052c84 	.word	0x24052c84
 801a708:	24052ca0 	.word	0x24052ca0

0801a70c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801a70c:	b580      	push	{r7, lr}
 801a70e:	b084      	sub	sp, #16
 801a710:	af00      	add	r7, sp, #0
 801a712:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801a714:	687b      	ldr	r3, [r7, #4]
 801a716:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801a718:	2300      	movs	r3, #0
 801a71a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801a71c:	687b      	ldr	r3, [r7, #4]
 801a71e:	2b00      	cmp	r3, #0
 801a720:	d051      	beq.n	801a7c6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801a722:	68bb      	ldr	r3, [r7, #8]
 801a724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a726:	4b2a      	ldr	r3, [pc, #168]	@ (801a7d0 <xTaskPriorityInherit+0xc4>)
 801a728:	681b      	ldr	r3, [r3, #0]
 801a72a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a72c:	429a      	cmp	r2, r3
 801a72e:	d241      	bcs.n	801a7b4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801a730:	68bb      	ldr	r3, [r7, #8]
 801a732:	699b      	ldr	r3, [r3, #24]
 801a734:	2b00      	cmp	r3, #0
 801a736:	db06      	blt.n	801a746 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801a738:	4b25      	ldr	r3, [pc, #148]	@ (801a7d0 <xTaskPriorityInherit+0xc4>)
 801a73a:	681b      	ldr	r3, [r3, #0]
 801a73c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a73e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801a742:	68bb      	ldr	r3, [r7, #8]
 801a744:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801a746:	68bb      	ldr	r3, [r7, #8]
 801a748:	6959      	ldr	r1, [r3, #20]
 801a74a:	68bb      	ldr	r3, [r7, #8]
 801a74c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a74e:	4613      	mov	r3, r2
 801a750:	009b      	lsls	r3, r3, #2
 801a752:	4413      	add	r3, r2
 801a754:	009b      	lsls	r3, r3, #2
 801a756:	4a1f      	ldr	r2, [pc, #124]	@ (801a7d4 <xTaskPriorityInherit+0xc8>)
 801a758:	4413      	add	r3, r2
 801a75a:	4299      	cmp	r1, r3
 801a75c:	d122      	bne.n	801a7a4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801a75e:	68bb      	ldr	r3, [r7, #8]
 801a760:	3304      	adds	r3, #4
 801a762:	4618      	mov	r0, r3
 801a764:	f7fd ff96 	bl	8018694 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801a768:	4b19      	ldr	r3, [pc, #100]	@ (801a7d0 <xTaskPriorityInherit+0xc4>)
 801a76a:	681b      	ldr	r3, [r3, #0]
 801a76c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a76e:	68bb      	ldr	r3, [r7, #8]
 801a770:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801a772:	68bb      	ldr	r3, [r7, #8]
 801a774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a776:	4b18      	ldr	r3, [pc, #96]	@ (801a7d8 <xTaskPriorityInherit+0xcc>)
 801a778:	681b      	ldr	r3, [r3, #0]
 801a77a:	429a      	cmp	r2, r3
 801a77c:	d903      	bls.n	801a786 <xTaskPriorityInherit+0x7a>
 801a77e:	68bb      	ldr	r3, [r7, #8]
 801a780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a782:	4a15      	ldr	r2, [pc, #84]	@ (801a7d8 <xTaskPriorityInherit+0xcc>)
 801a784:	6013      	str	r3, [r2, #0]
 801a786:	68bb      	ldr	r3, [r7, #8]
 801a788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a78a:	4613      	mov	r3, r2
 801a78c:	009b      	lsls	r3, r3, #2
 801a78e:	4413      	add	r3, r2
 801a790:	009b      	lsls	r3, r3, #2
 801a792:	4a10      	ldr	r2, [pc, #64]	@ (801a7d4 <xTaskPriorityInherit+0xc8>)
 801a794:	441a      	add	r2, r3
 801a796:	68bb      	ldr	r3, [r7, #8]
 801a798:	3304      	adds	r3, #4
 801a79a:	4619      	mov	r1, r3
 801a79c:	4610      	mov	r0, r2
 801a79e:	f7fd ff1c 	bl	80185da <vListInsertEnd>
 801a7a2:	e004      	b.n	801a7ae <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801a7a4:	4b0a      	ldr	r3, [pc, #40]	@ (801a7d0 <xTaskPriorityInherit+0xc4>)
 801a7a6:	681b      	ldr	r3, [r3, #0]
 801a7a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a7aa:	68bb      	ldr	r3, [r7, #8]
 801a7ac:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801a7ae:	2301      	movs	r3, #1
 801a7b0:	60fb      	str	r3, [r7, #12]
 801a7b2:	e008      	b.n	801a7c6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801a7b4:	68bb      	ldr	r3, [r7, #8]
 801a7b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801a7b8:	4b05      	ldr	r3, [pc, #20]	@ (801a7d0 <xTaskPriorityInherit+0xc4>)
 801a7ba:	681b      	ldr	r3, [r3, #0]
 801a7bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a7be:	429a      	cmp	r2, r3
 801a7c0:	d201      	bcs.n	801a7c6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801a7c2:	2301      	movs	r3, #1
 801a7c4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801a7c6:	68fb      	ldr	r3, [r7, #12]
	}
 801a7c8:	4618      	mov	r0, r3
 801a7ca:	3710      	adds	r7, #16
 801a7cc:	46bd      	mov	sp, r7
 801a7ce:	bd80      	pop	{r7, pc}
 801a7d0:	240527a4 	.word	0x240527a4
 801a7d4:	240527a8 	.word	0x240527a8
 801a7d8:	24052c80 	.word	0x24052c80

0801a7dc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801a7dc:	b580      	push	{r7, lr}
 801a7de:	b086      	sub	sp, #24
 801a7e0:	af00      	add	r7, sp, #0
 801a7e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801a7e4:	687b      	ldr	r3, [r7, #4]
 801a7e6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801a7e8:	2300      	movs	r3, #0
 801a7ea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801a7ec:	687b      	ldr	r3, [r7, #4]
 801a7ee:	2b00      	cmp	r3, #0
 801a7f0:	d058      	beq.n	801a8a4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801a7f2:	4b2f      	ldr	r3, [pc, #188]	@ (801a8b0 <xTaskPriorityDisinherit+0xd4>)
 801a7f4:	681b      	ldr	r3, [r3, #0]
 801a7f6:	693a      	ldr	r2, [r7, #16]
 801a7f8:	429a      	cmp	r2, r3
 801a7fa:	d00b      	beq.n	801a814 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 801a7fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a800:	f383 8811 	msr	BASEPRI, r3
 801a804:	f3bf 8f6f 	isb	sy
 801a808:	f3bf 8f4f 	dsb	sy
 801a80c:	60fb      	str	r3, [r7, #12]
}
 801a80e:	bf00      	nop
 801a810:	bf00      	nop
 801a812:	e7fd      	b.n	801a810 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801a814:	693b      	ldr	r3, [r7, #16]
 801a816:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a818:	2b00      	cmp	r3, #0
 801a81a:	d10b      	bne.n	801a834 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 801a81c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a820:	f383 8811 	msr	BASEPRI, r3
 801a824:	f3bf 8f6f 	isb	sy
 801a828:	f3bf 8f4f 	dsb	sy
 801a82c:	60bb      	str	r3, [r7, #8]
}
 801a82e:	bf00      	nop
 801a830:	bf00      	nop
 801a832:	e7fd      	b.n	801a830 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801a834:	693b      	ldr	r3, [r7, #16]
 801a836:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a838:	1e5a      	subs	r2, r3, #1
 801a83a:	693b      	ldr	r3, [r7, #16]
 801a83c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801a83e:	693b      	ldr	r3, [r7, #16]
 801a840:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a842:	693b      	ldr	r3, [r7, #16]
 801a844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801a846:	429a      	cmp	r2, r3
 801a848:	d02c      	beq.n	801a8a4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801a84a:	693b      	ldr	r3, [r7, #16]
 801a84c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a84e:	2b00      	cmp	r3, #0
 801a850:	d128      	bne.n	801a8a4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801a852:	693b      	ldr	r3, [r7, #16]
 801a854:	3304      	adds	r3, #4
 801a856:	4618      	mov	r0, r3
 801a858:	f7fd ff1c 	bl	8018694 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801a85c:	693b      	ldr	r3, [r7, #16]
 801a85e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801a860:	693b      	ldr	r3, [r7, #16]
 801a862:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801a864:	693b      	ldr	r3, [r7, #16]
 801a866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a868:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801a86c:	693b      	ldr	r3, [r7, #16]
 801a86e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801a870:	693b      	ldr	r3, [r7, #16]
 801a872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a874:	4b0f      	ldr	r3, [pc, #60]	@ (801a8b4 <xTaskPriorityDisinherit+0xd8>)
 801a876:	681b      	ldr	r3, [r3, #0]
 801a878:	429a      	cmp	r2, r3
 801a87a:	d903      	bls.n	801a884 <xTaskPriorityDisinherit+0xa8>
 801a87c:	693b      	ldr	r3, [r7, #16]
 801a87e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a880:	4a0c      	ldr	r2, [pc, #48]	@ (801a8b4 <xTaskPriorityDisinherit+0xd8>)
 801a882:	6013      	str	r3, [r2, #0]
 801a884:	693b      	ldr	r3, [r7, #16]
 801a886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a888:	4613      	mov	r3, r2
 801a88a:	009b      	lsls	r3, r3, #2
 801a88c:	4413      	add	r3, r2
 801a88e:	009b      	lsls	r3, r3, #2
 801a890:	4a09      	ldr	r2, [pc, #36]	@ (801a8b8 <xTaskPriorityDisinherit+0xdc>)
 801a892:	441a      	add	r2, r3
 801a894:	693b      	ldr	r3, [r7, #16]
 801a896:	3304      	adds	r3, #4
 801a898:	4619      	mov	r1, r3
 801a89a:	4610      	mov	r0, r2
 801a89c:	f7fd fe9d 	bl	80185da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801a8a0:	2301      	movs	r3, #1
 801a8a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801a8a4:	697b      	ldr	r3, [r7, #20]
	}
 801a8a6:	4618      	mov	r0, r3
 801a8a8:	3718      	adds	r7, #24
 801a8aa:	46bd      	mov	sp, r7
 801a8ac:	bd80      	pop	{r7, pc}
 801a8ae:	bf00      	nop
 801a8b0:	240527a4 	.word	0x240527a4
 801a8b4:	24052c80 	.word	0x24052c80
 801a8b8:	240527a8 	.word	0x240527a8

0801a8bc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801a8bc:	b580      	push	{r7, lr}
 801a8be:	b088      	sub	sp, #32
 801a8c0:	af00      	add	r7, sp, #0
 801a8c2:	6078      	str	r0, [r7, #4]
 801a8c4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801a8c6:	687b      	ldr	r3, [r7, #4]
 801a8c8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801a8ca:	2301      	movs	r3, #1
 801a8cc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801a8ce:	687b      	ldr	r3, [r7, #4]
 801a8d0:	2b00      	cmp	r3, #0
 801a8d2:	d06c      	beq.n	801a9ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801a8d4:	69bb      	ldr	r3, [r7, #24]
 801a8d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a8d8:	2b00      	cmp	r3, #0
 801a8da:	d10b      	bne.n	801a8f4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 801a8dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a8e0:	f383 8811 	msr	BASEPRI, r3
 801a8e4:	f3bf 8f6f 	isb	sy
 801a8e8:	f3bf 8f4f 	dsb	sy
 801a8ec:	60fb      	str	r3, [r7, #12]
}
 801a8ee:	bf00      	nop
 801a8f0:	bf00      	nop
 801a8f2:	e7fd      	b.n	801a8f0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801a8f4:	69bb      	ldr	r3, [r7, #24]
 801a8f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801a8f8:	683a      	ldr	r2, [r7, #0]
 801a8fa:	429a      	cmp	r2, r3
 801a8fc:	d902      	bls.n	801a904 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801a8fe:	683b      	ldr	r3, [r7, #0]
 801a900:	61fb      	str	r3, [r7, #28]
 801a902:	e002      	b.n	801a90a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801a904:	69bb      	ldr	r3, [r7, #24]
 801a906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801a908:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801a90a:	69bb      	ldr	r3, [r7, #24]
 801a90c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a90e:	69fa      	ldr	r2, [r7, #28]
 801a910:	429a      	cmp	r2, r3
 801a912:	d04c      	beq.n	801a9ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801a914:	69bb      	ldr	r3, [r7, #24]
 801a916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a918:	697a      	ldr	r2, [r7, #20]
 801a91a:	429a      	cmp	r2, r3
 801a91c:	d147      	bne.n	801a9ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801a91e:	4b26      	ldr	r3, [pc, #152]	@ (801a9b8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801a920:	681b      	ldr	r3, [r3, #0]
 801a922:	69ba      	ldr	r2, [r7, #24]
 801a924:	429a      	cmp	r2, r3
 801a926:	d10b      	bne.n	801a940 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 801a928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a92c:	f383 8811 	msr	BASEPRI, r3
 801a930:	f3bf 8f6f 	isb	sy
 801a934:	f3bf 8f4f 	dsb	sy
 801a938:	60bb      	str	r3, [r7, #8]
}
 801a93a:	bf00      	nop
 801a93c:	bf00      	nop
 801a93e:	e7fd      	b.n	801a93c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801a940:	69bb      	ldr	r3, [r7, #24]
 801a942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a944:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801a946:	69bb      	ldr	r3, [r7, #24]
 801a948:	69fa      	ldr	r2, [r7, #28]
 801a94a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801a94c:	69bb      	ldr	r3, [r7, #24]
 801a94e:	699b      	ldr	r3, [r3, #24]
 801a950:	2b00      	cmp	r3, #0
 801a952:	db04      	blt.n	801a95e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801a954:	69fb      	ldr	r3, [r7, #28]
 801a956:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801a95a:	69bb      	ldr	r3, [r7, #24]
 801a95c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801a95e:	69bb      	ldr	r3, [r7, #24]
 801a960:	6959      	ldr	r1, [r3, #20]
 801a962:	693a      	ldr	r2, [r7, #16]
 801a964:	4613      	mov	r3, r2
 801a966:	009b      	lsls	r3, r3, #2
 801a968:	4413      	add	r3, r2
 801a96a:	009b      	lsls	r3, r3, #2
 801a96c:	4a13      	ldr	r2, [pc, #76]	@ (801a9bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801a96e:	4413      	add	r3, r2
 801a970:	4299      	cmp	r1, r3
 801a972:	d11c      	bne.n	801a9ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801a974:	69bb      	ldr	r3, [r7, #24]
 801a976:	3304      	adds	r3, #4
 801a978:	4618      	mov	r0, r3
 801a97a:	f7fd fe8b 	bl	8018694 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801a97e:	69bb      	ldr	r3, [r7, #24]
 801a980:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a982:	4b0f      	ldr	r3, [pc, #60]	@ (801a9c0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 801a984:	681b      	ldr	r3, [r3, #0]
 801a986:	429a      	cmp	r2, r3
 801a988:	d903      	bls.n	801a992 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 801a98a:	69bb      	ldr	r3, [r7, #24]
 801a98c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a98e:	4a0c      	ldr	r2, [pc, #48]	@ (801a9c0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 801a990:	6013      	str	r3, [r2, #0]
 801a992:	69bb      	ldr	r3, [r7, #24]
 801a994:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a996:	4613      	mov	r3, r2
 801a998:	009b      	lsls	r3, r3, #2
 801a99a:	4413      	add	r3, r2
 801a99c:	009b      	lsls	r3, r3, #2
 801a99e:	4a07      	ldr	r2, [pc, #28]	@ (801a9bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801a9a0:	441a      	add	r2, r3
 801a9a2:	69bb      	ldr	r3, [r7, #24]
 801a9a4:	3304      	adds	r3, #4
 801a9a6:	4619      	mov	r1, r3
 801a9a8:	4610      	mov	r0, r2
 801a9aa:	f7fd fe16 	bl	80185da <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801a9ae:	bf00      	nop
 801a9b0:	3720      	adds	r7, #32
 801a9b2:	46bd      	mov	sp, r7
 801a9b4:	bd80      	pop	{r7, pc}
 801a9b6:	bf00      	nop
 801a9b8:	240527a4 	.word	0x240527a4
 801a9bc:	240527a8 	.word	0x240527a8
 801a9c0:	24052c80 	.word	0x24052c80

0801a9c4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801a9c4:	b480      	push	{r7}
 801a9c6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 801a9c8:	4b07      	ldr	r3, [pc, #28]	@ (801a9e8 <pvTaskIncrementMutexHeldCount+0x24>)
 801a9ca:	681b      	ldr	r3, [r3, #0]
 801a9cc:	2b00      	cmp	r3, #0
 801a9ce:	d004      	beq.n	801a9da <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 801a9d0:	4b05      	ldr	r3, [pc, #20]	@ (801a9e8 <pvTaskIncrementMutexHeldCount+0x24>)
 801a9d2:	681b      	ldr	r3, [r3, #0]
 801a9d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801a9d6:	3201      	adds	r2, #1
 801a9d8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 801a9da:	4b03      	ldr	r3, [pc, #12]	@ (801a9e8 <pvTaskIncrementMutexHeldCount+0x24>)
 801a9dc:	681b      	ldr	r3, [r3, #0]
	}
 801a9de:	4618      	mov	r0, r3
 801a9e0:	46bd      	mov	sp, r7
 801a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a9e6:	4770      	bx	lr
 801a9e8:	240527a4 	.word	0x240527a4

0801a9ec <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 801a9ec:	b580      	push	{r7, lr}
 801a9ee:	b084      	sub	sp, #16
 801a9f0:	af00      	add	r7, sp, #0
 801a9f2:	6078      	str	r0, [r7, #4]
 801a9f4:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 801a9f6:	f7fd ffa7 	bl	8018948 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 801a9fa:	4b20      	ldr	r3, [pc, #128]	@ (801aa7c <ulTaskNotifyTake+0x90>)
 801a9fc:	681b      	ldr	r3, [r3, #0]
 801a9fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801aa02:	2b00      	cmp	r3, #0
 801aa04:	d113      	bne.n	801aa2e <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 801aa06:	4b1d      	ldr	r3, [pc, #116]	@ (801aa7c <ulTaskNotifyTake+0x90>)
 801aa08:	681b      	ldr	r3, [r3, #0]
 801aa0a:	2201      	movs	r2, #1
 801aa0c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 801aa10:	683b      	ldr	r3, [r7, #0]
 801aa12:	2b00      	cmp	r3, #0
 801aa14:	d00b      	beq.n	801aa2e <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801aa16:	2101      	movs	r1, #1
 801aa18:	6838      	ldr	r0, [r7, #0]
 801aa1a:	f000 f98b 	bl	801ad34 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801aa1e:	4b18      	ldr	r3, [pc, #96]	@ (801aa80 <ulTaskNotifyTake+0x94>)
 801aa20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801aa24:	601a      	str	r2, [r3, #0]
 801aa26:	f3bf 8f4f 	dsb	sy
 801aa2a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801aa2e:	f7fd ffbd 	bl	80189ac <vPortExitCritical>

		taskENTER_CRITICAL();
 801aa32:	f7fd ff89 	bl	8018948 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 801aa36:	4b11      	ldr	r3, [pc, #68]	@ (801aa7c <ulTaskNotifyTake+0x90>)
 801aa38:	681b      	ldr	r3, [r3, #0]
 801aa3a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801aa3e:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 801aa40:	68fb      	ldr	r3, [r7, #12]
 801aa42:	2b00      	cmp	r3, #0
 801aa44:	d00e      	beq.n	801aa64 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 801aa46:	687b      	ldr	r3, [r7, #4]
 801aa48:	2b00      	cmp	r3, #0
 801aa4a:	d005      	beq.n	801aa58 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 801aa4c:	4b0b      	ldr	r3, [pc, #44]	@ (801aa7c <ulTaskNotifyTake+0x90>)
 801aa4e:	681b      	ldr	r3, [r3, #0]
 801aa50:	2200      	movs	r2, #0
 801aa52:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 801aa56:	e005      	b.n	801aa64 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 801aa58:	4b08      	ldr	r3, [pc, #32]	@ (801aa7c <ulTaskNotifyTake+0x90>)
 801aa5a:	681b      	ldr	r3, [r3, #0]
 801aa5c:	68fa      	ldr	r2, [r7, #12]
 801aa5e:	3a01      	subs	r2, #1
 801aa60:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801aa64:	4b05      	ldr	r3, [pc, #20]	@ (801aa7c <ulTaskNotifyTake+0x90>)
 801aa66:	681b      	ldr	r3, [r3, #0]
 801aa68:	2200      	movs	r2, #0
 801aa6a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 801aa6e:	f7fd ff9d 	bl	80189ac <vPortExitCritical>

		return ulReturn;
 801aa72:	68fb      	ldr	r3, [r7, #12]
	}
 801aa74:	4618      	mov	r0, r3
 801aa76:	3710      	adds	r7, #16
 801aa78:	46bd      	mov	sp, r7
 801aa7a:	bd80      	pop	{r7, pc}
 801aa7c:	240527a4 	.word	0x240527a4
 801aa80:	e000ed04 	.word	0xe000ed04

0801aa84 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 801aa84:	b580      	push	{r7, lr}
 801aa86:	b08a      	sub	sp, #40	@ 0x28
 801aa88:	af00      	add	r7, sp, #0
 801aa8a:	60f8      	str	r0, [r7, #12]
 801aa8c:	60b9      	str	r1, [r7, #8]
 801aa8e:	603b      	str	r3, [r7, #0]
 801aa90:	4613      	mov	r3, r2
 801aa92:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 801aa94:	2301      	movs	r3, #1
 801aa96:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 801aa98:	68fb      	ldr	r3, [r7, #12]
 801aa9a:	2b00      	cmp	r3, #0
 801aa9c:	d10b      	bne.n	801aab6 <xTaskGenericNotify+0x32>
	__asm volatile
 801aa9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801aaa2:	f383 8811 	msr	BASEPRI, r3
 801aaa6:	f3bf 8f6f 	isb	sy
 801aaaa:	f3bf 8f4f 	dsb	sy
 801aaae:	61bb      	str	r3, [r7, #24]
}
 801aab0:	bf00      	nop
 801aab2:	bf00      	nop
 801aab4:	e7fd      	b.n	801aab2 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 801aab6:	68fb      	ldr	r3, [r7, #12]
 801aab8:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 801aaba:	f7fd ff45 	bl	8018948 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 801aabe:	683b      	ldr	r3, [r7, #0]
 801aac0:	2b00      	cmp	r3, #0
 801aac2:	d004      	beq.n	801aace <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 801aac4:	6a3b      	ldr	r3, [r7, #32]
 801aac6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801aaca:	683b      	ldr	r3, [r7, #0]
 801aacc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801aace:	6a3b      	ldr	r3, [r7, #32]
 801aad0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 801aad4:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801aad6:	6a3b      	ldr	r3, [r7, #32]
 801aad8:	2202      	movs	r2, #2
 801aada:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 801aade:	79fb      	ldrb	r3, [r7, #7]
 801aae0:	2b04      	cmp	r3, #4
 801aae2:	d82e      	bhi.n	801ab42 <xTaskGenericNotify+0xbe>
 801aae4:	a201      	add	r2, pc, #4	@ (adr r2, 801aaec <xTaskGenericNotify+0x68>)
 801aae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801aaea:	bf00      	nop
 801aaec:	0801ab67 	.word	0x0801ab67
 801aaf0:	0801ab01 	.word	0x0801ab01
 801aaf4:	0801ab13 	.word	0x0801ab13
 801aaf8:	0801ab23 	.word	0x0801ab23
 801aafc:	0801ab2d 	.word	0x0801ab2d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801ab00:	6a3b      	ldr	r3, [r7, #32]
 801ab02:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801ab06:	68bb      	ldr	r3, [r7, #8]
 801ab08:	431a      	orrs	r2, r3
 801ab0a:	6a3b      	ldr	r3, [r7, #32]
 801ab0c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801ab10:	e02c      	b.n	801ab6c <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801ab12:	6a3b      	ldr	r3, [r7, #32]
 801ab14:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801ab18:	1c5a      	adds	r2, r3, #1
 801ab1a:	6a3b      	ldr	r3, [r7, #32]
 801ab1c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801ab20:	e024      	b.n	801ab6c <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801ab22:	6a3b      	ldr	r3, [r7, #32]
 801ab24:	68ba      	ldr	r2, [r7, #8]
 801ab26:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801ab2a:	e01f      	b.n	801ab6c <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 801ab2c:	7ffb      	ldrb	r3, [r7, #31]
 801ab2e:	2b02      	cmp	r3, #2
 801ab30:	d004      	beq.n	801ab3c <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 801ab32:	6a3b      	ldr	r3, [r7, #32]
 801ab34:	68ba      	ldr	r2, [r7, #8]
 801ab36:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801ab3a:	e017      	b.n	801ab6c <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 801ab3c:	2300      	movs	r3, #0
 801ab3e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 801ab40:	e014      	b.n	801ab6c <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 801ab42:	6a3b      	ldr	r3, [r7, #32]
 801ab44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801ab48:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ab4c:	d00d      	beq.n	801ab6a <xTaskGenericNotify+0xe6>
	__asm volatile
 801ab4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ab52:	f383 8811 	msr	BASEPRI, r3
 801ab56:	f3bf 8f6f 	isb	sy
 801ab5a:	f3bf 8f4f 	dsb	sy
 801ab5e:	617b      	str	r3, [r7, #20]
}
 801ab60:	bf00      	nop
 801ab62:	bf00      	nop
 801ab64:	e7fd      	b.n	801ab62 <xTaskGenericNotify+0xde>
					break;
 801ab66:	bf00      	nop
 801ab68:	e000      	b.n	801ab6c <xTaskGenericNotify+0xe8>

					break;
 801ab6a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801ab6c:	7ffb      	ldrb	r3, [r7, #31]
 801ab6e:	2b01      	cmp	r3, #1
 801ab70:	d13b      	bne.n	801abea <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801ab72:	6a3b      	ldr	r3, [r7, #32]
 801ab74:	3304      	adds	r3, #4
 801ab76:	4618      	mov	r0, r3
 801ab78:	f7fd fd8c 	bl	8018694 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 801ab7c:	6a3b      	ldr	r3, [r7, #32]
 801ab7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801ab80:	4b1d      	ldr	r3, [pc, #116]	@ (801abf8 <xTaskGenericNotify+0x174>)
 801ab82:	681b      	ldr	r3, [r3, #0]
 801ab84:	429a      	cmp	r2, r3
 801ab86:	d903      	bls.n	801ab90 <xTaskGenericNotify+0x10c>
 801ab88:	6a3b      	ldr	r3, [r7, #32]
 801ab8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801ab8c:	4a1a      	ldr	r2, [pc, #104]	@ (801abf8 <xTaskGenericNotify+0x174>)
 801ab8e:	6013      	str	r3, [r2, #0]
 801ab90:	6a3b      	ldr	r3, [r7, #32]
 801ab92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801ab94:	4613      	mov	r3, r2
 801ab96:	009b      	lsls	r3, r3, #2
 801ab98:	4413      	add	r3, r2
 801ab9a:	009b      	lsls	r3, r3, #2
 801ab9c:	4a17      	ldr	r2, [pc, #92]	@ (801abfc <xTaskGenericNotify+0x178>)
 801ab9e:	441a      	add	r2, r3
 801aba0:	6a3b      	ldr	r3, [r7, #32]
 801aba2:	3304      	adds	r3, #4
 801aba4:	4619      	mov	r1, r3
 801aba6:	4610      	mov	r0, r2
 801aba8:	f7fd fd17 	bl	80185da <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801abac:	6a3b      	ldr	r3, [r7, #32]
 801abae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801abb0:	2b00      	cmp	r3, #0
 801abb2:	d00b      	beq.n	801abcc <xTaskGenericNotify+0x148>
	__asm volatile
 801abb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801abb8:	f383 8811 	msr	BASEPRI, r3
 801abbc:	f3bf 8f6f 	isb	sy
 801abc0:	f3bf 8f4f 	dsb	sy
 801abc4:	613b      	str	r3, [r7, #16]
}
 801abc6:	bf00      	nop
 801abc8:	bf00      	nop
 801abca:	e7fd      	b.n	801abc8 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801abcc:	6a3b      	ldr	r3, [r7, #32]
 801abce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801abd0:	4b0b      	ldr	r3, [pc, #44]	@ (801ac00 <xTaskGenericNotify+0x17c>)
 801abd2:	681b      	ldr	r3, [r3, #0]
 801abd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801abd6:	429a      	cmp	r2, r3
 801abd8:	d907      	bls.n	801abea <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 801abda:	4b0a      	ldr	r3, [pc, #40]	@ (801ac04 <xTaskGenericNotify+0x180>)
 801abdc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801abe0:	601a      	str	r2, [r3, #0]
 801abe2:	f3bf 8f4f 	dsb	sy
 801abe6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801abea:	f7fd fedf 	bl	80189ac <vPortExitCritical>

		return xReturn;
 801abee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 801abf0:	4618      	mov	r0, r3
 801abf2:	3728      	adds	r7, #40	@ 0x28
 801abf4:	46bd      	mov	sp, r7
 801abf6:	bd80      	pop	{r7, pc}
 801abf8:	24052c80 	.word	0x24052c80
 801abfc:	240527a8 	.word	0x240527a8
 801ac00:	240527a4 	.word	0x240527a4
 801ac04:	e000ed04 	.word	0xe000ed04

0801ac08 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 801ac08:	b580      	push	{r7, lr}
 801ac0a:	b08a      	sub	sp, #40	@ 0x28
 801ac0c:	af00      	add	r7, sp, #0
 801ac0e:	6078      	str	r0, [r7, #4]
 801ac10:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 801ac12:	687b      	ldr	r3, [r7, #4]
 801ac14:	2b00      	cmp	r3, #0
 801ac16:	d10b      	bne.n	801ac30 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 801ac18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ac1c:	f383 8811 	msr	BASEPRI, r3
 801ac20:	f3bf 8f6f 	isb	sy
 801ac24:	f3bf 8f4f 	dsb	sy
 801ac28:	61bb      	str	r3, [r7, #24]
}
 801ac2a:	bf00      	nop
 801ac2c:	bf00      	nop
 801ac2e:	e7fd      	b.n	801ac2c <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801ac30:	f7fd ff6a 	bl	8018b08 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 801ac34:	687b      	ldr	r3, [r7, #4]
 801ac36:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 801ac38:	f3ef 8211 	mrs	r2, BASEPRI
 801ac3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ac40:	f383 8811 	msr	BASEPRI, r3
 801ac44:	f3bf 8f6f 	isb	sy
 801ac48:	f3bf 8f4f 	dsb	sy
 801ac4c:	617a      	str	r2, [r7, #20]
 801ac4e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801ac50:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801ac52:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801ac54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac56:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 801ac5a:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801ac5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac5e:	2202      	movs	r2, #2
 801ac60:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 801ac64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac66:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801ac6a:	1c5a      	adds	r2, r3, #1
 801ac6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac6e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801ac72:	7ffb      	ldrb	r3, [r7, #31]
 801ac74:	2b01      	cmp	r3, #1
 801ac76:	d147      	bne.n	801ad08 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801ac78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ac7c:	2b00      	cmp	r3, #0
 801ac7e:	d00b      	beq.n	801ac98 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 801ac80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ac84:	f383 8811 	msr	BASEPRI, r3
 801ac88:	f3bf 8f6f 	isb	sy
 801ac8c:	f3bf 8f4f 	dsb	sy
 801ac90:	60fb      	str	r3, [r7, #12]
}
 801ac92:	bf00      	nop
 801ac94:	bf00      	nop
 801ac96:	e7fd      	b.n	801ac94 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801ac98:	4b20      	ldr	r3, [pc, #128]	@ (801ad1c <vTaskNotifyGiveFromISR+0x114>)
 801ac9a:	681b      	ldr	r3, [r3, #0]
 801ac9c:	2b00      	cmp	r3, #0
 801ac9e:	d11d      	bne.n	801acdc <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801aca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aca2:	3304      	adds	r3, #4
 801aca4:	4618      	mov	r0, r3
 801aca6:	f7fd fcf5 	bl	8018694 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801acaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801acac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801acae:	4b1c      	ldr	r3, [pc, #112]	@ (801ad20 <vTaskNotifyGiveFromISR+0x118>)
 801acb0:	681b      	ldr	r3, [r3, #0]
 801acb2:	429a      	cmp	r2, r3
 801acb4:	d903      	bls.n	801acbe <vTaskNotifyGiveFromISR+0xb6>
 801acb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801acb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801acba:	4a19      	ldr	r2, [pc, #100]	@ (801ad20 <vTaskNotifyGiveFromISR+0x118>)
 801acbc:	6013      	str	r3, [r2, #0]
 801acbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801acc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801acc2:	4613      	mov	r3, r2
 801acc4:	009b      	lsls	r3, r3, #2
 801acc6:	4413      	add	r3, r2
 801acc8:	009b      	lsls	r3, r3, #2
 801acca:	4a16      	ldr	r2, [pc, #88]	@ (801ad24 <vTaskNotifyGiveFromISR+0x11c>)
 801accc:	441a      	add	r2, r3
 801acce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801acd0:	3304      	adds	r3, #4
 801acd2:	4619      	mov	r1, r3
 801acd4:	4610      	mov	r0, r2
 801acd6:	f7fd fc80 	bl	80185da <vListInsertEnd>
 801acda:	e005      	b.n	801ace8 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 801acdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801acde:	3318      	adds	r3, #24
 801ace0:	4619      	mov	r1, r3
 801ace2:	4811      	ldr	r0, [pc, #68]	@ (801ad28 <vTaskNotifyGiveFromISR+0x120>)
 801ace4:	f7fd fc79 	bl	80185da <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801ace8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801acea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801acec:	4b0f      	ldr	r3, [pc, #60]	@ (801ad2c <vTaskNotifyGiveFromISR+0x124>)
 801acee:	681b      	ldr	r3, [r3, #0]
 801acf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801acf2:	429a      	cmp	r2, r3
 801acf4:	d908      	bls.n	801ad08 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 801acf6:	683b      	ldr	r3, [r7, #0]
 801acf8:	2b00      	cmp	r3, #0
 801acfa:	d002      	beq.n	801ad02 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 801acfc:	683b      	ldr	r3, [r7, #0]
 801acfe:	2201      	movs	r2, #1
 801ad00:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 801ad02:	4b0b      	ldr	r3, [pc, #44]	@ (801ad30 <vTaskNotifyGiveFromISR+0x128>)
 801ad04:	2201      	movs	r2, #1
 801ad06:	601a      	str	r2, [r3, #0]
 801ad08:	6a3b      	ldr	r3, [r7, #32]
 801ad0a:	60bb      	str	r3, [r7, #8]
	__asm volatile
 801ad0c:	68bb      	ldr	r3, [r7, #8]
 801ad0e:	f383 8811 	msr	BASEPRI, r3
}
 801ad12:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 801ad14:	bf00      	nop
 801ad16:	3728      	adds	r7, #40	@ 0x28
 801ad18:	46bd      	mov	sp, r7
 801ad1a:	bd80      	pop	{r7, pc}
 801ad1c:	24052ca0 	.word	0x24052ca0
 801ad20:	24052c80 	.word	0x24052c80
 801ad24:	240527a8 	.word	0x240527a8
 801ad28:	24052c38 	.word	0x24052c38
 801ad2c:	240527a4 	.word	0x240527a4
 801ad30:	24052c8c 	.word	0x24052c8c

0801ad34 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801ad34:	b580      	push	{r7, lr}
 801ad36:	b084      	sub	sp, #16
 801ad38:	af00      	add	r7, sp, #0
 801ad3a:	6078      	str	r0, [r7, #4]
 801ad3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801ad3e:	4b21      	ldr	r3, [pc, #132]	@ (801adc4 <prvAddCurrentTaskToDelayedList+0x90>)
 801ad40:	681b      	ldr	r3, [r3, #0]
 801ad42:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801ad44:	4b20      	ldr	r3, [pc, #128]	@ (801adc8 <prvAddCurrentTaskToDelayedList+0x94>)
 801ad46:	681b      	ldr	r3, [r3, #0]
 801ad48:	3304      	adds	r3, #4
 801ad4a:	4618      	mov	r0, r3
 801ad4c:	f7fd fca2 	bl	8018694 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801ad50:	687b      	ldr	r3, [r7, #4]
 801ad52:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ad56:	d10a      	bne.n	801ad6e <prvAddCurrentTaskToDelayedList+0x3a>
 801ad58:	683b      	ldr	r3, [r7, #0]
 801ad5a:	2b00      	cmp	r3, #0
 801ad5c:	d007      	beq.n	801ad6e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801ad5e:	4b1a      	ldr	r3, [pc, #104]	@ (801adc8 <prvAddCurrentTaskToDelayedList+0x94>)
 801ad60:	681b      	ldr	r3, [r3, #0]
 801ad62:	3304      	adds	r3, #4
 801ad64:	4619      	mov	r1, r3
 801ad66:	4819      	ldr	r0, [pc, #100]	@ (801adcc <prvAddCurrentTaskToDelayedList+0x98>)
 801ad68:	f7fd fc37 	bl	80185da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801ad6c:	e026      	b.n	801adbc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801ad6e:	68fa      	ldr	r2, [r7, #12]
 801ad70:	687b      	ldr	r3, [r7, #4]
 801ad72:	4413      	add	r3, r2
 801ad74:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801ad76:	4b14      	ldr	r3, [pc, #80]	@ (801adc8 <prvAddCurrentTaskToDelayedList+0x94>)
 801ad78:	681b      	ldr	r3, [r3, #0]
 801ad7a:	68ba      	ldr	r2, [r7, #8]
 801ad7c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801ad7e:	68ba      	ldr	r2, [r7, #8]
 801ad80:	68fb      	ldr	r3, [r7, #12]
 801ad82:	429a      	cmp	r2, r3
 801ad84:	d209      	bcs.n	801ad9a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801ad86:	4b12      	ldr	r3, [pc, #72]	@ (801add0 <prvAddCurrentTaskToDelayedList+0x9c>)
 801ad88:	681a      	ldr	r2, [r3, #0]
 801ad8a:	4b0f      	ldr	r3, [pc, #60]	@ (801adc8 <prvAddCurrentTaskToDelayedList+0x94>)
 801ad8c:	681b      	ldr	r3, [r3, #0]
 801ad8e:	3304      	adds	r3, #4
 801ad90:	4619      	mov	r1, r3
 801ad92:	4610      	mov	r0, r2
 801ad94:	f7fd fc45 	bl	8018622 <vListInsert>
}
 801ad98:	e010      	b.n	801adbc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801ad9a:	4b0e      	ldr	r3, [pc, #56]	@ (801add4 <prvAddCurrentTaskToDelayedList+0xa0>)
 801ad9c:	681a      	ldr	r2, [r3, #0]
 801ad9e:	4b0a      	ldr	r3, [pc, #40]	@ (801adc8 <prvAddCurrentTaskToDelayedList+0x94>)
 801ada0:	681b      	ldr	r3, [r3, #0]
 801ada2:	3304      	adds	r3, #4
 801ada4:	4619      	mov	r1, r3
 801ada6:	4610      	mov	r0, r2
 801ada8:	f7fd fc3b 	bl	8018622 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801adac:	4b0a      	ldr	r3, [pc, #40]	@ (801add8 <prvAddCurrentTaskToDelayedList+0xa4>)
 801adae:	681b      	ldr	r3, [r3, #0]
 801adb0:	68ba      	ldr	r2, [r7, #8]
 801adb2:	429a      	cmp	r2, r3
 801adb4:	d202      	bcs.n	801adbc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801adb6:	4a08      	ldr	r2, [pc, #32]	@ (801add8 <prvAddCurrentTaskToDelayedList+0xa4>)
 801adb8:	68bb      	ldr	r3, [r7, #8]
 801adba:	6013      	str	r3, [r2, #0]
}
 801adbc:	bf00      	nop
 801adbe:	3710      	adds	r7, #16
 801adc0:	46bd      	mov	sp, r7
 801adc2:	bd80      	pop	{r7, pc}
 801adc4:	24052c7c 	.word	0x24052c7c
 801adc8:	240527a4 	.word	0x240527a4
 801adcc:	24052c64 	.word	0x24052c64
 801add0:	24052c34 	.word	0x24052c34
 801add4:	24052c30 	.word	0x24052c30
 801add8:	24052c98 	.word	0x24052c98

0801addc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801addc:	b580      	push	{r7, lr}
 801adde:	b08a      	sub	sp, #40	@ 0x28
 801ade0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801ade2:	2300      	movs	r3, #0
 801ade4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801ade6:	f000 fb13 	bl	801b410 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801adea:	4b1d      	ldr	r3, [pc, #116]	@ (801ae60 <xTimerCreateTimerTask+0x84>)
 801adec:	681b      	ldr	r3, [r3, #0]
 801adee:	2b00      	cmp	r3, #0
 801adf0:	d021      	beq.n	801ae36 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801adf2:	2300      	movs	r3, #0
 801adf4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801adf6:	2300      	movs	r3, #0
 801adf8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801adfa:	1d3a      	adds	r2, r7, #4
 801adfc:	f107 0108 	add.w	r1, r7, #8
 801ae00:	f107 030c 	add.w	r3, r7, #12
 801ae04:	4618      	mov	r0, r3
 801ae06:	f7fd f9b3 	bl	8018170 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801ae0a:	6879      	ldr	r1, [r7, #4]
 801ae0c:	68bb      	ldr	r3, [r7, #8]
 801ae0e:	68fa      	ldr	r2, [r7, #12]
 801ae10:	9202      	str	r2, [sp, #8]
 801ae12:	9301      	str	r3, [sp, #4]
 801ae14:	2302      	movs	r3, #2
 801ae16:	9300      	str	r3, [sp, #0]
 801ae18:	2300      	movs	r3, #0
 801ae1a:	460a      	mov	r2, r1
 801ae1c:	4911      	ldr	r1, [pc, #68]	@ (801ae64 <xTimerCreateTimerTask+0x88>)
 801ae1e:	4812      	ldr	r0, [pc, #72]	@ (801ae68 <xTimerCreateTimerTask+0x8c>)
 801ae20:	f7fe fd7e 	bl	8019920 <xTaskCreateStatic>
 801ae24:	4603      	mov	r3, r0
 801ae26:	4a11      	ldr	r2, [pc, #68]	@ (801ae6c <xTimerCreateTimerTask+0x90>)
 801ae28:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801ae2a:	4b10      	ldr	r3, [pc, #64]	@ (801ae6c <xTimerCreateTimerTask+0x90>)
 801ae2c:	681b      	ldr	r3, [r3, #0]
 801ae2e:	2b00      	cmp	r3, #0
 801ae30:	d001      	beq.n	801ae36 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801ae32:	2301      	movs	r3, #1
 801ae34:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801ae36:	697b      	ldr	r3, [r7, #20]
 801ae38:	2b00      	cmp	r3, #0
 801ae3a:	d10b      	bne.n	801ae54 <xTimerCreateTimerTask+0x78>
	__asm volatile
 801ae3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ae40:	f383 8811 	msr	BASEPRI, r3
 801ae44:	f3bf 8f6f 	isb	sy
 801ae48:	f3bf 8f4f 	dsb	sy
 801ae4c:	613b      	str	r3, [r7, #16]
}
 801ae4e:	bf00      	nop
 801ae50:	bf00      	nop
 801ae52:	e7fd      	b.n	801ae50 <xTimerCreateTimerTask+0x74>
	return xReturn;
 801ae54:	697b      	ldr	r3, [r7, #20]
}
 801ae56:	4618      	mov	r0, r3
 801ae58:	3718      	adds	r7, #24
 801ae5a:	46bd      	mov	sp, r7
 801ae5c:	bd80      	pop	{r7, pc}
 801ae5e:	bf00      	nop
 801ae60:	24052cd4 	.word	0x24052cd4
 801ae64:	0801ebdc 	.word	0x0801ebdc
 801ae68:	0801afa9 	.word	0x0801afa9
 801ae6c:	24052cd8 	.word	0x24052cd8

0801ae70 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801ae70:	b580      	push	{r7, lr}
 801ae72:	b08a      	sub	sp, #40	@ 0x28
 801ae74:	af00      	add	r7, sp, #0
 801ae76:	60f8      	str	r0, [r7, #12]
 801ae78:	60b9      	str	r1, [r7, #8]
 801ae7a:	607a      	str	r2, [r7, #4]
 801ae7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801ae7e:	2300      	movs	r3, #0
 801ae80:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801ae82:	68fb      	ldr	r3, [r7, #12]
 801ae84:	2b00      	cmp	r3, #0
 801ae86:	d10b      	bne.n	801aea0 <xTimerGenericCommand+0x30>
	__asm volatile
 801ae88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ae8c:	f383 8811 	msr	BASEPRI, r3
 801ae90:	f3bf 8f6f 	isb	sy
 801ae94:	f3bf 8f4f 	dsb	sy
 801ae98:	623b      	str	r3, [r7, #32]
}
 801ae9a:	bf00      	nop
 801ae9c:	bf00      	nop
 801ae9e:	e7fd      	b.n	801ae9c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801aea0:	4b19      	ldr	r3, [pc, #100]	@ (801af08 <xTimerGenericCommand+0x98>)
 801aea2:	681b      	ldr	r3, [r3, #0]
 801aea4:	2b00      	cmp	r3, #0
 801aea6:	d02a      	beq.n	801aefe <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801aea8:	68bb      	ldr	r3, [r7, #8]
 801aeaa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801aeac:	687b      	ldr	r3, [r7, #4]
 801aeae:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801aeb0:	68fb      	ldr	r3, [r7, #12]
 801aeb2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801aeb4:	68bb      	ldr	r3, [r7, #8]
 801aeb6:	2b05      	cmp	r3, #5
 801aeb8:	dc18      	bgt.n	801aeec <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801aeba:	f7ff fc09 	bl	801a6d0 <xTaskGetSchedulerState>
 801aebe:	4603      	mov	r3, r0
 801aec0:	2b02      	cmp	r3, #2
 801aec2:	d109      	bne.n	801aed8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801aec4:	4b10      	ldr	r3, [pc, #64]	@ (801af08 <xTimerGenericCommand+0x98>)
 801aec6:	6818      	ldr	r0, [r3, #0]
 801aec8:	f107 0110 	add.w	r1, r7, #16
 801aecc:	2300      	movs	r3, #0
 801aece:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801aed0:	f7fd ffee 	bl	8018eb0 <xQueueGenericSend>
 801aed4:	6278      	str	r0, [r7, #36]	@ 0x24
 801aed6:	e012      	b.n	801aefe <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801aed8:	4b0b      	ldr	r3, [pc, #44]	@ (801af08 <xTimerGenericCommand+0x98>)
 801aeda:	6818      	ldr	r0, [r3, #0]
 801aedc:	f107 0110 	add.w	r1, r7, #16
 801aee0:	2300      	movs	r3, #0
 801aee2:	2200      	movs	r2, #0
 801aee4:	f7fd ffe4 	bl	8018eb0 <xQueueGenericSend>
 801aee8:	6278      	str	r0, [r7, #36]	@ 0x24
 801aeea:	e008      	b.n	801aefe <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801aeec:	4b06      	ldr	r3, [pc, #24]	@ (801af08 <xTimerGenericCommand+0x98>)
 801aeee:	6818      	ldr	r0, [r3, #0]
 801aef0:	f107 0110 	add.w	r1, r7, #16
 801aef4:	2300      	movs	r3, #0
 801aef6:	683a      	ldr	r2, [r7, #0]
 801aef8:	f7fe f8dc 	bl	80190b4 <xQueueGenericSendFromISR>
 801aefc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801aefe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801af00:	4618      	mov	r0, r3
 801af02:	3728      	adds	r7, #40	@ 0x28
 801af04:	46bd      	mov	sp, r7
 801af06:	bd80      	pop	{r7, pc}
 801af08:	24052cd4 	.word	0x24052cd4

0801af0c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801af0c:	b580      	push	{r7, lr}
 801af0e:	b088      	sub	sp, #32
 801af10:	af02      	add	r7, sp, #8
 801af12:	6078      	str	r0, [r7, #4]
 801af14:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801af16:	4b23      	ldr	r3, [pc, #140]	@ (801afa4 <prvProcessExpiredTimer+0x98>)
 801af18:	681b      	ldr	r3, [r3, #0]
 801af1a:	68db      	ldr	r3, [r3, #12]
 801af1c:	68db      	ldr	r3, [r3, #12]
 801af1e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801af20:	697b      	ldr	r3, [r7, #20]
 801af22:	3304      	adds	r3, #4
 801af24:	4618      	mov	r0, r3
 801af26:	f7fd fbb5 	bl	8018694 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801af2a:	697b      	ldr	r3, [r7, #20]
 801af2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801af30:	f003 0304 	and.w	r3, r3, #4
 801af34:	2b00      	cmp	r3, #0
 801af36:	d023      	beq.n	801af80 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801af38:	697b      	ldr	r3, [r7, #20]
 801af3a:	699a      	ldr	r2, [r3, #24]
 801af3c:	687b      	ldr	r3, [r7, #4]
 801af3e:	18d1      	adds	r1, r2, r3
 801af40:	687b      	ldr	r3, [r7, #4]
 801af42:	683a      	ldr	r2, [r7, #0]
 801af44:	6978      	ldr	r0, [r7, #20]
 801af46:	f000 f8d5 	bl	801b0f4 <prvInsertTimerInActiveList>
 801af4a:	4603      	mov	r3, r0
 801af4c:	2b00      	cmp	r3, #0
 801af4e:	d020      	beq.n	801af92 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801af50:	2300      	movs	r3, #0
 801af52:	9300      	str	r3, [sp, #0]
 801af54:	2300      	movs	r3, #0
 801af56:	687a      	ldr	r2, [r7, #4]
 801af58:	2100      	movs	r1, #0
 801af5a:	6978      	ldr	r0, [r7, #20]
 801af5c:	f7ff ff88 	bl	801ae70 <xTimerGenericCommand>
 801af60:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801af62:	693b      	ldr	r3, [r7, #16]
 801af64:	2b00      	cmp	r3, #0
 801af66:	d114      	bne.n	801af92 <prvProcessExpiredTimer+0x86>
	__asm volatile
 801af68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801af6c:	f383 8811 	msr	BASEPRI, r3
 801af70:	f3bf 8f6f 	isb	sy
 801af74:	f3bf 8f4f 	dsb	sy
 801af78:	60fb      	str	r3, [r7, #12]
}
 801af7a:	bf00      	nop
 801af7c:	bf00      	nop
 801af7e:	e7fd      	b.n	801af7c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801af80:	697b      	ldr	r3, [r7, #20]
 801af82:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801af86:	f023 0301 	bic.w	r3, r3, #1
 801af8a:	b2da      	uxtb	r2, r3
 801af8c:	697b      	ldr	r3, [r7, #20]
 801af8e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801af92:	697b      	ldr	r3, [r7, #20]
 801af94:	6a1b      	ldr	r3, [r3, #32]
 801af96:	6978      	ldr	r0, [r7, #20]
 801af98:	4798      	blx	r3
}
 801af9a:	bf00      	nop
 801af9c:	3718      	adds	r7, #24
 801af9e:	46bd      	mov	sp, r7
 801afa0:	bd80      	pop	{r7, pc}
 801afa2:	bf00      	nop
 801afa4:	24052ccc 	.word	0x24052ccc

0801afa8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 801afa8:	b580      	push	{r7, lr}
 801afaa:	b084      	sub	sp, #16
 801afac:	af00      	add	r7, sp, #0
 801afae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801afb0:	f107 0308 	add.w	r3, r7, #8
 801afb4:	4618      	mov	r0, r3
 801afb6:	f000 f859 	bl	801b06c <prvGetNextExpireTime>
 801afba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801afbc:	68bb      	ldr	r3, [r7, #8]
 801afbe:	4619      	mov	r1, r3
 801afc0:	68f8      	ldr	r0, [r7, #12]
 801afc2:	f000 f805 	bl	801afd0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801afc6:	f000 f8d7 	bl	801b178 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801afca:	bf00      	nop
 801afcc:	e7f0      	b.n	801afb0 <prvTimerTask+0x8>
	...

0801afd0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801afd0:	b580      	push	{r7, lr}
 801afd2:	b084      	sub	sp, #16
 801afd4:	af00      	add	r7, sp, #0
 801afd6:	6078      	str	r0, [r7, #4]
 801afd8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801afda:	f7fe ff85 	bl	8019ee8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801afde:	f107 0308 	add.w	r3, r7, #8
 801afe2:	4618      	mov	r0, r3
 801afe4:	f000 f866 	bl	801b0b4 <prvSampleTimeNow>
 801afe8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801afea:	68bb      	ldr	r3, [r7, #8]
 801afec:	2b00      	cmp	r3, #0
 801afee:	d130      	bne.n	801b052 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801aff0:	683b      	ldr	r3, [r7, #0]
 801aff2:	2b00      	cmp	r3, #0
 801aff4:	d10a      	bne.n	801b00c <prvProcessTimerOrBlockTask+0x3c>
 801aff6:	687a      	ldr	r2, [r7, #4]
 801aff8:	68fb      	ldr	r3, [r7, #12]
 801affa:	429a      	cmp	r2, r3
 801affc:	d806      	bhi.n	801b00c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801affe:	f7fe ff81 	bl	8019f04 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801b002:	68f9      	ldr	r1, [r7, #12]
 801b004:	6878      	ldr	r0, [r7, #4]
 801b006:	f7ff ff81 	bl	801af0c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801b00a:	e024      	b.n	801b056 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 801b00c:	683b      	ldr	r3, [r7, #0]
 801b00e:	2b00      	cmp	r3, #0
 801b010:	d008      	beq.n	801b024 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801b012:	4b13      	ldr	r3, [pc, #76]	@ (801b060 <prvProcessTimerOrBlockTask+0x90>)
 801b014:	681b      	ldr	r3, [r3, #0]
 801b016:	681b      	ldr	r3, [r3, #0]
 801b018:	2b00      	cmp	r3, #0
 801b01a:	d101      	bne.n	801b020 <prvProcessTimerOrBlockTask+0x50>
 801b01c:	2301      	movs	r3, #1
 801b01e:	e000      	b.n	801b022 <prvProcessTimerOrBlockTask+0x52>
 801b020:	2300      	movs	r3, #0
 801b022:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801b024:	4b0f      	ldr	r3, [pc, #60]	@ (801b064 <prvProcessTimerOrBlockTask+0x94>)
 801b026:	6818      	ldr	r0, [r3, #0]
 801b028:	687a      	ldr	r2, [r7, #4]
 801b02a:	68fb      	ldr	r3, [r7, #12]
 801b02c:	1ad3      	subs	r3, r2, r3
 801b02e:	683a      	ldr	r2, [r7, #0]
 801b030:	4619      	mov	r1, r3
 801b032:	f7fe fc41 	bl	80198b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801b036:	f7fe ff65 	bl	8019f04 <xTaskResumeAll>
 801b03a:	4603      	mov	r3, r0
 801b03c:	2b00      	cmp	r3, #0
 801b03e:	d10a      	bne.n	801b056 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801b040:	4b09      	ldr	r3, [pc, #36]	@ (801b068 <prvProcessTimerOrBlockTask+0x98>)
 801b042:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801b046:	601a      	str	r2, [r3, #0]
 801b048:	f3bf 8f4f 	dsb	sy
 801b04c:	f3bf 8f6f 	isb	sy
}
 801b050:	e001      	b.n	801b056 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801b052:	f7fe ff57 	bl	8019f04 <xTaskResumeAll>
}
 801b056:	bf00      	nop
 801b058:	3710      	adds	r7, #16
 801b05a:	46bd      	mov	sp, r7
 801b05c:	bd80      	pop	{r7, pc}
 801b05e:	bf00      	nop
 801b060:	24052cd0 	.word	0x24052cd0
 801b064:	24052cd4 	.word	0x24052cd4
 801b068:	e000ed04 	.word	0xe000ed04

0801b06c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801b06c:	b480      	push	{r7}
 801b06e:	b085      	sub	sp, #20
 801b070:	af00      	add	r7, sp, #0
 801b072:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801b074:	4b0e      	ldr	r3, [pc, #56]	@ (801b0b0 <prvGetNextExpireTime+0x44>)
 801b076:	681b      	ldr	r3, [r3, #0]
 801b078:	681b      	ldr	r3, [r3, #0]
 801b07a:	2b00      	cmp	r3, #0
 801b07c:	d101      	bne.n	801b082 <prvGetNextExpireTime+0x16>
 801b07e:	2201      	movs	r2, #1
 801b080:	e000      	b.n	801b084 <prvGetNextExpireTime+0x18>
 801b082:	2200      	movs	r2, #0
 801b084:	687b      	ldr	r3, [r7, #4]
 801b086:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 801b088:	687b      	ldr	r3, [r7, #4]
 801b08a:	681b      	ldr	r3, [r3, #0]
 801b08c:	2b00      	cmp	r3, #0
 801b08e:	d105      	bne.n	801b09c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801b090:	4b07      	ldr	r3, [pc, #28]	@ (801b0b0 <prvGetNextExpireTime+0x44>)
 801b092:	681b      	ldr	r3, [r3, #0]
 801b094:	68db      	ldr	r3, [r3, #12]
 801b096:	681b      	ldr	r3, [r3, #0]
 801b098:	60fb      	str	r3, [r7, #12]
 801b09a:	e001      	b.n	801b0a0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801b09c:	2300      	movs	r3, #0
 801b09e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801b0a0:	68fb      	ldr	r3, [r7, #12]
}
 801b0a2:	4618      	mov	r0, r3
 801b0a4:	3714      	adds	r7, #20
 801b0a6:	46bd      	mov	sp, r7
 801b0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b0ac:	4770      	bx	lr
 801b0ae:	bf00      	nop
 801b0b0:	24052ccc 	.word	0x24052ccc

0801b0b4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801b0b4:	b580      	push	{r7, lr}
 801b0b6:	b084      	sub	sp, #16
 801b0b8:	af00      	add	r7, sp, #0
 801b0ba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801b0bc:	f7fe ffc0 	bl	801a040 <xTaskGetTickCount>
 801b0c0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801b0c2:	4b0b      	ldr	r3, [pc, #44]	@ (801b0f0 <prvSampleTimeNow+0x3c>)
 801b0c4:	681b      	ldr	r3, [r3, #0]
 801b0c6:	68fa      	ldr	r2, [r7, #12]
 801b0c8:	429a      	cmp	r2, r3
 801b0ca:	d205      	bcs.n	801b0d8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 801b0cc:	f000 f93a 	bl	801b344 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801b0d0:	687b      	ldr	r3, [r7, #4]
 801b0d2:	2201      	movs	r2, #1
 801b0d4:	601a      	str	r2, [r3, #0]
 801b0d6:	e002      	b.n	801b0de <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 801b0d8:	687b      	ldr	r3, [r7, #4]
 801b0da:	2200      	movs	r2, #0
 801b0dc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801b0de:	4a04      	ldr	r2, [pc, #16]	@ (801b0f0 <prvSampleTimeNow+0x3c>)
 801b0e0:	68fb      	ldr	r3, [r7, #12]
 801b0e2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801b0e4:	68fb      	ldr	r3, [r7, #12]
}
 801b0e6:	4618      	mov	r0, r3
 801b0e8:	3710      	adds	r7, #16
 801b0ea:	46bd      	mov	sp, r7
 801b0ec:	bd80      	pop	{r7, pc}
 801b0ee:	bf00      	nop
 801b0f0:	24052cdc 	.word	0x24052cdc

0801b0f4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801b0f4:	b580      	push	{r7, lr}
 801b0f6:	b086      	sub	sp, #24
 801b0f8:	af00      	add	r7, sp, #0
 801b0fa:	60f8      	str	r0, [r7, #12]
 801b0fc:	60b9      	str	r1, [r7, #8]
 801b0fe:	607a      	str	r2, [r7, #4]
 801b100:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801b102:	2300      	movs	r3, #0
 801b104:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801b106:	68fb      	ldr	r3, [r7, #12]
 801b108:	68ba      	ldr	r2, [r7, #8]
 801b10a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801b10c:	68fb      	ldr	r3, [r7, #12]
 801b10e:	68fa      	ldr	r2, [r7, #12]
 801b110:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801b112:	68ba      	ldr	r2, [r7, #8]
 801b114:	687b      	ldr	r3, [r7, #4]
 801b116:	429a      	cmp	r2, r3
 801b118:	d812      	bhi.n	801b140 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801b11a:	687a      	ldr	r2, [r7, #4]
 801b11c:	683b      	ldr	r3, [r7, #0]
 801b11e:	1ad2      	subs	r2, r2, r3
 801b120:	68fb      	ldr	r3, [r7, #12]
 801b122:	699b      	ldr	r3, [r3, #24]
 801b124:	429a      	cmp	r2, r3
 801b126:	d302      	bcc.n	801b12e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801b128:	2301      	movs	r3, #1
 801b12a:	617b      	str	r3, [r7, #20]
 801b12c:	e01b      	b.n	801b166 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801b12e:	4b10      	ldr	r3, [pc, #64]	@ (801b170 <prvInsertTimerInActiveList+0x7c>)
 801b130:	681a      	ldr	r2, [r3, #0]
 801b132:	68fb      	ldr	r3, [r7, #12]
 801b134:	3304      	adds	r3, #4
 801b136:	4619      	mov	r1, r3
 801b138:	4610      	mov	r0, r2
 801b13a:	f7fd fa72 	bl	8018622 <vListInsert>
 801b13e:	e012      	b.n	801b166 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801b140:	687a      	ldr	r2, [r7, #4]
 801b142:	683b      	ldr	r3, [r7, #0]
 801b144:	429a      	cmp	r2, r3
 801b146:	d206      	bcs.n	801b156 <prvInsertTimerInActiveList+0x62>
 801b148:	68ba      	ldr	r2, [r7, #8]
 801b14a:	683b      	ldr	r3, [r7, #0]
 801b14c:	429a      	cmp	r2, r3
 801b14e:	d302      	bcc.n	801b156 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 801b150:	2301      	movs	r3, #1
 801b152:	617b      	str	r3, [r7, #20]
 801b154:	e007      	b.n	801b166 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801b156:	4b07      	ldr	r3, [pc, #28]	@ (801b174 <prvInsertTimerInActiveList+0x80>)
 801b158:	681a      	ldr	r2, [r3, #0]
 801b15a:	68fb      	ldr	r3, [r7, #12]
 801b15c:	3304      	adds	r3, #4
 801b15e:	4619      	mov	r1, r3
 801b160:	4610      	mov	r0, r2
 801b162:	f7fd fa5e 	bl	8018622 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801b166:	697b      	ldr	r3, [r7, #20]
}
 801b168:	4618      	mov	r0, r3
 801b16a:	3718      	adds	r7, #24
 801b16c:	46bd      	mov	sp, r7
 801b16e:	bd80      	pop	{r7, pc}
 801b170:	24052cd0 	.word	0x24052cd0
 801b174:	24052ccc 	.word	0x24052ccc

0801b178 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 801b178:	b580      	push	{r7, lr}
 801b17a:	b08e      	sub	sp, #56	@ 0x38
 801b17c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801b17e:	e0ce      	b.n	801b31e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801b180:	687b      	ldr	r3, [r7, #4]
 801b182:	2b00      	cmp	r3, #0
 801b184:	da19      	bge.n	801b1ba <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801b186:	1d3b      	adds	r3, r7, #4
 801b188:	3304      	adds	r3, #4
 801b18a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801b18c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b18e:	2b00      	cmp	r3, #0
 801b190:	d10b      	bne.n	801b1aa <prvProcessReceivedCommands+0x32>
	__asm volatile
 801b192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b196:	f383 8811 	msr	BASEPRI, r3
 801b19a:	f3bf 8f6f 	isb	sy
 801b19e:	f3bf 8f4f 	dsb	sy
 801b1a2:	61fb      	str	r3, [r7, #28]
}
 801b1a4:	bf00      	nop
 801b1a6:	bf00      	nop
 801b1a8:	e7fd      	b.n	801b1a6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801b1aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b1ac:	681b      	ldr	r3, [r3, #0]
 801b1ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801b1b0:	6850      	ldr	r0, [r2, #4]
 801b1b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801b1b4:	6892      	ldr	r2, [r2, #8]
 801b1b6:	4611      	mov	r1, r2
 801b1b8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801b1ba:	687b      	ldr	r3, [r7, #4]
 801b1bc:	2b00      	cmp	r3, #0
 801b1be:	f2c0 80ae 	blt.w	801b31e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801b1c2:	68fb      	ldr	r3, [r7, #12]
 801b1c4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801b1c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b1c8:	695b      	ldr	r3, [r3, #20]
 801b1ca:	2b00      	cmp	r3, #0
 801b1cc:	d004      	beq.n	801b1d8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801b1ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b1d0:	3304      	adds	r3, #4
 801b1d2:	4618      	mov	r0, r3
 801b1d4:	f7fd fa5e 	bl	8018694 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801b1d8:	463b      	mov	r3, r7
 801b1da:	4618      	mov	r0, r3
 801b1dc:	f7ff ff6a 	bl	801b0b4 <prvSampleTimeNow>
 801b1e0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801b1e2:	687b      	ldr	r3, [r7, #4]
 801b1e4:	2b09      	cmp	r3, #9
 801b1e6:	f200 8097 	bhi.w	801b318 <prvProcessReceivedCommands+0x1a0>
 801b1ea:	a201      	add	r2, pc, #4	@ (adr r2, 801b1f0 <prvProcessReceivedCommands+0x78>)
 801b1ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b1f0:	0801b219 	.word	0x0801b219
 801b1f4:	0801b219 	.word	0x0801b219
 801b1f8:	0801b219 	.word	0x0801b219
 801b1fc:	0801b28f 	.word	0x0801b28f
 801b200:	0801b2a3 	.word	0x0801b2a3
 801b204:	0801b2ef 	.word	0x0801b2ef
 801b208:	0801b219 	.word	0x0801b219
 801b20c:	0801b219 	.word	0x0801b219
 801b210:	0801b28f 	.word	0x0801b28f
 801b214:	0801b2a3 	.word	0x0801b2a3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801b218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b21a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801b21e:	f043 0301 	orr.w	r3, r3, #1
 801b222:	b2da      	uxtb	r2, r3
 801b224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b226:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801b22a:	68ba      	ldr	r2, [r7, #8]
 801b22c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b22e:	699b      	ldr	r3, [r3, #24]
 801b230:	18d1      	adds	r1, r2, r3
 801b232:	68bb      	ldr	r3, [r7, #8]
 801b234:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b236:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801b238:	f7ff ff5c 	bl	801b0f4 <prvInsertTimerInActiveList>
 801b23c:	4603      	mov	r3, r0
 801b23e:	2b00      	cmp	r3, #0
 801b240:	d06c      	beq.n	801b31c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801b242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b244:	6a1b      	ldr	r3, [r3, #32]
 801b246:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801b248:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801b24a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b24c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801b250:	f003 0304 	and.w	r3, r3, #4
 801b254:	2b00      	cmp	r3, #0
 801b256:	d061      	beq.n	801b31c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801b258:	68ba      	ldr	r2, [r7, #8]
 801b25a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b25c:	699b      	ldr	r3, [r3, #24]
 801b25e:	441a      	add	r2, r3
 801b260:	2300      	movs	r3, #0
 801b262:	9300      	str	r3, [sp, #0]
 801b264:	2300      	movs	r3, #0
 801b266:	2100      	movs	r1, #0
 801b268:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801b26a:	f7ff fe01 	bl	801ae70 <xTimerGenericCommand>
 801b26e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 801b270:	6a3b      	ldr	r3, [r7, #32]
 801b272:	2b00      	cmp	r3, #0
 801b274:	d152      	bne.n	801b31c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 801b276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b27a:	f383 8811 	msr	BASEPRI, r3
 801b27e:	f3bf 8f6f 	isb	sy
 801b282:	f3bf 8f4f 	dsb	sy
 801b286:	61bb      	str	r3, [r7, #24]
}
 801b288:	bf00      	nop
 801b28a:	bf00      	nop
 801b28c:	e7fd      	b.n	801b28a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801b28e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b290:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801b294:	f023 0301 	bic.w	r3, r3, #1
 801b298:	b2da      	uxtb	r2, r3
 801b29a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b29c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801b2a0:	e03d      	b.n	801b31e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801b2a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b2a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801b2a8:	f043 0301 	orr.w	r3, r3, #1
 801b2ac:	b2da      	uxtb	r2, r3
 801b2ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b2b0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801b2b4:	68ba      	ldr	r2, [r7, #8]
 801b2b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b2b8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801b2ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b2bc:	699b      	ldr	r3, [r3, #24]
 801b2be:	2b00      	cmp	r3, #0
 801b2c0:	d10b      	bne.n	801b2da <prvProcessReceivedCommands+0x162>
	__asm volatile
 801b2c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b2c6:	f383 8811 	msr	BASEPRI, r3
 801b2ca:	f3bf 8f6f 	isb	sy
 801b2ce:	f3bf 8f4f 	dsb	sy
 801b2d2:	617b      	str	r3, [r7, #20]
}
 801b2d4:	bf00      	nop
 801b2d6:	bf00      	nop
 801b2d8:	e7fd      	b.n	801b2d6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801b2da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b2dc:	699a      	ldr	r2, [r3, #24]
 801b2de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2e0:	18d1      	adds	r1, r2, r3
 801b2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b2e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801b2e8:	f7ff ff04 	bl	801b0f4 <prvInsertTimerInActiveList>
					break;
 801b2ec:	e017      	b.n	801b31e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801b2ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b2f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801b2f4:	f003 0302 	and.w	r3, r3, #2
 801b2f8:	2b00      	cmp	r3, #0
 801b2fa:	d103      	bne.n	801b304 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 801b2fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801b2fe:	f7fd f81f 	bl	8018340 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801b302:	e00c      	b.n	801b31e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801b304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b306:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801b30a:	f023 0301 	bic.w	r3, r3, #1
 801b30e:	b2da      	uxtb	r2, r3
 801b310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b312:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801b316:	e002      	b.n	801b31e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 801b318:	bf00      	nop
 801b31a:	e000      	b.n	801b31e <prvProcessReceivedCommands+0x1a6>
					break;
 801b31c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801b31e:	4b08      	ldr	r3, [pc, #32]	@ (801b340 <prvProcessReceivedCommands+0x1c8>)
 801b320:	681b      	ldr	r3, [r3, #0]
 801b322:	1d39      	adds	r1, r7, #4
 801b324:	2200      	movs	r2, #0
 801b326:	4618      	mov	r0, r3
 801b328:	f7fd ff62 	bl	80191f0 <xQueueReceive>
 801b32c:	4603      	mov	r3, r0
 801b32e:	2b00      	cmp	r3, #0
 801b330:	f47f af26 	bne.w	801b180 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801b334:	bf00      	nop
 801b336:	bf00      	nop
 801b338:	3730      	adds	r7, #48	@ 0x30
 801b33a:	46bd      	mov	sp, r7
 801b33c:	bd80      	pop	{r7, pc}
 801b33e:	bf00      	nop
 801b340:	24052cd4 	.word	0x24052cd4

0801b344 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801b344:	b580      	push	{r7, lr}
 801b346:	b088      	sub	sp, #32
 801b348:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801b34a:	e049      	b.n	801b3e0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801b34c:	4b2e      	ldr	r3, [pc, #184]	@ (801b408 <prvSwitchTimerLists+0xc4>)
 801b34e:	681b      	ldr	r3, [r3, #0]
 801b350:	68db      	ldr	r3, [r3, #12]
 801b352:	681b      	ldr	r3, [r3, #0]
 801b354:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801b356:	4b2c      	ldr	r3, [pc, #176]	@ (801b408 <prvSwitchTimerLists+0xc4>)
 801b358:	681b      	ldr	r3, [r3, #0]
 801b35a:	68db      	ldr	r3, [r3, #12]
 801b35c:	68db      	ldr	r3, [r3, #12]
 801b35e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801b360:	68fb      	ldr	r3, [r7, #12]
 801b362:	3304      	adds	r3, #4
 801b364:	4618      	mov	r0, r3
 801b366:	f7fd f995 	bl	8018694 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801b36a:	68fb      	ldr	r3, [r7, #12]
 801b36c:	6a1b      	ldr	r3, [r3, #32]
 801b36e:	68f8      	ldr	r0, [r7, #12]
 801b370:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801b372:	68fb      	ldr	r3, [r7, #12]
 801b374:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801b378:	f003 0304 	and.w	r3, r3, #4
 801b37c:	2b00      	cmp	r3, #0
 801b37e:	d02f      	beq.n	801b3e0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801b380:	68fb      	ldr	r3, [r7, #12]
 801b382:	699b      	ldr	r3, [r3, #24]
 801b384:	693a      	ldr	r2, [r7, #16]
 801b386:	4413      	add	r3, r2
 801b388:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801b38a:	68ba      	ldr	r2, [r7, #8]
 801b38c:	693b      	ldr	r3, [r7, #16]
 801b38e:	429a      	cmp	r2, r3
 801b390:	d90e      	bls.n	801b3b0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801b392:	68fb      	ldr	r3, [r7, #12]
 801b394:	68ba      	ldr	r2, [r7, #8]
 801b396:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801b398:	68fb      	ldr	r3, [r7, #12]
 801b39a:	68fa      	ldr	r2, [r7, #12]
 801b39c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801b39e:	4b1a      	ldr	r3, [pc, #104]	@ (801b408 <prvSwitchTimerLists+0xc4>)
 801b3a0:	681a      	ldr	r2, [r3, #0]
 801b3a2:	68fb      	ldr	r3, [r7, #12]
 801b3a4:	3304      	adds	r3, #4
 801b3a6:	4619      	mov	r1, r3
 801b3a8:	4610      	mov	r0, r2
 801b3aa:	f7fd f93a 	bl	8018622 <vListInsert>
 801b3ae:	e017      	b.n	801b3e0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801b3b0:	2300      	movs	r3, #0
 801b3b2:	9300      	str	r3, [sp, #0]
 801b3b4:	2300      	movs	r3, #0
 801b3b6:	693a      	ldr	r2, [r7, #16]
 801b3b8:	2100      	movs	r1, #0
 801b3ba:	68f8      	ldr	r0, [r7, #12]
 801b3bc:	f7ff fd58 	bl	801ae70 <xTimerGenericCommand>
 801b3c0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801b3c2:	687b      	ldr	r3, [r7, #4]
 801b3c4:	2b00      	cmp	r3, #0
 801b3c6:	d10b      	bne.n	801b3e0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 801b3c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b3cc:	f383 8811 	msr	BASEPRI, r3
 801b3d0:	f3bf 8f6f 	isb	sy
 801b3d4:	f3bf 8f4f 	dsb	sy
 801b3d8:	603b      	str	r3, [r7, #0]
}
 801b3da:	bf00      	nop
 801b3dc:	bf00      	nop
 801b3de:	e7fd      	b.n	801b3dc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801b3e0:	4b09      	ldr	r3, [pc, #36]	@ (801b408 <prvSwitchTimerLists+0xc4>)
 801b3e2:	681b      	ldr	r3, [r3, #0]
 801b3e4:	681b      	ldr	r3, [r3, #0]
 801b3e6:	2b00      	cmp	r3, #0
 801b3e8:	d1b0      	bne.n	801b34c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801b3ea:	4b07      	ldr	r3, [pc, #28]	@ (801b408 <prvSwitchTimerLists+0xc4>)
 801b3ec:	681b      	ldr	r3, [r3, #0]
 801b3ee:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801b3f0:	4b06      	ldr	r3, [pc, #24]	@ (801b40c <prvSwitchTimerLists+0xc8>)
 801b3f2:	681b      	ldr	r3, [r3, #0]
 801b3f4:	4a04      	ldr	r2, [pc, #16]	@ (801b408 <prvSwitchTimerLists+0xc4>)
 801b3f6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801b3f8:	4a04      	ldr	r2, [pc, #16]	@ (801b40c <prvSwitchTimerLists+0xc8>)
 801b3fa:	697b      	ldr	r3, [r7, #20]
 801b3fc:	6013      	str	r3, [r2, #0]
}
 801b3fe:	bf00      	nop
 801b400:	3718      	adds	r7, #24
 801b402:	46bd      	mov	sp, r7
 801b404:	bd80      	pop	{r7, pc}
 801b406:	bf00      	nop
 801b408:	24052ccc 	.word	0x24052ccc
 801b40c:	24052cd0 	.word	0x24052cd0

0801b410 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801b410:	b580      	push	{r7, lr}
 801b412:	b082      	sub	sp, #8
 801b414:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801b416:	f7fd fa97 	bl	8018948 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801b41a:	4b15      	ldr	r3, [pc, #84]	@ (801b470 <prvCheckForValidListAndQueue+0x60>)
 801b41c:	681b      	ldr	r3, [r3, #0]
 801b41e:	2b00      	cmp	r3, #0
 801b420:	d120      	bne.n	801b464 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801b422:	4814      	ldr	r0, [pc, #80]	@ (801b474 <prvCheckForValidListAndQueue+0x64>)
 801b424:	f7fd f8ac 	bl	8018580 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801b428:	4813      	ldr	r0, [pc, #76]	@ (801b478 <prvCheckForValidListAndQueue+0x68>)
 801b42a:	f7fd f8a9 	bl	8018580 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801b42e:	4b13      	ldr	r3, [pc, #76]	@ (801b47c <prvCheckForValidListAndQueue+0x6c>)
 801b430:	4a10      	ldr	r2, [pc, #64]	@ (801b474 <prvCheckForValidListAndQueue+0x64>)
 801b432:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801b434:	4b12      	ldr	r3, [pc, #72]	@ (801b480 <prvCheckForValidListAndQueue+0x70>)
 801b436:	4a10      	ldr	r2, [pc, #64]	@ (801b478 <prvCheckForValidListAndQueue+0x68>)
 801b438:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801b43a:	2300      	movs	r3, #0
 801b43c:	9300      	str	r3, [sp, #0]
 801b43e:	4b11      	ldr	r3, [pc, #68]	@ (801b484 <prvCheckForValidListAndQueue+0x74>)
 801b440:	4a11      	ldr	r2, [pc, #68]	@ (801b488 <prvCheckForValidListAndQueue+0x78>)
 801b442:	2110      	movs	r1, #16
 801b444:	200a      	movs	r0, #10
 801b446:	f7fd fc0b 	bl	8018c60 <xQueueGenericCreateStatic>
 801b44a:	4603      	mov	r3, r0
 801b44c:	4a08      	ldr	r2, [pc, #32]	@ (801b470 <prvCheckForValidListAndQueue+0x60>)
 801b44e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801b450:	4b07      	ldr	r3, [pc, #28]	@ (801b470 <prvCheckForValidListAndQueue+0x60>)
 801b452:	681b      	ldr	r3, [r3, #0]
 801b454:	2b00      	cmp	r3, #0
 801b456:	d005      	beq.n	801b464 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801b458:	4b05      	ldr	r3, [pc, #20]	@ (801b470 <prvCheckForValidListAndQueue+0x60>)
 801b45a:	681b      	ldr	r3, [r3, #0]
 801b45c:	490b      	ldr	r1, [pc, #44]	@ (801b48c <prvCheckForValidListAndQueue+0x7c>)
 801b45e:	4618      	mov	r0, r3
 801b460:	f7fe fa00 	bl	8019864 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801b464:	f7fd faa2 	bl	80189ac <vPortExitCritical>
}
 801b468:	bf00      	nop
 801b46a:	46bd      	mov	sp, r7
 801b46c:	bd80      	pop	{r7, pc}
 801b46e:	bf00      	nop
 801b470:	24052cd4 	.word	0x24052cd4
 801b474:	24052ca4 	.word	0x24052ca4
 801b478:	24052cb8 	.word	0x24052cb8
 801b47c:	24052ccc 	.word	0x24052ccc
 801b480:	24052cd0 	.word	0x24052cd0
 801b484:	24052d80 	.word	0x24052d80
 801b488:	24052ce0 	.word	0x24052ce0
 801b48c:	0801ebe4 	.word	0x0801ebe4

0801b490 <__cvt>:
 801b490:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b492:	ed2d 8b02 	vpush	{d8}
 801b496:	eeb0 8b40 	vmov.f64	d8, d0
 801b49a:	b085      	sub	sp, #20
 801b49c:	4617      	mov	r7, r2
 801b49e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801b4a0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801b4a2:	ee18 2a90 	vmov	r2, s17
 801b4a6:	f025 0520 	bic.w	r5, r5, #32
 801b4aa:	2a00      	cmp	r2, #0
 801b4ac:	bfb6      	itet	lt
 801b4ae:	222d      	movlt	r2, #45	@ 0x2d
 801b4b0:	2200      	movge	r2, #0
 801b4b2:	eeb1 8b40 	vneglt.f64	d8, d0
 801b4b6:	2d46      	cmp	r5, #70	@ 0x46
 801b4b8:	460c      	mov	r4, r1
 801b4ba:	701a      	strb	r2, [r3, #0]
 801b4bc:	d004      	beq.n	801b4c8 <__cvt+0x38>
 801b4be:	2d45      	cmp	r5, #69	@ 0x45
 801b4c0:	d100      	bne.n	801b4c4 <__cvt+0x34>
 801b4c2:	3401      	adds	r4, #1
 801b4c4:	2102      	movs	r1, #2
 801b4c6:	e000      	b.n	801b4ca <__cvt+0x3a>
 801b4c8:	2103      	movs	r1, #3
 801b4ca:	ab03      	add	r3, sp, #12
 801b4cc:	9301      	str	r3, [sp, #4]
 801b4ce:	ab02      	add	r3, sp, #8
 801b4d0:	9300      	str	r3, [sp, #0]
 801b4d2:	4622      	mov	r2, r4
 801b4d4:	4633      	mov	r3, r6
 801b4d6:	eeb0 0b48 	vmov.f64	d0, d8
 801b4da:	f000 ff51 	bl	801c380 <_dtoa_r>
 801b4de:	2d47      	cmp	r5, #71	@ 0x47
 801b4e0:	d114      	bne.n	801b50c <__cvt+0x7c>
 801b4e2:	07fb      	lsls	r3, r7, #31
 801b4e4:	d50a      	bpl.n	801b4fc <__cvt+0x6c>
 801b4e6:	1902      	adds	r2, r0, r4
 801b4e8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801b4ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b4f0:	bf08      	it	eq
 801b4f2:	9203      	streq	r2, [sp, #12]
 801b4f4:	2130      	movs	r1, #48	@ 0x30
 801b4f6:	9b03      	ldr	r3, [sp, #12]
 801b4f8:	4293      	cmp	r3, r2
 801b4fa:	d319      	bcc.n	801b530 <__cvt+0xa0>
 801b4fc:	9b03      	ldr	r3, [sp, #12]
 801b4fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b500:	1a1b      	subs	r3, r3, r0
 801b502:	6013      	str	r3, [r2, #0]
 801b504:	b005      	add	sp, #20
 801b506:	ecbd 8b02 	vpop	{d8}
 801b50a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b50c:	2d46      	cmp	r5, #70	@ 0x46
 801b50e:	eb00 0204 	add.w	r2, r0, r4
 801b512:	d1e9      	bne.n	801b4e8 <__cvt+0x58>
 801b514:	7803      	ldrb	r3, [r0, #0]
 801b516:	2b30      	cmp	r3, #48	@ 0x30
 801b518:	d107      	bne.n	801b52a <__cvt+0x9a>
 801b51a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801b51e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b522:	bf1c      	itt	ne
 801b524:	f1c4 0401 	rsbne	r4, r4, #1
 801b528:	6034      	strne	r4, [r6, #0]
 801b52a:	6833      	ldr	r3, [r6, #0]
 801b52c:	441a      	add	r2, r3
 801b52e:	e7db      	b.n	801b4e8 <__cvt+0x58>
 801b530:	1c5c      	adds	r4, r3, #1
 801b532:	9403      	str	r4, [sp, #12]
 801b534:	7019      	strb	r1, [r3, #0]
 801b536:	e7de      	b.n	801b4f6 <__cvt+0x66>

0801b538 <__exponent>:
 801b538:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b53a:	2900      	cmp	r1, #0
 801b53c:	bfba      	itte	lt
 801b53e:	4249      	neglt	r1, r1
 801b540:	232d      	movlt	r3, #45	@ 0x2d
 801b542:	232b      	movge	r3, #43	@ 0x2b
 801b544:	2909      	cmp	r1, #9
 801b546:	7002      	strb	r2, [r0, #0]
 801b548:	7043      	strb	r3, [r0, #1]
 801b54a:	dd29      	ble.n	801b5a0 <__exponent+0x68>
 801b54c:	f10d 0307 	add.w	r3, sp, #7
 801b550:	461d      	mov	r5, r3
 801b552:	270a      	movs	r7, #10
 801b554:	461a      	mov	r2, r3
 801b556:	fbb1 f6f7 	udiv	r6, r1, r7
 801b55a:	fb07 1416 	mls	r4, r7, r6, r1
 801b55e:	3430      	adds	r4, #48	@ 0x30
 801b560:	f802 4c01 	strb.w	r4, [r2, #-1]
 801b564:	460c      	mov	r4, r1
 801b566:	2c63      	cmp	r4, #99	@ 0x63
 801b568:	f103 33ff 	add.w	r3, r3, #4294967295
 801b56c:	4631      	mov	r1, r6
 801b56e:	dcf1      	bgt.n	801b554 <__exponent+0x1c>
 801b570:	3130      	adds	r1, #48	@ 0x30
 801b572:	1e94      	subs	r4, r2, #2
 801b574:	f803 1c01 	strb.w	r1, [r3, #-1]
 801b578:	1c41      	adds	r1, r0, #1
 801b57a:	4623      	mov	r3, r4
 801b57c:	42ab      	cmp	r3, r5
 801b57e:	d30a      	bcc.n	801b596 <__exponent+0x5e>
 801b580:	f10d 0309 	add.w	r3, sp, #9
 801b584:	1a9b      	subs	r3, r3, r2
 801b586:	42ac      	cmp	r4, r5
 801b588:	bf88      	it	hi
 801b58a:	2300      	movhi	r3, #0
 801b58c:	3302      	adds	r3, #2
 801b58e:	4403      	add	r3, r0
 801b590:	1a18      	subs	r0, r3, r0
 801b592:	b003      	add	sp, #12
 801b594:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b596:	f813 6b01 	ldrb.w	r6, [r3], #1
 801b59a:	f801 6f01 	strb.w	r6, [r1, #1]!
 801b59e:	e7ed      	b.n	801b57c <__exponent+0x44>
 801b5a0:	2330      	movs	r3, #48	@ 0x30
 801b5a2:	3130      	adds	r1, #48	@ 0x30
 801b5a4:	7083      	strb	r3, [r0, #2]
 801b5a6:	70c1      	strb	r1, [r0, #3]
 801b5a8:	1d03      	adds	r3, r0, #4
 801b5aa:	e7f1      	b.n	801b590 <__exponent+0x58>
 801b5ac:	0000      	movs	r0, r0
	...

0801b5b0 <_printf_float>:
 801b5b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b5b4:	b08d      	sub	sp, #52	@ 0x34
 801b5b6:	460c      	mov	r4, r1
 801b5b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801b5bc:	4616      	mov	r6, r2
 801b5be:	461f      	mov	r7, r3
 801b5c0:	4605      	mov	r5, r0
 801b5c2:	f000 fd71 	bl	801c0a8 <_localeconv_r>
 801b5c6:	f8d0 b000 	ldr.w	fp, [r0]
 801b5ca:	4658      	mov	r0, fp
 801b5cc:	f7e4 fed8 	bl	8000380 <strlen>
 801b5d0:	2300      	movs	r3, #0
 801b5d2:	930a      	str	r3, [sp, #40]	@ 0x28
 801b5d4:	f8d8 3000 	ldr.w	r3, [r8]
 801b5d8:	f894 9018 	ldrb.w	r9, [r4, #24]
 801b5dc:	6822      	ldr	r2, [r4, #0]
 801b5de:	9005      	str	r0, [sp, #20]
 801b5e0:	3307      	adds	r3, #7
 801b5e2:	f023 0307 	bic.w	r3, r3, #7
 801b5e6:	f103 0108 	add.w	r1, r3, #8
 801b5ea:	f8c8 1000 	str.w	r1, [r8]
 801b5ee:	ed93 0b00 	vldr	d0, [r3]
 801b5f2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 801b850 <_printf_float+0x2a0>
 801b5f6:	eeb0 7bc0 	vabs.f64	d7, d0
 801b5fa:	eeb4 7b46 	vcmp.f64	d7, d6
 801b5fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b602:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801b606:	dd24      	ble.n	801b652 <_printf_float+0xa2>
 801b608:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801b60c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b610:	d502      	bpl.n	801b618 <_printf_float+0x68>
 801b612:	232d      	movs	r3, #45	@ 0x2d
 801b614:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801b618:	498f      	ldr	r1, [pc, #572]	@ (801b858 <_printf_float+0x2a8>)
 801b61a:	4b90      	ldr	r3, [pc, #576]	@ (801b85c <_printf_float+0x2ac>)
 801b61c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 801b620:	bf8c      	ite	hi
 801b622:	4688      	movhi	r8, r1
 801b624:	4698      	movls	r8, r3
 801b626:	f022 0204 	bic.w	r2, r2, #4
 801b62a:	2303      	movs	r3, #3
 801b62c:	6123      	str	r3, [r4, #16]
 801b62e:	6022      	str	r2, [r4, #0]
 801b630:	f04f 0a00 	mov.w	sl, #0
 801b634:	9700      	str	r7, [sp, #0]
 801b636:	4633      	mov	r3, r6
 801b638:	aa0b      	add	r2, sp, #44	@ 0x2c
 801b63a:	4621      	mov	r1, r4
 801b63c:	4628      	mov	r0, r5
 801b63e:	f000 f9d1 	bl	801b9e4 <_printf_common>
 801b642:	3001      	adds	r0, #1
 801b644:	f040 8089 	bne.w	801b75a <_printf_float+0x1aa>
 801b648:	f04f 30ff 	mov.w	r0, #4294967295
 801b64c:	b00d      	add	sp, #52	@ 0x34
 801b64e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b652:	eeb4 0b40 	vcmp.f64	d0, d0
 801b656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b65a:	d709      	bvc.n	801b670 <_printf_float+0xc0>
 801b65c:	ee10 3a90 	vmov	r3, s1
 801b660:	2b00      	cmp	r3, #0
 801b662:	bfbc      	itt	lt
 801b664:	232d      	movlt	r3, #45	@ 0x2d
 801b666:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801b66a:	497d      	ldr	r1, [pc, #500]	@ (801b860 <_printf_float+0x2b0>)
 801b66c:	4b7d      	ldr	r3, [pc, #500]	@ (801b864 <_printf_float+0x2b4>)
 801b66e:	e7d5      	b.n	801b61c <_printf_float+0x6c>
 801b670:	6863      	ldr	r3, [r4, #4]
 801b672:	1c59      	adds	r1, r3, #1
 801b674:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 801b678:	d139      	bne.n	801b6ee <_printf_float+0x13e>
 801b67a:	2306      	movs	r3, #6
 801b67c:	6063      	str	r3, [r4, #4]
 801b67e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801b682:	2300      	movs	r3, #0
 801b684:	6022      	str	r2, [r4, #0]
 801b686:	9303      	str	r3, [sp, #12]
 801b688:	ab0a      	add	r3, sp, #40	@ 0x28
 801b68a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801b68e:	ab09      	add	r3, sp, #36	@ 0x24
 801b690:	9300      	str	r3, [sp, #0]
 801b692:	6861      	ldr	r1, [r4, #4]
 801b694:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801b698:	4628      	mov	r0, r5
 801b69a:	f7ff fef9 	bl	801b490 <__cvt>
 801b69e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801b6a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801b6a4:	4680      	mov	r8, r0
 801b6a6:	d129      	bne.n	801b6fc <_printf_float+0x14c>
 801b6a8:	1cc8      	adds	r0, r1, #3
 801b6aa:	db02      	blt.n	801b6b2 <_printf_float+0x102>
 801b6ac:	6863      	ldr	r3, [r4, #4]
 801b6ae:	4299      	cmp	r1, r3
 801b6b0:	dd41      	ble.n	801b736 <_printf_float+0x186>
 801b6b2:	f1a9 0902 	sub.w	r9, r9, #2
 801b6b6:	fa5f f989 	uxtb.w	r9, r9
 801b6ba:	3901      	subs	r1, #1
 801b6bc:	464a      	mov	r2, r9
 801b6be:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801b6c2:	9109      	str	r1, [sp, #36]	@ 0x24
 801b6c4:	f7ff ff38 	bl	801b538 <__exponent>
 801b6c8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b6ca:	1813      	adds	r3, r2, r0
 801b6cc:	2a01      	cmp	r2, #1
 801b6ce:	4682      	mov	sl, r0
 801b6d0:	6123      	str	r3, [r4, #16]
 801b6d2:	dc02      	bgt.n	801b6da <_printf_float+0x12a>
 801b6d4:	6822      	ldr	r2, [r4, #0]
 801b6d6:	07d2      	lsls	r2, r2, #31
 801b6d8:	d501      	bpl.n	801b6de <_printf_float+0x12e>
 801b6da:	3301      	adds	r3, #1
 801b6dc:	6123      	str	r3, [r4, #16]
 801b6de:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801b6e2:	2b00      	cmp	r3, #0
 801b6e4:	d0a6      	beq.n	801b634 <_printf_float+0x84>
 801b6e6:	232d      	movs	r3, #45	@ 0x2d
 801b6e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801b6ec:	e7a2      	b.n	801b634 <_printf_float+0x84>
 801b6ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801b6f2:	d1c4      	bne.n	801b67e <_printf_float+0xce>
 801b6f4:	2b00      	cmp	r3, #0
 801b6f6:	d1c2      	bne.n	801b67e <_printf_float+0xce>
 801b6f8:	2301      	movs	r3, #1
 801b6fa:	e7bf      	b.n	801b67c <_printf_float+0xcc>
 801b6fc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801b700:	d9db      	bls.n	801b6ba <_printf_float+0x10a>
 801b702:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801b706:	d118      	bne.n	801b73a <_printf_float+0x18a>
 801b708:	2900      	cmp	r1, #0
 801b70a:	6863      	ldr	r3, [r4, #4]
 801b70c:	dd0b      	ble.n	801b726 <_printf_float+0x176>
 801b70e:	6121      	str	r1, [r4, #16]
 801b710:	b913      	cbnz	r3, 801b718 <_printf_float+0x168>
 801b712:	6822      	ldr	r2, [r4, #0]
 801b714:	07d0      	lsls	r0, r2, #31
 801b716:	d502      	bpl.n	801b71e <_printf_float+0x16e>
 801b718:	3301      	adds	r3, #1
 801b71a:	440b      	add	r3, r1
 801b71c:	6123      	str	r3, [r4, #16]
 801b71e:	65a1      	str	r1, [r4, #88]	@ 0x58
 801b720:	f04f 0a00 	mov.w	sl, #0
 801b724:	e7db      	b.n	801b6de <_printf_float+0x12e>
 801b726:	b913      	cbnz	r3, 801b72e <_printf_float+0x17e>
 801b728:	6822      	ldr	r2, [r4, #0]
 801b72a:	07d2      	lsls	r2, r2, #31
 801b72c:	d501      	bpl.n	801b732 <_printf_float+0x182>
 801b72e:	3302      	adds	r3, #2
 801b730:	e7f4      	b.n	801b71c <_printf_float+0x16c>
 801b732:	2301      	movs	r3, #1
 801b734:	e7f2      	b.n	801b71c <_printf_float+0x16c>
 801b736:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801b73a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b73c:	4299      	cmp	r1, r3
 801b73e:	db05      	blt.n	801b74c <_printf_float+0x19c>
 801b740:	6823      	ldr	r3, [r4, #0]
 801b742:	6121      	str	r1, [r4, #16]
 801b744:	07d8      	lsls	r0, r3, #31
 801b746:	d5ea      	bpl.n	801b71e <_printf_float+0x16e>
 801b748:	1c4b      	adds	r3, r1, #1
 801b74a:	e7e7      	b.n	801b71c <_printf_float+0x16c>
 801b74c:	2900      	cmp	r1, #0
 801b74e:	bfd4      	ite	le
 801b750:	f1c1 0202 	rsble	r2, r1, #2
 801b754:	2201      	movgt	r2, #1
 801b756:	4413      	add	r3, r2
 801b758:	e7e0      	b.n	801b71c <_printf_float+0x16c>
 801b75a:	6823      	ldr	r3, [r4, #0]
 801b75c:	055a      	lsls	r2, r3, #21
 801b75e:	d407      	bmi.n	801b770 <_printf_float+0x1c0>
 801b760:	6923      	ldr	r3, [r4, #16]
 801b762:	4642      	mov	r2, r8
 801b764:	4631      	mov	r1, r6
 801b766:	4628      	mov	r0, r5
 801b768:	47b8      	blx	r7
 801b76a:	3001      	adds	r0, #1
 801b76c:	d12a      	bne.n	801b7c4 <_printf_float+0x214>
 801b76e:	e76b      	b.n	801b648 <_printf_float+0x98>
 801b770:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801b774:	f240 80e0 	bls.w	801b938 <_printf_float+0x388>
 801b778:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801b77c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b784:	d133      	bne.n	801b7ee <_printf_float+0x23e>
 801b786:	4a38      	ldr	r2, [pc, #224]	@ (801b868 <_printf_float+0x2b8>)
 801b788:	2301      	movs	r3, #1
 801b78a:	4631      	mov	r1, r6
 801b78c:	4628      	mov	r0, r5
 801b78e:	47b8      	blx	r7
 801b790:	3001      	adds	r0, #1
 801b792:	f43f af59 	beq.w	801b648 <_printf_float+0x98>
 801b796:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801b79a:	4543      	cmp	r3, r8
 801b79c:	db02      	blt.n	801b7a4 <_printf_float+0x1f4>
 801b79e:	6823      	ldr	r3, [r4, #0]
 801b7a0:	07d8      	lsls	r0, r3, #31
 801b7a2:	d50f      	bpl.n	801b7c4 <_printf_float+0x214>
 801b7a4:	9b05      	ldr	r3, [sp, #20]
 801b7a6:	465a      	mov	r2, fp
 801b7a8:	4631      	mov	r1, r6
 801b7aa:	4628      	mov	r0, r5
 801b7ac:	47b8      	blx	r7
 801b7ae:	3001      	adds	r0, #1
 801b7b0:	f43f af4a 	beq.w	801b648 <_printf_float+0x98>
 801b7b4:	f04f 0900 	mov.w	r9, #0
 801b7b8:	f108 38ff 	add.w	r8, r8, #4294967295
 801b7bc:	f104 0a1a 	add.w	sl, r4, #26
 801b7c0:	45c8      	cmp	r8, r9
 801b7c2:	dc09      	bgt.n	801b7d8 <_printf_float+0x228>
 801b7c4:	6823      	ldr	r3, [r4, #0]
 801b7c6:	079b      	lsls	r3, r3, #30
 801b7c8:	f100 8107 	bmi.w	801b9da <_printf_float+0x42a>
 801b7cc:	68e0      	ldr	r0, [r4, #12]
 801b7ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b7d0:	4298      	cmp	r0, r3
 801b7d2:	bfb8      	it	lt
 801b7d4:	4618      	movlt	r0, r3
 801b7d6:	e739      	b.n	801b64c <_printf_float+0x9c>
 801b7d8:	2301      	movs	r3, #1
 801b7da:	4652      	mov	r2, sl
 801b7dc:	4631      	mov	r1, r6
 801b7de:	4628      	mov	r0, r5
 801b7e0:	47b8      	blx	r7
 801b7e2:	3001      	adds	r0, #1
 801b7e4:	f43f af30 	beq.w	801b648 <_printf_float+0x98>
 801b7e8:	f109 0901 	add.w	r9, r9, #1
 801b7ec:	e7e8      	b.n	801b7c0 <_printf_float+0x210>
 801b7ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b7f0:	2b00      	cmp	r3, #0
 801b7f2:	dc3b      	bgt.n	801b86c <_printf_float+0x2bc>
 801b7f4:	4a1c      	ldr	r2, [pc, #112]	@ (801b868 <_printf_float+0x2b8>)
 801b7f6:	2301      	movs	r3, #1
 801b7f8:	4631      	mov	r1, r6
 801b7fa:	4628      	mov	r0, r5
 801b7fc:	47b8      	blx	r7
 801b7fe:	3001      	adds	r0, #1
 801b800:	f43f af22 	beq.w	801b648 <_printf_float+0x98>
 801b804:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801b808:	ea59 0303 	orrs.w	r3, r9, r3
 801b80c:	d102      	bne.n	801b814 <_printf_float+0x264>
 801b80e:	6823      	ldr	r3, [r4, #0]
 801b810:	07d9      	lsls	r1, r3, #31
 801b812:	d5d7      	bpl.n	801b7c4 <_printf_float+0x214>
 801b814:	9b05      	ldr	r3, [sp, #20]
 801b816:	465a      	mov	r2, fp
 801b818:	4631      	mov	r1, r6
 801b81a:	4628      	mov	r0, r5
 801b81c:	47b8      	blx	r7
 801b81e:	3001      	adds	r0, #1
 801b820:	f43f af12 	beq.w	801b648 <_printf_float+0x98>
 801b824:	f04f 0a00 	mov.w	sl, #0
 801b828:	f104 0b1a 	add.w	fp, r4, #26
 801b82c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b82e:	425b      	negs	r3, r3
 801b830:	4553      	cmp	r3, sl
 801b832:	dc01      	bgt.n	801b838 <_printf_float+0x288>
 801b834:	464b      	mov	r3, r9
 801b836:	e794      	b.n	801b762 <_printf_float+0x1b2>
 801b838:	2301      	movs	r3, #1
 801b83a:	465a      	mov	r2, fp
 801b83c:	4631      	mov	r1, r6
 801b83e:	4628      	mov	r0, r5
 801b840:	47b8      	blx	r7
 801b842:	3001      	adds	r0, #1
 801b844:	f43f af00 	beq.w	801b648 <_printf_float+0x98>
 801b848:	f10a 0a01 	add.w	sl, sl, #1
 801b84c:	e7ee      	b.n	801b82c <_printf_float+0x27c>
 801b84e:	bf00      	nop
 801b850:	ffffffff 	.word	0xffffffff
 801b854:	7fefffff 	.word	0x7fefffff
 801b858:	0801eda8 	.word	0x0801eda8
 801b85c:	0801eda4 	.word	0x0801eda4
 801b860:	0801edb0 	.word	0x0801edb0
 801b864:	0801edac 	.word	0x0801edac
 801b868:	0801edb4 	.word	0x0801edb4
 801b86c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801b86e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801b872:	4553      	cmp	r3, sl
 801b874:	bfa8      	it	ge
 801b876:	4653      	movge	r3, sl
 801b878:	2b00      	cmp	r3, #0
 801b87a:	4699      	mov	r9, r3
 801b87c:	dc37      	bgt.n	801b8ee <_printf_float+0x33e>
 801b87e:	2300      	movs	r3, #0
 801b880:	9307      	str	r3, [sp, #28]
 801b882:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b886:	f104 021a 	add.w	r2, r4, #26
 801b88a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801b88c:	9907      	ldr	r1, [sp, #28]
 801b88e:	9306      	str	r3, [sp, #24]
 801b890:	eba3 0309 	sub.w	r3, r3, r9
 801b894:	428b      	cmp	r3, r1
 801b896:	dc31      	bgt.n	801b8fc <_printf_float+0x34c>
 801b898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b89a:	459a      	cmp	sl, r3
 801b89c:	dc3b      	bgt.n	801b916 <_printf_float+0x366>
 801b89e:	6823      	ldr	r3, [r4, #0]
 801b8a0:	07da      	lsls	r2, r3, #31
 801b8a2:	d438      	bmi.n	801b916 <_printf_float+0x366>
 801b8a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b8a6:	ebaa 0903 	sub.w	r9, sl, r3
 801b8aa:	9b06      	ldr	r3, [sp, #24]
 801b8ac:	ebaa 0303 	sub.w	r3, sl, r3
 801b8b0:	4599      	cmp	r9, r3
 801b8b2:	bfa8      	it	ge
 801b8b4:	4699      	movge	r9, r3
 801b8b6:	f1b9 0f00 	cmp.w	r9, #0
 801b8ba:	dc34      	bgt.n	801b926 <_printf_float+0x376>
 801b8bc:	f04f 0800 	mov.w	r8, #0
 801b8c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b8c4:	f104 0b1a 	add.w	fp, r4, #26
 801b8c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b8ca:	ebaa 0303 	sub.w	r3, sl, r3
 801b8ce:	eba3 0309 	sub.w	r3, r3, r9
 801b8d2:	4543      	cmp	r3, r8
 801b8d4:	f77f af76 	ble.w	801b7c4 <_printf_float+0x214>
 801b8d8:	2301      	movs	r3, #1
 801b8da:	465a      	mov	r2, fp
 801b8dc:	4631      	mov	r1, r6
 801b8de:	4628      	mov	r0, r5
 801b8e0:	47b8      	blx	r7
 801b8e2:	3001      	adds	r0, #1
 801b8e4:	f43f aeb0 	beq.w	801b648 <_printf_float+0x98>
 801b8e8:	f108 0801 	add.w	r8, r8, #1
 801b8ec:	e7ec      	b.n	801b8c8 <_printf_float+0x318>
 801b8ee:	4642      	mov	r2, r8
 801b8f0:	4631      	mov	r1, r6
 801b8f2:	4628      	mov	r0, r5
 801b8f4:	47b8      	blx	r7
 801b8f6:	3001      	adds	r0, #1
 801b8f8:	d1c1      	bne.n	801b87e <_printf_float+0x2ce>
 801b8fa:	e6a5      	b.n	801b648 <_printf_float+0x98>
 801b8fc:	2301      	movs	r3, #1
 801b8fe:	4631      	mov	r1, r6
 801b900:	4628      	mov	r0, r5
 801b902:	9206      	str	r2, [sp, #24]
 801b904:	47b8      	blx	r7
 801b906:	3001      	adds	r0, #1
 801b908:	f43f ae9e 	beq.w	801b648 <_printf_float+0x98>
 801b90c:	9b07      	ldr	r3, [sp, #28]
 801b90e:	9a06      	ldr	r2, [sp, #24]
 801b910:	3301      	adds	r3, #1
 801b912:	9307      	str	r3, [sp, #28]
 801b914:	e7b9      	b.n	801b88a <_printf_float+0x2da>
 801b916:	9b05      	ldr	r3, [sp, #20]
 801b918:	465a      	mov	r2, fp
 801b91a:	4631      	mov	r1, r6
 801b91c:	4628      	mov	r0, r5
 801b91e:	47b8      	blx	r7
 801b920:	3001      	adds	r0, #1
 801b922:	d1bf      	bne.n	801b8a4 <_printf_float+0x2f4>
 801b924:	e690      	b.n	801b648 <_printf_float+0x98>
 801b926:	9a06      	ldr	r2, [sp, #24]
 801b928:	464b      	mov	r3, r9
 801b92a:	4442      	add	r2, r8
 801b92c:	4631      	mov	r1, r6
 801b92e:	4628      	mov	r0, r5
 801b930:	47b8      	blx	r7
 801b932:	3001      	adds	r0, #1
 801b934:	d1c2      	bne.n	801b8bc <_printf_float+0x30c>
 801b936:	e687      	b.n	801b648 <_printf_float+0x98>
 801b938:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801b93c:	f1b9 0f01 	cmp.w	r9, #1
 801b940:	dc01      	bgt.n	801b946 <_printf_float+0x396>
 801b942:	07db      	lsls	r3, r3, #31
 801b944:	d536      	bpl.n	801b9b4 <_printf_float+0x404>
 801b946:	2301      	movs	r3, #1
 801b948:	4642      	mov	r2, r8
 801b94a:	4631      	mov	r1, r6
 801b94c:	4628      	mov	r0, r5
 801b94e:	47b8      	blx	r7
 801b950:	3001      	adds	r0, #1
 801b952:	f43f ae79 	beq.w	801b648 <_printf_float+0x98>
 801b956:	9b05      	ldr	r3, [sp, #20]
 801b958:	465a      	mov	r2, fp
 801b95a:	4631      	mov	r1, r6
 801b95c:	4628      	mov	r0, r5
 801b95e:	47b8      	blx	r7
 801b960:	3001      	adds	r0, #1
 801b962:	f43f ae71 	beq.w	801b648 <_printf_float+0x98>
 801b966:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801b96a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b96e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b972:	f109 39ff 	add.w	r9, r9, #4294967295
 801b976:	d018      	beq.n	801b9aa <_printf_float+0x3fa>
 801b978:	464b      	mov	r3, r9
 801b97a:	f108 0201 	add.w	r2, r8, #1
 801b97e:	4631      	mov	r1, r6
 801b980:	4628      	mov	r0, r5
 801b982:	47b8      	blx	r7
 801b984:	3001      	adds	r0, #1
 801b986:	d10c      	bne.n	801b9a2 <_printf_float+0x3f2>
 801b988:	e65e      	b.n	801b648 <_printf_float+0x98>
 801b98a:	2301      	movs	r3, #1
 801b98c:	465a      	mov	r2, fp
 801b98e:	4631      	mov	r1, r6
 801b990:	4628      	mov	r0, r5
 801b992:	47b8      	blx	r7
 801b994:	3001      	adds	r0, #1
 801b996:	f43f ae57 	beq.w	801b648 <_printf_float+0x98>
 801b99a:	f108 0801 	add.w	r8, r8, #1
 801b99e:	45c8      	cmp	r8, r9
 801b9a0:	dbf3      	blt.n	801b98a <_printf_float+0x3da>
 801b9a2:	4653      	mov	r3, sl
 801b9a4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801b9a8:	e6dc      	b.n	801b764 <_printf_float+0x1b4>
 801b9aa:	f04f 0800 	mov.w	r8, #0
 801b9ae:	f104 0b1a 	add.w	fp, r4, #26
 801b9b2:	e7f4      	b.n	801b99e <_printf_float+0x3ee>
 801b9b4:	2301      	movs	r3, #1
 801b9b6:	4642      	mov	r2, r8
 801b9b8:	e7e1      	b.n	801b97e <_printf_float+0x3ce>
 801b9ba:	2301      	movs	r3, #1
 801b9bc:	464a      	mov	r2, r9
 801b9be:	4631      	mov	r1, r6
 801b9c0:	4628      	mov	r0, r5
 801b9c2:	47b8      	blx	r7
 801b9c4:	3001      	adds	r0, #1
 801b9c6:	f43f ae3f 	beq.w	801b648 <_printf_float+0x98>
 801b9ca:	f108 0801 	add.w	r8, r8, #1
 801b9ce:	68e3      	ldr	r3, [r4, #12]
 801b9d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801b9d2:	1a5b      	subs	r3, r3, r1
 801b9d4:	4543      	cmp	r3, r8
 801b9d6:	dcf0      	bgt.n	801b9ba <_printf_float+0x40a>
 801b9d8:	e6f8      	b.n	801b7cc <_printf_float+0x21c>
 801b9da:	f04f 0800 	mov.w	r8, #0
 801b9de:	f104 0919 	add.w	r9, r4, #25
 801b9e2:	e7f4      	b.n	801b9ce <_printf_float+0x41e>

0801b9e4 <_printf_common>:
 801b9e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b9e8:	4616      	mov	r6, r2
 801b9ea:	4698      	mov	r8, r3
 801b9ec:	688a      	ldr	r2, [r1, #8]
 801b9ee:	690b      	ldr	r3, [r1, #16]
 801b9f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801b9f4:	4293      	cmp	r3, r2
 801b9f6:	bfb8      	it	lt
 801b9f8:	4613      	movlt	r3, r2
 801b9fa:	6033      	str	r3, [r6, #0]
 801b9fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801ba00:	4607      	mov	r7, r0
 801ba02:	460c      	mov	r4, r1
 801ba04:	b10a      	cbz	r2, 801ba0a <_printf_common+0x26>
 801ba06:	3301      	adds	r3, #1
 801ba08:	6033      	str	r3, [r6, #0]
 801ba0a:	6823      	ldr	r3, [r4, #0]
 801ba0c:	0699      	lsls	r1, r3, #26
 801ba0e:	bf42      	ittt	mi
 801ba10:	6833      	ldrmi	r3, [r6, #0]
 801ba12:	3302      	addmi	r3, #2
 801ba14:	6033      	strmi	r3, [r6, #0]
 801ba16:	6825      	ldr	r5, [r4, #0]
 801ba18:	f015 0506 	ands.w	r5, r5, #6
 801ba1c:	d106      	bne.n	801ba2c <_printf_common+0x48>
 801ba1e:	f104 0a19 	add.w	sl, r4, #25
 801ba22:	68e3      	ldr	r3, [r4, #12]
 801ba24:	6832      	ldr	r2, [r6, #0]
 801ba26:	1a9b      	subs	r3, r3, r2
 801ba28:	42ab      	cmp	r3, r5
 801ba2a:	dc26      	bgt.n	801ba7a <_printf_common+0x96>
 801ba2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801ba30:	6822      	ldr	r2, [r4, #0]
 801ba32:	3b00      	subs	r3, #0
 801ba34:	bf18      	it	ne
 801ba36:	2301      	movne	r3, #1
 801ba38:	0692      	lsls	r2, r2, #26
 801ba3a:	d42b      	bmi.n	801ba94 <_printf_common+0xb0>
 801ba3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801ba40:	4641      	mov	r1, r8
 801ba42:	4638      	mov	r0, r7
 801ba44:	47c8      	blx	r9
 801ba46:	3001      	adds	r0, #1
 801ba48:	d01e      	beq.n	801ba88 <_printf_common+0xa4>
 801ba4a:	6823      	ldr	r3, [r4, #0]
 801ba4c:	6922      	ldr	r2, [r4, #16]
 801ba4e:	f003 0306 	and.w	r3, r3, #6
 801ba52:	2b04      	cmp	r3, #4
 801ba54:	bf02      	ittt	eq
 801ba56:	68e5      	ldreq	r5, [r4, #12]
 801ba58:	6833      	ldreq	r3, [r6, #0]
 801ba5a:	1aed      	subeq	r5, r5, r3
 801ba5c:	68a3      	ldr	r3, [r4, #8]
 801ba5e:	bf0c      	ite	eq
 801ba60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801ba64:	2500      	movne	r5, #0
 801ba66:	4293      	cmp	r3, r2
 801ba68:	bfc4      	itt	gt
 801ba6a:	1a9b      	subgt	r3, r3, r2
 801ba6c:	18ed      	addgt	r5, r5, r3
 801ba6e:	2600      	movs	r6, #0
 801ba70:	341a      	adds	r4, #26
 801ba72:	42b5      	cmp	r5, r6
 801ba74:	d11a      	bne.n	801baac <_printf_common+0xc8>
 801ba76:	2000      	movs	r0, #0
 801ba78:	e008      	b.n	801ba8c <_printf_common+0xa8>
 801ba7a:	2301      	movs	r3, #1
 801ba7c:	4652      	mov	r2, sl
 801ba7e:	4641      	mov	r1, r8
 801ba80:	4638      	mov	r0, r7
 801ba82:	47c8      	blx	r9
 801ba84:	3001      	adds	r0, #1
 801ba86:	d103      	bne.n	801ba90 <_printf_common+0xac>
 801ba88:	f04f 30ff 	mov.w	r0, #4294967295
 801ba8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ba90:	3501      	adds	r5, #1
 801ba92:	e7c6      	b.n	801ba22 <_printf_common+0x3e>
 801ba94:	18e1      	adds	r1, r4, r3
 801ba96:	1c5a      	adds	r2, r3, #1
 801ba98:	2030      	movs	r0, #48	@ 0x30
 801ba9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801ba9e:	4422      	add	r2, r4
 801baa0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801baa4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801baa8:	3302      	adds	r3, #2
 801baaa:	e7c7      	b.n	801ba3c <_printf_common+0x58>
 801baac:	2301      	movs	r3, #1
 801baae:	4622      	mov	r2, r4
 801bab0:	4641      	mov	r1, r8
 801bab2:	4638      	mov	r0, r7
 801bab4:	47c8      	blx	r9
 801bab6:	3001      	adds	r0, #1
 801bab8:	d0e6      	beq.n	801ba88 <_printf_common+0xa4>
 801baba:	3601      	adds	r6, #1
 801babc:	e7d9      	b.n	801ba72 <_printf_common+0x8e>
	...

0801bac0 <_printf_i>:
 801bac0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801bac4:	7e0f      	ldrb	r7, [r1, #24]
 801bac6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801bac8:	2f78      	cmp	r7, #120	@ 0x78
 801baca:	4691      	mov	r9, r2
 801bacc:	4680      	mov	r8, r0
 801bace:	460c      	mov	r4, r1
 801bad0:	469a      	mov	sl, r3
 801bad2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801bad6:	d807      	bhi.n	801bae8 <_printf_i+0x28>
 801bad8:	2f62      	cmp	r7, #98	@ 0x62
 801bada:	d80a      	bhi.n	801baf2 <_printf_i+0x32>
 801badc:	2f00      	cmp	r7, #0
 801bade:	f000 80d1 	beq.w	801bc84 <_printf_i+0x1c4>
 801bae2:	2f58      	cmp	r7, #88	@ 0x58
 801bae4:	f000 80b8 	beq.w	801bc58 <_printf_i+0x198>
 801bae8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801baec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801baf0:	e03a      	b.n	801bb68 <_printf_i+0xa8>
 801baf2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801baf6:	2b15      	cmp	r3, #21
 801baf8:	d8f6      	bhi.n	801bae8 <_printf_i+0x28>
 801bafa:	a101      	add	r1, pc, #4	@ (adr r1, 801bb00 <_printf_i+0x40>)
 801bafc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801bb00:	0801bb59 	.word	0x0801bb59
 801bb04:	0801bb6d 	.word	0x0801bb6d
 801bb08:	0801bae9 	.word	0x0801bae9
 801bb0c:	0801bae9 	.word	0x0801bae9
 801bb10:	0801bae9 	.word	0x0801bae9
 801bb14:	0801bae9 	.word	0x0801bae9
 801bb18:	0801bb6d 	.word	0x0801bb6d
 801bb1c:	0801bae9 	.word	0x0801bae9
 801bb20:	0801bae9 	.word	0x0801bae9
 801bb24:	0801bae9 	.word	0x0801bae9
 801bb28:	0801bae9 	.word	0x0801bae9
 801bb2c:	0801bc6b 	.word	0x0801bc6b
 801bb30:	0801bb97 	.word	0x0801bb97
 801bb34:	0801bc25 	.word	0x0801bc25
 801bb38:	0801bae9 	.word	0x0801bae9
 801bb3c:	0801bae9 	.word	0x0801bae9
 801bb40:	0801bc8d 	.word	0x0801bc8d
 801bb44:	0801bae9 	.word	0x0801bae9
 801bb48:	0801bb97 	.word	0x0801bb97
 801bb4c:	0801bae9 	.word	0x0801bae9
 801bb50:	0801bae9 	.word	0x0801bae9
 801bb54:	0801bc2d 	.word	0x0801bc2d
 801bb58:	6833      	ldr	r3, [r6, #0]
 801bb5a:	1d1a      	adds	r2, r3, #4
 801bb5c:	681b      	ldr	r3, [r3, #0]
 801bb5e:	6032      	str	r2, [r6, #0]
 801bb60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801bb64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801bb68:	2301      	movs	r3, #1
 801bb6a:	e09c      	b.n	801bca6 <_printf_i+0x1e6>
 801bb6c:	6833      	ldr	r3, [r6, #0]
 801bb6e:	6820      	ldr	r0, [r4, #0]
 801bb70:	1d19      	adds	r1, r3, #4
 801bb72:	6031      	str	r1, [r6, #0]
 801bb74:	0606      	lsls	r6, r0, #24
 801bb76:	d501      	bpl.n	801bb7c <_printf_i+0xbc>
 801bb78:	681d      	ldr	r5, [r3, #0]
 801bb7a:	e003      	b.n	801bb84 <_printf_i+0xc4>
 801bb7c:	0645      	lsls	r5, r0, #25
 801bb7e:	d5fb      	bpl.n	801bb78 <_printf_i+0xb8>
 801bb80:	f9b3 5000 	ldrsh.w	r5, [r3]
 801bb84:	2d00      	cmp	r5, #0
 801bb86:	da03      	bge.n	801bb90 <_printf_i+0xd0>
 801bb88:	232d      	movs	r3, #45	@ 0x2d
 801bb8a:	426d      	negs	r5, r5
 801bb8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801bb90:	4858      	ldr	r0, [pc, #352]	@ (801bcf4 <_printf_i+0x234>)
 801bb92:	230a      	movs	r3, #10
 801bb94:	e011      	b.n	801bbba <_printf_i+0xfa>
 801bb96:	6821      	ldr	r1, [r4, #0]
 801bb98:	6833      	ldr	r3, [r6, #0]
 801bb9a:	0608      	lsls	r0, r1, #24
 801bb9c:	f853 5b04 	ldr.w	r5, [r3], #4
 801bba0:	d402      	bmi.n	801bba8 <_printf_i+0xe8>
 801bba2:	0649      	lsls	r1, r1, #25
 801bba4:	bf48      	it	mi
 801bba6:	b2ad      	uxthmi	r5, r5
 801bba8:	2f6f      	cmp	r7, #111	@ 0x6f
 801bbaa:	4852      	ldr	r0, [pc, #328]	@ (801bcf4 <_printf_i+0x234>)
 801bbac:	6033      	str	r3, [r6, #0]
 801bbae:	bf14      	ite	ne
 801bbb0:	230a      	movne	r3, #10
 801bbb2:	2308      	moveq	r3, #8
 801bbb4:	2100      	movs	r1, #0
 801bbb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801bbba:	6866      	ldr	r6, [r4, #4]
 801bbbc:	60a6      	str	r6, [r4, #8]
 801bbbe:	2e00      	cmp	r6, #0
 801bbc0:	db05      	blt.n	801bbce <_printf_i+0x10e>
 801bbc2:	6821      	ldr	r1, [r4, #0]
 801bbc4:	432e      	orrs	r6, r5
 801bbc6:	f021 0104 	bic.w	r1, r1, #4
 801bbca:	6021      	str	r1, [r4, #0]
 801bbcc:	d04b      	beq.n	801bc66 <_printf_i+0x1a6>
 801bbce:	4616      	mov	r6, r2
 801bbd0:	fbb5 f1f3 	udiv	r1, r5, r3
 801bbd4:	fb03 5711 	mls	r7, r3, r1, r5
 801bbd8:	5dc7      	ldrb	r7, [r0, r7]
 801bbda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801bbde:	462f      	mov	r7, r5
 801bbe0:	42bb      	cmp	r3, r7
 801bbe2:	460d      	mov	r5, r1
 801bbe4:	d9f4      	bls.n	801bbd0 <_printf_i+0x110>
 801bbe6:	2b08      	cmp	r3, #8
 801bbe8:	d10b      	bne.n	801bc02 <_printf_i+0x142>
 801bbea:	6823      	ldr	r3, [r4, #0]
 801bbec:	07df      	lsls	r7, r3, #31
 801bbee:	d508      	bpl.n	801bc02 <_printf_i+0x142>
 801bbf0:	6923      	ldr	r3, [r4, #16]
 801bbf2:	6861      	ldr	r1, [r4, #4]
 801bbf4:	4299      	cmp	r1, r3
 801bbf6:	bfde      	ittt	le
 801bbf8:	2330      	movle	r3, #48	@ 0x30
 801bbfa:	f806 3c01 	strble.w	r3, [r6, #-1]
 801bbfe:	f106 36ff 	addle.w	r6, r6, #4294967295
 801bc02:	1b92      	subs	r2, r2, r6
 801bc04:	6122      	str	r2, [r4, #16]
 801bc06:	f8cd a000 	str.w	sl, [sp]
 801bc0a:	464b      	mov	r3, r9
 801bc0c:	aa03      	add	r2, sp, #12
 801bc0e:	4621      	mov	r1, r4
 801bc10:	4640      	mov	r0, r8
 801bc12:	f7ff fee7 	bl	801b9e4 <_printf_common>
 801bc16:	3001      	adds	r0, #1
 801bc18:	d14a      	bne.n	801bcb0 <_printf_i+0x1f0>
 801bc1a:	f04f 30ff 	mov.w	r0, #4294967295
 801bc1e:	b004      	add	sp, #16
 801bc20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bc24:	6823      	ldr	r3, [r4, #0]
 801bc26:	f043 0320 	orr.w	r3, r3, #32
 801bc2a:	6023      	str	r3, [r4, #0]
 801bc2c:	4832      	ldr	r0, [pc, #200]	@ (801bcf8 <_printf_i+0x238>)
 801bc2e:	2778      	movs	r7, #120	@ 0x78
 801bc30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801bc34:	6823      	ldr	r3, [r4, #0]
 801bc36:	6831      	ldr	r1, [r6, #0]
 801bc38:	061f      	lsls	r7, r3, #24
 801bc3a:	f851 5b04 	ldr.w	r5, [r1], #4
 801bc3e:	d402      	bmi.n	801bc46 <_printf_i+0x186>
 801bc40:	065f      	lsls	r7, r3, #25
 801bc42:	bf48      	it	mi
 801bc44:	b2ad      	uxthmi	r5, r5
 801bc46:	6031      	str	r1, [r6, #0]
 801bc48:	07d9      	lsls	r1, r3, #31
 801bc4a:	bf44      	itt	mi
 801bc4c:	f043 0320 	orrmi.w	r3, r3, #32
 801bc50:	6023      	strmi	r3, [r4, #0]
 801bc52:	b11d      	cbz	r5, 801bc5c <_printf_i+0x19c>
 801bc54:	2310      	movs	r3, #16
 801bc56:	e7ad      	b.n	801bbb4 <_printf_i+0xf4>
 801bc58:	4826      	ldr	r0, [pc, #152]	@ (801bcf4 <_printf_i+0x234>)
 801bc5a:	e7e9      	b.n	801bc30 <_printf_i+0x170>
 801bc5c:	6823      	ldr	r3, [r4, #0]
 801bc5e:	f023 0320 	bic.w	r3, r3, #32
 801bc62:	6023      	str	r3, [r4, #0]
 801bc64:	e7f6      	b.n	801bc54 <_printf_i+0x194>
 801bc66:	4616      	mov	r6, r2
 801bc68:	e7bd      	b.n	801bbe6 <_printf_i+0x126>
 801bc6a:	6833      	ldr	r3, [r6, #0]
 801bc6c:	6825      	ldr	r5, [r4, #0]
 801bc6e:	6961      	ldr	r1, [r4, #20]
 801bc70:	1d18      	adds	r0, r3, #4
 801bc72:	6030      	str	r0, [r6, #0]
 801bc74:	062e      	lsls	r6, r5, #24
 801bc76:	681b      	ldr	r3, [r3, #0]
 801bc78:	d501      	bpl.n	801bc7e <_printf_i+0x1be>
 801bc7a:	6019      	str	r1, [r3, #0]
 801bc7c:	e002      	b.n	801bc84 <_printf_i+0x1c4>
 801bc7e:	0668      	lsls	r0, r5, #25
 801bc80:	d5fb      	bpl.n	801bc7a <_printf_i+0x1ba>
 801bc82:	8019      	strh	r1, [r3, #0]
 801bc84:	2300      	movs	r3, #0
 801bc86:	6123      	str	r3, [r4, #16]
 801bc88:	4616      	mov	r6, r2
 801bc8a:	e7bc      	b.n	801bc06 <_printf_i+0x146>
 801bc8c:	6833      	ldr	r3, [r6, #0]
 801bc8e:	1d1a      	adds	r2, r3, #4
 801bc90:	6032      	str	r2, [r6, #0]
 801bc92:	681e      	ldr	r6, [r3, #0]
 801bc94:	6862      	ldr	r2, [r4, #4]
 801bc96:	2100      	movs	r1, #0
 801bc98:	4630      	mov	r0, r6
 801bc9a:	f7e4 fb21 	bl	80002e0 <memchr>
 801bc9e:	b108      	cbz	r0, 801bca4 <_printf_i+0x1e4>
 801bca0:	1b80      	subs	r0, r0, r6
 801bca2:	6060      	str	r0, [r4, #4]
 801bca4:	6863      	ldr	r3, [r4, #4]
 801bca6:	6123      	str	r3, [r4, #16]
 801bca8:	2300      	movs	r3, #0
 801bcaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801bcae:	e7aa      	b.n	801bc06 <_printf_i+0x146>
 801bcb0:	6923      	ldr	r3, [r4, #16]
 801bcb2:	4632      	mov	r2, r6
 801bcb4:	4649      	mov	r1, r9
 801bcb6:	4640      	mov	r0, r8
 801bcb8:	47d0      	blx	sl
 801bcba:	3001      	adds	r0, #1
 801bcbc:	d0ad      	beq.n	801bc1a <_printf_i+0x15a>
 801bcbe:	6823      	ldr	r3, [r4, #0]
 801bcc0:	079b      	lsls	r3, r3, #30
 801bcc2:	d413      	bmi.n	801bcec <_printf_i+0x22c>
 801bcc4:	68e0      	ldr	r0, [r4, #12]
 801bcc6:	9b03      	ldr	r3, [sp, #12]
 801bcc8:	4298      	cmp	r0, r3
 801bcca:	bfb8      	it	lt
 801bccc:	4618      	movlt	r0, r3
 801bcce:	e7a6      	b.n	801bc1e <_printf_i+0x15e>
 801bcd0:	2301      	movs	r3, #1
 801bcd2:	4632      	mov	r2, r6
 801bcd4:	4649      	mov	r1, r9
 801bcd6:	4640      	mov	r0, r8
 801bcd8:	47d0      	blx	sl
 801bcda:	3001      	adds	r0, #1
 801bcdc:	d09d      	beq.n	801bc1a <_printf_i+0x15a>
 801bcde:	3501      	adds	r5, #1
 801bce0:	68e3      	ldr	r3, [r4, #12]
 801bce2:	9903      	ldr	r1, [sp, #12]
 801bce4:	1a5b      	subs	r3, r3, r1
 801bce6:	42ab      	cmp	r3, r5
 801bce8:	dcf2      	bgt.n	801bcd0 <_printf_i+0x210>
 801bcea:	e7eb      	b.n	801bcc4 <_printf_i+0x204>
 801bcec:	2500      	movs	r5, #0
 801bcee:	f104 0619 	add.w	r6, r4, #25
 801bcf2:	e7f5      	b.n	801bce0 <_printf_i+0x220>
 801bcf4:	0801edb6 	.word	0x0801edb6
 801bcf8:	0801edc7 	.word	0x0801edc7

0801bcfc <std>:
 801bcfc:	2300      	movs	r3, #0
 801bcfe:	b510      	push	{r4, lr}
 801bd00:	4604      	mov	r4, r0
 801bd02:	e9c0 3300 	strd	r3, r3, [r0]
 801bd06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801bd0a:	6083      	str	r3, [r0, #8]
 801bd0c:	8181      	strh	r1, [r0, #12]
 801bd0e:	6643      	str	r3, [r0, #100]	@ 0x64
 801bd10:	81c2      	strh	r2, [r0, #14]
 801bd12:	6183      	str	r3, [r0, #24]
 801bd14:	4619      	mov	r1, r3
 801bd16:	2208      	movs	r2, #8
 801bd18:	305c      	adds	r0, #92	@ 0x5c
 801bd1a:	f000 f9bd 	bl	801c098 <memset>
 801bd1e:	4b0d      	ldr	r3, [pc, #52]	@ (801bd54 <std+0x58>)
 801bd20:	6263      	str	r3, [r4, #36]	@ 0x24
 801bd22:	4b0d      	ldr	r3, [pc, #52]	@ (801bd58 <std+0x5c>)
 801bd24:	62a3      	str	r3, [r4, #40]	@ 0x28
 801bd26:	4b0d      	ldr	r3, [pc, #52]	@ (801bd5c <std+0x60>)
 801bd28:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801bd2a:	4b0d      	ldr	r3, [pc, #52]	@ (801bd60 <std+0x64>)
 801bd2c:	6323      	str	r3, [r4, #48]	@ 0x30
 801bd2e:	4b0d      	ldr	r3, [pc, #52]	@ (801bd64 <std+0x68>)
 801bd30:	6224      	str	r4, [r4, #32]
 801bd32:	429c      	cmp	r4, r3
 801bd34:	d006      	beq.n	801bd44 <std+0x48>
 801bd36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801bd3a:	4294      	cmp	r4, r2
 801bd3c:	d002      	beq.n	801bd44 <std+0x48>
 801bd3e:	33d0      	adds	r3, #208	@ 0xd0
 801bd40:	429c      	cmp	r4, r3
 801bd42:	d105      	bne.n	801bd50 <std+0x54>
 801bd44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801bd48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bd4c:	f000 ba7e 	b.w	801c24c <__retarget_lock_init_recursive>
 801bd50:	bd10      	pop	{r4, pc}
 801bd52:	bf00      	nop
 801bd54:	0801bee9 	.word	0x0801bee9
 801bd58:	0801bf0b 	.word	0x0801bf0b
 801bd5c:	0801bf43 	.word	0x0801bf43
 801bd60:	0801bf67 	.word	0x0801bf67
 801bd64:	24052dd0 	.word	0x24052dd0

0801bd68 <stdio_exit_handler>:
 801bd68:	4a02      	ldr	r2, [pc, #8]	@ (801bd74 <stdio_exit_handler+0xc>)
 801bd6a:	4903      	ldr	r1, [pc, #12]	@ (801bd78 <stdio_exit_handler+0x10>)
 801bd6c:	4803      	ldr	r0, [pc, #12]	@ (801bd7c <stdio_exit_handler+0x14>)
 801bd6e:	f000 b869 	b.w	801be44 <_fwalk_sglue>
 801bd72:	bf00      	nop
 801bd74:	240000cc 	.word	0x240000cc
 801bd78:	0801dd6d 	.word	0x0801dd6d
 801bd7c:	240000dc 	.word	0x240000dc

0801bd80 <cleanup_stdio>:
 801bd80:	6841      	ldr	r1, [r0, #4]
 801bd82:	4b0c      	ldr	r3, [pc, #48]	@ (801bdb4 <cleanup_stdio+0x34>)
 801bd84:	4299      	cmp	r1, r3
 801bd86:	b510      	push	{r4, lr}
 801bd88:	4604      	mov	r4, r0
 801bd8a:	d001      	beq.n	801bd90 <cleanup_stdio+0x10>
 801bd8c:	f001 ffee 	bl	801dd6c <_fflush_r>
 801bd90:	68a1      	ldr	r1, [r4, #8]
 801bd92:	4b09      	ldr	r3, [pc, #36]	@ (801bdb8 <cleanup_stdio+0x38>)
 801bd94:	4299      	cmp	r1, r3
 801bd96:	d002      	beq.n	801bd9e <cleanup_stdio+0x1e>
 801bd98:	4620      	mov	r0, r4
 801bd9a:	f001 ffe7 	bl	801dd6c <_fflush_r>
 801bd9e:	68e1      	ldr	r1, [r4, #12]
 801bda0:	4b06      	ldr	r3, [pc, #24]	@ (801bdbc <cleanup_stdio+0x3c>)
 801bda2:	4299      	cmp	r1, r3
 801bda4:	d004      	beq.n	801bdb0 <cleanup_stdio+0x30>
 801bda6:	4620      	mov	r0, r4
 801bda8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bdac:	f001 bfde 	b.w	801dd6c <_fflush_r>
 801bdb0:	bd10      	pop	{r4, pc}
 801bdb2:	bf00      	nop
 801bdb4:	24052dd0 	.word	0x24052dd0
 801bdb8:	24052e38 	.word	0x24052e38
 801bdbc:	24052ea0 	.word	0x24052ea0

0801bdc0 <global_stdio_init.part.0>:
 801bdc0:	b510      	push	{r4, lr}
 801bdc2:	4b0b      	ldr	r3, [pc, #44]	@ (801bdf0 <global_stdio_init.part.0+0x30>)
 801bdc4:	4c0b      	ldr	r4, [pc, #44]	@ (801bdf4 <global_stdio_init.part.0+0x34>)
 801bdc6:	4a0c      	ldr	r2, [pc, #48]	@ (801bdf8 <global_stdio_init.part.0+0x38>)
 801bdc8:	601a      	str	r2, [r3, #0]
 801bdca:	4620      	mov	r0, r4
 801bdcc:	2200      	movs	r2, #0
 801bdce:	2104      	movs	r1, #4
 801bdd0:	f7ff ff94 	bl	801bcfc <std>
 801bdd4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801bdd8:	2201      	movs	r2, #1
 801bdda:	2109      	movs	r1, #9
 801bddc:	f7ff ff8e 	bl	801bcfc <std>
 801bde0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801bde4:	2202      	movs	r2, #2
 801bde6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bdea:	2112      	movs	r1, #18
 801bdec:	f7ff bf86 	b.w	801bcfc <std>
 801bdf0:	24052f08 	.word	0x24052f08
 801bdf4:	24052dd0 	.word	0x24052dd0
 801bdf8:	0801bd69 	.word	0x0801bd69

0801bdfc <__sfp_lock_acquire>:
 801bdfc:	4801      	ldr	r0, [pc, #4]	@ (801be04 <__sfp_lock_acquire+0x8>)
 801bdfe:	f000 ba26 	b.w	801c24e <__retarget_lock_acquire_recursive>
 801be02:	bf00      	nop
 801be04:	24052f11 	.word	0x24052f11

0801be08 <__sfp_lock_release>:
 801be08:	4801      	ldr	r0, [pc, #4]	@ (801be10 <__sfp_lock_release+0x8>)
 801be0a:	f000 ba21 	b.w	801c250 <__retarget_lock_release_recursive>
 801be0e:	bf00      	nop
 801be10:	24052f11 	.word	0x24052f11

0801be14 <__sinit>:
 801be14:	b510      	push	{r4, lr}
 801be16:	4604      	mov	r4, r0
 801be18:	f7ff fff0 	bl	801bdfc <__sfp_lock_acquire>
 801be1c:	6a23      	ldr	r3, [r4, #32]
 801be1e:	b11b      	cbz	r3, 801be28 <__sinit+0x14>
 801be20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801be24:	f7ff bff0 	b.w	801be08 <__sfp_lock_release>
 801be28:	4b04      	ldr	r3, [pc, #16]	@ (801be3c <__sinit+0x28>)
 801be2a:	6223      	str	r3, [r4, #32]
 801be2c:	4b04      	ldr	r3, [pc, #16]	@ (801be40 <__sinit+0x2c>)
 801be2e:	681b      	ldr	r3, [r3, #0]
 801be30:	2b00      	cmp	r3, #0
 801be32:	d1f5      	bne.n	801be20 <__sinit+0xc>
 801be34:	f7ff ffc4 	bl	801bdc0 <global_stdio_init.part.0>
 801be38:	e7f2      	b.n	801be20 <__sinit+0xc>
 801be3a:	bf00      	nop
 801be3c:	0801bd81 	.word	0x0801bd81
 801be40:	24052f08 	.word	0x24052f08

0801be44 <_fwalk_sglue>:
 801be44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801be48:	4607      	mov	r7, r0
 801be4a:	4688      	mov	r8, r1
 801be4c:	4614      	mov	r4, r2
 801be4e:	2600      	movs	r6, #0
 801be50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801be54:	f1b9 0901 	subs.w	r9, r9, #1
 801be58:	d505      	bpl.n	801be66 <_fwalk_sglue+0x22>
 801be5a:	6824      	ldr	r4, [r4, #0]
 801be5c:	2c00      	cmp	r4, #0
 801be5e:	d1f7      	bne.n	801be50 <_fwalk_sglue+0xc>
 801be60:	4630      	mov	r0, r6
 801be62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801be66:	89ab      	ldrh	r3, [r5, #12]
 801be68:	2b01      	cmp	r3, #1
 801be6a:	d907      	bls.n	801be7c <_fwalk_sglue+0x38>
 801be6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801be70:	3301      	adds	r3, #1
 801be72:	d003      	beq.n	801be7c <_fwalk_sglue+0x38>
 801be74:	4629      	mov	r1, r5
 801be76:	4638      	mov	r0, r7
 801be78:	47c0      	blx	r8
 801be7a:	4306      	orrs	r6, r0
 801be7c:	3568      	adds	r5, #104	@ 0x68
 801be7e:	e7e9      	b.n	801be54 <_fwalk_sglue+0x10>

0801be80 <iprintf>:
 801be80:	b40f      	push	{r0, r1, r2, r3}
 801be82:	b507      	push	{r0, r1, r2, lr}
 801be84:	4906      	ldr	r1, [pc, #24]	@ (801bea0 <iprintf+0x20>)
 801be86:	ab04      	add	r3, sp, #16
 801be88:	6808      	ldr	r0, [r1, #0]
 801be8a:	f853 2b04 	ldr.w	r2, [r3], #4
 801be8e:	6881      	ldr	r1, [r0, #8]
 801be90:	9301      	str	r3, [sp, #4]
 801be92:	f001 fdcf 	bl	801da34 <_vfiprintf_r>
 801be96:	b003      	add	sp, #12
 801be98:	f85d eb04 	ldr.w	lr, [sp], #4
 801be9c:	b004      	add	sp, #16
 801be9e:	4770      	bx	lr
 801bea0:	240000d8 	.word	0x240000d8

0801bea4 <siprintf>:
 801bea4:	b40e      	push	{r1, r2, r3}
 801bea6:	b510      	push	{r4, lr}
 801bea8:	b09d      	sub	sp, #116	@ 0x74
 801beaa:	ab1f      	add	r3, sp, #124	@ 0x7c
 801beac:	9002      	str	r0, [sp, #8]
 801beae:	9006      	str	r0, [sp, #24]
 801beb0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801beb4:	480a      	ldr	r0, [pc, #40]	@ (801bee0 <siprintf+0x3c>)
 801beb6:	9107      	str	r1, [sp, #28]
 801beb8:	9104      	str	r1, [sp, #16]
 801beba:	490a      	ldr	r1, [pc, #40]	@ (801bee4 <siprintf+0x40>)
 801bebc:	f853 2b04 	ldr.w	r2, [r3], #4
 801bec0:	9105      	str	r1, [sp, #20]
 801bec2:	2400      	movs	r4, #0
 801bec4:	a902      	add	r1, sp, #8
 801bec6:	6800      	ldr	r0, [r0, #0]
 801bec8:	9301      	str	r3, [sp, #4]
 801beca:	941b      	str	r4, [sp, #108]	@ 0x6c
 801becc:	f001 fc8c 	bl	801d7e8 <_svfiprintf_r>
 801bed0:	9b02      	ldr	r3, [sp, #8]
 801bed2:	701c      	strb	r4, [r3, #0]
 801bed4:	b01d      	add	sp, #116	@ 0x74
 801bed6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801beda:	b003      	add	sp, #12
 801bedc:	4770      	bx	lr
 801bede:	bf00      	nop
 801bee0:	240000d8 	.word	0x240000d8
 801bee4:	ffff0208 	.word	0xffff0208

0801bee8 <__sread>:
 801bee8:	b510      	push	{r4, lr}
 801beea:	460c      	mov	r4, r1
 801beec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bef0:	f000 f95e 	bl	801c1b0 <_read_r>
 801bef4:	2800      	cmp	r0, #0
 801bef6:	bfab      	itete	ge
 801bef8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801befa:	89a3      	ldrhlt	r3, [r4, #12]
 801befc:	181b      	addge	r3, r3, r0
 801befe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801bf02:	bfac      	ite	ge
 801bf04:	6563      	strge	r3, [r4, #84]	@ 0x54
 801bf06:	81a3      	strhlt	r3, [r4, #12]
 801bf08:	bd10      	pop	{r4, pc}

0801bf0a <__swrite>:
 801bf0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bf0e:	461f      	mov	r7, r3
 801bf10:	898b      	ldrh	r3, [r1, #12]
 801bf12:	05db      	lsls	r3, r3, #23
 801bf14:	4605      	mov	r5, r0
 801bf16:	460c      	mov	r4, r1
 801bf18:	4616      	mov	r6, r2
 801bf1a:	d505      	bpl.n	801bf28 <__swrite+0x1e>
 801bf1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bf20:	2302      	movs	r3, #2
 801bf22:	2200      	movs	r2, #0
 801bf24:	f000 f932 	bl	801c18c <_lseek_r>
 801bf28:	89a3      	ldrh	r3, [r4, #12]
 801bf2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bf2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801bf32:	81a3      	strh	r3, [r4, #12]
 801bf34:	4632      	mov	r2, r6
 801bf36:	463b      	mov	r3, r7
 801bf38:	4628      	mov	r0, r5
 801bf3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bf3e:	f000 b949 	b.w	801c1d4 <_write_r>

0801bf42 <__sseek>:
 801bf42:	b510      	push	{r4, lr}
 801bf44:	460c      	mov	r4, r1
 801bf46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bf4a:	f000 f91f 	bl	801c18c <_lseek_r>
 801bf4e:	1c43      	adds	r3, r0, #1
 801bf50:	89a3      	ldrh	r3, [r4, #12]
 801bf52:	bf15      	itete	ne
 801bf54:	6560      	strne	r0, [r4, #84]	@ 0x54
 801bf56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801bf5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801bf5e:	81a3      	strheq	r3, [r4, #12]
 801bf60:	bf18      	it	ne
 801bf62:	81a3      	strhne	r3, [r4, #12]
 801bf64:	bd10      	pop	{r4, pc}

0801bf66 <__sclose>:
 801bf66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bf6a:	f000 b8a1 	b.w	801c0b0 <_close_r>

0801bf6e <__swbuf_r>:
 801bf6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bf70:	460e      	mov	r6, r1
 801bf72:	4614      	mov	r4, r2
 801bf74:	4605      	mov	r5, r0
 801bf76:	b118      	cbz	r0, 801bf80 <__swbuf_r+0x12>
 801bf78:	6a03      	ldr	r3, [r0, #32]
 801bf7a:	b90b      	cbnz	r3, 801bf80 <__swbuf_r+0x12>
 801bf7c:	f7ff ff4a 	bl	801be14 <__sinit>
 801bf80:	69a3      	ldr	r3, [r4, #24]
 801bf82:	60a3      	str	r3, [r4, #8]
 801bf84:	89a3      	ldrh	r3, [r4, #12]
 801bf86:	071a      	lsls	r2, r3, #28
 801bf88:	d501      	bpl.n	801bf8e <__swbuf_r+0x20>
 801bf8a:	6923      	ldr	r3, [r4, #16]
 801bf8c:	b943      	cbnz	r3, 801bfa0 <__swbuf_r+0x32>
 801bf8e:	4621      	mov	r1, r4
 801bf90:	4628      	mov	r0, r5
 801bf92:	f000 f82b 	bl	801bfec <__swsetup_r>
 801bf96:	b118      	cbz	r0, 801bfa0 <__swbuf_r+0x32>
 801bf98:	f04f 37ff 	mov.w	r7, #4294967295
 801bf9c:	4638      	mov	r0, r7
 801bf9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bfa0:	6823      	ldr	r3, [r4, #0]
 801bfa2:	6922      	ldr	r2, [r4, #16]
 801bfa4:	1a98      	subs	r0, r3, r2
 801bfa6:	6963      	ldr	r3, [r4, #20]
 801bfa8:	b2f6      	uxtb	r6, r6
 801bfaa:	4283      	cmp	r3, r0
 801bfac:	4637      	mov	r7, r6
 801bfae:	dc05      	bgt.n	801bfbc <__swbuf_r+0x4e>
 801bfb0:	4621      	mov	r1, r4
 801bfb2:	4628      	mov	r0, r5
 801bfb4:	f001 feda 	bl	801dd6c <_fflush_r>
 801bfb8:	2800      	cmp	r0, #0
 801bfba:	d1ed      	bne.n	801bf98 <__swbuf_r+0x2a>
 801bfbc:	68a3      	ldr	r3, [r4, #8]
 801bfbe:	3b01      	subs	r3, #1
 801bfc0:	60a3      	str	r3, [r4, #8]
 801bfc2:	6823      	ldr	r3, [r4, #0]
 801bfc4:	1c5a      	adds	r2, r3, #1
 801bfc6:	6022      	str	r2, [r4, #0]
 801bfc8:	701e      	strb	r6, [r3, #0]
 801bfca:	6962      	ldr	r2, [r4, #20]
 801bfcc:	1c43      	adds	r3, r0, #1
 801bfce:	429a      	cmp	r2, r3
 801bfd0:	d004      	beq.n	801bfdc <__swbuf_r+0x6e>
 801bfd2:	89a3      	ldrh	r3, [r4, #12]
 801bfd4:	07db      	lsls	r3, r3, #31
 801bfd6:	d5e1      	bpl.n	801bf9c <__swbuf_r+0x2e>
 801bfd8:	2e0a      	cmp	r6, #10
 801bfda:	d1df      	bne.n	801bf9c <__swbuf_r+0x2e>
 801bfdc:	4621      	mov	r1, r4
 801bfde:	4628      	mov	r0, r5
 801bfe0:	f001 fec4 	bl	801dd6c <_fflush_r>
 801bfe4:	2800      	cmp	r0, #0
 801bfe6:	d0d9      	beq.n	801bf9c <__swbuf_r+0x2e>
 801bfe8:	e7d6      	b.n	801bf98 <__swbuf_r+0x2a>
	...

0801bfec <__swsetup_r>:
 801bfec:	b538      	push	{r3, r4, r5, lr}
 801bfee:	4b29      	ldr	r3, [pc, #164]	@ (801c094 <__swsetup_r+0xa8>)
 801bff0:	4605      	mov	r5, r0
 801bff2:	6818      	ldr	r0, [r3, #0]
 801bff4:	460c      	mov	r4, r1
 801bff6:	b118      	cbz	r0, 801c000 <__swsetup_r+0x14>
 801bff8:	6a03      	ldr	r3, [r0, #32]
 801bffa:	b90b      	cbnz	r3, 801c000 <__swsetup_r+0x14>
 801bffc:	f7ff ff0a 	bl	801be14 <__sinit>
 801c000:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c004:	0719      	lsls	r1, r3, #28
 801c006:	d422      	bmi.n	801c04e <__swsetup_r+0x62>
 801c008:	06da      	lsls	r2, r3, #27
 801c00a:	d407      	bmi.n	801c01c <__swsetup_r+0x30>
 801c00c:	2209      	movs	r2, #9
 801c00e:	602a      	str	r2, [r5, #0]
 801c010:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c014:	81a3      	strh	r3, [r4, #12]
 801c016:	f04f 30ff 	mov.w	r0, #4294967295
 801c01a:	e033      	b.n	801c084 <__swsetup_r+0x98>
 801c01c:	0758      	lsls	r0, r3, #29
 801c01e:	d512      	bpl.n	801c046 <__swsetup_r+0x5a>
 801c020:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c022:	b141      	cbz	r1, 801c036 <__swsetup_r+0x4a>
 801c024:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c028:	4299      	cmp	r1, r3
 801c02a:	d002      	beq.n	801c032 <__swsetup_r+0x46>
 801c02c:	4628      	mov	r0, r5
 801c02e:	f000 ff05 	bl	801ce3c <_free_r>
 801c032:	2300      	movs	r3, #0
 801c034:	6363      	str	r3, [r4, #52]	@ 0x34
 801c036:	89a3      	ldrh	r3, [r4, #12]
 801c038:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801c03c:	81a3      	strh	r3, [r4, #12]
 801c03e:	2300      	movs	r3, #0
 801c040:	6063      	str	r3, [r4, #4]
 801c042:	6923      	ldr	r3, [r4, #16]
 801c044:	6023      	str	r3, [r4, #0]
 801c046:	89a3      	ldrh	r3, [r4, #12]
 801c048:	f043 0308 	orr.w	r3, r3, #8
 801c04c:	81a3      	strh	r3, [r4, #12]
 801c04e:	6923      	ldr	r3, [r4, #16]
 801c050:	b94b      	cbnz	r3, 801c066 <__swsetup_r+0x7a>
 801c052:	89a3      	ldrh	r3, [r4, #12]
 801c054:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801c058:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c05c:	d003      	beq.n	801c066 <__swsetup_r+0x7a>
 801c05e:	4621      	mov	r1, r4
 801c060:	4628      	mov	r0, r5
 801c062:	f001 fed1 	bl	801de08 <__smakebuf_r>
 801c066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c06a:	f013 0201 	ands.w	r2, r3, #1
 801c06e:	d00a      	beq.n	801c086 <__swsetup_r+0x9a>
 801c070:	2200      	movs	r2, #0
 801c072:	60a2      	str	r2, [r4, #8]
 801c074:	6962      	ldr	r2, [r4, #20]
 801c076:	4252      	negs	r2, r2
 801c078:	61a2      	str	r2, [r4, #24]
 801c07a:	6922      	ldr	r2, [r4, #16]
 801c07c:	b942      	cbnz	r2, 801c090 <__swsetup_r+0xa4>
 801c07e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801c082:	d1c5      	bne.n	801c010 <__swsetup_r+0x24>
 801c084:	bd38      	pop	{r3, r4, r5, pc}
 801c086:	0799      	lsls	r1, r3, #30
 801c088:	bf58      	it	pl
 801c08a:	6962      	ldrpl	r2, [r4, #20]
 801c08c:	60a2      	str	r2, [r4, #8]
 801c08e:	e7f4      	b.n	801c07a <__swsetup_r+0x8e>
 801c090:	2000      	movs	r0, #0
 801c092:	e7f7      	b.n	801c084 <__swsetup_r+0x98>
 801c094:	240000d8 	.word	0x240000d8

0801c098 <memset>:
 801c098:	4402      	add	r2, r0
 801c09a:	4603      	mov	r3, r0
 801c09c:	4293      	cmp	r3, r2
 801c09e:	d100      	bne.n	801c0a2 <memset+0xa>
 801c0a0:	4770      	bx	lr
 801c0a2:	f803 1b01 	strb.w	r1, [r3], #1
 801c0a6:	e7f9      	b.n	801c09c <memset+0x4>

0801c0a8 <_localeconv_r>:
 801c0a8:	4800      	ldr	r0, [pc, #0]	@ (801c0ac <_localeconv_r+0x4>)
 801c0aa:	4770      	bx	lr
 801c0ac:	24000218 	.word	0x24000218

0801c0b0 <_close_r>:
 801c0b0:	b538      	push	{r3, r4, r5, lr}
 801c0b2:	4d06      	ldr	r5, [pc, #24]	@ (801c0cc <_close_r+0x1c>)
 801c0b4:	2300      	movs	r3, #0
 801c0b6:	4604      	mov	r4, r0
 801c0b8:	4608      	mov	r0, r1
 801c0ba:	602b      	str	r3, [r5, #0]
 801c0bc:	f7e7 fcf0 	bl	8003aa0 <_close>
 801c0c0:	1c43      	adds	r3, r0, #1
 801c0c2:	d102      	bne.n	801c0ca <_close_r+0x1a>
 801c0c4:	682b      	ldr	r3, [r5, #0]
 801c0c6:	b103      	cbz	r3, 801c0ca <_close_r+0x1a>
 801c0c8:	6023      	str	r3, [r4, #0]
 801c0ca:	bd38      	pop	{r3, r4, r5, pc}
 801c0cc:	24052f0c 	.word	0x24052f0c

0801c0d0 <_reclaim_reent>:
 801c0d0:	4b2d      	ldr	r3, [pc, #180]	@ (801c188 <_reclaim_reent+0xb8>)
 801c0d2:	681b      	ldr	r3, [r3, #0]
 801c0d4:	4283      	cmp	r3, r0
 801c0d6:	b570      	push	{r4, r5, r6, lr}
 801c0d8:	4604      	mov	r4, r0
 801c0da:	d053      	beq.n	801c184 <_reclaim_reent+0xb4>
 801c0dc:	69c3      	ldr	r3, [r0, #28]
 801c0de:	b31b      	cbz	r3, 801c128 <_reclaim_reent+0x58>
 801c0e0:	68db      	ldr	r3, [r3, #12]
 801c0e2:	b163      	cbz	r3, 801c0fe <_reclaim_reent+0x2e>
 801c0e4:	2500      	movs	r5, #0
 801c0e6:	69e3      	ldr	r3, [r4, #28]
 801c0e8:	68db      	ldr	r3, [r3, #12]
 801c0ea:	5959      	ldr	r1, [r3, r5]
 801c0ec:	b9b1      	cbnz	r1, 801c11c <_reclaim_reent+0x4c>
 801c0ee:	3504      	adds	r5, #4
 801c0f0:	2d80      	cmp	r5, #128	@ 0x80
 801c0f2:	d1f8      	bne.n	801c0e6 <_reclaim_reent+0x16>
 801c0f4:	69e3      	ldr	r3, [r4, #28]
 801c0f6:	4620      	mov	r0, r4
 801c0f8:	68d9      	ldr	r1, [r3, #12]
 801c0fa:	f000 fe9f 	bl	801ce3c <_free_r>
 801c0fe:	69e3      	ldr	r3, [r4, #28]
 801c100:	6819      	ldr	r1, [r3, #0]
 801c102:	b111      	cbz	r1, 801c10a <_reclaim_reent+0x3a>
 801c104:	4620      	mov	r0, r4
 801c106:	f000 fe99 	bl	801ce3c <_free_r>
 801c10a:	69e3      	ldr	r3, [r4, #28]
 801c10c:	689d      	ldr	r5, [r3, #8]
 801c10e:	b15d      	cbz	r5, 801c128 <_reclaim_reent+0x58>
 801c110:	4629      	mov	r1, r5
 801c112:	4620      	mov	r0, r4
 801c114:	682d      	ldr	r5, [r5, #0]
 801c116:	f000 fe91 	bl	801ce3c <_free_r>
 801c11a:	e7f8      	b.n	801c10e <_reclaim_reent+0x3e>
 801c11c:	680e      	ldr	r6, [r1, #0]
 801c11e:	4620      	mov	r0, r4
 801c120:	f000 fe8c 	bl	801ce3c <_free_r>
 801c124:	4631      	mov	r1, r6
 801c126:	e7e1      	b.n	801c0ec <_reclaim_reent+0x1c>
 801c128:	6961      	ldr	r1, [r4, #20]
 801c12a:	b111      	cbz	r1, 801c132 <_reclaim_reent+0x62>
 801c12c:	4620      	mov	r0, r4
 801c12e:	f000 fe85 	bl	801ce3c <_free_r>
 801c132:	69e1      	ldr	r1, [r4, #28]
 801c134:	b111      	cbz	r1, 801c13c <_reclaim_reent+0x6c>
 801c136:	4620      	mov	r0, r4
 801c138:	f000 fe80 	bl	801ce3c <_free_r>
 801c13c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801c13e:	b111      	cbz	r1, 801c146 <_reclaim_reent+0x76>
 801c140:	4620      	mov	r0, r4
 801c142:	f000 fe7b 	bl	801ce3c <_free_r>
 801c146:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c148:	b111      	cbz	r1, 801c150 <_reclaim_reent+0x80>
 801c14a:	4620      	mov	r0, r4
 801c14c:	f000 fe76 	bl	801ce3c <_free_r>
 801c150:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801c152:	b111      	cbz	r1, 801c15a <_reclaim_reent+0x8a>
 801c154:	4620      	mov	r0, r4
 801c156:	f000 fe71 	bl	801ce3c <_free_r>
 801c15a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801c15c:	b111      	cbz	r1, 801c164 <_reclaim_reent+0x94>
 801c15e:	4620      	mov	r0, r4
 801c160:	f000 fe6c 	bl	801ce3c <_free_r>
 801c164:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801c166:	b111      	cbz	r1, 801c16e <_reclaim_reent+0x9e>
 801c168:	4620      	mov	r0, r4
 801c16a:	f000 fe67 	bl	801ce3c <_free_r>
 801c16e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801c170:	b111      	cbz	r1, 801c178 <_reclaim_reent+0xa8>
 801c172:	4620      	mov	r0, r4
 801c174:	f000 fe62 	bl	801ce3c <_free_r>
 801c178:	6a23      	ldr	r3, [r4, #32]
 801c17a:	b11b      	cbz	r3, 801c184 <_reclaim_reent+0xb4>
 801c17c:	4620      	mov	r0, r4
 801c17e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c182:	4718      	bx	r3
 801c184:	bd70      	pop	{r4, r5, r6, pc}
 801c186:	bf00      	nop
 801c188:	240000d8 	.word	0x240000d8

0801c18c <_lseek_r>:
 801c18c:	b538      	push	{r3, r4, r5, lr}
 801c18e:	4d07      	ldr	r5, [pc, #28]	@ (801c1ac <_lseek_r+0x20>)
 801c190:	4604      	mov	r4, r0
 801c192:	4608      	mov	r0, r1
 801c194:	4611      	mov	r1, r2
 801c196:	2200      	movs	r2, #0
 801c198:	602a      	str	r2, [r5, #0]
 801c19a:	461a      	mov	r2, r3
 801c19c:	f7e7 fca7 	bl	8003aee <_lseek>
 801c1a0:	1c43      	adds	r3, r0, #1
 801c1a2:	d102      	bne.n	801c1aa <_lseek_r+0x1e>
 801c1a4:	682b      	ldr	r3, [r5, #0]
 801c1a6:	b103      	cbz	r3, 801c1aa <_lseek_r+0x1e>
 801c1a8:	6023      	str	r3, [r4, #0]
 801c1aa:	bd38      	pop	{r3, r4, r5, pc}
 801c1ac:	24052f0c 	.word	0x24052f0c

0801c1b0 <_read_r>:
 801c1b0:	b538      	push	{r3, r4, r5, lr}
 801c1b2:	4d07      	ldr	r5, [pc, #28]	@ (801c1d0 <_read_r+0x20>)
 801c1b4:	4604      	mov	r4, r0
 801c1b6:	4608      	mov	r0, r1
 801c1b8:	4611      	mov	r1, r2
 801c1ba:	2200      	movs	r2, #0
 801c1bc:	602a      	str	r2, [r5, #0]
 801c1be:	461a      	mov	r2, r3
 801c1c0:	f7e7 fc51 	bl	8003a66 <_read>
 801c1c4:	1c43      	adds	r3, r0, #1
 801c1c6:	d102      	bne.n	801c1ce <_read_r+0x1e>
 801c1c8:	682b      	ldr	r3, [r5, #0]
 801c1ca:	b103      	cbz	r3, 801c1ce <_read_r+0x1e>
 801c1cc:	6023      	str	r3, [r4, #0]
 801c1ce:	bd38      	pop	{r3, r4, r5, pc}
 801c1d0:	24052f0c 	.word	0x24052f0c

0801c1d4 <_write_r>:
 801c1d4:	b538      	push	{r3, r4, r5, lr}
 801c1d6:	4d07      	ldr	r5, [pc, #28]	@ (801c1f4 <_write_r+0x20>)
 801c1d8:	4604      	mov	r4, r0
 801c1da:	4608      	mov	r0, r1
 801c1dc:	4611      	mov	r1, r2
 801c1de:	2200      	movs	r2, #0
 801c1e0:	602a      	str	r2, [r5, #0]
 801c1e2:	461a      	mov	r2, r3
 801c1e4:	f7e5 f87e 	bl	80012e4 <_write>
 801c1e8:	1c43      	adds	r3, r0, #1
 801c1ea:	d102      	bne.n	801c1f2 <_write_r+0x1e>
 801c1ec:	682b      	ldr	r3, [r5, #0]
 801c1ee:	b103      	cbz	r3, 801c1f2 <_write_r+0x1e>
 801c1f0:	6023      	str	r3, [r4, #0]
 801c1f2:	bd38      	pop	{r3, r4, r5, pc}
 801c1f4:	24052f0c 	.word	0x24052f0c

0801c1f8 <__errno>:
 801c1f8:	4b01      	ldr	r3, [pc, #4]	@ (801c200 <__errno+0x8>)
 801c1fa:	6818      	ldr	r0, [r3, #0]
 801c1fc:	4770      	bx	lr
 801c1fe:	bf00      	nop
 801c200:	240000d8 	.word	0x240000d8

0801c204 <__libc_init_array>:
 801c204:	b570      	push	{r4, r5, r6, lr}
 801c206:	4d0d      	ldr	r5, [pc, #52]	@ (801c23c <__libc_init_array+0x38>)
 801c208:	4c0d      	ldr	r4, [pc, #52]	@ (801c240 <__libc_init_array+0x3c>)
 801c20a:	1b64      	subs	r4, r4, r5
 801c20c:	10a4      	asrs	r4, r4, #2
 801c20e:	2600      	movs	r6, #0
 801c210:	42a6      	cmp	r6, r4
 801c212:	d109      	bne.n	801c228 <__libc_init_array+0x24>
 801c214:	4d0b      	ldr	r5, [pc, #44]	@ (801c244 <__libc_init_array+0x40>)
 801c216:	4c0c      	ldr	r4, [pc, #48]	@ (801c248 <__libc_init_array+0x44>)
 801c218:	f001 ff64 	bl	801e0e4 <_init>
 801c21c:	1b64      	subs	r4, r4, r5
 801c21e:	10a4      	asrs	r4, r4, #2
 801c220:	2600      	movs	r6, #0
 801c222:	42a6      	cmp	r6, r4
 801c224:	d105      	bne.n	801c232 <__libc_init_array+0x2e>
 801c226:	bd70      	pop	{r4, r5, r6, pc}
 801c228:	f855 3b04 	ldr.w	r3, [r5], #4
 801c22c:	4798      	blx	r3
 801c22e:	3601      	adds	r6, #1
 801c230:	e7ee      	b.n	801c210 <__libc_init_array+0xc>
 801c232:	f855 3b04 	ldr.w	r3, [r5], #4
 801c236:	4798      	blx	r3
 801c238:	3601      	adds	r6, #1
 801c23a:	e7f2      	b.n	801c222 <__libc_init_array+0x1e>
 801c23c:	0801f124 	.word	0x0801f124
 801c240:	0801f124 	.word	0x0801f124
 801c244:	0801f124 	.word	0x0801f124
 801c248:	0801f128 	.word	0x0801f128

0801c24c <__retarget_lock_init_recursive>:
 801c24c:	4770      	bx	lr

0801c24e <__retarget_lock_acquire_recursive>:
 801c24e:	4770      	bx	lr

0801c250 <__retarget_lock_release_recursive>:
 801c250:	4770      	bx	lr

0801c252 <memcpy>:
 801c252:	440a      	add	r2, r1
 801c254:	4291      	cmp	r1, r2
 801c256:	f100 33ff 	add.w	r3, r0, #4294967295
 801c25a:	d100      	bne.n	801c25e <memcpy+0xc>
 801c25c:	4770      	bx	lr
 801c25e:	b510      	push	{r4, lr}
 801c260:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c264:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c268:	4291      	cmp	r1, r2
 801c26a:	d1f9      	bne.n	801c260 <memcpy+0xe>
 801c26c:	bd10      	pop	{r4, pc}

0801c26e <quorem>:
 801c26e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c272:	6903      	ldr	r3, [r0, #16]
 801c274:	690c      	ldr	r4, [r1, #16]
 801c276:	42a3      	cmp	r3, r4
 801c278:	4607      	mov	r7, r0
 801c27a:	db7e      	blt.n	801c37a <quorem+0x10c>
 801c27c:	3c01      	subs	r4, #1
 801c27e:	f101 0814 	add.w	r8, r1, #20
 801c282:	00a3      	lsls	r3, r4, #2
 801c284:	f100 0514 	add.w	r5, r0, #20
 801c288:	9300      	str	r3, [sp, #0]
 801c28a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c28e:	9301      	str	r3, [sp, #4]
 801c290:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801c294:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c298:	3301      	adds	r3, #1
 801c29a:	429a      	cmp	r2, r3
 801c29c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801c2a0:	fbb2 f6f3 	udiv	r6, r2, r3
 801c2a4:	d32e      	bcc.n	801c304 <quorem+0x96>
 801c2a6:	f04f 0a00 	mov.w	sl, #0
 801c2aa:	46c4      	mov	ip, r8
 801c2ac:	46ae      	mov	lr, r5
 801c2ae:	46d3      	mov	fp, sl
 801c2b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 801c2b4:	b298      	uxth	r0, r3
 801c2b6:	fb06 a000 	mla	r0, r6, r0, sl
 801c2ba:	0c02      	lsrs	r2, r0, #16
 801c2bc:	0c1b      	lsrs	r3, r3, #16
 801c2be:	fb06 2303 	mla	r3, r6, r3, r2
 801c2c2:	f8de 2000 	ldr.w	r2, [lr]
 801c2c6:	b280      	uxth	r0, r0
 801c2c8:	b292      	uxth	r2, r2
 801c2ca:	1a12      	subs	r2, r2, r0
 801c2cc:	445a      	add	r2, fp
 801c2ce:	f8de 0000 	ldr.w	r0, [lr]
 801c2d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c2d6:	b29b      	uxth	r3, r3
 801c2d8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801c2dc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801c2e0:	b292      	uxth	r2, r2
 801c2e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801c2e6:	45e1      	cmp	r9, ip
 801c2e8:	f84e 2b04 	str.w	r2, [lr], #4
 801c2ec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801c2f0:	d2de      	bcs.n	801c2b0 <quorem+0x42>
 801c2f2:	9b00      	ldr	r3, [sp, #0]
 801c2f4:	58eb      	ldr	r3, [r5, r3]
 801c2f6:	b92b      	cbnz	r3, 801c304 <quorem+0x96>
 801c2f8:	9b01      	ldr	r3, [sp, #4]
 801c2fa:	3b04      	subs	r3, #4
 801c2fc:	429d      	cmp	r5, r3
 801c2fe:	461a      	mov	r2, r3
 801c300:	d32f      	bcc.n	801c362 <quorem+0xf4>
 801c302:	613c      	str	r4, [r7, #16]
 801c304:	4638      	mov	r0, r7
 801c306:	f001 f90b 	bl	801d520 <__mcmp>
 801c30a:	2800      	cmp	r0, #0
 801c30c:	db25      	blt.n	801c35a <quorem+0xec>
 801c30e:	4629      	mov	r1, r5
 801c310:	2000      	movs	r0, #0
 801c312:	f858 2b04 	ldr.w	r2, [r8], #4
 801c316:	f8d1 c000 	ldr.w	ip, [r1]
 801c31a:	fa1f fe82 	uxth.w	lr, r2
 801c31e:	fa1f f38c 	uxth.w	r3, ip
 801c322:	eba3 030e 	sub.w	r3, r3, lr
 801c326:	4403      	add	r3, r0
 801c328:	0c12      	lsrs	r2, r2, #16
 801c32a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801c32e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801c332:	b29b      	uxth	r3, r3
 801c334:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c338:	45c1      	cmp	r9, r8
 801c33a:	f841 3b04 	str.w	r3, [r1], #4
 801c33e:	ea4f 4022 	mov.w	r0, r2, asr #16
 801c342:	d2e6      	bcs.n	801c312 <quorem+0xa4>
 801c344:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c348:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c34c:	b922      	cbnz	r2, 801c358 <quorem+0xea>
 801c34e:	3b04      	subs	r3, #4
 801c350:	429d      	cmp	r5, r3
 801c352:	461a      	mov	r2, r3
 801c354:	d30b      	bcc.n	801c36e <quorem+0x100>
 801c356:	613c      	str	r4, [r7, #16]
 801c358:	3601      	adds	r6, #1
 801c35a:	4630      	mov	r0, r6
 801c35c:	b003      	add	sp, #12
 801c35e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c362:	6812      	ldr	r2, [r2, #0]
 801c364:	3b04      	subs	r3, #4
 801c366:	2a00      	cmp	r2, #0
 801c368:	d1cb      	bne.n	801c302 <quorem+0x94>
 801c36a:	3c01      	subs	r4, #1
 801c36c:	e7c6      	b.n	801c2fc <quorem+0x8e>
 801c36e:	6812      	ldr	r2, [r2, #0]
 801c370:	3b04      	subs	r3, #4
 801c372:	2a00      	cmp	r2, #0
 801c374:	d1ef      	bne.n	801c356 <quorem+0xe8>
 801c376:	3c01      	subs	r4, #1
 801c378:	e7ea      	b.n	801c350 <quorem+0xe2>
 801c37a:	2000      	movs	r0, #0
 801c37c:	e7ee      	b.n	801c35c <quorem+0xee>
	...

0801c380 <_dtoa_r>:
 801c380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c384:	ed2d 8b02 	vpush	{d8}
 801c388:	69c7      	ldr	r7, [r0, #28]
 801c38a:	b091      	sub	sp, #68	@ 0x44
 801c38c:	ed8d 0b02 	vstr	d0, [sp, #8]
 801c390:	ec55 4b10 	vmov	r4, r5, d0
 801c394:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801c396:	9107      	str	r1, [sp, #28]
 801c398:	4681      	mov	r9, r0
 801c39a:	9209      	str	r2, [sp, #36]	@ 0x24
 801c39c:	930d      	str	r3, [sp, #52]	@ 0x34
 801c39e:	b97f      	cbnz	r7, 801c3c0 <_dtoa_r+0x40>
 801c3a0:	2010      	movs	r0, #16
 801c3a2:	f000 fd95 	bl	801ced0 <malloc>
 801c3a6:	4602      	mov	r2, r0
 801c3a8:	f8c9 001c 	str.w	r0, [r9, #28]
 801c3ac:	b920      	cbnz	r0, 801c3b8 <_dtoa_r+0x38>
 801c3ae:	4ba0      	ldr	r3, [pc, #640]	@ (801c630 <_dtoa_r+0x2b0>)
 801c3b0:	21ef      	movs	r1, #239	@ 0xef
 801c3b2:	48a0      	ldr	r0, [pc, #640]	@ (801c634 <_dtoa_r+0x2b4>)
 801c3b4:	f001 fdb0 	bl	801df18 <__assert_func>
 801c3b8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801c3bc:	6007      	str	r7, [r0, #0]
 801c3be:	60c7      	str	r7, [r0, #12]
 801c3c0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801c3c4:	6819      	ldr	r1, [r3, #0]
 801c3c6:	b159      	cbz	r1, 801c3e0 <_dtoa_r+0x60>
 801c3c8:	685a      	ldr	r2, [r3, #4]
 801c3ca:	604a      	str	r2, [r1, #4]
 801c3cc:	2301      	movs	r3, #1
 801c3ce:	4093      	lsls	r3, r2
 801c3d0:	608b      	str	r3, [r1, #8]
 801c3d2:	4648      	mov	r0, r9
 801c3d4:	f000 fe72 	bl	801d0bc <_Bfree>
 801c3d8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801c3dc:	2200      	movs	r2, #0
 801c3de:	601a      	str	r2, [r3, #0]
 801c3e0:	1e2b      	subs	r3, r5, #0
 801c3e2:	bfbb      	ittet	lt
 801c3e4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801c3e8:	9303      	strlt	r3, [sp, #12]
 801c3ea:	2300      	movge	r3, #0
 801c3ec:	2201      	movlt	r2, #1
 801c3ee:	bfac      	ite	ge
 801c3f0:	6033      	strge	r3, [r6, #0]
 801c3f2:	6032      	strlt	r2, [r6, #0]
 801c3f4:	4b90      	ldr	r3, [pc, #576]	@ (801c638 <_dtoa_r+0x2b8>)
 801c3f6:	9e03      	ldr	r6, [sp, #12]
 801c3f8:	43b3      	bics	r3, r6
 801c3fa:	d110      	bne.n	801c41e <_dtoa_r+0x9e>
 801c3fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801c3fe:	f242 730f 	movw	r3, #9999	@ 0x270f
 801c402:	6013      	str	r3, [r2, #0]
 801c404:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801c408:	4323      	orrs	r3, r4
 801c40a:	f000 84e6 	beq.w	801cdda <_dtoa_r+0xa5a>
 801c40e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801c410:	4f8a      	ldr	r7, [pc, #552]	@ (801c63c <_dtoa_r+0x2bc>)
 801c412:	2b00      	cmp	r3, #0
 801c414:	f000 84e8 	beq.w	801cde8 <_dtoa_r+0xa68>
 801c418:	1cfb      	adds	r3, r7, #3
 801c41a:	f000 bce3 	b.w	801cde4 <_dtoa_r+0xa64>
 801c41e:	ed9d 8b02 	vldr	d8, [sp, #8]
 801c422:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801c426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c42a:	d10a      	bne.n	801c442 <_dtoa_r+0xc2>
 801c42c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801c42e:	2301      	movs	r3, #1
 801c430:	6013      	str	r3, [r2, #0]
 801c432:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801c434:	b113      	cbz	r3, 801c43c <_dtoa_r+0xbc>
 801c436:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801c438:	4b81      	ldr	r3, [pc, #516]	@ (801c640 <_dtoa_r+0x2c0>)
 801c43a:	6013      	str	r3, [r2, #0]
 801c43c:	4f81      	ldr	r7, [pc, #516]	@ (801c644 <_dtoa_r+0x2c4>)
 801c43e:	f000 bcd3 	b.w	801cde8 <_dtoa_r+0xa68>
 801c442:	aa0e      	add	r2, sp, #56	@ 0x38
 801c444:	a90f      	add	r1, sp, #60	@ 0x3c
 801c446:	4648      	mov	r0, r9
 801c448:	eeb0 0b48 	vmov.f64	d0, d8
 801c44c:	f001 f918 	bl	801d680 <__d2b>
 801c450:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801c454:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801c456:	9001      	str	r0, [sp, #4]
 801c458:	2b00      	cmp	r3, #0
 801c45a:	d045      	beq.n	801c4e8 <_dtoa_r+0x168>
 801c45c:	eeb0 7b48 	vmov.f64	d7, d8
 801c460:	ee18 1a90 	vmov	r1, s17
 801c464:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801c468:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801c46c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801c470:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801c474:	2500      	movs	r5, #0
 801c476:	ee07 1a90 	vmov	s15, r1
 801c47a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801c47e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801c618 <_dtoa_r+0x298>
 801c482:	ee37 7b46 	vsub.f64	d7, d7, d6
 801c486:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801c620 <_dtoa_r+0x2a0>
 801c48a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801c48e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801c628 <_dtoa_r+0x2a8>
 801c492:	ee07 3a90 	vmov	s15, r3
 801c496:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801c49a:	eeb0 7b46 	vmov.f64	d7, d6
 801c49e:	eea4 7b05 	vfma.f64	d7, d4, d5
 801c4a2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801c4a6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801c4aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c4ae:	ee16 8a90 	vmov	r8, s13
 801c4b2:	d508      	bpl.n	801c4c6 <_dtoa_r+0x146>
 801c4b4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801c4b8:	eeb4 6b47 	vcmp.f64	d6, d7
 801c4bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c4c0:	bf18      	it	ne
 801c4c2:	f108 38ff 	addne.w	r8, r8, #4294967295
 801c4c6:	f1b8 0f16 	cmp.w	r8, #22
 801c4ca:	d82b      	bhi.n	801c524 <_dtoa_r+0x1a4>
 801c4cc:	495e      	ldr	r1, [pc, #376]	@ (801c648 <_dtoa_r+0x2c8>)
 801c4ce:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801c4d2:	ed91 7b00 	vldr	d7, [r1]
 801c4d6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801c4da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c4de:	d501      	bpl.n	801c4e4 <_dtoa_r+0x164>
 801c4e0:	f108 38ff 	add.w	r8, r8, #4294967295
 801c4e4:	2100      	movs	r1, #0
 801c4e6:	e01e      	b.n	801c526 <_dtoa_r+0x1a6>
 801c4e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c4ea:	4413      	add	r3, r2
 801c4ec:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801c4f0:	2920      	cmp	r1, #32
 801c4f2:	bfc1      	itttt	gt
 801c4f4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801c4f8:	408e      	lslgt	r6, r1
 801c4fa:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801c4fe:	fa24 f101 	lsrgt.w	r1, r4, r1
 801c502:	bfd6      	itet	le
 801c504:	f1c1 0120 	rsble	r1, r1, #32
 801c508:	4331      	orrgt	r1, r6
 801c50a:	fa04 f101 	lslle.w	r1, r4, r1
 801c50e:	ee07 1a90 	vmov	s15, r1
 801c512:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801c516:	3b01      	subs	r3, #1
 801c518:	ee17 1a90 	vmov	r1, s15
 801c51c:	2501      	movs	r5, #1
 801c51e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801c522:	e7a8      	b.n	801c476 <_dtoa_r+0xf6>
 801c524:	2101      	movs	r1, #1
 801c526:	1ad2      	subs	r2, r2, r3
 801c528:	1e53      	subs	r3, r2, #1
 801c52a:	9306      	str	r3, [sp, #24]
 801c52c:	bf45      	ittet	mi
 801c52e:	f1c2 0301 	rsbmi	r3, r2, #1
 801c532:	9304      	strmi	r3, [sp, #16]
 801c534:	2300      	movpl	r3, #0
 801c536:	2300      	movmi	r3, #0
 801c538:	bf4c      	ite	mi
 801c53a:	9306      	strmi	r3, [sp, #24]
 801c53c:	9304      	strpl	r3, [sp, #16]
 801c53e:	f1b8 0f00 	cmp.w	r8, #0
 801c542:	910c      	str	r1, [sp, #48]	@ 0x30
 801c544:	db18      	blt.n	801c578 <_dtoa_r+0x1f8>
 801c546:	9b06      	ldr	r3, [sp, #24]
 801c548:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801c54c:	4443      	add	r3, r8
 801c54e:	9306      	str	r3, [sp, #24]
 801c550:	2300      	movs	r3, #0
 801c552:	9a07      	ldr	r2, [sp, #28]
 801c554:	2a09      	cmp	r2, #9
 801c556:	d845      	bhi.n	801c5e4 <_dtoa_r+0x264>
 801c558:	2a05      	cmp	r2, #5
 801c55a:	bfc4      	itt	gt
 801c55c:	3a04      	subgt	r2, #4
 801c55e:	9207      	strgt	r2, [sp, #28]
 801c560:	9a07      	ldr	r2, [sp, #28]
 801c562:	f1a2 0202 	sub.w	r2, r2, #2
 801c566:	bfcc      	ite	gt
 801c568:	2400      	movgt	r4, #0
 801c56a:	2401      	movle	r4, #1
 801c56c:	2a03      	cmp	r2, #3
 801c56e:	d844      	bhi.n	801c5fa <_dtoa_r+0x27a>
 801c570:	e8df f002 	tbb	[pc, r2]
 801c574:	0b173634 	.word	0x0b173634
 801c578:	9b04      	ldr	r3, [sp, #16]
 801c57a:	2200      	movs	r2, #0
 801c57c:	eba3 0308 	sub.w	r3, r3, r8
 801c580:	9304      	str	r3, [sp, #16]
 801c582:	920a      	str	r2, [sp, #40]	@ 0x28
 801c584:	f1c8 0300 	rsb	r3, r8, #0
 801c588:	e7e3      	b.n	801c552 <_dtoa_r+0x1d2>
 801c58a:	2201      	movs	r2, #1
 801c58c:	9208      	str	r2, [sp, #32]
 801c58e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c590:	eb08 0b02 	add.w	fp, r8, r2
 801c594:	f10b 0a01 	add.w	sl, fp, #1
 801c598:	4652      	mov	r2, sl
 801c59a:	2a01      	cmp	r2, #1
 801c59c:	bfb8      	it	lt
 801c59e:	2201      	movlt	r2, #1
 801c5a0:	e006      	b.n	801c5b0 <_dtoa_r+0x230>
 801c5a2:	2201      	movs	r2, #1
 801c5a4:	9208      	str	r2, [sp, #32]
 801c5a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c5a8:	2a00      	cmp	r2, #0
 801c5aa:	dd29      	ble.n	801c600 <_dtoa_r+0x280>
 801c5ac:	4693      	mov	fp, r2
 801c5ae:	4692      	mov	sl, r2
 801c5b0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801c5b4:	2100      	movs	r1, #0
 801c5b6:	2004      	movs	r0, #4
 801c5b8:	f100 0614 	add.w	r6, r0, #20
 801c5bc:	4296      	cmp	r6, r2
 801c5be:	d926      	bls.n	801c60e <_dtoa_r+0x28e>
 801c5c0:	6079      	str	r1, [r7, #4]
 801c5c2:	4648      	mov	r0, r9
 801c5c4:	9305      	str	r3, [sp, #20]
 801c5c6:	f000 fd39 	bl	801d03c <_Balloc>
 801c5ca:	9b05      	ldr	r3, [sp, #20]
 801c5cc:	4607      	mov	r7, r0
 801c5ce:	2800      	cmp	r0, #0
 801c5d0:	d13e      	bne.n	801c650 <_dtoa_r+0x2d0>
 801c5d2:	4b1e      	ldr	r3, [pc, #120]	@ (801c64c <_dtoa_r+0x2cc>)
 801c5d4:	4602      	mov	r2, r0
 801c5d6:	f240 11af 	movw	r1, #431	@ 0x1af
 801c5da:	e6ea      	b.n	801c3b2 <_dtoa_r+0x32>
 801c5dc:	2200      	movs	r2, #0
 801c5de:	e7e1      	b.n	801c5a4 <_dtoa_r+0x224>
 801c5e0:	2200      	movs	r2, #0
 801c5e2:	e7d3      	b.n	801c58c <_dtoa_r+0x20c>
 801c5e4:	2401      	movs	r4, #1
 801c5e6:	2200      	movs	r2, #0
 801c5e8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801c5ec:	f04f 3bff 	mov.w	fp, #4294967295
 801c5f0:	2100      	movs	r1, #0
 801c5f2:	46da      	mov	sl, fp
 801c5f4:	2212      	movs	r2, #18
 801c5f6:	9109      	str	r1, [sp, #36]	@ 0x24
 801c5f8:	e7da      	b.n	801c5b0 <_dtoa_r+0x230>
 801c5fa:	2201      	movs	r2, #1
 801c5fc:	9208      	str	r2, [sp, #32]
 801c5fe:	e7f5      	b.n	801c5ec <_dtoa_r+0x26c>
 801c600:	f04f 0b01 	mov.w	fp, #1
 801c604:	46da      	mov	sl, fp
 801c606:	465a      	mov	r2, fp
 801c608:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801c60c:	e7d0      	b.n	801c5b0 <_dtoa_r+0x230>
 801c60e:	3101      	adds	r1, #1
 801c610:	0040      	lsls	r0, r0, #1
 801c612:	e7d1      	b.n	801c5b8 <_dtoa_r+0x238>
 801c614:	f3af 8000 	nop.w
 801c618:	636f4361 	.word	0x636f4361
 801c61c:	3fd287a7 	.word	0x3fd287a7
 801c620:	8b60c8b3 	.word	0x8b60c8b3
 801c624:	3fc68a28 	.word	0x3fc68a28
 801c628:	509f79fb 	.word	0x509f79fb
 801c62c:	3fd34413 	.word	0x3fd34413
 801c630:	0801ede5 	.word	0x0801ede5
 801c634:	0801edfc 	.word	0x0801edfc
 801c638:	7ff00000 	.word	0x7ff00000
 801c63c:	0801ede1 	.word	0x0801ede1
 801c640:	0801edb5 	.word	0x0801edb5
 801c644:	0801edb4 	.word	0x0801edb4
 801c648:	0801ef50 	.word	0x0801ef50
 801c64c:	0801ee54 	.word	0x0801ee54
 801c650:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801c654:	f1ba 0f0e 	cmp.w	sl, #14
 801c658:	6010      	str	r0, [r2, #0]
 801c65a:	d86e      	bhi.n	801c73a <_dtoa_r+0x3ba>
 801c65c:	2c00      	cmp	r4, #0
 801c65e:	d06c      	beq.n	801c73a <_dtoa_r+0x3ba>
 801c660:	f1b8 0f00 	cmp.w	r8, #0
 801c664:	f340 80b4 	ble.w	801c7d0 <_dtoa_r+0x450>
 801c668:	4ac8      	ldr	r2, [pc, #800]	@ (801c98c <_dtoa_r+0x60c>)
 801c66a:	f008 010f 	and.w	r1, r8, #15
 801c66e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801c672:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801c676:	ed92 7b00 	vldr	d7, [r2]
 801c67a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801c67e:	f000 809b 	beq.w	801c7b8 <_dtoa_r+0x438>
 801c682:	4ac3      	ldr	r2, [pc, #780]	@ (801c990 <_dtoa_r+0x610>)
 801c684:	ed92 6b08 	vldr	d6, [r2, #32]
 801c688:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801c68c:	ed8d 6b02 	vstr	d6, [sp, #8]
 801c690:	f001 010f 	and.w	r1, r1, #15
 801c694:	2203      	movs	r2, #3
 801c696:	48be      	ldr	r0, [pc, #760]	@ (801c990 <_dtoa_r+0x610>)
 801c698:	2900      	cmp	r1, #0
 801c69a:	f040 808f 	bne.w	801c7bc <_dtoa_r+0x43c>
 801c69e:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c6a2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801c6a6:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c6aa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801c6ac:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c6b0:	2900      	cmp	r1, #0
 801c6b2:	f000 80b3 	beq.w	801c81c <_dtoa_r+0x49c>
 801c6b6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801c6ba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c6be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c6c2:	f140 80ab 	bpl.w	801c81c <_dtoa_r+0x49c>
 801c6c6:	f1ba 0f00 	cmp.w	sl, #0
 801c6ca:	f000 80a7 	beq.w	801c81c <_dtoa_r+0x49c>
 801c6ce:	f1bb 0f00 	cmp.w	fp, #0
 801c6d2:	dd30      	ble.n	801c736 <_dtoa_r+0x3b6>
 801c6d4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801c6d8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c6dc:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c6e0:	f108 31ff 	add.w	r1, r8, #4294967295
 801c6e4:	9105      	str	r1, [sp, #20]
 801c6e6:	3201      	adds	r2, #1
 801c6e8:	465c      	mov	r4, fp
 801c6ea:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c6ee:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801c6f2:	ee07 2a90 	vmov	s15, r2
 801c6f6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801c6fa:	eea7 5b06 	vfma.f64	d5, d7, d6
 801c6fe:	ee15 2a90 	vmov	r2, s11
 801c702:	ec51 0b15 	vmov	r0, r1, d5
 801c706:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801c70a:	2c00      	cmp	r4, #0
 801c70c:	f040 808a 	bne.w	801c824 <_dtoa_r+0x4a4>
 801c710:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801c714:	ee36 6b47 	vsub.f64	d6, d6, d7
 801c718:	ec41 0b17 	vmov	d7, r0, r1
 801c71c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c724:	f300 826a 	bgt.w	801cbfc <_dtoa_r+0x87c>
 801c728:	eeb1 7b47 	vneg.f64	d7, d7
 801c72c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c734:	d423      	bmi.n	801c77e <_dtoa_r+0x3fe>
 801c736:	ed8d 8b02 	vstr	d8, [sp, #8]
 801c73a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801c73c:	2a00      	cmp	r2, #0
 801c73e:	f2c0 8129 	blt.w	801c994 <_dtoa_r+0x614>
 801c742:	f1b8 0f0e 	cmp.w	r8, #14
 801c746:	f300 8125 	bgt.w	801c994 <_dtoa_r+0x614>
 801c74a:	4b90      	ldr	r3, [pc, #576]	@ (801c98c <_dtoa_r+0x60c>)
 801c74c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801c750:	ed93 6b00 	vldr	d6, [r3]
 801c754:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c756:	2b00      	cmp	r3, #0
 801c758:	f280 80c8 	bge.w	801c8ec <_dtoa_r+0x56c>
 801c75c:	f1ba 0f00 	cmp.w	sl, #0
 801c760:	f300 80c4 	bgt.w	801c8ec <_dtoa_r+0x56c>
 801c764:	d10b      	bne.n	801c77e <_dtoa_r+0x3fe>
 801c766:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801c76a:	ee26 6b07 	vmul.f64	d6, d6, d7
 801c76e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c772:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c77a:	f2c0 823c 	blt.w	801cbf6 <_dtoa_r+0x876>
 801c77e:	2400      	movs	r4, #0
 801c780:	4625      	mov	r5, r4
 801c782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c784:	43db      	mvns	r3, r3
 801c786:	9305      	str	r3, [sp, #20]
 801c788:	463e      	mov	r6, r7
 801c78a:	f04f 0800 	mov.w	r8, #0
 801c78e:	4621      	mov	r1, r4
 801c790:	4648      	mov	r0, r9
 801c792:	f000 fc93 	bl	801d0bc <_Bfree>
 801c796:	2d00      	cmp	r5, #0
 801c798:	f000 80a2 	beq.w	801c8e0 <_dtoa_r+0x560>
 801c79c:	f1b8 0f00 	cmp.w	r8, #0
 801c7a0:	d005      	beq.n	801c7ae <_dtoa_r+0x42e>
 801c7a2:	45a8      	cmp	r8, r5
 801c7a4:	d003      	beq.n	801c7ae <_dtoa_r+0x42e>
 801c7a6:	4641      	mov	r1, r8
 801c7a8:	4648      	mov	r0, r9
 801c7aa:	f000 fc87 	bl	801d0bc <_Bfree>
 801c7ae:	4629      	mov	r1, r5
 801c7b0:	4648      	mov	r0, r9
 801c7b2:	f000 fc83 	bl	801d0bc <_Bfree>
 801c7b6:	e093      	b.n	801c8e0 <_dtoa_r+0x560>
 801c7b8:	2202      	movs	r2, #2
 801c7ba:	e76c      	b.n	801c696 <_dtoa_r+0x316>
 801c7bc:	07cc      	lsls	r4, r1, #31
 801c7be:	d504      	bpl.n	801c7ca <_dtoa_r+0x44a>
 801c7c0:	ed90 6b00 	vldr	d6, [r0]
 801c7c4:	3201      	adds	r2, #1
 801c7c6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c7ca:	1049      	asrs	r1, r1, #1
 801c7cc:	3008      	adds	r0, #8
 801c7ce:	e763      	b.n	801c698 <_dtoa_r+0x318>
 801c7d0:	d022      	beq.n	801c818 <_dtoa_r+0x498>
 801c7d2:	f1c8 0100 	rsb	r1, r8, #0
 801c7d6:	4a6d      	ldr	r2, [pc, #436]	@ (801c98c <_dtoa_r+0x60c>)
 801c7d8:	f001 000f 	and.w	r0, r1, #15
 801c7dc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801c7e0:	ed92 7b00 	vldr	d7, [r2]
 801c7e4:	ee28 7b07 	vmul.f64	d7, d8, d7
 801c7e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c7ec:	4868      	ldr	r0, [pc, #416]	@ (801c990 <_dtoa_r+0x610>)
 801c7ee:	1109      	asrs	r1, r1, #4
 801c7f0:	2400      	movs	r4, #0
 801c7f2:	2202      	movs	r2, #2
 801c7f4:	b929      	cbnz	r1, 801c802 <_dtoa_r+0x482>
 801c7f6:	2c00      	cmp	r4, #0
 801c7f8:	f43f af57 	beq.w	801c6aa <_dtoa_r+0x32a>
 801c7fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c800:	e753      	b.n	801c6aa <_dtoa_r+0x32a>
 801c802:	07ce      	lsls	r6, r1, #31
 801c804:	d505      	bpl.n	801c812 <_dtoa_r+0x492>
 801c806:	ed90 6b00 	vldr	d6, [r0]
 801c80a:	3201      	adds	r2, #1
 801c80c:	2401      	movs	r4, #1
 801c80e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c812:	1049      	asrs	r1, r1, #1
 801c814:	3008      	adds	r0, #8
 801c816:	e7ed      	b.n	801c7f4 <_dtoa_r+0x474>
 801c818:	2202      	movs	r2, #2
 801c81a:	e746      	b.n	801c6aa <_dtoa_r+0x32a>
 801c81c:	f8cd 8014 	str.w	r8, [sp, #20]
 801c820:	4654      	mov	r4, sl
 801c822:	e762      	b.n	801c6ea <_dtoa_r+0x36a>
 801c824:	4a59      	ldr	r2, [pc, #356]	@ (801c98c <_dtoa_r+0x60c>)
 801c826:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801c82a:	ed12 4b02 	vldr	d4, [r2, #-8]
 801c82e:	9a08      	ldr	r2, [sp, #32]
 801c830:	ec41 0b17 	vmov	d7, r0, r1
 801c834:	443c      	add	r4, r7
 801c836:	b34a      	cbz	r2, 801c88c <_dtoa_r+0x50c>
 801c838:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801c83c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801c840:	463e      	mov	r6, r7
 801c842:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801c846:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801c84a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801c84e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c852:	ee14 2a90 	vmov	r2, s9
 801c856:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c85a:	3230      	adds	r2, #48	@ 0x30
 801c85c:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c860:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c868:	f806 2b01 	strb.w	r2, [r6], #1
 801c86c:	d438      	bmi.n	801c8e0 <_dtoa_r+0x560>
 801c86e:	ee32 5b46 	vsub.f64	d5, d2, d6
 801c872:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801c876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c87a:	d46e      	bmi.n	801c95a <_dtoa_r+0x5da>
 801c87c:	42a6      	cmp	r6, r4
 801c87e:	f43f af5a 	beq.w	801c736 <_dtoa_r+0x3b6>
 801c882:	ee27 7b03 	vmul.f64	d7, d7, d3
 801c886:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c88a:	e7e0      	b.n	801c84e <_dtoa_r+0x4ce>
 801c88c:	4621      	mov	r1, r4
 801c88e:	463e      	mov	r6, r7
 801c890:	ee27 7b04 	vmul.f64	d7, d7, d4
 801c894:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801c898:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c89c:	ee14 2a90 	vmov	r2, s9
 801c8a0:	3230      	adds	r2, #48	@ 0x30
 801c8a2:	f806 2b01 	strb.w	r2, [r6], #1
 801c8a6:	42a6      	cmp	r6, r4
 801c8a8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c8ac:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c8b0:	d119      	bne.n	801c8e6 <_dtoa_r+0x566>
 801c8b2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801c8b6:	ee37 4b05 	vadd.f64	d4, d7, d5
 801c8ba:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801c8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c8c2:	dc4a      	bgt.n	801c95a <_dtoa_r+0x5da>
 801c8c4:	ee35 5b47 	vsub.f64	d5, d5, d7
 801c8c8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801c8cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c8d0:	f57f af31 	bpl.w	801c736 <_dtoa_r+0x3b6>
 801c8d4:	460e      	mov	r6, r1
 801c8d6:	3901      	subs	r1, #1
 801c8d8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801c8dc:	2b30      	cmp	r3, #48	@ 0x30
 801c8de:	d0f9      	beq.n	801c8d4 <_dtoa_r+0x554>
 801c8e0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801c8e4:	e027      	b.n	801c936 <_dtoa_r+0x5b6>
 801c8e6:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c8ea:	e7d5      	b.n	801c898 <_dtoa_r+0x518>
 801c8ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c8f0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801c8f4:	463e      	mov	r6, r7
 801c8f6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801c8fa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801c8fe:	ee15 3a10 	vmov	r3, s10
 801c902:	3330      	adds	r3, #48	@ 0x30
 801c904:	f806 3b01 	strb.w	r3, [r6], #1
 801c908:	1bf3      	subs	r3, r6, r7
 801c90a:	459a      	cmp	sl, r3
 801c90c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801c910:	eea3 7b46 	vfms.f64	d7, d3, d6
 801c914:	d132      	bne.n	801c97c <_dtoa_r+0x5fc>
 801c916:	ee37 7b07 	vadd.f64	d7, d7, d7
 801c91a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c91e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c922:	dc18      	bgt.n	801c956 <_dtoa_r+0x5d6>
 801c924:	eeb4 7b46 	vcmp.f64	d7, d6
 801c928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c92c:	d103      	bne.n	801c936 <_dtoa_r+0x5b6>
 801c92e:	ee15 3a10 	vmov	r3, s10
 801c932:	07db      	lsls	r3, r3, #31
 801c934:	d40f      	bmi.n	801c956 <_dtoa_r+0x5d6>
 801c936:	9901      	ldr	r1, [sp, #4]
 801c938:	4648      	mov	r0, r9
 801c93a:	f000 fbbf 	bl	801d0bc <_Bfree>
 801c93e:	2300      	movs	r3, #0
 801c940:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801c942:	7033      	strb	r3, [r6, #0]
 801c944:	f108 0301 	add.w	r3, r8, #1
 801c948:	6013      	str	r3, [r2, #0]
 801c94a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801c94c:	2b00      	cmp	r3, #0
 801c94e:	f000 824b 	beq.w	801cde8 <_dtoa_r+0xa68>
 801c952:	601e      	str	r6, [r3, #0]
 801c954:	e248      	b.n	801cde8 <_dtoa_r+0xa68>
 801c956:	f8cd 8014 	str.w	r8, [sp, #20]
 801c95a:	4633      	mov	r3, r6
 801c95c:	461e      	mov	r6, r3
 801c95e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801c962:	2a39      	cmp	r2, #57	@ 0x39
 801c964:	d106      	bne.n	801c974 <_dtoa_r+0x5f4>
 801c966:	429f      	cmp	r7, r3
 801c968:	d1f8      	bne.n	801c95c <_dtoa_r+0x5dc>
 801c96a:	9a05      	ldr	r2, [sp, #20]
 801c96c:	3201      	adds	r2, #1
 801c96e:	9205      	str	r2, [sp, #20]
 801c970:	2230      	movs	r2, #48	@ 0x30
 801c972:	703a      	strb	r2, [r7, #0]
 801c974:	781a      	ldrb	r2, [r3, #0]
 801c976:	3201      	adds	r2, #1
 801c978:	701a      	strb	r2, [r3, #0]
 801c97a:	e7b1      	b.n	801c8e0 <_dtoa_r+0x560>
 801c97c:	ee27 7b04 	vmul.f64	d7, d7, d4
 801c980:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c988:	d1b5      	bne.n	801c8f6 <_dtoa_r+0x576>
 801c98a:	e7d4      	b.n	801c936 <_dtoa_r+0x5b6>
 801c98c:	0801ef50 	.word	0x0801ef50
 801c990:	0801ef28 	.word	0x0801ef28
 801c994:	9908      	ldr	r1, [sp, #32]
 801c996:	2900      	cmp	r1, #0
 801c998:	f000 80e9 	beq.w	801cb6e <_dtoa_r+0x7ee>
 801c99c:	9907      	ldr	r1, [sp, #28]
 801c99e:	2901      	cmp	r1, #1
 801c9a0:	f300 80cb 	bgt.w	801cb3a <_dtoa_r+0x7ba>
 801c9a4:	2d00      	cmp	r5, #0
 801c9a6:	f000 80c4 	beq.w	801cb32 <_dtoa_r+0x7b2>
 801c9aa:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801c9ae:	9e04      	ldr	r6, [sp, #16]
 801c9b0:	461c      	mov	r4, r3
 801c9b2:	9305      	str	r3, [sp, #20]
 801c9b4:	9b04      	ldr	r3, [sp, #16]
 801c9b6:	4413      	add	r3, r2
 801c9b8:	9304      	str	r3, [sp, #16]
 801c9ba:	9b06      	ldr	r3, [sp, #24]
 801c9bc:	2101      	movs	r1, #1
 801c9be:	4413      	add	r3, r2
 801c9c0:	4648      	mov	r0, r9
 801c9c2:	9306      	str	r3, [sp, #24]
 801c9c4:	f000 fc2e 	bl	801d224 <__i2b>
 801c9c8:	9b05      	ldr	r3, [sp, #20]
 801c9ca:	4605      	mov	r5, r0
 801c9cc:	b166      	cbz	r6, 801c9e8 <_dtoa_r+0x668>
 801c9ce:	9a06      	ldr	r2, [sp, #24]
 801c9d0:	2a00      	cmp	r2, #0
 801c9d2:	dd09      	ble.n	801c9e8 <_dtoa_r+0x668>
 801c9d4:	42b2      	cmp	r2, r6
 801c9d6:	9904      	ldr	r1, [sp, #16]
 801c9d8:	bfa8      	it	ge
 801c9da:	4632      	movge	r2, r6
 801c9dc:	1a89      	subs	r1, r1, r2
 801c9de:	9104      	str	r1, [sp, #16]
 801c9e0:	9906      	ldr	r1, [sp, #24]
 801c9e2:	1ab6      	subs	r6, r6, r2
 801c9e4:	1a8a      	subs	r2, r1, r2
 801c9e6:	9206      	str	r2, [sp, #24]
 801c9e8:	b30b      	cbz	r3, 801ca2e <_dtoa_r+0x6ae>
 801c9ea:	9a08      	ldr	r2, [sp, #32]
 801c9ec:	2a00      	cmp	r2, #0
 801c9ee:	f000 80c5 	beq.w	801cb7c <_dtoa_r+0x7fc>
 801c9f2:	2c00      	cmp	r4, #0
 801c9f4:	f000 80bf 	beq.w	801cb76 <_dtoa_r+0x7f6>
 801c9f8:	4629      	mov	r1, r5
 801c9fa:	4622      	mov	r2, r4
 801c9fc:	4648      	mov	r0, r9
 801c9fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ca00:	f000 fcc8 	bl	801d394 <__pow5mult>
 801ca04:	9a01      	ldr	r2, [sp, #4]
 801ca06:	4601      	mov	r1, r0
 801ca08:	4605      	mov	r5, r0
 801ca0a:	4648      	mov	r0, r9
 801ca0c:	f000 fc20 	bl	801d250 <__multiply>
 801ca10:	9901      	ldr	r1, [sp, #4]
 801ca12:	9005      	str	r0, [sp, #20]
 801ca14:	4648      	mov	r0, r9
 801ca16:	f000 fb51 	bl	801d0bc <_Bfree>
 801ca1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ca1c:	1b1b      	subs	r3, r3, r4
 801ca1e:	f000 80b0 	beq.w	801cb82 <_dtoa_r+0x802>
 801ca22:	9905      	ldr	r1, [sp, #20]
 801ca24:	461a      	mov	r2, r3
 801ca26:	4648      	mov	r0, r9
 801ca28:	f000 fcb4 	bl	801d394 <__pow5mult>
 801ca2c:	9001      	str	r0, [sp, #4]
 801ca2e:	2101      	movs	r1, #1
 801ca30:	4648      	mov	r0, r9
 801ca32:	f000 fbf7 	bl	801d224 <__i2b>
 801ca36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ca38:	4604      	mov	r4, r0
 801ca3a:	2b00      	cmp	r3, #0
 801ca3c:	f000 81da 	beq.w	801cdf4 <_dtoa_r+0xa74>
 801ca40:	461a      	mov	r2, r3
 801ca42:	4601      	mov	r1, r0
 801ca44:	4648      	mov	r0, r9
 801ca46:	f000 fca5 	bl	801d394 <__pow5mult>
 801ca4a:	9b07      	ldr	r3, [sp, #28]
 801ca4c:	2b01      	cmp	r3, #1
 801ca4e:	4604      	mov	r4, r0
 801ca50:	f300 80a0 	bgt.w	801cb94 <_dtoa_r+0x814>
 801ca54:	9b02      	ldr	r3, [sp, #8]
 801ca56:	2b00      	cmp	r3, #0
 801ca58:	f040 8096 	bne.w	801cb88 <_dtoa_r+0x808>
 801ca5c:	9b03      	ldr	r3, [sp, #12]
 801ca5e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801ca62:	2a00      	cmp	r2, #0
 801ca64:	f040 8092 	bne.w	801cb8c <_dtoa_r+0x80c>
 801ca68:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801ca6c:	0d12      	lsrs	r2, r2, #20
 801ca6e:	0512      	lsls	r2, r2, #20
 801ca70:	2a00      	cmp	r2, #0
 801ca72:	f000 808d 	beq.w	801cb90 <_dtoa_r+0x810>
 801ca76:	9b04      	ldr	r3, [sp, #16]
 801ca78:	3301      	adds	r3, #1
 801ca7a:	9304      	str	r3, [sp, #16]
 801ca7c:	9b06      	ldr	r3, [sp, #24]
 801ca7e:	3301      	adds	r3, #1
 801ca80:	9306      	str	r3, [sp, #24]
 801ca82:	2301      	movs	r3, #1
 801ca84:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ca86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ca88:	2b00      	cmp	r3, #0
 801ca8a:	f000 81b9 	beq.w	801ce00 <_dtoa_r+0xa80>
 801ca8e:	6922      	ldr	r2, [r4, #16]
 801ca90:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801ca94:	6910      	ldr	r0, [r2, #16]
 801ca96:	f000 fb79 	bl	801d18c <__hi0bits>
 801ca9a:	f1c0 0020 	rsb	r0, r0, #32
 801ca9e:	9b06      	ldr	r3, [sp, #24]
 801caa0:	4418      	add	r0, r3
 801caa2:	f010 001f 	ands.w	r0, r0, #31
 801caa6:	f000 8081 	beq.w	801cbac <_dtoa_r+0x82c>
 801caaa:	f1c0 0220 	rsb	r2, r0, #32
 801caae:	2a04      	cmp	r2, #4
 801cab0:	dd73      	ble.n	801cb9a <_dtoa_r+0x81a>
 801cab2:	9b04      	ldr	r3, [sp, #16]
 801cab4:	f1c0 001c 	rsb	r0, r0, #28
 801cab8:	4403      	add	r3, r0
 801caba:	9304      	str	r3, [sp, #16]
 801cabc:	9b06      	ldr	r3, [sp, #24]
 801cabe:	4406      	add	r6, r0
 801cac0:	4403      	add	r3, r0
 801cac2:	9306      	str	r3, [sp, #24]
 801cac4:	9b04      	ldr	r3, [sp, #16]
 801cac6:	2b00      	cmp	r3, #0
 801cac8:	dd05      	ble.n	801cad6 <_dtoa_r+0x756>
 801caca:	9901      	ldr	r1, [sp, #4]
 801cacc:	461a      	mov	r2, r3
 801cace:	4648      	mov	r0, r9
 801cad0:	f000 fcba 	bl	801d448 <__lshift>
 801cad4:	9001      	str	r0, [sp, #4]
 801cad6:	9b06      	ldr	r3, [sp, #24]
 801cad8:	2b00      	cmp	r3, #0
 801cada:	dd05      	ble.n	801cae8 <_dtoa_r+0x768>
 801cadc:	4621      	mov	r1, r4
 801cade:	461a      	mov	r2, r3
 801cae0:	4648      	mov	r0, r9
 801cae2:	f000 fcb1 	bl	801d448 <__lshift>
 801cae6:	4604      	mov	r4, r0
 801cae8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801caea:	2b00      	cmp	r3, #0
 801caec:	d060      	beq.n	801cbb0 <_dtoa_r+0x830>
 801caee:	9801      	ldr	r0, [sp, #4]
 801caf0:	4621      	mov	r1, r4
 801caf2:	f000 fd15 	bl	801d520 <__mcmp>
 801caf6:	2800      	cmp	r0, #0
 801caf8:	da5a      	bge.n	801cbb0 <_dtoa_r+0x830>
 801cafa:	f108 33ff 	add.w	r3, r8, #4294967295
 801cafe:	9305      	str	r3, [sp, #20]
 801cb00:	9901      	ldr	r1, [sp, #4]
 801cb02:	2300      	movs	r3, #0
 801cb04:	220a      	movs	r2, #10
 801cb06:	4648      	mov	r0, r9
 801cb08:	f000 fafa 	bl	801d100 <__multadd>
 801cb0c:	9b08      	ldr	r3, [sp, #32]
 801cb0e:	9001      	str	r0, [sp, #4]
 801cb10:	2b00      	cmp	r3, #0
 801cb12:	f000 8177 	beq.w	801ce04 <_dtoa_r+0xa84>
 801cb16:	4629      	mov	r1, r5
 801cb18:	2300      	movs	r3, #0
 801cb1a:	220a      	movs	r2, #10
 801cb1c:	4648      	mov	r0, r9
 801cb1e:	f000 faef 	bl	801d100 <__multadd>
 801cb22:	f1bb 0f00 	cmp.w	fp, #0
 801cb26:	4605      	mov	r5, r0
 801cb28:	dc6e      	bgt.n	801cc08 <_dtoa_r+0x888>
 801cb2a:	9b07      	ldr	r3, [sp, #28]
 801cb2c:	2b02      	cmp	r3, #2
 801cb2e:	dc48      	bgt.n	801cbc2 <_dtoa_r+0x842>
 801cb30:	e06a      	b.n	801cc08 <_dtoa_r+0x888>
 801cb32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801cb34:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801cb38:	e739      	b.n	801c9ae <_dtoa_r+0x62e>
 801cb3a:	f10a 34ff 	add.w	r4, sl, #4294967295
 801cb3e:	42a3      	cmp	r3, r4
 801cb40:	db07      	blt.n	801cb52 <_dtoa_r+0x7d2>
 801cb42:	f1ba 0f00 	cmp.w	sl, #0
 801cb46:	eba3 0404 	sub.w	r4, r3, r4
 801cb4a:	db0b      	blt.n	801cb64 <_dtoa_r+0x7e4>
 801cb4c:	9e04      	ldr	r6, [sp, #16]
 801cb4e:	4652      	mov	r2, sl
 801cb50:	e72f      	b.n	801c9b2 <_dtoa_r+0x632>
 801cb52:	1ae2      	subs	r2, r4, r3
 801cb54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801cb56:	9e04      	ldr	r6, [sp, #16]
 801cb58:	4413      	add	r3, r2
 801cb5a:	930a      	str	r3, [sp, #40]	@ 0x28
 801cb5c:	4652      	mov	r2, sl
 801cb5e:	4623      	mov	r3, r4
 801cb60:	2400      	movs	r4, #0
 801cb62:	e726      	b.n	801c9b2 <_dtoa_r+0x632>
 801cb64:	9a04      	ldr	r2, [sp, #16]
 801cb66:	eba2 060a 	sub.w	r6, r2, sl
 801cb6a:	2200      	movs	r2, #0
 801cb6c:	e721      	b.n	801c9b2 <_dtoa_r+0x632>
 801cb6e:	9e04      	ldr	r6, [sp, #16]
 801cb70:	9d08      	ldr	r5, [sp, #32]
 801cb72:	461c      	mov	r4, r3
 801cb74:	e72a      	b.n	801c9cc <_dtoa_r+0x64c>
 801cb76:	9a01      	ldr	r2, [sp, #4]
 801cb78:	9205      	str	r2, [sp, #20]
 801cb7a:	e752      	b.n	801ca22 <_dtoa_r+0x6a2>
 801cb7c:	9901      	ldr	r1, [sp, #4]
 801cb7e:	461a      	mov	r2, r3
 801cb80:	e751      	b.n	801ca26 <_dtoa_r+0x6a6>
 801cb82:	9b05      	ldr	r3, [sp, #20]
 801cb84:	9301      	str	r3, [sp, #4]
 801cb86:	e752      	b.n	801ca2e <_dtoa_r+0x6ae>
 801cb88:	2300      	movs	r3, #0
 801cb8a:	e77b      	b.n	801ca84 <_dtoa_r+0x704>
 801cb8c:	9b02      	ldr	r3, [sp, #8]
 801cb8e:	e779      	b.n	801ca84 <_dtoa_r+0x704>
 801cb90:	920b      	str	r2, [sp, #44]	@ 0x2c
 801cb92:	e778      	b.n	801ca86 <_dtoa_r+0x706>
 801cb94:	2300      	movs	r3, #0
 801cb96:	930b      	str	r3, [sp, #44]	@ 0x2c
 801cb98:	e779      	b.n	801ca8e <_dtoa_r+0x70e>
 801cb9a:	d093      	beq.n	801cac4 <_dtoa_r+0x744>
 801cb9c:	9b04      	ldr	r3, [sp, #16]
 801cb9e:	321c      	adds	r2, #28
 801cba0:	4413      	add	r3, r2
 801cba2:	9304      	str	r3, [sp, #16]
 801cba4:	9b06      	ldr	r3, [sp, #24]
 801cba6:	4416      	add	r6, r2
 801cba8:	4413      	add	r3, r2
 801cbaa:	e78a      	b.n	801cac2 <_dtoa_r+0x742>
 801cbac:	4602      	mov	r2, r0
 801cbae:	e7f5      	b.n	801cb9c <_dtoa_r+0x81c>
 801cbb0:	f1ba 0f00 	cmp.w	sl, #0
 801cbb4:	f8cd 8014 	str.w	r8, [sp, #20]
 801cbb8:	46d3      	mov	fp, sl
 801cbba:	dc21      	bgt.n	801cc00 <_dtoa_r+0x880>
 801cbbc:	9b07      	ldr	r3, [sp, #28]
 801cbbe:	2b02      	cmp	r3, #2
 801cbc0:	dd1e      	ble.n	801cc00 <_dtoa_r+0x880>
 801cbc2:	f1bb 0f00 	cmp.w	fp, #0
 801cbc6:	f47f addc 	bne.w	801c782 <_dtoa_r+0x402>
 801cbca:	4621      	mov	r1, r4
 801cbcc:	465b      	mov	r3, fp
 801cbce:	2205      	movs	r2, #5
 801cbd0:	4648      	mov	r0, r9
 801cbd2:	f000 fa95 	bl	801d100 <__multadd>
 801cbd6:	4601      	mov	r1, r0
 801cbd8:	4604      	mov	r4, r0
 801cbda:	9801      	ldr	r0, [sp, #4]
 801cbdc:	f000 fca0 	bl	801d520 <__mcmp>
 801cbe0:	2800      	cmp	r0, #0
 801cbe2:	f77f adce 	ble.w	801c782 <_dtoa_r+0x402>
 801cbe6:	463e      	mov	r6, r7
 801cbe8:	2331      	movs	r3, #49	@ 0x31
 801cbea:	f806 3b01 	strb.w	r3, [r6], #1
 801cbee:	9b05      	ldr	r3, [sp, #20]
 801cbf0:	3301      	adds	r3, #1
 801cbf2:	9305      	str	r3, [sp, #20]
 801cbf4:	e5c9      	b.n	801c78a <_dtoa_r+0x40a>
 801cbf6:	f8cd 8014 	str.w	r8, [sp, #20]
 801cbfa:	4654      	mov	r4, sl
 801cbfc:	4625      	mov	r5, r4
 801cbfe:	e7f2      	b.n	801cbe6 <_dtoa_r+0x866>
 801cc00:	9b08      	ldr	r3, [sp, #32]
 801cc02:	2b00      	cmp	r3, #0
 801cc04:	f000 8102 	beq.w	801ce0c <_dtoa_r+0xa8c>
 801cc08:	2e00      	cmp	r6, #0
 801cc0a:	dd05      	ble.n	801cc18 <_dtoa_r+0x898>
 801cc0c:	4629      	mov	r1, r5
 801cc0e:	4632      	mov	r2, r6
 801cc10:	4648      	mov	r0, r9
 801cc12:	f000 fc19 	bl	801d448 <__lshift>
 801cc16:	4605      	mov	r5, r0
 801cc18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801cc1a:	2b00      	cmp	r3, #0
 801cc1c:	d058      	beq.n	801ccd0 <_dtoa_r+0x950>
 801cc1e:	6869      	ldr	r1, [r5, #4]
 801cc20:	4648      	mov	r0, r9
 801cc22:	f000 fa0b 	bl	801d03c <_Balloc>
 801cc26:	4606      	mov	r6, r0
 801cc28:	b928      	cbnz	r0, 801cc36 <_dtoa_r+0x8b6>
 801cc2a:	4b82      	ldr	r3, [pc, #520]	@ (801ce34 <_dtoa_r+0xab4>)
 801cc2c:	4602      	mov	r2, r0
 801cc2e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801cc32:	f7ff bbbe 	b.w	801c3b2 <_dtoa_r+0x32>
 801cc36:	692a      	ldr	r2, [r5, #16]
 801cc38:	3202      	adds	r2, #2
 801cc3a:	0092      	lsls	r2, r2, #2
 801cc3c:	f105 010c 	add.w	r1, r5, #12
 801cc40:	300c      	adds	r0, #12
 801cc42:	f7ff fb06 	bl	801c252 <memcpy>
 801cc46:	2201      	movs	r2, #1
 801cc48:	4631      	mov	r1, r6
 801cc4a:	4648      	mov	r0, r9
 801cc4c:	f000 fbfc 	bl	801d448 <__lshift>
 801cc50:	1c7b      	adds	r3, r7, #1
 801cc52:	9304      	str	r3, [sp, #16]
 801cc54:	eb07 030b 	add.w	r3, r7, fp
 801cc58:	9309      	str	r3, [sp, #36]	@ 0x24
 801cc5a:	9b02      	ldr	r3, [sp, #8]
 801cc5c:	f003 0301 	and.w	r3, r3, #1
 801cc60:	46a8      	mov	r8, r5
 801cc62:	9308      	str	r3, [sp, #32]
 801cc64:	4605      	mov	r5, r0
 801cc66:	9b04      	ldr	r3, [sp, #16]
 801cc68:	9801      	ldr	r0, [sp, #4]
 801cc6a:	4621      	mov	r1, r4
 801cc6c:	f103 3bff 	add.w	fp, r3, #4294967295
 801cc70:	f7ff fafd 	bl	801c26e <quorem>
 801cc74:	4641      	mov	r1, r8
 801cc76:	9002      	str	r0, [sp, #8]
 801cc78:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801cc7c:	9801      	ldr	r0, [sp, #4]
 801cc7e:	f000 fc4f 	bl	801d520 <__mcmp>
 801cc82:	462a      	mov	r2, r5
 801cc84:	9006      	str	r0, [sp, #24]
 801cc86:	4621      	mov	r1, r4
 801cc88:	4648      	mov	r0, r9
 801cc8a:	f000 fc65 	bl	801d558 <__mdiff>
 801cc8e:	68c2      	ldr	r2, [r0, #12]
 801cc90:	4606      	mov	r6, r0
 801cc92:	b9fa      	cbnz	r2, 801ccd4 <_dtoa_r+0x954>
 801cc94:	4601      	mov	r1, r0
 801cc96:	9801      	ldr	r0, [sp, #4]
 801cc98:	f000 fc42 	bl	801d520 <__mcmp>
 801cc9c:	4602      	mov	r2, r0
 801cc9e:	4631      	mov	r1, r6
 801cca0:	4648      	mov	r0, r9
 801cca2:	920a      	str	r2, [sp, #40]	@ 0x28
 801cca4:	f000 fa0a 	bl	801d0bc <_Bfree>
 801cca8:	9b07      	ldr	r3, [sp, #28]
 801ccaa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801ccac:	9e04      	ldr	r6, [sp, #16]
 801ccae:	ea42 0103 	orr.w	r1, r2, r3
 801ccb2:	9b08      	ldr	r3, [sp, #32]
 801ccb4:	4319      	orrs	r1, r3
 801ccb6:	d10f      	bne.n	801ccd8 <_dtoa_r+0x958>
 801ccb8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801ccbc:	d028      	beq.n	801cd10 <_dtoa_r+0x990>
 801ccbe:	9b06      	ldr	r3, [sp, #24]
 801ccc0:	2b00      	cmp	r3, #0
 801ccc2:	dd02      	ble.n	801ccca <_dtoa_r+0x94a>
 801ccc4:	9b02      	ldr	r3, [sp, #8]
 801ccc6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801ccca:	f88b a000 	strb.w	sl, [fp]
 801ccce:	e55e      	b.n	801c78e <_dtoa_r+0x40e>
 801ccd0:	4628      	mov	r0, r5
 801ccd2:	e7bd      	b.n	801cc50 <_dtoa_r+0x8d0>
 801ccd4:	2201      	movs	r2, #1
 801ccd6:	e7e2      	b.n	801cc9e <_dtoa_r+0x91e>
 801ccd8:	9b06      	ldr	r3, [sp, #24]
 801ccda:	2b00      	cmp	r3, #0
 801ccdc:	db04      	blt.n	801cce8 <_dtoa_r+0x968>
 801ccde:	9907      	ldr	r1, [sp, #28]
 801cce0:	430b      	orrs	r3, r1
 801cce2:	9908      	ldr	r1, [sp, #32]
 801cce4:	430b      	orrs	r3, r1
 801cce6:	d120      	bne.n	801cd2a <_dtoa_r+0x9aa>
 801cce8:	2a00      	cmp	r2, #0
 801ccea:	ddee      	ble.n	801ccca <_dtoa_r+0x94a>
 801ccec:	9901      	ldr	r1, [sp, #4]
 801ccee:	2201      	movs	r2, #1
 801ccf0:	4648      	mov	r0, r9
 801ccf2:	f000 fba9 	bl	801d448 <__lshift>
 801ccf6:	4621      	mov	r1, r4
 801ccf8:	9001      	str	r0, [sp, #4]
 801ccfa:	f000 fc11 	bl	801d520 <__mcmp>
 801ccfe:	2800      	cmp	r0, #0
 801cd00:	dc03      	bgt.n	801cd0a <_dtoa_r+0x98a>
 801cd02:	d1e2      	bne.n	801ccca <_dtoa_r+0x94a>
 801cd04:	f01a 0f01 	tst.w	sl, #1
 801cd08:	d0df      	beq.n	801ccca <_dtoa_r+0x94a>
 801cd0a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801cd0e:	d1d9      	bne.n	801ccc4 <_dtoa_r+0x944>
 801cd10:	2339      	movs	r3, #57	@ 0x39
 801cd12:	f88b 3000 	strb.w	r3, [fp]
 801cd16:	4633      	mov	r3, r6
 801cd18:	461e      	mov	r6, r3
 801cd1a:	3b01      	subs	r3, #1
 801cd1c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801cd20:	2a39      	cmp	r2, #57	@ 0x39
 801cd22:	d052      	beq.n	801cdca <_dtoa_r+0xa4a>
 801cd24:	3201      	adds	r2, #1
 801cd26:	701a      	strb	r2, [r3, #0]
 801cd28:	e531      	b.n	801c78e <_dtoa_r+0x40e>
 801cd2a:	2a00      	cmp	r2, #0
 801cd2c:	dd07      	ble.n	801cd3e <_dtoa_r+0x9be>
 801cd2e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801cd32:	d0ed      	beq.n	801cd10 <_dtoa_r+0x990>
 801cd34:	f10a 0301 	add.w	r3, sl, #1
 801cd38:	f88b 3000 	strb.w	r3, [fp]
 801cd3c:	e527      	b.n	801c78e <_dtoa_r+0x40e>
 801cd3e:	9b04      	ldr	r3, [sp, #16]
 801cd40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801cd42:	f803 ac01 	strb.w	sl, [r3, #-1]
 801cd46:	4293      	cmp	r3, r2
 801cd48:	d029      	beq.n	801cd9e <_dtoa_r+0xa1e>
 801cd4a:	9901      	ldr	r1, [sp, #4]
 801cd4c:	2300      	movs	r3, #0
 801cd4e:	220a      	movs	r2, #10
 801cd50:	4648      	mov	r0, r9
 801cd52:	f000 f9d5 	bl	801d100 <__multadd>
 801cd56:	45a8      	cmp	r8, r5
 801cd58:	9001      	str	r0, [sp, #4]
 801cd5a:	f04f 0300 	mov.w	r3, #0
 801cd5e:	f04f 020a 	mov.w	r2, #10
 801cd62:	4641      	mov	r1, r8
 801cd64:	4648      	mov	r0, r9
 801cd66:	d107      	bne.n	801cd78 <_dtoa_r+0x9f8>
 801cd68:	f000 f9ca 	bl	801d100 <__multadd>
 801cd6c:	4680      	mov	r8, r0
 801cd6e:	4605      	mov	r5, r0
 801cd70:	9b04      	ldr	r3, [sp, #16]
 801cd72:	3301      	adds	r3, #1
 801cd74:	9304      	str	r3, [sp, #16]
 801cd76:	e776      	b.n	801cc66 <_dtoa_r+0x8e6>
 801cd78:	f000 f9c2 	bl	801d100 <__multadd>
 801cd7c:	4629      	mov	r1, r5
 801cd7e:	4680      	mov	r8, r0
 801cd80:	2300      	movs	r3, #0
 801cd82:	220a      	movs	r2, #10
 801cd84:	4648      	mov	r0, r9
 801cd86:	f000 f9bb 	bl	801d100 <__multadd>
 801cd8a:	4605      	mov	r5, r0
 801cd8c:	e7f0      	b.n	801cd70 <_dtoa_r+0x9f0>
 801cd8e:	f1bb 0f00 	cmp.w	fp, #0
 801cd92:	bfcc      	ite	gt
 801cd94:	465e      	movgt	r6, fp
 801cd96:	2601      	movle	r6, #1
 801cd98:	443e      	add	r6, r7
 801cd9a:	f04f 0800 	mov.w	r8, #0
 801cd9e:	9901      	ldr	r1, [sp, #4]
 801cda0:	2201      	movs	r2, #1
 801cda2:	4648      	mov	r0, r9
 801cda4:	f000 fb50 	bl	801d448 <__lshift>
 801cda8:	4621      	mov	r1, r4
 801cdaa:	9001      	str	r0, [sp, #4]
 801cdac:	f000 fbb8 	bl	801d520 <__mcmp>
 801cdb0:	2800      	cmp	r0, #0
 801cdb2:	dcb0      	bgt.n	801cd16 <_dtoa_r+0x996>
 801cdb4:	d102      	bne.n	801cdbc <_dtoa_r+0xa3c>
 801cdb6:	f01a 0f01 	tst.w	sl, #1
 801cdba:	d1ac      	bne.n	801cd16 <_dtoa_r+0x996>
 801cdbc:	4633      	mov	r3, r6
 801cdbe:	461e      	mov	r6, r3
 801cdc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801cdc4:	2a30      	cmp	r2, #48	@ 0x30
 801cdc6:	d0fa      	beq.n	801cdbe <_dtoa_r+0xa3e>
 801cdc8:	e4e1      	b.n	801c78e <_dtoa_r+0x40e>
 801cdca:	429f      	cmp	r7, r3
 801cdcc:	d1a4      	bne.n	801cd18 <_dtoa_r+0x998>
 801cdce:	9b05      	ldr	r3, [sp, #20]
 801cdd0:	3301      	adds	r3, #1
 801cdd2:	9305      	str	r3, [sp, #20]
 801cdd4:	2331      	movs	r3, #49	@ 0x31
 801cdd6:	703b      	strb	r3, [r7, #0]
 801cdd8:	e4d9      	b.n	801c78e <_dtoa_r+0x40e>
 801cdda:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801cddc:	4f16      	ldr	r7, [pc, #88]	@ (801ce38 <_dtoa_r+0xab8>)
 801cdde:	b11b      	cbz	r3, 801cde8 <_dtoa_r+0xa68>
 801cde0:	f107 0308 	add.w	r3, r7, #8
 801cde4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801cde6:	6013      	str	r3, [r2, #0]
 801cde8:	4638      	mov	r0, r7
 801cdea:	b011      	add	sp, #68	@ 0x44
 801cdec:	ecbd 8b02 	vpop	{d8}
 801cdf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cdf4:	9b07      	ldr	r3, [sp, #28]
 801cdf6:	2b01      	cmp	r3, #1
 801cdf8:	f77f ae2c 	ble.w	801ca54 <_dtoa_r+0x6d4>
 801cdfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801cdfe:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ce00:	2001      	movs	r0, #1
 801ce02:	e64c      	b.n	801ca9e <_dtoa_r+0x71e>
 801ce04:	f1bb 0f00 	cmp.w	fp, #0
 801ce08:	f77f aed8 	ble.w	801cbbc <_dtoa_r+0x83c>
 801ce0c:	463e      	mov	r6, r7
 801ce0e:	9801      	ldr	r0, [sp, #4]
 801ce10:	4621      	mov	r1, r4
 801ce12:	f7ff fa2c 	bl	801c26e <quorem>
 801ce16:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801ce1a:	f806 ab01 	strb.w	sl, [r6], #1
 801ce1e:	1bf2      	subs	r2, r6, r7
 801ce20:	4593      	cmp	fp, r2
 801ce22:	ddb4      	ble.n	801cd8e <_dtoa_r+0xa0e>
 801ce24:	9901      	ldr	r1, [sp, #4]
 801ce26:	2300      	movs	r3, #0
 801ce28:	220a      	movs	r2, #10
 801ce2a:	4648      	mov	r0, r9
 801ce2c:	f000 f968 	bl	801d100 <__multadd>
 801ce30:	9001      	str	r0, [sp, #4]
 801ce32:	e7ec      	b.n	801ce0e <_dtoa_r+0xa8e>
 801ce34:	0801ee54 	.word	0x0801ee54
 801ce38:	0801edd8 	.word	0x0801edd8

0801ce3c <_free_r>:
 801ce3c:	b538      	push	{r3, r4, r5, lr}
 801ce3e:	4605      	mov	r5, r0
 801ce40:	2900      	cmp	r1, #0
 801ce42:	d041      	beq.n	801cec8 <_free_r+0x8c>
 801ce44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ce48:	1f0c      	subs	r4, r1, #4
 801ce4a:	2b00      	cmp	r3, #0
 801ce4c:	bfb8      	it	lt
 801ce4e:	18e4      	addlt	r4, r4, r3
 801ce50:	f000 f8e8 	bl	801d024 <__malloc_lock>
 801ce54:	4a1d      	ldr	r2, [pc, #116]	@ (801cecc <_free_r+0x90>)
 801ce56:	6813      	ldr	r3, [r2, #0]
 801ce58:	b933      	cbnz	r3, 801ce68 <_free_r+0x2c>
 801ce5a:	6063      	str	r3, [r4, #4]
 801ce5c:	6014      	str	r4, [r2, #0]
 801ce5e:	4628      	mov	r0, r5
 801ce60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ce64:	f000 b8e4 	b.w	801d030 <__malloc_unlock>
 801ce68:	42a3      	cmp	r3, r4
 801ce6a:	d908      	bls.n	801ce7e <_free_r+0x42>
 801ce6c:	6820      	ldr	r0, [r4, #0]
 801ce6e:	1821      	adds	r1, r4, r0
 801ce70:	428b      	cmp	r3, r1
 801ce72:	bf01      	itttt	eq
 801ce74:	6819      	ldreq	r1, [r3, #0]
 801ce76:	685b      	ldreq	r3, [r3, #4]
 801ce78:	1809      	addeq	r1, r1, r0
 801ce7a:	6021      	streq	r1, [r4, #0]
 801ce7c:	e7ed      	b.n	801ce5a <_free_r+0x1e>
 801ce7e:	461a      	mov	r2, r3
 801ce80:	685b      	ldr	r3, [r3, #4]
 801ce82:	b10b      	cbz	r3, 801ce88 <_free_r+0x4c>
 801ce84:	42a3      	cmp	r3, r4
 801ce86:	d9fa      	bls.n	801ce7e <_free_r+0x42>
 801ce88:	6811      	ldr	r1, [r2, #0]
 801ce8a:	1850      	adds	r0, r2, r1
 801ce8c:	42a0      	cmp	r0, r4
 801ce8e:	d10b      	bne.n	801cea8 <_free_r+0x6c>
 801ce90:	6820      	ldr	r0, [r4, #0]
 801ce92:	4401      	add	r1, r0
 801ce94:	1850      	adds	r0, r2, r1
 801ce96:	4283      	cmp	r3, r0
 801ce98:	6011      	str	r1, [r2, #0]
 801ce9a:	d1e0      	bne.n	801ce5e <_free_r+0x22>
 801ce9c:	6818      	ldr	r0, [r3, #0]
 801ce9e:	685b      	ldr	r3, [r3, #4]
 801cea0:	6053      	str	r3, [r2, #4]
 801cea2:	4408      	add	r0, r1
 801cea4:	6010      	str	r0, [r2, #0]
 801cea6:	e7da      	b.n	801ce5e <_free_r+0x22>
 801cea8:	d902      	bls.n	801ceb0 <_free_r+0x74>
 801ceaa:	230c      	movs	r3, #12
 801ceac:	602b      	str	r3, [r5, #0]
 801ceae:	e7d6      	b.n	801ce5e <_free_r+0x22>
 801ceb0:	6820      	ldr	r0, [r4, #0]
 801ceb2:	1821      	adds	r1, r4, r0
 801ceb4:	428b      	cmp	r3, r1
 801ceb6:	bf04      	itt	eq
 801ceb8:	6819      	ldreq	r1, [r3, #0]
 801ceba:	685b      	ldreq	r3, [r3, #4]
 801cebc:	6063      	str	r3, [r4, #4]
 801cebe:	bf04      	itt	eq
 801cec0:	1809      	addeq	r1, r1, r0
 801cec2:	6021      	streq	r1, [r4, #0]
 801cec4:	6054      	str	r4, [r2, #4]
 801cec6:	e7ca      	b.n	801ce5e <_free_r+0x22>
 801cec8:	bd38      	pop	{r3, r4, r5, pc}
 801ceca:	bf00      	nop
 801cecc:	24052f18 	.word	0x24052f18

0801ced0 <malloc>:
 801ced0:	4b02      	ldr	r3, [pc, #8]	@ (801cedc <malloc+0xc>)
 801ced2:	4601      	mov	r1, r0
 801ced4:	6818      	ldr	r0, [r3, #0]
 801ced6:	f000 b825 	b.w	801cf24 <_malloc_r>
 801ceda:	bf00      	nop
 801cedc:	240000d8 	.word	0x240000d8

0801cee0 <sbrk_aligned>:
 801cee0:	b570      	push	{r4, r5, r6, lr}
 801cee2:	4e0f      	ldr	r6, [pc, #60]	@ (801cf20 <sbrk_aligned+0x40>)
 801cee4:	460c      	mov	r4, r1
 801cee6:	6831      	ldr	r1, [r6, #0]
 801cee8:	4605      	mov	r5, r0
 801ceea:	b911      	cbnz	r1, 801cef2 <sbrk_aligned+0x12>
 801ceec:	f001 f804 	bl	801def8 <_sbrk_r>
 801cef0:	6030      	str	r0, [r6, #0]
 801cef2:	4621      	mov	r1, r4
 801cef4:	4628      	mov	r0, r5
 801cef6:	f000 ffff 	bl	801def8 <_sbrk_r>
 801cefa:	1c43      	adds	r3, r0, #1
 801cefc:	d103      	bne.n	801cf06 <sbrk_aligned+0x26>
 801cefe:	f04f 34ff 	mov.w	r4, #4294967295
 801cf02:	4620      	mov	r0, r4
 801cf04:	bd70      	pop	{r4, r5, r6, pc}
 801cf06:	1cc4      	adds	r4, r0, #3
 801cf08:	f024 0403 	bic.w	r4, r4, #3
 801cf0c:	42a0      	cmp	r0, r4
 801cf0e:	d0f8      	beq.n	801cf02 <sbrk_aligned+0x22>
 801cf10:	1a21      	subs	r1, r4, r0
 801cf12:	4628      	mov	r0, r5
 801cf14:	f000 fff0 	bl	801def8 <_sbrk_r>
 801cf18:	3001      	adds	r0, #1
 801cf1a:	d1f2      	bne.n	801cf02 <sbrk_aligned+0x22>
 801cf1c:	e7ef      	b.n	801cefe <sbrk_aligned+0x1e>
 801cf1e:	bf00      	nop
 801cf20:	24052f14 	.word	0x24052f14

0801cf24 <_malloc_r>:
 801cf24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801cf28:	1ccd      	adds	r5, r1, #3
 801cf2a:	f025 0503 	bic.w	r5, r5, #3
 801cf2e:	3508      	adds	r5, #8
 801cf30:	2d0c      	cmp	r5, #12
 801cf32:	bf38      	it	cc
 801cf34:	250c      	movcc	r5, #12
 801cf36:	2d00      	cmp	r5, #0
 801cf38:	4606      	mov	r6, r0
 801cf3a:	db01      	blt.n	801cf40 <_malloc_r+0x1c>
 801cf3c:	42a9      	cmp	r1, r5
 801cf3e:	d904      	bls.n	801cf4a <_malloc_r+0x26>
 801cf40:	230c      	movs	r3, #12
 801cf42:	6033      	str	r3, [r6, #0]
 801cf44:	2000      	movs	r0, #0
 801cf46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801cf4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801d020 <_malloc_r+0xfc>
 801cf4e:	f000 f869 	bl	801d024 <__malloc_lock>
 801cf52:	f8d8 3000 	ldr.w	r3, [r8]
 801cf56:	461c      	mov	r4, r3
 801cf58:	bb44      	cbnz	r4, 801cfac <_malloc_r+0x88>
 801cf5a:	4629      	mov	r1, r5
 801cf5c:	4630      	mov	r0, r6
 801cf5e:	f7ff ffbf 	bl	801cee0 <sbrk_aligned>
 801cf62:	1c43      	adds	r3, r0, #1
 801cf64:	4604      	mov	r4, r0
 801cf66:	d158      	bne.n	801d01a <_malloc_r+0xf6>
 801cf68:	f8d8 4000 	ldr.w	r4, [r8]
 801cf6c:	4627      	mov	r7, r4
 801cf6e:	2f00      	cmp	r7, #0
 801cf70:	d143      	bne.n	801cffa <_malloc_r+0xd6>
 801cf72:	2c00      	cmp	r4, #0
 801cf74:	d04b      	beq.n	801d00e <_malloc_r+0xea>
 801cf76:	6823      	ldr	r3, [r4, #0]
 801cf78:	4639      	mov	r1, r7
 801cf7a:	4630      	mov	r0, r6
 801cf7c:	eb04 0903 	add.w	r9, r4, r3
 801cf80:	f000 ffba 	bl	801def8 <_sbrk_r>
 801cf84:	4581      	cmp	r9, r0
 801cf86:	d142      	bne.n	801d00e <_malloc_r+0xea>
 801cf88:	6821      	ldr	r1, [r4, #0]
 801cf8a:	1a6d      	subs	r5, r5, r1
 801cf8c:	4629      	mov	r1, r5
 801cf8e:	4630      	mov	r0, r6
 801cf90:	f7ff ffa6 	bl	801cee0 <sbrk_aligned>
 801cf94:	3001      	adds	r0, #1
 801cf96:	d03a      	beq.n	801d00e <_malloc_r+0xea>
 801cf98:	6823      	ldr	r3, [r4, #0]
 801cf9a:	442b      	add	r3, r5
 801cf9c:	6023      	str	r3, [r4, #0]
 801cf9e:	f8d8 3000 	ldr.w	r3, [r8]
 801cfa2:	685a      	ldr	r2, [r3, #4]
 801cfa4:	bb62      	cbnz	r2, 801d000 <_malloc_r+0xdc>
 801cfa6:	f8c8 7000 	str.w	r7, [r8]
 801cfaa:	e00f      	b.n	801cfcc <_malloc_r+0xa8>
 801cfac:	6822      	ldr	r2, [r4, #0]
 801cfae:	1b52      	subs	r2, r2, r5
 801cfb0:	d420      	bmi.n	801cff4 <_malloc_r+0xd0>
 801cfb2:	2a0b      	cmp	r2, #11
 801cfb4:	d917      	bls.n	801cfe6 <_malloc_r+0xc2>
 801cfb6:	1961      	adds	r1, r4, r5
 801cfb8:	42a3      	cmp	r3, r4
 801cfba:	6025      	str	r5, [r4, #0]
 801cfbc:	bf18      	it	ne
 801cfbe:	6059      	strne	r1, [r3, #4]
 801cfc0:	6863      	ldr	r3, [r4, #4]
 801cfc2:	bf08      	it	eq
 801cfc4:	f8c8 1000 	streq.w	r1, [r8]
 801cfc8:	5162      	str	r2, [r4, r5]
 801cfca:	604b      	str	r3, [r1, #4]
 801cfcc:	4630      	mov	r0, r6
 801cfce:	f000 f82f 	bl	801d030 <__malloc_unlock>
 801cfd2:	f104 000b 	add.w	r0, r4, #11
 801cfd6:	1d23      	adds	r3, r4, #4
 801cfd8:	f020 0007 	bic.w	r0, r0, #7
 801cfdc:	1ac2      	subs	r2, r0, r3
 801cfde:	bf1c      	itt	ne
 801cfe0:	1a1b      	subne	r3, r3, r0
 801cfe2:	50a3      	strne	r3, [r4, r2]
 801cfe4:	e7af      	b.n	801cf46 <_malloc_r+0x22>
 801cfe6:	6862      	ldr	r2, [r4, #4]
 801cfe8:	42a3      	cmp	r3, r4
 801cfea:	bf0c      	ite	eq
 801cfec:	f8c8 2000 	streq.w	r2, [r8]
 801cff0:	605a      	strne	r2, [r3, #4]
 801cff2:	e7eb      	b.n	801cfcc <_malloc_r+0xa8>
 801cff4:	4623      	mov	r3, r4
 801cff6:	6864      	ldr	r4, [r4, #4]
 801cff8:	e7ae      	b.n	801cf58 <_malloc_r+0x34>
 801cffa:	463c      	mov	r4, r7
 801cffc:	687f      	ldr	r7, [r7, #4]
 801cffe:	e7b6      	b.n	801cf6e <_malloc_r+0x4a>
 801d000:	461a      	mov	r2, r3
 801d002:	685b      	ldr	r3, [r3, #4]
 801d004:	42a3      	cmp	r3, r4
 801d006:	d1fb      	bne.n	801d000 <_malloc_r+0xdc>
 801d008:	2300      	movs	r3, #0
 801d00a:	6053      	str	r3, [r2, #4]
 801d00c:	e7de      	b.n	801cfcc <_malloc_r+0xa8>
 801d00e:	230c      	movs	r3, #12
 801d010:	6033      	str	r3, [r6, #0]
 801d012:	4630      	mov	r0, r6
 801d014:	f000 f80c 	bl	801d030 <__malloc_unlock>
 801d018:	e794      	b.n	801cf44 <_malloc_r+0x20>
 801d01a:	6005      	str	r5, [r0, #0]
 801d01c:	e7d6      	b.n	801cfcc <_malloc_r+0xa8>
 801d01e:	bf00      	nop
 801d020:	24052f18 	.word	0x24052f18

0801d024 <__malloc_lock>:
 801d024:	4801      	ldr	r0, [pc, #4]	@ (801d02c <__malloc_lock+0x8>)
 801d026:	f7ff b912 	b.w	801c24e <__retarget_lock_acquire_recursive>
 801d02a:	bf00      	nop
 801d02c:	24052f10 	.word	0x24052f10

0801d030 <__malloc_unlock>:
 801d030:	4801      	ldr	r0, [pc, #4]	@ (801d038 <__malloc_unlock+0x8>)
 801d032:	f7ff b90d 	b.w	801c250 <__retarget_lock_release_recursive>
 801d036:	bf00      	nop
 801d038:	24052f10 	.word	0x24052f10

0801d03c <_Balloc>:
 801d03c:	b570      	push	{r4, r5, r6, lr}
 801d03e:	69c6      	ldr	r6, [r0, #28]
 801d040:	4604      	mov	r4, r0
 801d042:	460d      	mov	r5, r1
 801d044:	b976      	cbnz	r6, 801d064 <_Balloc+0x28>
 801d046:	2010      	movs	r0, #16
 801d048:	f7ff ff42 	bl	801ced0 <malloc>
 801d04c:	4602      	mov	r2, r0
 801d04e:	61e0      	str	r0, [r4, #28]
 801d050:	b920      	cbnz	r0, 801d05c <_Balloc+0x20>
 801d052:	4b18      	ldr	r3, [pc, #96]	@ (801d0b4 <_Balloc+0x78>)
 801d054:	4818      	ldr	r0, [pc, #96]	@ (801d0b8 <_Balloc+0x7c>)
 801d056:	216b      	movs	r1, #107	@ 0x6b
 801d058:	f000 ff5e 	bl	801df18 <__assert_func>
 801d05c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801d060:	6006      	str	r6, [r0, #0]
 801d062:	60c6      	str	r6, [r0, #12]
 801d064:	69e6      	ldr	r6, [r4, #28]
 801d066:	68f3      	ldr	r3, [r6, #12]
 801d068:	b183      	cbz	r3, 801d08c <_Balloc+0x50>
 801d06a:	69e3      	ldr	r3, [r4, #28]
 801d06c:	68db      	ldr	r3, [r3, #12]
 801d06e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801d072:	b9b8      	cbnz	r0, 801d0a4 <_Balloc+0x68>
 801d074:	2101      	movs	r1, #1
 801d076:	fa01 f605 	lsl.w	r6, r1, r5
 801d07a:	1d72      	adds	r2, r6, #5
 801d07c:	0092      	lsls	r2, r2, #2
 801d07e:	4620      	mov	r0, r4
 801d080:	f000 ff68 	bl	801df54 <_calloc_r>
 801d084:	b160      	cbz	r0, 801d0a0 <_Balloc+0x64>
 801d086:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801d08a:	e00e      	b.n	801d0aa <_Balloc+0x6e>
 801d08c:	2221      	movs	r2, #33	@ 0x21
 801d08e:	2104      	movs	r1, #4
 801d090:	4620      	mov	r0, r4
 801d092:	f000 ff5f 	bl	801df54 <_calloc_r>
 801d096:	69e3      	ldr	r3, [r4, #28]
 801d098:	60f0      	str	r0, [r6, #12]
 801d09a:	68db      	ldr	r3, [r3, #12]
 801d09c:	2b00      	cmp	r3, #0
 801d09e:	d1e4      	bne.n	801d06a <_Balloc+0x2e>
 801d0a0:	2000      	movs	r0, #0
 801d0a2:	bd70      	pop	{r4, r5, r6, pc}
 801d0a4:	6802      	ldr	r2, [r0, #0]
 801d0a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801d0aa:	2300      	movs	r3, #0
 801d0ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801d0b0:	e7f7      	b.n	801d0a2 <_Balloc+0x66>
 801d0b2:	bf00      	nop
 801d0b4:	0801ede5 	.word	0x0801ede5
 801d0b8:	0801ee65 	.word	0x0801ee65

0801d0bc <_Bfree>:
 801d0bc:	b570      	push	{r4, r5, r6, lr}
 801d0be:	69c6      	ldr	r6, [r0, #28]
 801d0c0:	4605      	mov	r5, r0
 801d0c2:	460c      	mov	r4, r1
 801d0c4:	b976      	cbnz	r6, 801d0e4 <_Bfree+0x28>
 801d0c6:	2010      	movs	r0, #16
 801d0c8:	f7ff ff02 	bl	801ced0 <malloc>
 801d0cc:	4602      	mov	r2, r0
 801d0ce:	61e8      	str	r0, [r5, #28]
 801d0d0:	b920      	cbnz	r0, 801d0dc <_Bfree+0x20>
 801d0d2:	4b09      	ldr	r3, [pc, #36]	@ (801d0f8 <_Bfree+0x3c>)
 801d0d4:	4809      	ldr	r0, [pc, #36]	@ (801d0fc <_Bfree+0x40>)
 801d0d6:	218f      	movs	r1, #143	@ 0x8f
 801d0d8:	f000 ff1e 	bl	801df18 <__assert_func>
 801d0dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801d0e0:	6006      	str	r6, [r0, #0]
 801d0e2:	60c6      	str	r6, [r0, #12]
 801d0e4:	b13c      	cbz	r4, 801d0f6 <_Bfree+0x3a>
 801d0e6:	69eb      	ldr	r3, [r5, #28]
 801d0e8:	6862      	ldr	r2, [r4, #4]
 801d0ea:	68db      	ldr	r3, [r3, #12]
 801d0ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801d0f0:	6021      	str	r1, [r4, #0]
 801d0f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801d0f6:	bd70      	pop	{r4, r5, r6, pc}
 801d0f8:	0801ede5 	.word	0x0801ede5
 801d0fc:	0801ee65 	.word	0x0801ee65

0801d100 <__multadd>:
 801d100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d104:	690d      	ldr	r5, [r1, #16]
 801d106:	4607      	mov	r7, r0
 801d108:	460c      	mov	r4, r1
 801d10a:	461e      	mov	r6, r3
 801d10c:	f101 0c14 	add.w	ip, r1, #20
 801d110:	2000      	movs	r0, #0
 801d112:	f8dc 3000 	ldr.w	r3, [ip]
 801d116:	b299      	uxth	r1, r3
 801d118:	fb02 6101 	mla	r1, r2, r1, r6
 801d11c:	0c1e      	lsrs	r6, r3, #16
 801d11e:	0c0b      	lsrs	r3, r1, #16
 801d120:	fb02 3306 	mla	r3, r2, r6, r3
 801d124:	b289      	uxth	r1, r1
 801d126:	3001      	adds	r0, #1
 801d128:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801d12c:	4285      	cmp	r5, r0
 801d12e:	f84c 1b04 	str.w	r1, [ip], #4
 801d132:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801d136:	dcec      	bgt.n	801d112 <__multadd+0x12>
 801d138:	b30e      	cbz	r6, 801d17e <__multadd+0x7e>
 801d13a:	68a3      	ldr	r3, [r4, #8]
 801d13c:	42ab      	cmp	r3, r5
 801d13e:	dc19      	bgt.n	801d174 <__multadd+0x74>
 801d140:	6861      	ldr	r1, [r4, #4]
 801d142:	4638      	mov	r0, r7
 801d144:	3101      	adds	r1, #1
 801d146:	f7ff ff79 	bl	801d03c <_Balloc>
 801d14a:	4680      	mov	r8, r0
 801d14c:	b928      	cbnz	r0, 801d15a <__multadd+0x5a>
 801d14e:	4602      	mov	r2, r0
 801d150:	4b0c      	ldr	r3, [pc, #48]	@ (801d184 <__multadd+0x84>)
 801d152:	480d      	ldr	r0, [pc, #52]	@ (801d188 <__multadd+0x88>)
 801d154:	21ba      	movs	r1, #186	@ 0xba
 801d156:	f000 fedf 	bl	801df18 <__assert_func>
 801d15a:	6922      	ldr	r2, [r4, #16]
 801d15c:	3202      	adds	r2, #2
 801d15e:	f104 010c 	add.w	r1, r4, #12
 801d162:	0092      	lsls	r2, r2, #2
 801d164:	300c      	adds	r0, #12
 801d166:	f7ff f874 	bl	801c252 <memcpy>
 801d16a:	4621      	mov	r1, r4
 801d16c:	4638      	mov	r0, r7
 801d16e:	f7ff ffa5 	bl	801d0bc <_Bfree>
 801d172:	4644      	mov	r4, r8
 801d174:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801d178:	3501      	adds	r5, #1
 801d17a:	615e      	str	r6, [r3, #20]
 801d17c:	6125      	str	r5, [r4, #16]
 801d17e:	4620      	mov	r0, r4
 801d180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d184:	0801ee54 	.word	0x0801ee54
 801d188:	0801ee65 	.word	0x0801ee65

0801d18c <__hi0bits>:
 801d18c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801d190:	4603      	mov	r3, r0
 801d192:	bf36      	itet	cc
 801d194:	0403      	lslcc	r3, r0, #16
 801d196:	2000      	movcs	r0, #0
 801d198:	2010      	movcc	r0, #16
 801d19a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801d19e:	bf3c      	itt	cc
 801d1a0:	021b      	lslcc	r3, r3, #8
 801d1a2:	3008      	addcc	r0, #8
 801d1a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801d1a8:	bf3c      	itt	cc
 801d1aa:	011b      	lslcc	r3, r3, #4
 801d1ac:	3004      	addcc	r0, #4
 801d1ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801d1b2:	bf3c      	itt	cc
 801d1b4:	009b      	lslcc	r3, r3, #2
 801d1b6:	3002      	addcc	r0, #2
 801d1b8:	2b00      	cmp	r3, #0
 801d1ba:	db05      	blt.n	801d1c8 <__hi0bits+0x3c>
 801d1bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801d1c0:	f100 0001 	add.w	r0, r0, #1
 801d1c4:	bf08      	it	eq
 801d1c6:	2020      	moveq	r0, #32
 801d1c8:	4770      	bx	lr

0801d1ca <__lo0bits>:
 801d1ca:	6803      	ldr	r3, [r0, #0]
 801d1cc:	4602      	mov	r2, r0
 801d1ce:	f013 0007 	ands.w	r0, r3, #7
 801d1d2:	d00b      	beq.n	801d1ec <__lo0bits+0x22>
 801d1d4:	07d9      	lsls	r1, r3, #31
 801d1d6:	d421      	bmi.n	801d21c <__lo0bits+0x52>
 801d1d8:	0798      	lsls	r0, r3, #30
 801d1da:	bf49      	itett	mi
 801d1dc:	085b      	lsrmi	r3, r3, #1
 801d1de:	089b      	lsrpl	r3, r3, #2
 801d1e0:	2001      	movmi	r0, #1
 801d1e2:	6013      	strmi	r3, [r2, #0]
 801d1e4:	bf5c      	itt	pl
 801d1e6:	6013      	strpl	r3, [r2, #0]
 801d1e8:	2002      	movpl	r0, #2
 801d1ea:	4770      	bx	lr
 801d1ec:	b299      	uxth	r1, r3
 801d1ee:	b909      	cbnz	r1, 801d1f4 <__lo0bits+0x2a>
 801d1f0:	0c1b      	lsrs	r3, r3, #16
 801d1f2:	2010      	movs	r0, #16
 801d1f4:	b2d9      	uxtb	r1, r3
 801d1f6:	b909      	cbnz	r1, 801d1fc <__lo0bits+0x32>
 801d1f8:	3008      	adds	r0, #8
 801d1fa:	0a1b      	lsrs	r3, r3, #8
 801d1fc:	0719      	lsls	r1, r3, #28
 801d1fe:	bf04      	itt	eq
 801d200:	091b      	lsreq	r3, r3, #4
 801d202:	3004      	addeq	r0, #4
 801d204:	0799      	lsls	r1, r3, #30
 801d206:	bf04      	itt	eq
 801d208:	089b      	lsreq	r3, r3, #2
 801d20a:	3002      	addeq	r0, #2
 801d20c:	07d9      	lsls	r1, r3, #31
 801d20e:	d403      	bmi.n	801d218 <__lo0bits+0x4e>
 801d210:	085b      	lsrs	r3, r3, #1
 801d212:	f100 0001 	add.w	r0, r0, #1
 801d216:	d003      	beq.n	801d220 <__lo0bits+0x56>
 801d218:	6013      	str	r3, [r2, #0]
 801d21a:	4770      	bx	lr
 801d21c:	2000      	movs	r0, #0
 801d21e:	4770      	bx	lr
 801d220:	2020      	movs	r0, #32
 801d222:	4770      	bx	lr

0801d224 <__i2b>:
 801d224:	b510      	push	{r4, lr}
 801d226:	460c      	mov	r4, r1
 801d228:	2101      	movs	r1, #1
 801d22a:	f7ff ff07 	bl	801d03c <_Balloc>
 801d22e:	4602      	mov	r2, r0
 801d230:	b928      	cbnz	r0, 801d23e <__i2b+0x1a>
 801d232:	4b05      	ldr	r3, [pc, #20]	@ (801d248 <__i2b+0x24>)
 801d234:	4805      	ldr	r0, [pc, #20]	@ (801d24c <__i2b+0x28>)
 801d236:	f240 1145 	movw	r1, #325	@ 0x145
 801d23a:	f000 fe6d 	bl	801df18 <__assert_func>
 801d23e:	2301      	movs	r3, #1
 801d240:	6144      	str	r4, [r0, #20]
 801d242:	6103      	str	r3, [r0, #16]
 801d244:	bd10      	pop	{r4, pc}
 801d246:	bf00      	nop
 801d248:	0801ee54 	.word	0x0801ee54
 801d24c:	0801ee65 	.word	0x0801ee65

0801d250 <__multiply>:
 801d250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d254:	4617      	mov	r7, r2
 801d256:	690a      	ldr	r2, [r1, #16]
 801d258:	693b      	ldr	r3, [r7, #16]
 801d25a:	429a      	cmp	r2, r3
 801d25c:	bfa8      	it	ge
 801d25e:	463b      	movge	r3, r7
 801d260:	4689      	mov	r9, r1
 801d262:	bfa4      	itt	ge
 801d264:	460f      	movge	r7, r1
 801d266:	4699      	movge	r9, r3
 801d268:	693d      	ldr	r5, [r7, #16]
 801d26a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801d26e:	68bb      	ldr	r3, [r7, #8]
 801d270:	6879      	ldr	r1, [r7, #4]
 801d272:	eb05 060a 	add.w	r6, r5, sl
 801d276:	42b3      	cmp	r3, r6
 801d278:	b085      	sub	sp, #20
 801d27a:	bfb8      	it	lt
 801d27c:	3101      	addlt	r1, #1
 801d27e:	f7ff fedd 	bl	801d03c <_Balloc>
 801d282:	b930      	cbnz	r0, 801d292 <__multiply+0x42>
 801d284:	4602      	mov	r2, r0
 801d286:	4b41      	ldr	r3, [pc, #260]	@ (801d38c <__multiply+0x13c>)
 801d288:	4841      	ldr	r0, [pc, #260]	@ (801d390 <__multiply+0x140>)
 801d28a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801d28e:	f000 fe43 	bl	801df18 <__assert_func>
 801d292:	f100 0414 	add.w	r4, r0, #20
 801d296:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801d29a:	4623      	mov	r3, r4
 801d29c:	2200      	movs	r2, #0
 801d29e:	4573      	cmp	r3, lr
 801d2a0:	d320      	bcc.n	801d2e4 <__multiply+0x94>
 801d2a2:	f107 0814 	add.w	r8, r7, #20
 801d2a6:	f109 0114 	add.w	r1, r9, #20
 801d2aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801d2ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801d2b2:	9302      	str	r3, [sp, #8]
 801d2b4:	1beb      	subs	r3, r5, r7
 801d2b6:	3b15      	subs	r3, #21
 801d2b8:	f023 0303 	bic.w	r3, r3, #3
 801d2bc:	3304      	adds	r3, #4
 801d2be:	3715      	adds	r7, #21
 801d2c0:	42bd      	cmp	r5, r7
 801d2c2:	bf38      	it	cc
 801d2c4:	2304      	movcc	r3, #4
 801d2c6:	9301      	str	r3, [sp, #4]
 801d2c8:	9b02      	ldr	r3, [sp, #8]
 801d2ca:	9103      	str	r1, [sp, #12]
 801d2cc:	428b      	cmp	r3, r1
 801d2ce:	d80c      	bhi.n	801d2ea <__multiply+0x9a>
 801d2d0:	2e00      	cmp	r6, #0
 801d2d2:	dd03      	ble.n	801d2dc <__multiply+0x8c>
 801d2d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801d2d8:	2b00      	cmp	r3, #0
 801d2da:	d055      	beq.n	801d388 <__multiply+0x138>
 801d2dc:	6106      	str	r6, [r0, #16]
 801d2de:	b005      	add	sp, #20
 801d2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d2e4:	f843 2b04 	str.w	r2, [r3], #4
 801d2e8:	e7d9      	b.n	801d29e <__multiply+0x4e>
 801d2ea:	f8b1 a000 	ldrh.w	sl, [r1]
 801d2ee:	f1ba 0f00 	cmp.w	sl, #0
 801d2f2:	d01f      	beq.n	801d334 <__multiply+0xe4>
 801d2f4:	46c4      	mov	ip, r8
 801d2f6:	46a1      	mov	r9, r4
 801d2f8:	2700      	movs	r7, #0
 801d2fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 801d2fe:	f8d9 3000 	ldr.w	r3, [r9]
 801d302:	fa1f fb82 	uxth.w	fp, r2
 801d306:	b29b      	uxth	r3, r3
 801d308:	fb0a 330b 	mla	r3, sl, fp, r3
 801d30c:	443b      	add	r3, r7
 801d30e:	f8d9 7000 	ldr.w	r7, [r9]
 801d312:	0c12      	lsrs	r2, r2, #16
 801d314:	0c3f      	lsrs	r7, r7, #16
 801d316:	fb0a 7202 	mla	r2, sl, r2, r7
 801d31a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801d31e:	b29b      	uxth	r3, r3
 801d320:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801d324:	4565      	cmp	r5, ip
 801d326:	f849 3b04 	str.w	r3, [r9], #4
 801d32a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801d32e:	d8e4      	bhi.n	801d2fa <__multiply+0xaa>
 801d330:	9b01      	ldr	r3, [sp, #4]
 801d332:	50e7      	str	r7, [r4, r3]
 801d334:	9b03      	ldr	r3, [sp, #12]
 801d336:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801d33a:	3104      	adds	r1, #4
 801d33c:	f1b9 0f00 	cmp.w	r9, #0
 801d340:	d020      	beq.n	801d384 <__multiply+0x134>
 801d342:	6823      	ldr	r3, [r4, #0]
 801d344:	4647      	mov	r7, r8
 801d346:	46a4      	mov	ip, r4
 801d348:	f04f 0a00 	mov.w	sl, #0
 801d34c:	f8b7 b000 	ldrh.w	fp, [r7]
 801d350:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801d354:	fb09 220b 	mla	r2, r9, fp, r2
 801d358:	4452      	add	r2, sl
 801d35a:	b29b      	uxth	r3, r3
 801d35c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801d360:	f84c 3b04 	str.w	r3, [ip], #4
 801d364:	f857 3b04 	ldr.w	r3, [r7], #4
 801d368:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801d36c:	f8bc 3000 	ldrh.w	r3, [ip]
 801d370:	fb09 330a 	mla	r3, r9, sl, r3
 801d374:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801d378:	42bd      	cmp	r5, r7
 801d37a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801d37e:	d8e5      	bhi.n	801d34c <__multiply+0xfc>
 801d380:	9a01      	ldr	r2, [sp, #4]
 801d382:	50a3      	str	r3, [r4, r2]
 801d384:	3404      	adds	r4, #4
 801d386:	e79f      	b.n	801d2c8 <__multiply+0x78>
 801d388:	3e01      	subs	r6, #1
 801d38a:	e7a1      	b.n	801d2d0 <__multiply+0x80>
 801d38c:	0801ee54 	.word	0x0801ee54
 801d390:	0801ee65 	.word	0x0801ee65

0801d394 <__pow5mult>:
 801d394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d398:	4615      	mov	r5, r2
 801d39a:	f012 0203 	ands.w	r2, r2, #3
 801d39e:	4607      	mov	r7, r0
 801d3a0:	460e      	mov	r6, r1
 801d3a2:	d007      	beq.n	801d3b4 <__pow5mult+0x20>
 801d3a4:	4c25      	ldr	r4, [pc, #148]	@ (801d43c <__pow5mult+0xa8>)
 801d3a6:	3a01      	subs	r2, #1
 801d3a8:	2300      	movs	r3, #0
 801d3aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d3ae:	f7ff fea7 	bl	801d100 <__multadd>
 801d3b2:	4606      	mov	r6, r0
 801d3b4:	10ad      	asrs	r5, r5, #2
 801d3b6:	d03d      	beq.n	801d434 <__pow5mult+0xa0>
 801d3b8:	69fc      	ldr	r4, [r7, #28]
 801d3ba:	b97c      	cbnz	r4, 801d3dc <__pow5mult+0x48>
 801d3bc:	2010      	movs	r0, #16
 801d3be:	f7ff fd87 	bl	801ced0 <malloc>
 801d3c2:	4602      	mov	r2, r0
 801d3c4:	61f8      	str	r0, [r7, #28]
 801d3c6:	b928      	cbnz	r0, 801d3d4 <__pow5mult+0x40>
 801d3c8:	4b1d      	ldr	r3, [pc, #116]	@ (801d440 <__pow5mult+0xac>)
 801d3ca:	481e      	ldr	r0, [pc, #120]	@ (801d444 <__pow5mult+0xb0>)
 801d3cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801d3d0:	f000 fda2 	bl	801df18 <__assert_func>
 801d3d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d3d8:	6004      	str	r4, [r0, #0]
 801d3da:	60c4      	str	r4, [r0, #12]
 801d3dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801d3e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801d3e4:	b94c      	cbnz	r4, 801d3fa <__pow5mult+0x66>
 801d3e6:	f240 2171 	movw	r1, #625	@ 0x271
 801d3ea:	4638      	mov	r0, r7
 801d3ec:	f7ff ff1a 	bl	801d224 <__i2b>
 801d3f0:	2300      	movs	r3, #0
 801d3f2:	f8c8 0008 	str.w	r0, [r8, #8]
 801d3f6:	4604      	mov	r4, r0
 801d3f8:	6003      	str	r3, [r0, #0]
 801d3fa:	f04f 0900 	mov.w	r9, #0
 801d3fe:	07eb      	lsls	r3, r5, #31
 801d400:	d50a      	bpl.n	801d418 <__pow5mult+0x84>
 801d402:	4631      	mov	r1, r6
 801d404:	4622      	mov	r2, r4
 801d406:	4638      	mov	r0, r7
 801d408:	f7ff ff22 	bl	801d250 <__multiply>
 801d40c:	4631      	mov	r1, r6
 801d40e:	4680      	mov	r8, r0
 801d410:	4638      	mov	r0, r7
 801d412:	f7ff fe53 	bl	801d0bc <_Bfree>
 801d416:	4646      	mov	r6, r8
 801d418:	106d      	asrs	r5, r5, #1
 801d41a:	d00b      	beq.n	801d434 <__pow5mult+0xa0>
 801d41c:	6820      	ldr	r0, [r4, #0]
 801d41e:	b938      	cbnz	r0, 801d430 <__pow5mult+0x9c>
 801d420:	4622      	mov	r2, r4
 801d422:	4621      	mov	r1, r4
 801d424:	4638      	mov	r0, r7
 801d426:	f7ff ff13 	bl	801d250 <__multiply>
 801d42a:	6020      	str	r0, [r4, #0]
 801d42c:	f8c0 9000 	str.w	r9, [r0]
 801d430:	4604      	mov	r4, r0
 801d432:	e7e4      	b.n	801d3fe <__pow5mult+0x6a>
 801d434:	4630      	mov	r0, r6
 801d436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d43a:	bf00      	nop
 801d43c:	0801ef18 	.word	0x0801ef18
 801d440:	0801ede5 	.word	0x0801ede5
 801d444:	0801ee65 	.word	0x0801ee65

0801d448 <__lshift>:
 801d448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d44c:	460c      	mov	r4, r1
 801d44e:	6849      	ldr	r1, [r1, #4]
 801d450:	6923      	ldr	r3, [r4, #16]
 801d452:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801d456:	68a3      	ldr	r3, [r4, #8]
 801d458:	4607      	mov	r7, r0
 801d45a:	4691      	mov	r9, r2
 801d45c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801d460:	f108 0601 	add.w	r6, r8, #1
 801d464:	42b3      	cmp	r3, r6
 801d466:	db0b      	blt.n	801d480 <__lshift+0x38>
 801d468:	4638      	mov	r0, r7
 801d46a:	f7ff fde7 	bl	801d03c <_Balloc>
 801d46e:	4605      	mov	r5, r0
 801d470:	b948      	cbnz	r0, 801d486 <__lshift+0x3e>
 801d472:	4602      	mov	r2, r0
 801d474:	4b28      	ldr	r3, [pc, #160]	@ (801d518 <__lshift+0xd0>)
 801d476:	4829      	ldr	r0, [pc, #164]	@ (801d51c <__lshift+0xd4>)
 801d478:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801d47c:	f000 fd4c 	bl	801df18 <__assert_func>
 801d480:	3101      	adds	r1, #1
 801d482:	005b      	lsls	r3, r3, #1
 801d484:	e7ee      	b.n	801d464 <__lshift+0x1c>
 801d486:	2300      	movs	r3, #0
 801d488:	f100 0114 	add.w	r1, r0, #20
 801d48c:	f100 0210 	add.w	r2, r0, #16
 801d490:	4618      	mov	r0, r3
 801d492:	4553      	cmp	r3, sl
 801d494:	db33      	blt.n	801d4fe <__lshift+0xb6>
 801d496:	6920      	ldr	r0, [r4, #16]
 801d498:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801d49c:	f104 0314 	add.w	r3, r4, #20
 801d4a0:	f019 091f 	ands.w	r9, r9, #31
 801d4a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801d4a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801d4ac:	d02b      	beq.n	801d506 <__lshift+0xbe>
 801d4ae:	f1c9 0e20 	rsb	lr, r9, #32
 801d4b2:	468a      	mov	sl, r1
 801d4b4:	2200      	movs	r2, #0
 801d4b6:	6818      	ldr	r0, [r3, #0]
 801d4b8:	fa00 f009 	lsl.w	r0, r0, r9
 801d4bc:	4310      	orrs	r0, r2
 801d4be:	f84a 0b04 	str.w	r0, [sl], #4
 801d4c2:	f853 2b04 	ldr.w	r2, [r3], #4
 801d4c6:	459c      	cmp	ip, r3
 801d4c8:	fa22 f20e 	lsr.w	r2, r2, lr
 801d4cc:	d8f3      	bhi.n	801d4b6 <__lshift+0x6e>
 801d4ce:	ebac 0304 	sub.w	r3, ip, r4
 801d4d2:	3b15      	subs	r3, #21
 801d4d4:	f023 0303 	bic.w	r3, r3, #3
 801d4d8:	3304      	adds	r3, #4
 801d4da:	f104 0015 	add.w	r0, r4, #21
 801d4de:	4560      	cmp	r0, ip
 801d4e0:	bf88      	it	hi
 801d4e2:	2304      	movhi	r3, #4
 801d4e4:	50ca      	str	r2, [r1, r3]
 801d4e6:	b10a      	cbz	r2, 801d4ec <__lshift+0xa4>
 801d4e8:	f108 0602 	add.w	r6, r8, #2
 801d4ec:	3e01      	subs	r6, #1
 801d4ee:	4638      	mov	r0, r7
 801d4f0:	612e      	str	r6, [r5, #16]
 801d4f2:	4621      	mov	r1, r4
 801d4f4:	f7ff fde2 	bl	801d0bc <_Bfree>
 801d4f8:	4628      	mov	r0, r5
 801d4fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d4fe:	f842 0f04 	str.w	r0, [r2, #4]!
 801d502:	3301      	adds	r3, #1
 801d504:	e7c5      	b.n	801d492 <__lshift+0x4a>
 801d506:	3904      	subs	r1, #4
 801d508:	f853 2b04 	ldr.w	r2, [r3], #4
 801d50c:	f841 2f04 	str.w	r2, [r1, #4]!
 801d510:	459c      	cmp	ip, r3
 801d512:	d8f9      	bhi.n	801d508 <__lshift+0xc0>
 801d514:	e7ea      	b.n	801d4ec <__lshift+0xa4>
 801d516:	bf00      	nop
 801d518:	0801ee54 	.word	0x0801ee54
 801d51c:	0801ee65 	.word	0x0801ee65

0801d520 <__mcmp>:
 801d520:	690a      	ldr	r2, [r1, #16]
 801d522:	4603      	mov	r3, r0
 801d524:	6900      	ldr	r0, [r0, #16]
 801d526:	1a80      	subs	r0, r0, r2
 801d528:	b530      	push	{r4, r5, lr}
 801d52a:	d10e      	bne.n	801d54a <__mcmp+0x2a>
 801d52c:	3314      	adds	r3, #20
 801d52e:	3114      	adds	r1, #20
 801d530:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801d534:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801d538:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801d53c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801d540:	4295      	cmp	r5, r2
 801d542:	d003      	beq.n	801d54c <__mcmp+0x2c>
 801d544:	d205      	bcs.n	801d552 <__mcmp+0x32>
 801d546:	f04f 30ff 	mov.w	r0, #4294967295
 801d54a:	bd30      	pop	{r4, r5, pc}
 801d54c:	42a3      	cmp	r3, r4
 801d54e:	d3f3      	bcc.n	801d538 <__mcmp+0x18>
 801d550:	e7fb      	b.n	801d54a <__mcmp+0x2a>
 801d552:	2001      	movs	r0, #1
 801d554:	e7f9      	b.n	801d54a <__mcmp+0x2a>
	...

0801d558 <__mdiff>:
 801d558:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d55c:	4689      	mov	r9, r1
 801d55e:	4606      	mov	r6, r0
 801d560:	4611      	mov	r1, r2
 801d562:	4648      	mov	r0, r9
 801d564:	4614      	mov	r4, r2
 801d566:	f7ff ffdb 	bl	801d520 <__mcmp>
 801d56a:	1e05      	subs	r5, r0, #0
 801d56c:	d112      	bne.n	801d594 <__mdiff+0x3c>
 801d56e:	4629      	mov	r1, r5
 801d570:	4630      	mov	r0, r6
 801d572:	f7ff fd63 	bl	801d03c <_Balloc>
 801d576:	4602      	mov	r2, r0
 801d578:	b928      	cbnz	r0, 801d586 <__mdiff+0x2e>
 801d57a:	4b3f      	ldr	r3, [pc, #252]	@ (801d678 <__mdiff+0x120>)
 801d57c:	f240 2137 	movw	r1, #567	@ 0x237
 801d580:	483e      	ldr	r0, [pc, #248]	@ (801d67c <__mdiff+0x124>)
 801d582:	f000 fcc9 	bl	801df18 <__assert_func>
 801d586:	2301      	movs	r3, #1
 801d588:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801d58c:	4610      	mov	r0, r2
 801d58e:	b003      	add	sp, #12
 801d590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d594:	bfbc      	itt	lt
 801d596:	464b      	movlt	r3, r9
 801d598:	46a1      	movlt	r9, r4
 801d59a:	4630      	mov	r0, r6
 801d59c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801d5a0:	bfba      	itte	lt
 801d5a2:	461c      	movlt	r4, r3
 801d5a4:	2501      	movlt	r5, #1
 801d5a6:	2500      	movge	r5, #0
 801d5a8:	f7ff fd48 	bl	801d03c <_Balloc>
 801d5ac:	4602      	mov	r2, r0
 801d5ae:	b918      	cbnz	r0, 801d5b8 <__mdiff+0x60>
 801d5b0:	4b31      	ldr	r3, [pc, #196]	@ (801d678 <__mdiff+0x120>)
 801d5b2:	f240 2145 	movw	r1, #581	@ 0x245
 801d5b6:	e7e3      	b.n	801d580 <__mdiff+0x28>
 801d5b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801d5bc:	6926      	ldr	r6, [r4, #16]
 801d5be:	60c5      	str	r5, [r0, #12]
 801d5c0:	f109 0310 	add.w	r3, r9, #16
 801d5c4:	f109 0514 	add.w	r5, r9, #20
 801d5c8:	f104 0e14 	add.w	lr, r4, #20
 801d5cc:	f100 0b14 	add.w	fp, r0, #20
 801d5d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801d5d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801d5d8:	9301      	str	r3, [sp, #4]
 801d5da:	46d9      	mov	r9, fp
 801d5dc:	f04f 0c00 	mov.w	ip, #0
 801d5e0:	9b01      	ldr	r3, [sp, #4]
 801d5e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 801d5e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 801d5ea:	9301      	str	r3, [sp, #4]
 801d5ec:	fa1f f38a 	uxth.w	r3, sl
 801d5f0:	4619      	mov	r1, r3
 801d5f2:	b283      	uxth	r3, r0
 801d5f4:	1acb      	subs	r3, r1, r3
 801d5f6:	0c00      	lsrs	r0, r0, #16
 801d5f8:	4463      	add	r3, ip
 801d5fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801d5fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801d602:	b29b      	uxth	r3, r3
 801d604:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801d608:	4576      	cmp	r6, lr
 801d60a:	f849 3b04 	str.w	r3, [r9], #4
 801d60e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801d612:	d8e5      	bhi.n	801d5e0 <__mdiff+0x88>
 801d614:	1b33      	subs	r3, r6, r4
 801d616:	3b15      	subs	r3, #21
 801d618:	f023 0303 	bic.w	r3, r3, #3
 801d61c:	3415      	adds	r4, #21
 801d61e:	3304      	adds	r3, #4
 801d620:	42a6      	cmp	r6, r4
 801d622:	bf38      	it	cc
 801d624:	2304      	movcc	r3, #4
 801d626:	441d      	add	r5, r3
 801d628:	445b      	add	r3, fp
 801d62a:	461e      	mov	r6, r3
 801d62c:	462c      	mov	r4, r5
 801d62e:	4544      	cmp	r4, r8
 801d630:	d30e      	bcc.n	801d650 <__mdiff+0xf8>
 801d632:	f108 0103 	add.w	r1, r8, #3
 801d636:	1b49      	subs	r1, r1, r5
 801d638:	f021 0103 	bic.w	r1, r1, #3
 801d63c:	3d03      	subs	r5, #3
 801d63e:	45a8      	cmp	r8, r5
 801d640:	bf38      	it	cc
 801d642:	2100      	movcc	r1, #0
 801d644:	440b      	add	r3, r1
 801d646:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801d64a:	b191      	cbz	r1, 801d672 <__mdiff+0x11a>
 801d64c:	6117      	str	r7, [r2, #16]
 801d64e:	e79d      	b.n	801d58c <__mdiff+0x34>
 801d650:	f854 1b04 	ldr.w	r1, [r4], #4
 801d654:	46e6      	mov	lr, ip
 801d656:	0c08      	lsrs	r0, r1, #16
 801d658:	fa1c fc81 	uxtah	ip, ip, r1
 801d65c:	4471      	add	r1, lr
 801d65e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801d662:	b289      	uxth	r1, r1
 801d664:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801d668:	f846 1b04 	str.w	r1, [r6], #4
 801d66c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801d670:	e7dd      	b.n	801d62e <__mdiff+0xd6>
 801d672:	3f01      	subs	r7, #1
 801d674:	e7e7      	b.n	801d646 <__mdiff+0xee>
 801d676:	bf00      	nop
 801d678:	0801ee54 	.word	0x0801ee54
 801d67c:	0801ee65 	.word	0x0801ee65

0801d680 <__d2b>:
 801d680:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801d684:	460f      	mov	r7, r1
 801d686:	2101      	movs	r1, #1
 801d688:	ec59 8b10 	vmov	r8, r9, d0
 801d68c:	4616      	mov	r6, r2
 801d68e:	f7ff fcd5 	bl	801d03c <_Balloc>
 801d692:	4604      	mov	r4, r0
 801d694:	b930      	cbnz	r0, 801d6a4 <__d2b+0x24>
 801d696:	4602      	mov	r2, r0
 801d698:	4b23      	ldr	r3, [pc, #140]	@ (801d728 <__d2b+0xa8>)
 801d69a:	4824      	ldr	r0, [pc, #144]	@ (801d72c <__d2b+0xac>)
 801d69c:	f240 310f 	movw	r1, #783	@ 0x30f
 801d6a0:	f000 fc3a 	bl	801df18 <__assert_func>
 801d6a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801d6a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801d6ac:	b10d      	cbz	r5, 801d6b2 <__d2b+0x32>
 801d6ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801d6b2:	9301      	str	r3, [sp, #4]
 801d6b4:	f1b8 0300 	subs.w	r3, r8, #0
 801d6b8:	d023      	beq.n	801d702 <__d2b+0x82>
 801d6ba:	4668      	mov	r0, sp
 801d6bc:	9300      	str	r3, [sp, #0]
 801d6be:	f7ff fd84 	bl	801d1ca <__lo0bits>
 801d6c2:	e9dd 1200 	ldrd	r1, r2, [sp]
 801d6c6:	b1d0      	cbz	r0, 801d6fe <__d2b+0x7e>
 801d6c8:	f1c0 0320 	rsb	r3, r0, #32
 801d6cc:	fa02 f303 	lsl.w	r3, r2, r3
 801d6d0:	430b      	orrs	r3, r1
 801d6d2:	40c2      	lsrs	r2, r0
 801d6d4:	6163      	str	r3, [r4, #20]
 801d6d6:	9201      	str	r2, [sp, #4]
 801d6d8:	9b01      	ldr	r3, [sp, #4]
 801d6da:	61a3      	str	r3, [r4, #24]
 801d6dc:	2b00      	cmp	r3, #0
 801d6de:	bf0c      	ite	eq
 801d6e0:	2201      	moveq	r2, #1
 801d6e2:	2202      	movne	r2, #2
 801d6e4:	6122      	str	r2, [r4, #16]
 801d6e6:	b1a5      	cbz	r5, 801d712 <__d2b+0x92>
 801d6e8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801d6ec:	4405      	add	r5, r0
 801d6ee:	603d      	str	r5, [r7, #0]
 801d6f0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801d6f4:	6030      	str	r0, [r6, #0]
 801d6f6:	4620      	mov	r0, r4
 801d6f8:	b003      	add	sp, #12
 801d6fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d6fe:	6161      	str	r1, [r4, #20]
 801d700:	e7ea      	b.n	801d6d8 <__d2b+0x58>
 801d702:	a801      	add	r0, sp, #4
 801d704:	f7ff fd61 	bl	801d1ca <__lo0bits>
 801d708:	9b01      	ldr	r3, [sp, #4]
 801d70a:	6163      	str	r3, [r4, #20]
 801d70c:	3020      	adds	r0, #32
 801d70e:	2201      	movs	r2, #1
 801d710:	e7e8      	b.n	801d6e4 <__d2b+0x64>
 801d712:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801d716:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801d71a:	6038      	str	r0, [r7, #0]
 801d71c:	6918      	ldr	r0, [r3, #16]
 801d71e:	f7ff fd35 	bl	801d18c <__hi0bits>
 801d722:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801d726:	e7e5      	b.n	801d6f4 <__d2b+0x74>
 801d728:	0801ee54 	.word	0x0801ee54
 801d72c:	0801ee65 	.word	0x0801ee65

0801d730 <__ssputs_r>:
 801d730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d734:	688e      	ldr	r6, [r1, #8]
 801d736:	461f      	mov	r7, r3
 801d738:	42be      	cmp	r6, r7
 801d73a:	680b      	ldr	r3, [r1, #0]
 801d73c:	4682      	mov	sl, r0
 801d73e:	460c      	mov	r4, r1
 801d740:	4690      	mov	r8, r2
 801d742:	d82d      	bhi.n	801d7a0 <__ssputs_r+0x70>
 801d744:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d748:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801d74c:	d026      	beq.n	801d79c <__ssputs_r+0x6c>
 801d74e:	6965      	ldr	r5, [r4, #20]
 801d750:	6909      	ldr	r1, [r1, #16]
 801d752:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801d756:	eba3 0901 	sub.w	r9, r3, r1
 801d75a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801d75e:	1c7b      	adds	r3, r7, #1
 801d760:	444b      	add	r3, r9
 801d762:	106d      	asrs	r5, r5, #1
 801d764:	429d      	cmp	r5, r3
 801d766:	bf38      	it	cc
 801d768:	461d      	movcc	r5, r3
 801d76a:	0553      	lsls	r3, r2, #21
 801d76c:	d527      	bpl.n	801d7be <__ssputs_r+0x8e>
 801d76e:	4629      	mov	r1, r5
 801d770:	f7ff fbd8 	bl	801cf24 <_malloc_r>
 801d774:	4606      	mov	r6, r0
 801d776:	b360      	cbz	r0, 801d7d2 <__ssputs_r+0xa2>
 801d778:	6921      	ldr	r1, [r4, #16]
 801d77a:	464a      	mov	r2, r9
 801d77c:	f7fe fd69 	bl	801c252 <memcpy>
 801d780:	89a3      	ldrh	r3, [r4, #12]
 801d782:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801d786:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d78a:	81a3      	strh	r3, [r4, #12]
 801d78c:	6126      	str	r6, [r4, #16]
 801d78e:	6165      	str	r5, [r4, #20]
 801d790:	444e      	add	r6, r9
 801d792:	eba5 0509 	sub.w	r5, r5, r9
 801d796:	6026      	str	r6, [r4, #0]
 801d798:	60a5      	str	r5, [r4, #8]
 801d79a:	463e      	mov	r6, r7
 801d79c:	42be      	cmp	r6, r7
 801d79e:	d900      	bls.n	801d7a2 <__ssputs_r+0x72>
 801d7a0:	463e      	mov	r6, r7
 801d7a2:	6820      	ldr	r0, [r4, #0]
 801d7a4:	4632      	mov	r2, r6
 801d7a6:	4641      	mov	r1, r8
 801d7a8:	f000 fb6a 	bl	801de80 <memmove>
 801d7ac:	68a3      	ldr	r3, [r4, #8]
 801d7ae:	1b9b      	subs	r3, r3, r6
 801d7b0:	60a3      	str	r3, [r4, #8]
 801d7b2:	6823      	ldr	r3, [r4, #0]
 801d7b4:	4433      	add	r3, r6
 801d7b6:	6023      	str	r3, [r4, #0]
 801d7b8:	2000      	movs	r0, #0
 801d7ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d7be:	462a      	mov	r2, r5
 801d7c0:	f000 fbee 	bl	801dfa0 <_realloc_r>
 801d7c4:	4606      	mov	r6, r0
 801d7c6:	2800      	cmp	r0, #0
 801d7c8:	d1e0      	bne.n	801d78c <__ssputs_r+0x5c>
 801d7ca:	6921      	ldr	r1, [r4, #16]
 801d7cc:	4650      	mov	r0, sl
 801d7ce:	f7ff fb35 	bl	801ce3c <_free_r>
 801d7d2:	230c      	movs	r3, #12
 801d7d4:	f8ca 3000 	str.w	r3, [sl]
 801d7d8:	89a3      	ldrh	r3, [r4, #12]
 801d7da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d7de:	81a3      	strh	r3, [r4, #12]
 801d7e0:	f04f 30ff 	mov.w	r0, #4294967295
 801d7e4:	e7e9      	b.n	801d7ba <__ssputs_r+0x8a>
	...

0801d7e8 <_svfiprintf_r>:
 801d7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d7ec:	4698      	mov	r8, r3
 801d7ee:	898b      	ldrh	r3, [r1, #12]
 801d7f0:	061b      	lsls	r3, r3, #24
 801d7f2:	b09d      	sub	sp, #116	@ 0x74
 801d7f4:	4607      	mov	r7, r0
 801d7f6:	460d      	mov	r5, r1
 801d7f8:	4614      	mov	r4, r2
 801d7fa:	d510      	bpl.n	801d81e <_svfiprintf_r+0x36>
 801d7fc:	690b      	ldr	r3, [r1, #16]
 801d7fe:	b973      	cbnz	r3, 801d81e <_svfiprintf_r+0x36>
 801d800:	2140      	movs	r1, #64	@ 0x40
 801d802:	f7ff fb8f 	bl	801cf24 <_malloc_r>
 801d806:	6028      	str	r0, [r5, #0]
 801d808:	6128      	str	r0, [r5, #16]
 801d80a:	b930      	cbnz	r0, 801d81a <_svfiprintf_r+0x32>
 801d80c:	230c      	movs	r3, #12
 801d80e:	603b      	str	r3, [r7, #0]
 801d810:	f04f 30ff 	mov.w	r0, #4294967295
 801d814:	b01d      	add	sp, #116	@ 0x74
 801d816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d81a:	2340      	movs	r3, #64	@ 0x40
 801d81c:	616b      	str	r3, [r5, #20]
 801d81e:	2300      	movs	r3, #0
 801d820:	9309      	str	r3, [sp, #36]	@ 0x24
 801d822:	2320      	movs	r3, #32
 801d824:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d828:	f8cd 800c 	str.w	r8, [sp, #12]
 801d82c:	2330      	movs	r3, #48	@ 0x30
 801d82e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801d9cc <_svfiprintf_r+0x1e4>
 801d832:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d836:	f04f 0901 	mov.w	r9, #1
 801d83a:	4623      	mov	r3, r4
 801d83c:	469a      	mov	sl, r3
 801d83e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d842:	b10a      	cbz	r2, 801d848 <_svfiprintf_r+0x60>
 801d844:	2a25      	cmp	r2, #37	@ 0x25
 801d846:	d1f9      	bne.n	801d83c <_svfiprintf_r+0x54>
 801d848:	ebba 0b04 	subs.w	fp, sl, r4
 801d84c:	d00b      	beq.n	801d866 <_svfiprintf_r+0x7e>
 801d84e:	465b      	mov	r3, fp
 801d850:	4622      	mov	r2, r4
 801d852:	4629      	mov	r1, r5
 801d854:	4638      	mov	r0, r7
 801d856:	f7ff ff6b 	bl	801d730 <__ssputs_r>
 801d85a:	3001      	adds	r0, #1
 801d85c:	f000 80a7 	beq.w	801d9ae <_svfiprintf_r+0x1c6>
 801d860:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d862:	445a      	add	r2, fp
 801d864:	9209      	str	r2, [sp, #36]	@ 0x24
 801d866:	f89a 3000 	ldrb.w	r3, [sl]
 801d86a:	2b00      	cmp	r3, #0
 801d86c:	f000 809f 	beq.w	801d9ae <_svfiprintf_r+0x1c6>
 801d870:	2300      	movs	r3, #0
 801d872:	f04f 32ff 	mov.w	r2, #4294967295
 801d876:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d87a:	f10a 0a01 	add.w	sl, sl, #1
 801d87e:	9304      	str	r3, [sp, #16]
 801d880:	9307      	str	r3, [sp, #28]
 801d882:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d886:	931a      	str	r3, [sp, #104]	@ 0x68
 801d888:	4654      	mov	r4, sl
 801d88a:	2205      	movs	r2, #5
 801d88c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d890:	484e      	ldr	r0, [pc, #312]	@ (801d9cc <_svfiprintf_r+0x1e4>)
 801d892:	f7e2 fd25 	bl	80002e0 <memchr>
 801d896:	9a04      	ldr	r2, [sp, #16]
 801d898:	b9d8      	cbnz	r0, 801d8d2 <_svfiprintf_r+0xea>
 801d89a:	06d0      	lsls	r0, r2, #27
 801d89c:	bf44      	itt	mi
 801d89e:	2320      	movmi	r3, #32
 801d8a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d8a4:	0711      	lsls	r1, r2, #28
 801d8a6:	bf44      	itt	mi
 801d8a8:	232b      	movmi	r3, #43	@ 0x2b
 801d8aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d8ae:	f89a 3000 	ldrb.w	r3, [sl]
 801d8b2:	2b2a      	cmp	r3, #42	@ 0x2a
 801d8b4:	d015      	beq.n	801d8e2 <_svfiprintf_r+0xfa>
 801d8b6:	9a07      	ldr	r2, [sp, #28]
 801d8b8:	4654      	mov	r4, sl
 801d8ba:	2000      	movs	r0, #0
 801d8bc:	f04f 0c0a 	mov.w	ip, #10
 801d8c0:	4621      	mov	r1, r4
 801d8c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d8c6:	3b30      	subs	r3, #48	@ 0x30
 801d8c8:	2b09      	cmp	r3, #9
 801d8ca:	d94b      	bls.n	801d964 <_svfiprintf_r+0x17c>
 801d8cc:	b1b0      	cbz	r0, 801d8fc <_svfiprintf_r+0x114>
 801d8ce:	9207      	str	r2, [sp, #28]
 801d8d0:	e014      	b.n	801d8fc <_svfiprintf_r+0x114>
 801d8d2:	eba0 0308 	sub.w	r3, r0, r8
 801d8d6:	fa09 f303 	lsl.w	r3, r9, r3
 801d8da:	4313      	orrs	r3, r2
 801d8dc:	9304      	str	r3, [sp, #16]
 801d8de:	46a2      	mov	sl, r4
 801d8e0:	e7d2      	b.n	801d888 <_svfiprintf_r+0xa0>
 801d8e2:	9b03      	ldr	r3, [sp, #12]
 801d8e4:	1d19      	adds	r1, r3, #4
 801d8e6:	681b      	ldr	r3, [r3, #0]
 801d8e8:	9103      	str	r1, [sp, #12]
 801d8ea:	2b00      	cmp	r3, #0
 801d8ec:	bfbb      	ittet	lt
 801d8ee:	425b      	neglt	r3, r3
 801d8f0:	f042 0202 	orrlt.w	r2, r2, #2
 801d8f4:	9307      	strge	r3, [sp, #28]
 801d8f6:	9307      	strlt	r3, [sp, #28]
 801d8f8:	bfb8      	it	lt
 801d8fa:	9204      	strlt	r2, [sp, #16]
 801d8fc:	7823      	ldrb	r3, [r4, #0]
 801d8fe:	2b2e      	cmp	r3, #46	@ 0x2e
 801d900:	d10a      	bne.n	801d918 <_svfiprintf_r+0x130>
 801d902:	7863      	ldrb	r3, [r4, #1]
 801d904:	2b2a      	cmp	r3, #42	@ 0x2a
 801d906:	d132      	bne.n	801d96e <_svfiprintf_r+0x186>
 801d908:	9b03      	ldr	r3, [sp, #12]
 801d90a:	1d1a      	adds	r2, r3, #4
 801d90c:	681b      	ldr	r3, [r3, #0]
 801d90e:	9203      	str	r2, [sp, #12]
 801d910:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d914:	3402      	adds	r4, #2
 801d916:	9305      	str	r3, [sp, #20]
 801d918:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d9dc <_svfiprintf_r+0x1f4>
 801d91c:	7821      	ldrb	r1, [r4, #0]
 801d91e:	2203      	movs	r2, #3
 801d920:	4650      	mov	r0, sl
 801d922:	f7e2 fcdd 	bl	80002e0 <memchr>
 801d926:	b138      	cbz	r0, 801d938 <_svfiprintf_r+0x150>
 801d928:	9b04      	ldr	r3, [sp, #16]
 801d92a:	eba0 000a 	sub.w	r0, r0, sl
 801d92e:	2240      	movs	r2, #64	@ 0x40
 801d930:	4082      	lsls	r2, r0
 801d932:	4313      	orrs	r3, r2
 801d934:	3401      	adds	r4, #1
 801d936:	9304      	str	r3, [sp, #16]
 801d938:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d93c:	4824      	ldr	r0, [pc, #144]	@ (801d9d0 <_svfiprintf_r+0x1e8>)
 801d93e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d942:	2206      	movs	r2, #6
 801d944:	f7e2 fccc 	bl	80002e0 <memchr>
 801d948:	2800      	cmp	r0, #0
 801d94a:	d036      	beq.n	801d9ba <_svfiprintf_r+0x1d2>
 801d94c:	4b21      	ldr	r3, [pc, #132]	@ (801d9d4 <_svfiprintf_r+0x1ec>)
 801d94e:	bb1b      	cbnz	r3, 801d998 <_svfiprintf_r+0x1b0>
 801d950:	9b03      	ldr	r3, [sp, #12]
 801d952:	3307      	adds	r3, #7
 801d954:	f023 0307 	bic.w	r3, r3, #7
 801d958:	3308      	adds	r3, #8
 801d95a:	9303      	str	r3, [sp, #12]
 801d95c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d95e:	4433      	add	r3, r6
 801d960:	9309      	str	r3, [sp, #36]	@ 0x24
 801d962:	e76a      	b.n	801d83a <_svfiprintf_r+0x52>
 801d964:	fb0c 3202 	mla	r2, ip, r2, r3
 801d968:	460c      	mov	r4, r1
 801d96a:	2001      	movs	r0, #1
 801d96c:	e7a8      	b.n	801d8c0 <_svfiprintf_r+0xd8>
 801d96e:	2300      	movs	r3, #0
 801d970:	3401      	adds	r4, #1
 801d972:	9305      	str	r3, [sp, #20]
 801d974:	4619      	mov	r1, r3
 801d976:	f04f 0c0a 	mov.w	ip, #10
 801d97a:	4620      	mov	r0, r4
 801d97c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d980:	3a30      	subs	r2, #48	@ 0x30
 801d982:	2a09      	cmp	r2, #9
 801d984:	d903      	bls.n	801d98e <_svfiprintf_r+0x1a6>
 801d986:	2b00      	cmp	r3, #0
 801d988:	d0c6      	beq.n	801d918 <_svfiprintf_r+0x130>
 801d98a:	9105      	str	r1, [sp, #20]
 801d98c:	e7c4      	b.n	801d918 <_svfiprintf_r+0x130>
 801d98e:	fb0c 2101 	mla	r1, ip, r1, r2
 801d992:	4604      	mov	r4, r0
 801d994:	2301      	movs	r3, #1
 801d996:	e7f0      	b.n	801d97a <_svfiprintf_r+0x192>
 801d998:	ab03      	add	r3, sp, #12
 801d99a:	9300      	str	r3, [sp, #0]
 801d99c:	462a      	mov	r2, r5
 801d99e:	4b0e      	ldr	r3, [pc, #56]	@ (801d9d8 <_svfiprintf_r+0x1f0>)
 801d9a0:	a904      	add	r1, sp, #16
 801d9a2:	4638      	mov	r0, r7
 801d9a4:	f7fd fe04 	bl	801b5b0 <_printf_float>
 801d9a8:	1c42      	adds	r2, r0, #1
 801d9aa:	4606      	mov	r6, r0
 801d9ac:	d1d6      	bne.n	801d95c <_svfiprintf_r+0x174>
 801d9ae:	89ab      	ldrh	r3, [r5, #12]
 801d9b0:	065b      	lsls	r3, r3, #25
 801d9b2:	f53f af2d 	bmi.w	801d810 <_svfiprintf_r+0x28>
 801d9b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d9b8:	e72c      	b.n	801d814 <_svfiprintf_r+0x2c>
 801d9ba:	ab03      	add	r3, sp, #12
 801d9bc:	9300      	str	r3, [sp, #0]
 801d9be:	462a      	mov	r2, r5
 801d9c0:	4b05      	ldr	r3, [pc, #20]	@ (801d9d8 <_svfiprintf_r+0x1f0>)
 801d9c2:	a904      	add	r1, sp, #16
 801d9c4:	4638      	mov	r0, r7
 801d9c6:	f7fe f87b 	bl	801bac0 <_printf_i>
 801d9ca:	e7ed      	b.n	801d9a8 <_svfiprintf_r+0x1c0>
 801d9cc:	0801eebe 	.word	0x0801eebe
 801d9d0:	0801eec8 	.word	0x0801eec8
 801d9d4:	0801b5b1 	.word	0x0801b5b1
 801d9d8:	0801d731 	.word	0x0801d731
 801d9dc:	0801eec4 	.word	0x0801eec4

0801d9e0 <__sfputc_r>:
 801d9e0:	6893      	ldr	r3, [r2, #8]
 801d9e2:	3b01      	subs	r3, #1
 801d9e4:	2b00      	cmp	r3, #0
 801d9e6:	b410      	push	{r4}
 801d9e8:	6093      	str	r3, [r2, #8]
 801d9ea:	da08      	bge.n	801d9fe <__sfputc_r+0x1e>
 801d9ec:	6994      	ldr	r4, [r2, #24]
 801d9ee:	42a3      	cmp	r3, r4
 801d9f0:	db01      	blt.n	801d9f6 <__sfputc_r+0x16>
 801d9f2:	290a      	cmp	r1, #10
 801d9f4:	d103      	bne.n	801d9fe <__sfputc_r+0x1e>
 801d9f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d9fa:	f7fe bab8 	b.w	801bf6e <__swbuf_r>
 801d9fe:	6813      	ldr	r3, [r2, #0]
 801da00:	1c58      	adds	r0, r3, #1
 801da02:	6010      	str	r0, [r2, #0]
 801da04:	7019      	strb	r1, [r3, #0]
 801da06:	4608      	mov	r0, r1
 801da08:	f85d 4b04 	ldr.w	r4, [sp], #4
 801da0c:	4770      	bx	lr

0801da0e <__sfputs_r>:
 801da0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801da10:	4606      	mov	r6, r0
 801da12:	460f      	mov	r7, r1
 801da14:	4614      	mov	r4, r2
 801da16:	18d5      	adds	r5, r2, r3
 801da18:	42ac      	cmp	r4, r5
 801da1a:	d101      	bne.n	801da20 <__sfputs_r+0x12>
 801da1c:	2000      	movs	r0, #0
 801da1e:	e007      	b.n	801da30 <__sfputs_r+0x22>
 801da20:	f814 1b01 	ldrb.w	r1, [r4], #1
 801da24:	463a      	mov	r2, r7
 801da26:	4630      	mov	r0, r6
 801da28:	f7ff ffda 	bl	801d9e0 <__sfputc_r>
 801da2c:	1c43      	adds	r3, r0, #1
 801da2e:	d1f3      	bne.n	801da18 <__sfputs_r+0xa>
 801da30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801da34 <_vfiprintf_r>:
 801da34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801da38:	460d      	mov	r5, r1
 801da3a:	b09d      	sub	sp, #116	@ 0x74
 801da3c:	4614      	mov	r4, r2
 801da3e:	4698      	mov	r8, r3
 801da40:	4606      	mov	r6, r0
 801da42:	b118      	cbz	r0, 801da4c <_vfiprintf_r+0x18>
 801da44:	6a03      	ldr	r3, [r0, #32]
 801da46:	b90b      	cbnz	r3, 801da4c <_vfiprintf_r+0x18>
 801da48:	f7fe f9e4 	bl	801be14 <__sinit>
 801da4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801da4e:	07d9      	lsls	r1, r3, #31
 801da50:	d405      	bmi.n	801da5e <_vfiprintf_r+0x2a>
 801da52:	89ab      	ldrh	r3, [r5, #12]
 801da54:	059a      	lsls	r2, r3, #22
 801da56:	d402      	bmi.n	801da5e <_vfiprintf_r+0x2a>
 801da58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801da5a:	f7fe fbf8 	bl	801c24e <__retarget_lock_acquire_recursive>
 801da5e:	89ab      	ldrh	r3, [r5, #12]
 801da60:	071b      	lsls	r3, r3, #28
 801da62:	d501      	bpl.n	801da68 <_vfiprintf_r+0x34>
 801da64:	692b      	ldr	r3, [r5, #16]
 801da66:	b99b      	cbnz	r3, 801da90 <_vfiprintf_r+0x5c>
 801da68:	4629      	mov	r1, r5
 801da6a:	4630      	mov	r0, r6
 801da6c:	f7fe fabe 	bl	801bfec <__swsetup_r>
 801da70:	b170      	cbz	r0, 801da90 <_vfiprintf_r+0x5c>
 801da72:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801da74:	07dc      	lsls	r4, r3, #31
 801da76:	d504      	bpl.n	801da82 <_vfiprintf_r+0x4e>
 801da78:	f04f 30ff 	mov.w	r0, #4294967295
 801da7c:	b01d      	add	sp, #116	@ 0x74
 801da7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801da82:	89ab      	ldrh	r3, [r5, #12]
 801da84:	0598      	lsls	r0, r3, #22
 801da86:	d4f7      	bmi.n	801da78 <_vfiprintf_r+0x44>
 801da88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801da8a:	f7fe fbe1 	bl	801c250 <__retarget_lock_release_recursive>
 801da8e:	e7f3      	b.n	801da78 <_vfiprintf_r+0x44>
 801da90:	2300      	movs	r3, #0
 801da92:	9309      	str	r3, [sp, #36]	@ 0x24
 801da94:	2320      	movs	r3, #32
 801da96:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801da9a:	f8cd 800c 	str.w	r8, [sp, #12]
 801da9e:	2330      	movs	r3, #48	@ 0x30
 801daa0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801dc50 <_vfiprintf_r+0x21c>
 801daa4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801daa8:	f04f 0901 	mov.w	r9, #1
 801daac:	4623      	mov	r3, r4
 801daae:	469a      	mov	sl, r3
 801dab0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801dab4:	b10a      	cbz	r2, 801daba <_vfiprintf_r+0x86>
 801dab6:	2a25      	cmp	r2, #37	@ 0x25
 801dab8:	d1f9      	bne.n	801daae <_vfiprintf_r+0x7a>
 801daba:	ebba 0b04 	subs.w	fp, sl, r4
 801dabe:	d00b      	beq.n	801dad8 <_vfiprintf_r+0xa4>
 801dac0:	465b      	mov	r3, fp
 801dac2:	4622      	mov	r2, r4
 801dac4:	4629      	mov	r1, r5
 801dac6:	4630      	mov	r0, r6
 801dac8:	f7ff ffa1 	bl	801da0e <__sfputs_r>
 801dacc:	3001      	adds	r0, #1
 801dace:	f000 80a7 	beq.w	801dc20 <_vfiprintf_r+0x1ec>
 801dad2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801dad4:	445a      	add	r2, fp
 801dad6:	9209      	str	r2, [sp, #36]	@ 0x24
 801dad8:	f89a 3000 	ldrb.w	r3, [sl]
 801dadc:	2b00      	cmp	r3, #0
 801dade:	f000 809f 	beq.w	801dc20 <_vfiprintf_r+0x1ec>
 801dae2:	2300      	movs	r3, #0
 801dae4:	f04f 32ff 	mov.w	r2, #4294967295
 801dae8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801daec:	f10a 0a01 	add.w	sl, sl, #1
 801daf0:	9304      	str	r3, [sp, #16]
 801daf2:	9307      	str	r3, [sp, #28]
 801daf4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801daf8:	931a      	str	r3, [sp, #104]	@ 0x68
 801dafa:	4654      	mov	r4, sl
 801dafc:	2205      	movs	r2, #5
 801dafe:	f814 1b01 	ldrb.w	r1, [r4], #1
 801db02:	4853      	ldr	r0, [pc, #332]	@ (801dc50 <_vfiprintf_r+0x21c>)
 801db04:	f7e2 fbec 	bl	80002e0 <memchr>
 801db08:	9a04      	ldr	r2, [sp, #16]
 801db0a:	b9d8      	cbnz	r0, 801db44 <_vfiprintf_r+0x110>
 801db0c:	06d1      	lsls	r1, r2, #27
 801db0e:	bf44      	itt	mi
 801db10:	2320      	movmi	r3, #32
 801db12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801db16:	0713      	lsls	r3, r2, #28
 801db18:	bf44      	itt	mi
 801db1a:	232b      	movmi	r3, #43	@ 0x2b
 801db1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801db20:	f89a 3000 	ldrb.w	r3, [sl]
 801db24:	2b2a      	cmp	r3, #42	@ 0x2a
 801db26:	d015      	beq.n	801db54 <_vfiprintf_r+0x120>
 801db28:	9a07      	ldr	r2, [sp, #28]
 801db2a:	4654      	mov	r4, sl
 801db2c:	2000      	movs	r0, #0
 801db2e:	f04f 0c0a 	mov.w	ip, #10
 801db32:	4621      	mov	r1, r4
 801db34:	f811 3b01 	ldrb.w	r3, [r1], #1
 801db38:	3b30      	subs	r3, #48	@ 0x30
 801db3a:	2b09      	cmp	r3, #9
 801db3c:	d94b      	bls.n	801dbd6 <_vfiprintf_r+0x1a2>
 801db3e:	b1b0      	cbz	r0, 801db6e <_vfiprintf_r+0x13a>
 801db40:	9207      	str	r2, [sp, #28]
 801db42:	e014      	b.n	801db6e <_vfiprintf_r+0x13a>
 801db44:	eba0 0308 	sub.w	r3, r0, r8
 801db48:	fa09 f303 	lsl.w	r3, r9, r3
 801db4c:	4313      	orrs	r3, r2
 801db4e:	9304      	str	r3, [sp, #16]
 801db50:	46a2      	mov	sl, r4
 801db52:	e7d2      	b.n	801dafa <_vfiprintf_r+0xc6>
 801db54:	9b03      	ldr	r3, [sp, #12]
 801db56:	1d19      	adds	r1, r3, #4
 801db58:	681b      	ldr	r3, [r3, #0]
 801db5a:	9103      	str	r1, [sp, #12]
 801db5c:	2b00      	cmp	r3, #0
 801db5e:	bfbb      	ittet	lt
 801db60:	425b      	neglt	r3, r3
 801db62:	f042 0202 	orrlt.w	r2, r2, #2
 801db66:	9307      	strge	r3, [sp, #28]
 801db68:	9307      	strlt	r3, [sp, #28]
 801db6a:	bfb8      	it	lt
 801db6c:	9204      	strlt	r2, [sp, #16]
 801db6e:	7823      	ldrb	r3, [r4, #0]
 801db70:	2b2e      	cmp	r3, #46	@ 0x2e
 801db72:	d10a      	bne.n	801db8a <_vfiprintf_r+0x156>
 801db74:	7863      	ldrb	r3, [r4, #1]
 801db76:	2b2a      	cmp	r3, #42	@ 0x2a
 801db78:	d132      	bne.n	801dbe0 <_vfiprintf_r+0x1ac>
 801db7a:	9b03      	ldr	r3, [sp, #12]
 801db7c:	1d1a      	adds	r2, r3, #4
 801db7e:	681b      	ldr	r3, [r3, #0]
 801db80:	9203      	str	r2, [sp, #12]
 801db82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801db86:	3402      	adds	r4, #2
 801db88:	9305      	str	r3, [sp, #20]
 801db8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801dc60 <_vfiprintf_r+0x22c>
 801db8e:	7821      	ldrb	r1, [r4, #0]
 801db90:	2203      	movs	r2, #3
 801db92:	4650      	mov	r0, sl
 801db94:	f7e2 fba4 	bl	80002e0 <memchr>
 801db98:	b138      	cbz	r0, 801dbaa <_vfiprintf_r+0x176>
 801db9a:	9b04      	ldr	r3, [sp, #16]
 801db9c:	eba0 000a 	sub.w	r0, r0, sl
 801dba0:	2240      	movs	r2, #64	@ 0x40
 801dba2:	4082      	lsls	r2, r0
 801dba4:	4313      	orrs	r3, r2
 801dba6:	3401      	adds	r4, #1
 801dba8:	9304      	str	r3, [sp, #16]
 801dbaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dbae:	4829      	ldr	r0, [pc, #164]	@ (801dc54 <_vfiprintf_r+0x220>)
 801dbb0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801dbb4:	2206      	movs	r2, #6
 801dbb6:	f7e2 fb93 	bl	80002e0 <memchr>
 801dbba:	2800      	cmp	r0, #0
 801dbbc:	d03f      	beq.n	801dc3e <_vfiprintf_r+0x20a>
 801dbbe:	4b26      	ldr	r3, [pc, #152]	@ (801dc58 <_vfiprintf_r+0x224>)
 801dbc0:	bb1b      	cbnz	r3, 801dc0a <_vfiprintf_r+0x1d6>
 801dbc2:	9b03      	ldr	r3, [sp, #12]
 801dbc4:	3307      	adds	r3, #7
 801dbc6:	f023 0307 	bic.w	r3, r3, #7
 801dbca:	3308      	adds	r3, #8
 801dbcc:	9303      	str	r3, [sp, #12]
 801dbce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dbd0:	443b      	add	r3, r7
 801dbd2:	9309      	str	r3, [sp, #36]	@ 0x24
 801dbd4:	e76a      	b.n	801daac <_vfiprintf_r+0x78>
 801dbd6:	fb0c 3202 	mla	r2, ip, r2, r3
 801dbda:	460c      	mov	r4, r1
 801dbdc:	2001      	movs	r0, #1
 801dbde:	e7a8      	b.n	801db32 <_vfiprintf_r+0xfe>
 801dbe0:	2300      	movs	r3, #0
 801dbe2:	3401      	adds	r4, #1
 801dbe4:	9305      	str	r3, [sp, #20]
 801dbe6:	4619      	mov	r1, r3
 801dbe8:	f04f 0c0a 	mov.w	ip, #10
 801dbec:	4620      	mov	r0, r4
 801dbee:	f810 2b01 	ldrb.w	r2, [r0], #1
 801dbf2:	3a30      	subs	r2, #48	@ 0x30
 801dbf4:	2a09      	cmp	r2, #9
 801dbf6:	d903      	bls.n	801dc00 <_vfiprintf_r+0x1cc>
 801dbf8:	2b00      	cmp	r3, #0
 801dbfa:	d0c6      	beq.n	801db8a <_vfiprintf_r+0x156>
 801dbfc:	9105      	str	r1, [sp, #20]
 801dbfe:	e7c4      	b.n	801db8a <_vfiprintf_r+0x156>
 801dc00:	fb0c 2101 	mla	r1, ip, r1, r2
 801dc04:	4604      	mov	r4, r0
 801dc06:	2301      	movs	r3, #1
 801dc08:	e7f0      	b.n	801dbec <_vfiprintf_r+0x1b8>
 801dc0a:	ab03      	add	r3, sp, #12
 801dc0c:	9300      	str	r3, [sp, #0]
 801dc0e:	462a      	mov	r2, r5
 801dc10:	4b12      	ldr	r3, [pc, #72]	@ (801dc5c <_vfiprintf_r+0x228>)
 801dc12:	a904      	add	r1, sp, #16
 801dc14:	4630      	mov	r0, r6
 801dc16:	f7fd fccb 	bl	801b5b0 <_printf_float>
 801dc1a:	4607      	mov	r7, r0
 801dc1c:	1c78      	adds	r0, r7, #1
 801dc1e:	d1d6      	bne.n	801dbce <_vfiprintf_r+0x19a>
 801dc20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801dc22:	07d9      	lsls	r1, r3, #31
 801dc24:	d405      	bmi.n	801dc32 <_vfiprintf_r+0x1fe>
 801dc26:	89ab      	ldrh	r3, [r5, #12]
 801dc28:	059a      	lsls	r2, r3, #22
 801dc2a:	d402      	bmi.n	801dc32 <_vfiprintf_r+0x1fe>
 801dc2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801dc2e:	f7fe fb0f 	bl	801c250 <__retarget_lock_release_recursive>
 801dc32:	89ab      	ldrh	r3, [r5, #12]
 801dc34:	065b      	lsls	r3, r3, #25
 801dc36:	f53f af1f 	bmi.w	801da78 <_vfiprintf_r+0x44>
 801dc3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801dc3c:	e71e      	b.n	801da7c <_vfiprintf_r+0x48>
 801dc3e:	ab03      	add	r3, sp, #12
 801dc40:	9300      	str	r3, [sp, #0]
 801dc42:	462a      	mov	r2, r5
 801dc44:	4b05      	ldr	r3, [pc, #20]	@ (801dc5c <_vfiprintf_r+0x228>)
 801dc46:	a904      	add	r1, sp, #16
 801dc48:	4630      	mov	r0, r6
 801dc4a:	f7fd ff39 	bl	801bac0 <_printf_i>
 801dc4e:	e7e4      	b.n	801dc1a <_vfiprintf_r+0x1e6>
 801dc50:	0801eebe 	.word	0x0801eebe
 801dc54:	0801eec8 	.word	0x0801eec8
 801dc58:	0801b5b1 	.word	0x0801b5b1
 801dc5c:	0801da0f 	.word	0x0801da0f
 801dc60:	0801eec4 	.word	0x0801eec4

0801dc64 <__sflush_r>:
 801dc64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801dc68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dc6c:	0716      	lsls	r6, r2, #28
 801dc6e:	4605      	mov	r5, r0
 801dc70:	460c      	mov	r4, r1
 801dc72:	d454      	bmi.n	801dd1e <__sflush_r+0xba>
 801dc74:	684b      	ldr	r3, [r1, #4]
 801dc76:	2b00      	cmp	r3, #0
 801dc78:	dc02      	bgt.n	801dc80 <__sflush_r+0x1c>
 801dc7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801dc7c:	2b00      	cmp	r3, #0
 801dc7e:	dd48      	ble.n	801dd12 <__sflush_r+0xae>
 801dc80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dc82:	2e00      	cmp	r6, #0
 801dc84:	d045      	beq.n	801dd12 <__sflush_r+0xae>
 801dc86:	2300      	movs	r3, #0
 801dc88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801dc8c:	682f      	ldr	r7, [r5, #0]
 801dc8e:	6a21      	ldr	r1, [r4, #32]
 801dc90:	602b      	str	r3, [r5, #0]
 801dc92:	d030      	beq.n	801dcf6 <__sflush_r+0x92>
 801dc94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801dc96:	89a3      	ldrh	r3, [r4, #12]
 801dc98:	0759      	lsls	r1, r3, #29
 801dc9a:	d505      	bpl.n	801dca8 <__sflush_r+0x44>
 801dc9c:	6863      	ldr	r3, [r4, #4]
 801dc9e:	1ad2      	subs	r2, r2, r3
 801dca0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801dca2:	b10b      	cbz	r3, 801dca8 <__sflush_r+0x44>
 801dca4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801dca6:	1ad2      	subs	r2, r2, r3
 801dca8:	2300      	movs	r3, #0
 801dcaa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dcac:	6a21      	ldr	r1, [r4, #32]
 801dcae:	4628      	mov	r0, r5
 801dcb0:	47b0      	blx	r6
 801dcb2:	1c43      	adds	r3, r0, #1
 801dcb4:	89a3      	ldrh	r3, [r4, #12]
 801dcb6:	d106      	bne.n	801dcc6 <__sflush_r+0x62>
 801dcb8:	6829      	ldr	r1, [r5, #0]
 801dcba:	291d      	cmp	r1, #29
 801dcbc:	d82b      	bhi.n	801dd16 <__sflush_r+0xb2>
 801dcbe:	4a2a      	ldr	r2, [pc, #168]	@ (801dd68 <__sflush_r+0x104>)
 801dcc0:	40ca      	lsrs	r2, r1
 801dcc2:	07d6      	lsls	r6, r2, #31
 801dcc4:	d527      	bpl.n	801dd16 <__sflush_r+0xb2>
 801dcc6:	2200      	movs	r2, #0
 801dcc8:	6062      	str	r2, [r4, #4]
 801dcca:	04d9      	lsls	r1, r3, #19
 801dccc:	6922      	ldr	r2, [r4, #16]
 801dcce:	6022      	str	r2, [r4, #0]
 801dcd0:	d504      	bpl.n	801dcdc <__sflush_r+0x78>
 801dcd2:	1c42      	adds	r2, r0, #1
 801dcd4:	d101      	bne.n	801dcda <__sflush_r+0x76>
 801dcd6:	682b      	ldr	r3, [r5, #0]
 801dcd8:	b903      	cbnz	r3, 801dcdc <__sflush_r+0x78>
 801dcda:	6560      	str	r0, [r4, #84]	@ 0x54
 801dcdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801dcde:	602f      	str	r7, [r5, #0]
 801dce0:	b1b9      	cbz	r1, 801dd12 <__sflush_r+0xae>
 801dce2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801dce6:	4299      	cmp	r1, r3
 801dce8:	d002      	beq.n	801dcf0 <__sflush_r+0x8c>
 801dcea:	4628      	mov	r0, r5
 801dcec:	f7ff f8a6 	bl	801ce3c <_free_r>
 801dcf0:	2300      	movs	r3, #0
 801dcf2:	6363      	str	r3, [r4, #52]	@ 0x34
 801dcf4:	e00d      	b.n	801dd12 <__sflush_r+0xae>
 801dcf6:	2301      	movs	r3, #1
 801dcf8:	4628      	mov	r0, r5
 801dcfa:	47b0      	blx	r6
 801dcfc:	4602      	mov	r2, r0
 801dcfe:	1c50      	adds	r0, r2, #1
 801dd00:	d1c9      	bne.n	801dc96 <__sflush_r+0x32>
 801dd02:	682b      	ldr	r3, [r5, #0]
 801dd04:	2b00      	cmp	r3, #0
 801dd06:	d0c6      	beq.n	801dc96 <__sflush_r+0x32>
 801dd08:	2b1d      	cmp	r3, #29
 801dd0a:	d001      	beq.n	801dd10 <__sflush_r+0xac>
 801dd0c:	2b16      	cmp	r3, #22
 801dd0e:	d11e      	bne.n	801dd4e <__sflush_r+0xea>
 801dd10:	602f      	str	r7, [r5, #0]
 801dd12:	2000      	movs	r0, #0
 801dd14:	e022      	b.n	801dd5c <__sflush_r+0xf8>
 801dd16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dd1a:	b21b      	sxth	r3, r3
 801dd1c:	e01b      	b.n	801dd56 <__sflush_r+0xf2>
 801dd1e:	690f      	ldr	r7, [r1, #16]
 801dd20:	2f00      	cmp	r7, #0
 801dd22:	d0f6      	beq.n	801dd12 <__sflush_r+0xae>
 801dd24:	0793      	lsls	r3, r2, #30
 801dd26:	680e      	ldr	r6, [r1, #0]
 801dd28:	bf08      	it	eq
 801dd2a:	694b      	ldreq	r3, [r1, #20]
 801dd2c:	600f      	str	r7, [r1, #0]
 801dd2e:	bf18      	it	ne
 801dd30:	2300      	movne	r3, #0
 801dd32:	eba6 0807 	sub.w	r8, r6, r7
 801dd36:	608b      	str	r3, [r1, #8]
 801dd38:	f1b8 0f00 	cmp.w	r8, #0
 801dd3c:	dde9      	ble.n	801dd12 <__sflush_r+0xae>
 801dd3e:	6a21      	ldr	r1, [r4, #32]
 801dd40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801dd42:	4643      	mov	r3, r8
 801dd44:	463a      	mov	r2, r7
 801dd46:	4628      	mov	r0, r5
 801dd48:	47b0      	blx	r6
 801dd4a:	2800      	cmp	r0, #0
 801dd4c:	dc08      	bgt.n	801dd60 <__sflush_r+0xfc>
 801dd4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dd52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dd56:	81a3      	strh	r3, [r4, #12]
 801dd58:	f04f 30ff 	mov.w	r0, #4294967295
 801dd5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dd60:	4407      	add	r7, r0
 801dd62:	eba8 0800 	sub.w	r8, r8, r0
 801dd66:	e7e7      	b.n	801dd38 <__sflush_r+0xd4>
 801dd68:	20400001 	.word	0x20400001

0801dd6c <_fflush_r>:
 801dd6c:	b538      	push	{r3, r4, r5, lr}
 801dd6e:	690b      	ldr	r3, [r1, #16]
 801dd70:	4605      	mov	r5, r0
 801dd72:	460c      	mov	r4, r1
 801dd74:	b913      	cbnz	r3, 801dd7c <_fflush_r+0x10>
 801dd76:	2500      	movs	r5, #0
 801dd78:	4628      	mov	r0, r5
 801dd7a:	bd38      	pop	{r3, r4, r5, pc}
 801dd7c:	b118      	cbz	r0, 801dd86 <_fflush_r+0x1a>
 801dd7e:	6a03      	ldr	r3, [r0, #32]
 801dd80:	b90b      	cbnz	r3, 801dd86 <_fflush_r+0x1a>
 801dd82:	f7fe f847 	bl	801be14 <__sinit>
 801dd86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dd8a:	2b00      	cmp	r3, #0
 801dd8c:	d0f3      	beq.n	801dd76 <_fflush_r+0xa>
 801dd8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801dd90:	07d0      	lsls	r0, r2, #31
 801dd92:	d404      	bmi.n	801dd9e <_fflush_r+0x32>
 801dd94:	0599      	lsls	r1, r3, #22
 801dd96:	d402      	bmi.n	801dd9e <_fflush_r+0x32>
 801dd98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801dd9a:	f7fe fa58 	bl	801c24e <__retarget_lock_acquire_recursive>
 801dd9e:	4628      	mov	r0, r5
 801dda0:	4621      	mov	r1, r4
 801dda2:	f7ff ff5f 	bl	801dc64 <__sflush_r>
 801dda6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801dda8:	07da      	lsls	r2, r3, #31
 801ddaa:	4605      	mov	r5, r0
 801ddac:	d4e4      	bmi.n	801dd78 <_fflush_r+0xc>
 801ddae:	89a3      	ldrh	r3, [r4, #12]
 801ddb0:	059b      	lsls	r3, r3, #22
 801ddb2:	d4e1      	bmi.n	801dd78 <_fflush_r+0xc>
 801ddb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ddb6:	f7fe fa4b 	bl	801c250 <__retarget_lock_release_recursive>
 801ddba:	e7dd      	b.n	801dd78 <_fflush_r+0xc>

0801ddbc <__swhatbuf_r>:
 801ddbc:	b570      	push	{r4, r5, r6, lr}
 801ddbe:	460c      	mov	r4, r1
 801ddc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ddc4:	2900      	cmp	r1, #0
 801ddc6:	b096      	sub	sp, #88	@ 0x58
 801ddc8:	4615      	mov	r5, r2
 801ddca:	461e      	mov	r6, r3
 801ddcc:	da0d      	bge.n	801ddea <__swhatbuf_r+0x2e>
 801ddce:	89a3      	ldrh	r3, [r4, #12]
 801ddd0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801ddd4:	f04f 0100 	mov.w	r1, #0
 801ddd8:	bf14      	ite	ne
 801ddda:	2340      	movne	r3, #64	@ 0x40
 801dddc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801dde0:	2000      	movs	r0, #0
 801dde2:	6031      	str	r1, [r6, #0]
 801dde4:	602b      	str	r3, [r5, #0]
 801dde6:	b016      	add	sp, #88	@ 0x58
 801dde8:	bd70      	pop	{r4, r5, r6, pc}
 801ddea:	466a      	mov	r2, sp
 801ddec:	f000 f862 	bl	801deb4 <_fstat_r>
 801ddf0:	2800      	cmp	r0, #0
 801ddf2:	dbec      	blt.n	801ddce <__swhatbuf_r+0x12>
 801ddf4:	9901      	ldr	r1, [sp, #4]
 801ddf6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801ddfa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801ddfe:	4259      	negs	r1, r3
 801de00:	4159      	adcs	r1, r3
 801de02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801de06:	e7eb      	b.n	801dde0 <__swhatbuf_r+0x24>

0801de08 <__smakebuf_r>:
 801de08:	898b      	ldrh	r3, [r1, #12]
 801de0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801de0c:	079d      	lsls	r5, r3, #30
 801de0e:	4606      	mov	r6, r0
 801de10:	460c      	mov	r4, r1
 801de12:	d507      	bpl.n	801de24 <__smakebuf_r+0x1c>
 801de14:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801de18:	6023      	str	r3, [r4, #0]
 801de1a:	6123      	str	r3, [r4, #16]
 801de1c:	2301      	movs	r3, #1
 801de1e:	6163      	str	r3, [r4, #20]
 801de20:	b003      	add	sp, #12
 801de22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801de24:	ab01      	add	r3, sp, #4
 801de26:	466a      	mov	r2, sp
 801de28:	f7ff ffc8 	bl	801ddbc <__swhatbuf_r>
 801de2c:	9f00      	ldr	r7, [sp, #0]
 801de2e:	4605      	mov	r5, r0
 801de30:	4639      	mov	r1, r7
 801de32:	4630      	mov	r0, r6
 801de34:	f7ff f876 	bl	801cf24 <_malloc_r>
 801de38:	b948      	cbnz	r0, 801de4e <__smakebuf_r+0x46>
 801de3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801de3e:	059a      	lsls	r2, r3, #22
 801de40:	d4ee      	bmi.n	801de20 <__smakebuf_r+0x18>
 801de42:	f023 0303 	bic.w	r3, r3, #3
 801de46:	f043 0302 	orr.w	r3, r3, #2
 801de4a:	81a3      	strh	r3, [r4, #12]
 801de4c:	e7e2      	b.n	801de14 <__smakebuf_r+0xc>
 801de4e:	89a3      	ldrh	r3, [r4, #12]
 801de50:	6020      	str	r0, [r4, #0]
 801de52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801de56:	81a3      	strh	r3, [r4, #12]
 801de58:	9b01      	ldr	r3, [sp, #4]
 801de5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801de5e:	b15b      	cbz	r3, 801de78 <__smakebuf_r+0x70>
 801de60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801de64:	4630      	mov	r0, r6
 801de66:	f000 f837 	bl	801ded8 <_isatty_r>
 801de6a:	b128      	cbz	r0, 801de78 <__smakebuf_r+0x70>
 801de6c:	89a3      	ldrh	r3, [r4, #12]
 801de6e:	f023 0303 	bic.w	r3, r3, #3
 801de72:	f043 0301 	orr.w	r3, r3, #1
 801de76:	81a3      	strh	r3, [r4, #12]
 801de78:	89a3      	ldrh	r3, [r4, #12]
 801de7a:	431d      	orrs	r5, r3
 801de7c:	81a5      	strh	r5, [r4, #12]
 801de7e:	e7cf      	b.n	801de20 <__smakebuf_r+0x18>

0801de80 <memmove>:
 801de80:	4288      	cmp	r0, r1
 801de82:	b510      	push	{r4, lr}
 801de84:	eb01 0402 	add.w	r4, r1, r2
 801de88:	d902      	bls.n	801de90 <memmove+0x10>
 801de8a:	4284      	cmp	r4, r0
 801de8c:	4623      	mov	r3, r4
 801de8e:	d807      	bhi.n	801dea0 <memmove+0x20>
 801de90:	1e43      	subs	r3, r0, #1
 801de92:	42a1      	cmp	r1, r4
 801de94:	d008      	beq.n	801dea8 <memmove+0x28>
 801de96:	f811 2b01 	ldrb.w	r2, [r1], #1
 801de9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801de9e:	e7f8      	b.n	801de92 <memmove+0x12>
 801dea0:	4402      	add	r2, r0
 801dea2:	4601      	mov	r1, r0
 801dea4:	428a      	cmp	r2, r1
 801dea6:	d100      	bne.n	801deaa <memmove+0x2a>
 801dea8:	bd10      	pop	{r4, pc}
 801deaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801deae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801deb2:	e7f7      	b.n	801dea4 <memmove+0x24>

0801deb4 <_fstat_r>:
 801deb4:	b538      	push	{r3, r4, r5, lr}
 801deb6:	4d07      	ldr	r5, [pc, #28]	@ (801ded4 <_fstat_r+0x20>)
 801deb8:	2300      	movs	r3, #0
 801deba:	4604      	mov	r4, r0
 801debc:	4608      	mov	r0, r1
 801debe:	4611      	mov	r1, r2
 801dec0:	602b      	str	r3, [r5, #0]
 801dec2:	f7e5 fdf9 	bl	8003ab8 <_fstat>
 801dec6:	1c43      	adds	r3, r0, #1
 801dec8:	d102      	bne.n	801ded0 <_fstat_r+0x1c>
 801deca:	682b      	ldr	r3, [r5, #0]
 801decc:	b103      	cbz	r3, 801ded0 <_fstat_r+0x1c>
 801dece:	6023      	str	r3, [r4, #0]
 801ded0:	bd38      	pop	{r3, r4, r5, pc}
 801ded2:	bf00      	nop
 801ded4:	24052f0c 	.word	0x24052f0c

0801ded8 <_isatty_r>:
 801ded8:	b538      	push	{r3, r4, r5, lr}
 801deda:	4d06      	ldr	r5, [pc, #24]	@ (801def4 <_isatty_r+0x1c>)
 801dedc:	2300      	movs	r3, #0
 801dede:	4604      	mov	r4, r0
 801dee0:	4608      	mov	r0, r1
 801dee2:	602b      	str	r3, [r5, #0]
 801dee4:	f7e5 fdf8 	bl	8003ad8 <_isatty>
 801dee8:	1c43      	adds	r3, r0, #1
 801deea:	d102      	bne.n	801def2 <_isatty_r+0x1a>
 801deec:	682b      	ldr	r3, [r5, #0]
 801deee:	b103      	cbz	r3, 801def2 <_isatty_r+0x1a>
 801def0:	6023      	str	r3, [r4, #0]
 801def2:	bd38      	pop	{r3, r4, r5, pc}
 801def4:	24052f0c 	.word	0x24052f0c

0801def8 <_sbrk_r>:
 801def8:	b538      	push	{r3, r4, r5, lr}
 801defa:	4d06      	ldr	r5, [pc, #24]	@ (801df14 <_sbrk_r+0x1c>)
 801defc:	2300      	movs	r3, #0
 801defe:	4604      	mov	r4, r0
 801df00:	4608      	mov	r0, r1
 801df02:	602b      	str	r3, [r5, #0]
 801df04:	f7e5 fe00 	bl	8003b08 <_sbrk>
 801df08:	1c43      	adds	r3, r0, #1
 801df0a:	d102      	bne.n	801df12 <_sbrk_r+0x1a>
 801df0c:	682b      	ldr	r3, [r5, #0]
 801df0e:	b103      	cbz	r3, 801df12 <_sbrk_r+0x1a>
 801df10:	6023      	str	r3, [r4, #0]
 801df12:	bd38      	pop	{r3, r4, r5, pc}
 801df14:	24052f0c 	.word	0x24052f0c

0801df18 <__assert_func>:
 801df18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801df1a:	4614      	mov	r4, r2
 801df1c:	461a      	mov	r2, r3
 801df1e:	4b09      	ldr	r3, [pc, #36]	@ (801df44 <__assert_func+0x2c>)
 801df20:	681b      	ldr	r3, [r3, #0]
 801df22:	4605      	mov	r5, r0
 801df24:	68d8      	ldr	r0, [r3, #12]
 801df26:	b14c      	cbz	r4, 801df3c <__assert_func+0x24>
 801df28:	4b07      	ldr	r3, [pc, #28]	@ (801df48 <__assert_func+0x30>)
 801df2a:	9100      	str	r1, [sp, #0]
 801df2c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801df30:	4906      	ldr	r1, [pc, #24]	@ (801df4c <__assert_func+0x34>)
 801df32:	462b      	mov	r3, r5
 801df34:	f000 f870 	bl	801e018 <fiprintf>
 801df38:	f000 f880 	bl	801e03c <abort>
 801df3c:	4b04      	ldr	r3, [pc, #16]	@ (801df50 <__assert_func+0x38>)
 801df3e:	461c      	mov	r4, r3
 801df40:	e7f3      	b.n	801df2a <__assert_func+0x12>
 801df42:	bf00      	nop
 801df44:	240000d8 	.word	0x240000d8
 801df48:	0801eed9 	.word	0x0801eed9
 801df4c:	0801eee6 	.word	0x0801eee6
 801df50:	0801ef14 	.word	0x0801ef14

0801df54 <_calloc_r>:
 801df54:	b570      	push	{r4, r5, r6, lr}
 801df56:	fba1 5402 	umull	r5, r4, r1, r2
 801df5a:	b934      	cbnz	r4, 801df6a <_calloc_r+0x16>
 801df5c:	4629      	mov	r1, r5
 801df5e:	f7fe ffe1 	bl	801cf24 <_malloc_r>
 801df62:	4606      	mov	r6, r0
 801df64:	b928      	cbnz	r0, 801df72 <_calloc_r+0x1e>
 801df66:	4630      	mov	r0, r6
 801df68:	bd70      	pop	{r4, r5, r6, pc}
 801df6a:	220c      	movs	r2, #12
 801df6c:	6002      	str	r2, [r0, #0]
 801df6e:	2600      	movs	r6, #0
 801df70:	e7f9      	b.n	801df66 <_calloc_r+0x12>
 801df72:	462a      	mov	r2, r5
 801df74:	4621      	mov	r1, r4
 801df76:	f7fe f88f 	bl	801c098 <memset>
 801df7a:	e7f4      	b.n	801df66 <_calloc_r+0x12>

0801df7c <__ascii_mbtowc>:
 801df7c:	b082      	sub	sp, #8
 801df7e:	b901      	cbnz	r1, 801df82 <__ascii_mbtowc+0x6>
 801df80:	a901      	add	r1, sp, #4
 801df82:	b142      	cbz	r2, 801df96 <__ascii_mbtowc+0x1a>
 801df84:	b14b      	cbz	r3, 801df9a <__ascii_mbtowc+0x1e>
 801df86:	7813      	ldrb	r3, [r2, #0]
 801df88:	600b      	str	r3, [r1, #0]
 801df8a:	7812      	ldrb	r2, [r2, #0]
 801df8c:	1e10      	subs	r0, r2, #0
 801df8e:	bf18      	it	ne
 801df90:	2001      	movne	r0, #1
 801df92:	b002      	add	sp, #8
 801df94:	4770      	bx	lr
 801df96:	4610      	mov	r0, r2
 801df98:	e7fb      	b.n	801df92 <__ascii_mbtowc+0x16>
 801df9a:	f06f 0001 	mvn.w	r0, #1
 801df9e:	e7f8      	b.n	801df92 <__ascii_mbtowc+0x16>

0801dfa0 <_realloc_r>:
 801dfa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dfa4:	4607      	mov	r7, r0
 801dfa6:	4614      	mov	r4, r2
 801dfa8:	460d      	mov	r5, r1
 801dfaa:	b921      	cbnz	r1, 801dfb6 <_realloc_r+0x16>
 801dfac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801dfb0:	4611      	mov	r1, r2
 801dfb2:	f7fe bfb7 	b.w	801cf24 <_malloc_r>
 801dfb6:	b92a      	cbnz	r2, 801dfc4 <_realloc_r+0x24>
 801dfb8:	f7fe ff40 	bl	801ce3c <_free_r>
 801dfbc:	4625      	mov	r5, r4
 801dfbe:	4628      	mov	r0, r5
 801dfc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dfc4:	f000 f841 	bl	801e04a <_malloc_usable_size_r>
 801dfc8:	4284      	cmp	r4, r0
 801dfca:	4606      	mov	r6, r0
 801dfcc:	d802      	bhi.n	801dfd4 <_realloc_r+0x34>
 801dfce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801dfd2:	d8f4      	bhi.n	801dfbe <_realloc_r+0x1e>
 801dfd4:	4621      	mov	r1, r4
 801dfd6:	4638      	mov	r0, r7
 801dfd8:	f7fe ffa4 	bl	801cf24 <_malloc_r>
 801dfdc:	4680      	mov	r8, r0
 801dfde:	b908      	cbnz	r0, 801dfe4 <_realloc_r+0x44>
 801dfe0:	4645      	mov	r5, r8
 801dfe2:	e7ec      	b.n	801dfbe <_realloc_r+0x1e>
 801dfe4:	42b4      	cmp	r4, r6
 801dfe6:	4622      	mov	r2, r4
 801dfe8:	4629      	mov	r1, r5
 801dfea:	bf28      	it	cs
 801dfec:	4632      	movcs	r2, r6
 801dfee:	f7fe f930 	bl	801c252 <memcpy>
 801dff2:	4629      	mov	r1, r5
 801dff4:	4638      	mov	r0, r7
 801dff6:	f7fe ff21 	bl	801ce3c <_free_r>
 801dffa:	e7f1      	b.n	801dfe0 <_realloc_r+0x40>

0801dffc <__ascii_wctomb>:
 801dffc:	4603      	mov	r3, r0
 801dffe:	4608      	mov	r0, r1
 801e000:	b141      	cbz	r1, 801e014 <__ascii_wctomb+0x18>
 801e002:	2aff      	cmp	r2, #255	@ 0xff
 801e004:	d904      	bls.n	801e010 <__ascii_wctomb+0x14>
 801e006:	228a      	movs	r2, #138	@ 0x8a
 801e008:	601a      	str	r2, [r3, #0]
 801e00a:	f04f 30ff 	mov.w	r0, #4294967295
 801e00e:	4770      	bx	lr
 801e010:	700a      	strb	r2, [r1, #0]
 801e012:	2001      	movs	r0, #1
 801e014:	4770      	bx	lr
	...

0801e018 <fiprintf>:
 801e018:	b40e      	push	{r1, r2, r3}
 801e01a:	b503      	push	{r0, r1, lr}
 801e01c:	4601      	mov	r1, r0
 801e01e:	ab03      	add	r3, sp, #12
 801e020:	4805      	ldr	r0, [pc, #20]	@ (801e038 <fiprintf+0x20>)
 801e022:	f853 2b04 	ldr.w	r2, [r3], #4
 801e026:	6800      	ldr	r0, [r0, #0]
 801e028:	9301      	str	r3, [sp, #4]
 801e02a:	f7ff fd03 	bl	801da34 <_vfiprintf_r>
 801e02e:	b002      	add	sp, #8
 801e030:	f85d eb04 	ldr.w	lr, [sp], #4
 801e034:	b003      	add	sp, #12
 801e036:	4770      	bx	lr
 801e038:	240000d8 	.word	0x240000d8

0801e03c <abort>:
 801e03c:	b508      	push	{r3, lr}
 801e03e:	2006      	movs	r0, #6
 801e040:	f000 f834 	bl	801e0ac <raise>
 801e044:	2001      	movs	r0, #1
 801e046:	f7e5 fd03 	bl	8003a50 <_exit>

0801e04a <_malloc_usable_size_r>:
 801e04a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e04e:	1f18      	subs	r0, r3, #4
 801e050:	2b00      	cmp	r3, #0
 801e052:	bfbc      	itt	lt
 801e054:	580b      	ldrlt	r3, [r1, r0]
 801e056:	18c0      	addlt	r0, r0, r3
 801e058:	4770      	bx	lr

0801e05a <_raise_r>:
 801e05a:	291f      	cmp	r1, #31
 801e05c:	b538      	push	{r3, r4, r5, lr}
 801e05e:	4605      	mov	r5, r0
 801e060:	460c      	mov	r4, r1
 801e062:	d904      	bls.n	801e06e <_raise_r+0x14>
 801e064:	2316      	movs	r3, #22
 801e066:	6003      	str	r3, [r0, #0]
 801e068:	f04f 30ff 	mov.w	r0, #4294967295
 801e06c:	bd38      	pop	{r3, r4, r5, pc}
 801e06e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801e070:	b112      	cbz	r2, 801e078 <_raise_r+0x1e>
 801e072:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801e076:	b94b      	cbnz	r3, 801e08c <_raise_r+0x32>
 801e078:	4628      	mov	r0, r5
 801e07a:	f000 f831 	bl	801e0e0 <_getpid_r>
 801e07e:	4622      	mov	r2, r4
 801e080:	4601      	mov	r1, r0
 801e082:	4628      	mov	r0, r5
 801e084:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e088:	f000 b818 	b.w	801e0bc <_kill_r>
 801e08c:	2b01      	cmp	r3, #1
 801e08e:	d00a      	beq.n	801e0a6 <_raise_r+0x4c>
 801e090:	1c59      	adds	r1, r3, #1
 801e092:	d103      	bne.n	801e09c <_raise_r+0x42>
 801e094:	2316      	movs	r3, #22
 801e096:	6003      	str	r3, [r0, #0]
 801e098:	2001      	movs	r0, #1
 801e09a:	e7e7      	b.n	801e06c <_raise_r+0x12>
 801e09c:	2100      	movs	r1, #0
 801e09e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801e0a2:	4620      	mov	r0, r4
 801e0a4:	4798      	blx	r3
 801e0a6:	2000      	movs	r0, #0
 801e0a8:	e7e0      	b.n	801e06c <_raise_r+0x12>
	...

0801e0ac <raise>:
 801e0ac:	4b02      	ldr	r3, [pc, #8]	@ (801e0b8 <raise+0xc>)
 801e0ae:	4601      	mov	r1, r0
 801e0b0:	6818      	ldr	r0, [r3, #0]
 801e0b2:	f7ff bfd2 	b.w	801e05a <_raise_r>
 801e0b6:	bf00      	nop
 801e0b8:	240000d8 	.word	0x240000d8

0801e0bc <_kill_r>:
 801e0bc:	b538      	push	{r3, r4, r5, lr}
 801e0be:	4d07      	ldr	r5, [pc, #28]	@ (801e0dc <_kill_r+0x20>)
 801e0c0:	2300      	movs	r3, #0
 801e0c2:	4604      	mov	r4, r0
 801e0c4:	4608      	mov	r0, r1
 801e0c6:	4611      	mov	r1, r2
 801e0c8:	602b      	str	r3, [r5, #0]
 801e0ca:	f7e5 fcb1 	bl	8003a30 <_kill>
 801e0ce:	1c43      	adds	r3, r0, #1
 801e0d0:	d102      	bne.n	801e0d8 <_kill_r+0x1c>
 801e0d2:	682b      	ldr	r3, [r5, #0]
 801e0d4:	b103      	cbz	r3, 801e0d8 <_kill_r+0x1c>
 801e0d6:	6023      	str	r3, [r4, #0]
 801e0d8:	bd38      	pop	{r3, r4, r5, pc}
 801e0da:	bf00      	nop
 801e0dc:	24052f0c 	.word	0x24052f0c

0801e0e0 <_getpid_r>:
 801e0e0:	f7e5 bc9e 	b.w	8003a20 <_getpid>

0801e0e4 <_init>:
 801e0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e0e6:	bf00      	nop
 801e0e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e0ea:	bc08      	pop	{r3}
 801e0ec:	469e      	mov	lr, r3
 801e0ee:	4770      	bx	lr

0801e0f0 <_fini>:
 801e0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e0f2:	bf00      	nop
 801e0f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e0f6:	bc08      	pop	{r3}
 801e0f8:	469e      	mov	lr, r3
 801e0fa:	4770      	bx	lr
