$comment
	File created using the following command:
		vcd file rip_c_adder.msim.vcd -direction
$end
$date
	Tue Mar  5 15:48:55 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module rip_c_adder_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 % e $end
$var wire 1 & f $end
$var wire 1 ' g $end
$var wire 1 ( h $end
$var wire 1 ) ovf $end
$var wire 1 * Y1 $end
$var wire 1 + y2 $end
$var wire 1 , y3 $end
$var wire 1 - y4 $end

$scope module i1 $end
$var wire 1 . vcc $end
$var wire 1 / devoe $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_a $end
$var wire 1 2 ww_b $end
$var wire 1 3 ww_c $end
$var wire 1 4 ww_d $end
$var wire 1 5 ww_e $end
$var wire 1 6 ww_f $end
$var wire 1 7 ww_g $end
$var wire 1 8 ww_h $end
$var wire 1 9 ww_Y1 $end
$var wire 1 : ww_y2 $end
$var wire 1 ; ww_y3 $end
$var wire 1 < ww_y4 $end
$var wire 1 = ww_ovf $end
$var wire 1 > \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 ? \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 @ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 A \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 B \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 C \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 D \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 E \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 F \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 G \Y1~output_o\ $end
$var wire 1 H \y2~output_o\ $end
$var wire 1 I \y3~output_o\ $end
$var wire 1 J \y4~output_o\ $end
$var wire 1 K \ovf~output_o\ $end
$var wire 1 L \b~input_o\ $end
$var wire 1 M \a~input_o\ $end
$var wire 1 N \Porta1|p~combout\ $end
$var wire 1 O \d~input_o\ $end
$var wire 1 P \c~input_o\ $end
$var wire 1 Q \Porta2|s~0_combout\ $end
$var wire 1 R \Porta2|cout~0_combout\ $end
$var wire 1 S \f~input_o\ $end
$var wire 1 T \e~input_o\ $end
$var wire 1 U \Porta3|s~0_combout\ $end
$var wire 1 V \Porta3|cout~0_combout\ $end
$var wire 1 W \h~input_o\ $end
$var wire 1 X \g~input_o\ $end
$var wire 1 Y \Porta4|s~combout\ $end
$var wire 1 Z \Porta4|cout~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
1.
1/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0C
zD
zE
zF
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0>
0?
0@
0A
0B
$end
#50000
1(
18
1W
1Y
1J
1<
1-
#100000
0(
1'
08
17
0W
1X
#150000
1(
1&
18
16
1W
1S
1U
0Y
1Z
1I
0J
1K
1;
0<
1=
1,
0-
1)
#200000
0(
0'
1%
08
07
15
0W
0X
1T
0U
1V
0Z
0I
0K
1Y
0;
0=
0,
0)
1J
1<
1-
#250000
1(
1$
18
14
1W
1O
1Q
0Y
1Z
1H
0J
1K
1:
0<
1=
1+
0-
1)
#300000
0(
1'
0&
1#
08
17
06
13
0W
1X
0S
1P
0Q
1R
1U
0V
0H
1I
1Y
0Z
0U
1V
0:
1;
0+
1,
1J
0K
0I
0Y
1Z
1<
0=
0;
1-
0)
0,
0J
1K
0<
1=
0-
1)
#350000
1(
1"
18
12
1W
1L
1N
1Y
1G
1J
19
1<
1*
1-
#400000
0(
0'
0%
1!
08
07
05
11
0W
0X
0T
1M
0N
1Q
1U
0V
0Z
0G
1H
1I
0K
0Y
09
1:
1;
0=
0*
1+
1,
0)
0J
0<
0-
#450000
1(
1&
18
16
1W
1S
0U
1V
1Y
0I
1J
0Y
1Z
0;
1<
0,
1-
0J
1K
0<
1=
0-
1)
#500000
0(
1'
0$
08
17
04
0W
1X
0O
0Q
0H
0:
0+
#550000
1(
18
1W
1Y
1J
1<
1-
#600000
0(
0'
0&
1%
0#
08
07
06
15
03
0W
0X
0S
1T
0P
1Q
0R
0Z
1H
0K
1U
0V
1:
0=
1+
0)
1I
0Y
1;
1,
0J
0<
0-
#650000
1(
18
1W
1Y
1J
1<
1-
#700000
0(
1'
0"
08
17
02
0W
1X
0L
1N
0Q
1G
0H
19
0:
1*
0+
#750000
1(
1&
1$
18
16
14
1W
1S
1O
1Q
0U
1V
0Y
1Z
1H
0I
0J
1K
1Y
1:
0;
0<
1=
1+
0,
0-
1)
1J
1<
1-
#800000
0(
0'
0%
0!
08
07
05
01
0W
0X
0T
0M
0N
1U
0V
0Z
0G
1I
0K
0Y
09
1;
0=
0*
1,
0)
0J
0<
0-
#850000
1(
18
1W
1Y
1J
1<
1-
#900000
0(
1'
0&
1#
08
17
06
13
0W
1X
0S
1P
0Q
1R
0U
0H
0I
1U
0:
0;
0+
0,
1I
1;
1,
#950000
1(
18
1W
0Y
1Z
0J
1K
0<
1=
0-
1)
#1000000
