|quartus_compile
resetn => sync_resetn[0].ACLR
resetn => sync_resetn[1].ACLR
resetn => sync_resetn[2].ACLR
clock => clock.IN1
mymult_done_irq[0] <= mymult_done_irq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_read[0] => mymult_avs_cra_read_reg[0].DATAIN
mymult_avs_cra_readdata[0] <= mymult_avs_cra_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[1] <= mymult_avs_cra_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[2] <= mymult_avs_cra_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[3] <= mymult_avs_cra_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[4] <= mymult_avs_cra_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[5] <= mymult_avs_cra_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[6] <= mymult_avs_cra_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[7] <= mymult_avs_cra_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[8] <= mymult_avs_cra_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[9] <= mymult_avs_cra_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[10] <= mymult_avs_cra_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[11] <= mymult_avs_cra_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[12] <= mymult_avs_cra_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[13] <= mymult_avs_cra_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[14] <= mymult_avs_cra_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[15] <= mymult_avs_cra_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[16] <= mymult_avs_cra_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[17] <= mymult_avs_cra_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[18] <= mymult_avs_cra_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[19] <= mymult_avs_cra_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[20] <= mymult_avs_cra_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[21] <= mymult_avs_cra_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[22] <= mymult_avs_cra_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[23] <= mymult_avs_cra_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[24] <= mymult_avs_cra_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[25] <= mymult_avs_cra_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[26] <= mymult_avs_cra_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[27] <= mymult_avs_cra_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[28] <= mymult_avs_cra_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[29] <= mymult_avs_cra_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[30] <= mymult_avs_cra_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[31] <= mymult_avs_cra_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[32] <= mymult_avs_cra_readdata[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[33] <= mymult_avs_cra_readdata[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[34] <= mymult_avs_cra_readdata[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[35] <= mymult_avs_cra_readdata[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[36] <= mymult_avs_cra_readdata[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[37] <= mymult_avs_cra_readdata[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[38] <= mymult_avs_cra_readdata[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[39] <= mymult_avs_cra_readdata[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[40] <= mymult_avs_cra_readdata[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[41] <= mymult_avs_cra_readdata[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[42] <= mymult_avs_cra_readdata[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[43] <= mymult_avs_cra_readdata[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[44] <= mymult_avs_cra_readdata[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[45] <= mymult_avs_cra_readdata[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[46] <= mymult_avs_cra_readdata[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[47] <= mymult_avs_cra_readdata[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[48] <= mymult_avs_cra_readdata[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[49] <= mymult_avs_cra_readdata[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[50] <= mymult_avs_cra_readdata[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[51] <= mymult_avs_cra_readdata[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[52] <= mymult_avs_cra_readdata[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[53] <= mymult_avs_cra_readdata[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[54] <= mymult_avs_cra_readdata[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[55] <= mymult_avs_cra_readdata[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[56] <= mymult_avs_cra_readdata[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[57] <= mymult_avs_cra_readdata[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[58] <= mymult_avs_cra_readdata[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[59] <= mymult_avs_cra_readdata[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[60] <= mymult_avs_cra_readdata[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[61] <= mymult_avs_cra_readdata[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[62] <= mymult_avs_cra_readdata[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_readdata[63] <= mymult_avs_cra_readdata[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mymult_avs_cra_write[0] => mymult_avs_cra_write_reg[0].DATAIN
mymult_avs_cra_writedata[0] => mymult_avs_cra_writedata_reg[0].DATAIN
mymult_avs_cra_writedata[1] => mymult_avs_cra_writedata_reg[1].DATAIN
mymult_avs_cra_writedata[2] => mymult_avs_cra_writedata_reg[2].DATAIN
mymult_avs_cra_writedata[3] => mymult_avs_cra_writedata_reg[3].DATAIN
mymult_avs_cra_writedata[4] => mymult_avs_cra_writedata_reg[4].DATAIN
mymult_avs_cra_writedata[5] => mymult_avs_cra_writedata_reg[5].DATAIN
mymult_avs_cra_writedata[6] => mymult_avs_cra_writedata_reg[6].DATAIN
mymult_avs_cra_writedata[7] => mymult_avs_cra_writedata_reg[7].DATAIN
mymult_avs_cra_writedata[8] => mymult_avs_cra_writedata_reg[8].DATAIN
mymult_avs_cra_writedata[9] => mymult_avs_cra_writedata_reg[9].DATAIN
mymult_avs_cra_writedata[10] => mymult_avs_cra_writedata_reg[10].DATAIN
mymult_avs_cra_writedata[11] => mymult_avs_cra_writedata_reg[11].DATAIN
mymult_avs_cra_writedata[12] => mymult_avs_cra_writedata_reg[12].DATAIN
mymult_avs_cra_writedata[13] => mymult_avs_cra_writedata_reg[13].DATAIN
mymult_avs_cra_writedata[14] => mymult_avs_cra_writedata_reg[14].DATAIN
mymult_avs_cra_writedata[15] => mymult_avs_cra_writedata_reg[15].DATAIN
mymult_avs_cra_writedata[16] => mymult_avs_cra_writedata_reg[16].DATAIN
mymult_avs_cra_writedata[17] => mymult_avs_cra_writedata_reg[17].DATAIN
mymult_avs_cra_writedata[18] => mymult_avs_cra_writedata_reg[18].DATAIN
mymult_avs_cra_writedata[19] => mymult_avs_cra_writedata_reg[19].DATAIN
mymult_avs_cra_writedata[20] => mymult_avs_cra_writedata_reg[20].DATAIN
mymult_avs_cra_writedata[21] => mymult_avs_cra_writedata_reg[21].DATAIN
mymult_avs_cra_writedata[22] => mymult_avs_cra_writedata_reg[22].DATAIN
mymult_avs_cra_writedata[23] => mymult_avs_cra_writedata_reg[23].DATAIN
mymult_avs_cra_writedata[24] => mymult_avs_cra_writedata_reg[24].DATAIN
mymult_avs_cra_writedata[25] => mymult_avs_cra_writedata_reg[25].DATAIN
mymult_avs_cra_writedata[26] => mymult_avs_cra_writedata_reg[26].DATAIN
mymult_avs_cra_writedata[27] => mymult_avs_cra_writedata_reg[27].DATAIN
mymult_avs_cra_writedata[28] => mymult_avs_cra_writedata_reg[28].DATAIN
mymult_avs_cra_writedata[29] => mymult_avs_cra_writedata_reg[29].DATAIN
mymult_avs_cra_writedata[30] => mymult_avs_cra_writedata_reg[30].DATAIN
mymult_avs_cra_writedata[31] => mymult_avs_cra_writedata_reg[31].DATAIN
mymult_avs_cra_writedata[32] => mymult_avs_cra_writedata_reg[32].DATAIN
mymult_avs_cra_writedata[33] => mymult_avs_cra_writedata_reg[33].DATAIN
mymult_avs_cra_writedata[34] => mymult_avs_cra_writedata_reg[34].DATAIN
mymult_avs_cra_writedata[35] => mymult_avs_cra_writedata_reg[35].DATAIN
mymult_avs_cra_writedata[36] => mymult_avs_cra_writedata_reg[36].DATAIN
mymult_avs_cra_writedata[37] => mymult_avs_cra_writedata_reg[37].DATAIN
mymult_avs_cra_writedata[38] => mymult_avs_cra_writedata_reg[38].DATAIN
mymult_avs_cra_writedata[39] => mymult_avs_cra_writedata_reg[39].DATAIN
mymult_avs_cra_writedata[40] => mymult_avs_cra_writedata_reg[40].DATAIN
mymult_avs_cra_writedata[41] => mymult_avs_cra_writedata_reg[41].DATAIN
mymult_avs_cra_writedata[42] => mymult_avs_cra_writedata_reg[42].DATAIN
mymult_avs_cra_writedata[43] => mymult_avs_cra_writedata_reg[43].DATAIN
mymult_avs_cra_writedata[44] => mymult_avs_cra_writedata_reg[44].DATAIN
mymult_avs_cra_writedata[45] => mymult_avs_cra_writedata_reg[45].DATAIN
mymult_avs_cra_writedata[46] => mymult_avs_cra_writedata_reg[46].DATAIN
mymult_avs_cra_writedata[47] => mymult_avs_cra_writedata_reg[47].DATAIN
mymult_avs_cra_writedata[48] => mymult_avs_cra_writedata_reg[48].DATAIN
mymult_avs_cra_writedata[49] => mymult_avs_cra_writedata_reg[49].DATAIN
mymult_avs_cra_writedata[50] => mymult_avs_cra_writedata_reg[50].DATAIN
mymult_avs_cra_writedata[51] => mymult_avs_cra_writedata_reg[51].DATAIN
mymult_avs_cra_writedata[52] => mymult_avs_cra_writedata_reg[52].DATAIN
mymult_avs_cra_writedata[53] => mymult_avs_cra_writedata_reg[53].DATAIN
mymult_avs_cra_writedata[54] => mymult_avs_cra_writedata_reg[54].DATAIN
mymult_avs_cra_writedata[55] => mymult_avs_cra_writedata_reg[55].DATAIN
mymult_avs_cra_writedata[56] => mymult_avs_cra_writedata_reg[56].DATAIN
mymult_avs_cra_writedata[57] => mymult_avs_cra_writedata_reg[57].DATAIN
mymult_avs_cra_writedata[58] => mymult_avs_cra_writedata_reg[58].DATAIN
mymult_avs_cra_writedata[59] => mymult_avs_cra_writedata_reg[59].DATAIN
mymult_avs_cra_writedata[60] => mymult_avs_cra_writedata_reg[60].DATAIN
mymult_avs_cra_writedata[61] => mymult_avs_cra_writedata_reg[61].DATAIN
mymult_avs_cra_writedata[62] => mymult_avs_cra_writedata_reg[62].DATAIN
mymult_avs_cra_writedata[63] => mymult_avs_cra_writedata_reg[63].DATAIN
mymult_avs_cra_address[0] => mymult_avs_cra_address_reg[0].DATAIN
mymult_avs_cra_address[1] => mymult_avs_cra_address_reg[1].DATAIN
mymult_avs_cra_address[2] => mymult_avs_cra_address_reg[2].DATAIN
mymult_avs_cra_byteenable[0] => mymult_avs_cra_byteenable_reg[0].DATAIN
mymult_avs_cra_byteenable[1] => mymult_avs_cra_byteenable_reg[1].DATAIN
mymult_avs_cra_byteenable[2] => mymult_avs_cra_byteenable_reg[2].DATAIN
mymult_avs_cra_byteenable[3] => mymult_avs_cra_byteenable_reg[3].DATAIN
mymult_avs_cra_byteenable[4] => mymult_avs_cra_byteenable_reg[4].DATAIN
mymult_avs_cra_byteenable[5] => mymult_avs_cra_byteenable_reg[5].DATAIN
mymult_avs_cra_byteenable[6] => mymult_avs_cra_byteenable_reg[6].DATAIN
mymult_avs_cra_byteenable[7] => mymult_avs_cra_byteenable_reg[7].DATAIN


|quartus_compile|mymult:mymult_inst
avs_cra_read => avs_cra_read.IN1
avs_cra_readdata[0] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[1] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[2] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[3] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[4] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[5] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[6] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[7] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[8] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[9] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[10] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[11] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[12] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[13] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[14] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[15] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[16] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[17] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[18] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[19] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[20] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[21] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[22] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[23] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[24] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[25] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[26] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[27] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[28] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[29] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[30] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[31] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[32] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[33] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[34] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[35] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[36] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[37] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[38] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[39] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[40] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[41] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[42] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[43] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[44] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[45] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[46] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[47] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[48] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[49] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[50] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[51] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[52] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[53] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[54] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[55] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[56] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[57] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[58] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[59] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[60] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[61] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[62] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_readdata[63] <= mymult_internal:mymult_internal_inst.avs_cra_readdata
avs_cra_write => avs_cra_write.IN1
avs_cra_writedata[0] => avs_cra_writedata[0].IN1
avs_cra_writedata[1] => avs_cra_writedata[1].IN1
avs_cra_writedata[2] => avs_cra_writedata[2].IN1
avs_cra_writedata[3] => avs_cra_writedata[3].IN1
avs_cra_writedata[4] => avs_cra_writedata[4].IN1
avs_cra_writedata[5] => avs_cra_writedata[5].IN1
avs_cra_writedata[6] => avs_cra_writedata[6].IN1
avs_cra_writedata[7] => avs_cra_writedata[7].IN1
avs_cra_writedata[8] => avs_cra_writedata[8].IN1
avs_cra_writedata[9] => avs_cra_writedata[9].IN1
avs_cra_writedata[10] => avs_cra_writedata[10].IN1
avs_cra_writedata[11] => avs_cra_writedata[11].IN1
avs_cra_writedata[12] => avs_cra_writedata[12].IN1
avs_cra_writedata[13] => avs_cra_writedata[13].IN1
avs_cra_writedata[14] => avs_cra_writedata[14].IN1
avs_cra_writedata[15] => avs_cra_writedata[15].IN1
avs_cra_writedata[16] => avs_cra_writedata[16].IN1
avs_cra_writedata[17] => avs_cra_writedata[17].IN1
avs_cra_writedata[18] => avs_cra_writedata[18].IN1
avs_cra_writedata[19] => avs_cra_writedata[19].IN1
avs_cra_writedata[20] => avs_cra_writedata[20].IN1
avs_cra_writedata[21] => avs_cra_writedata[21].IN1
avs_cra_writedata[22] => avs_cra_writedata[22].IN1
avs_cra_writedata[23] => avs_cra_writedata[23].IN1
avs_cra_writedata[24] => avs_cra_writedata[24].IN1
avs_cra_writedata[25] => avs_cra_writedata[25].IN1
avs_cra_writedata[26] => avs_cra_writedata[26].IN1
avs_cra_writedata[27] => avs_cra_writedata[27].IN1
avs_cra_writedata[28] => avs_cra_writedata[28].IN1
avs_cra_writedata[29] => avs_cra_writedata[29].IN1
avs_cra_writedata[30] => avs_cra_writedata[30].IN1
avs_cra_writedata[31] => avs_cra_writedata[31].IN1
avs_cra_writedata[32] => avs_cra_writedata[32].IN1
avs_cra_writedata[33] => avs_cra_writedata[33].IN1
avs_cra_writedata[34] => avs_cra_writedata[34].IN1
avs_cra_writedata[35] => avs_cra_writedata[35].IN1
avs_cra_writedata[36] => avs_cra_writedata[36].IN1
avs_cra_writedata[37] => avs_cra_writedata[37].IN1
avs_cra_writedata[38] => avs_cra_writedata[38].IN1
avs_cra_writedata[39] => avs_cra_writedata[39].IN1
avs_cra_writedata[40] => avs_cra_writedata[40].IN1
avs_cra_writedata[41] => avs_cra_writedata[41].IN1
avs_cra_writedata[42] => avs_cra_writedata[42].IN1
avs_cra_writedata[43] => avs_cra_writedata[43].IN1
avs_cra_writedata[44] => avs_cra_writedata[44].IN1
avs_cra_writedata[45] => avs_cra_writedata[45].IN1
avs_cra_writedata[46] => avs_cra_writedata[46].IN1
avs_cra_writedata[47] => avs_cra_writedata[47].IN1
avs_cra_writedata[48] => avs_cra_writedata[48].IN1
avs_cra_writedata[49] => avs_cra_writedata[49].IN1
avs_cra_writedata[50] => avs_cra_writedata[50].IN1
avs_cra_writedata[51] => avs_cra_writedata[51].IN1
avs_cra_writedata[52] => avs_cra_writedata[52].IN1
avs_cra_writedata[53] => avs_cra_writedata[53].IN1
avs_cra_writedata[54] => avs_cra_writedata[54].IN1
avs_cra_writedata[55] => avs_cra_writedata[55].IN1
avs_cra_writedata[56] => avs_cra_writedata[56].IN1
avs_cra_writedata[57] => avs_cra_writedata[57].IN1
avs_cra_writedata[58] => avs_cra_writedata[58].IN1
avs_cra_writedata[59] => avs_cra_writedata[59].IN1
avs_cra_writedata[60] => avs_cra_writedata[60].IN1
avs_cra_writedata[61] => avs_cra_writedata[61].IN1
avs_cra_writedata[62] => avs_cra_writedata[62].IN1
avs_cra_writedata[63] => avs_cra_writedata[63].IN1
avs_cra_address[0] => avs_cra_address[0].IN1
avs_cra_address[1] => avs_cra_address[1].IN1
avs_cra_address[2] => avs_cra_address[2].IN1
avs_cra_byteenable[0] => avs_cra_byteenable[0].IN1
avs_cra_byteenable[1] => avs_cra_byteenable[1].IN1
avs_cra_byteenable[2] => avs_cra_byteenable[2].IN1
avs_cra_byteenable[3] => avs_cra_byteenable[3].IN1
avs_cra_byteenable[4] => avs_cra_byteenable[4].IN1
avs_cra_byteenable[5] => avs_cra_byteenable[5].IN1
avs_cra_byteenable[6] => avs_cra_byteenable[6].IN1
avs_cra_byteenable[7] => avs_cra_byteenable[7].IN1
clock => clock.IN1
done_irq <= mymult_internal:mymult_internal_inst.done_irq
resetn => resetn.IN1


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst
clock => clock.IN1
resetn => resetn.IN1
done_irq <= mymult_function_wrapper:mymult_internal.done_irq
avs_cra_enable => avs_cra_enable.IN1
avs_cra_read => avs_cra_read.IN1
avs_cra_write => avs_cra_write.IN1
avs_cra_address[0] => avs_cra_address[0].IN1
avs_cra_address[1] => avs_cra_address[1].IN1
avs_cra_address[2] => avs_cra_address[2].IN1
avs_cra_writedata[0] => avs_cra_writedata[0].IN1
avs_cra_writedata[1] => avs_cra_writedata[1].IN1
avs_cra_writedata[2] => avs_cra_writedata[2].IN1
avs_cra_writedata[3] => avs_cra_writedata[3].IN1
avs_cra_writedata[4] => avs_cra_writedata[4].IN1
avs_cra_writedata[5] => avs_cra_writedata[5].IN1
avs_cra_writedata[6] => avs_cra_writedata[6].IN1
avs_cra_writedata[7] => avs_cra_writedata[7].IN1
avs_cra_writedata[8] => avs_cra_writedata[8].IN1
avs_cra_writedata[9] => avs_cra_writedata[9].IN1
avs_cra_writedata[10] => avs_cra_writedata[10].IN1
avs_cra_writedata[11] => avs_cra_writedata[11].IN1
avs_cra_writedata[12] => avs_cra_writedata[12].IN1
avs_cra_writedata[13] => avs_cra_writedata[13].IN1
avs_cra_writedata[14] => avs_cra_writedata[14].IN1
avs_cra_writedata[15] => avs_cra_writedata[15].IN1
avs_cra_writedata[16] => avs_cra_writedata[16].IN1
avs_cra_writedata[17] => avs_cra_writedata[17].IN1
avs_cra_writedata[18] => avs_cra_writedata[18].IN1
avs_cra_writedata[19] => avs_cra_writedata[19].IN1
avs_cra_writedata[20] => avs_cra_writedata[20].IN1
avs_cra_writedata[21] => avs_cra_writedata[21].IN1
avs_cra_writedata[22] => avs_cra_writedata[22].IN1
avs_cra_writedata[23] => avs_cra_writedata[23].IN1
avs_cra_writedata[24] => avs_cra_writedata[24].IN1
avs_cra_writedata[25] => avs_cra_writedata[25].IN1
avs_cra_writedata[26] => avs_cra_writedata[26].IN1
avs_cra_writedata[27] => avs_cra_writedata[27].IN1
avs_cra_writedata[28] => avs_cra_writedata[28].IN1
avs_cra_writedata[29] => avs_cra_writedata[29].IN1
avs_cra_writedata[30] => avs_cra_writedata[30].IN1
avs_cra_writedata[31] => avs_cra_writedata[31].IN1
avs_cra_writedata[32] => avs_cra_writedata[32].IN1
avs_cra_writedata[33] => avs_cra_writedata[33].IN1
avs_cra_writedata[34] => avs_cra_writedata[34].IN1
avs_cra_writedata[35] => avs_cra_writedata[35].IN1
avs_cra_writedata[36] => avs_cra_writedata[36].IN1
avs_cra_writedata[37] => avs_cra_writedata[37].IN1
avs_cra_writedata[38] => avs_cra_writedata[38].IN1
avs_cra_writedata[39] => avs_cra_writedata[39].IN1
avs_cra_writedata[40] => avs_cra_writedata[40].IN1
avs_cra_writedata[41] => avs_cra_writedata[41].IN1
avs_cra_writedata[42] => avs_cra_writedata[42].IN1
avs_cra_writedata[43] => avs_cra_writedata[43].IN1
avs_cra_writedata[44] => avs_cra_writedata[44].IN1
avs_cra_writedata[45] => avs_cra_writedata[45].IN1
avs_cra_writedata[46] => avs_cra_writedata[46].IN1
avs_cra_writedata[47] => avs_cra_writedata[47].IN1
avs_cra_writedata[48] => avs_cra_writedata[48].IN1
avs_cra_writedata[49] => avs_cra_writedata[49].IN1
avs_cra_writedata[50] => avs_cra_writedata[50].IN1
avs_cra_writedata[51] => avs_cra_writedata[51].IN1
avs_cra_writedata[52] => avs_cra_writedata[52].IN1
avs_cra_writedata[53] => avs_cra_writedata[53].IN1
avs_cra_writedata[54] => avs_cra_writedata[54].IN1
avs_cra_writedata[55] => avs_cra_writedata[55].IN1
avs_cra_writedata[56] => avs_cra_writedata[56].IN1
avs_cra_writedata[57] => avs_cra_writedata[57].IN1
avs_cra_writedata[58] => avs_cra_writedata[58].IN1
avs_cra_writedata[59] => avs_cra_writedata[59].IN1
avs_cra_writedata[60] => avs_cra_writedata[60].IN1
avs_cra_writedata[61] => avs_cra_writedata[61].IN1
avs_cra_writedata[62] => avs_cra_writedata[62].IN1
avs_cra_writedata[63] => avs_cra_writedata[63].IN1
avs_cra_byteenable[0] => avs_cra_byteenable[0].IN1
avs_cra_byteenable[1] => avs_cra_byteenable[1].IN1
avs_cra_byteenable[2] => avs_cra_byteenable[2].IN1
avs_cra_byteenable[3] => avs_cra_byteenable[3].IN1
avs_cra_byteenable[4] => avs_cra_byteenable[4].IN1
avs_cra_byteenable[5] => avs_cra_byteenable[5].IN1
avs_cra_byteenable[6] => avs_cra_byteenable[6].IN1
avs_cra_byteenable[7] => avs_cra_byteenable[7].IN1
avs_cra_readdata[0] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[1] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[2] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[3] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[4] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[5] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[6] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[7] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[8] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[9] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[10] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[11] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[12] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[13] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[14] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[15] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[16] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[17] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[18] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[19] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[20] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[21] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[22] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[23] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[24] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[25] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[26] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[27] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[28] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[29] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[30] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[31] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[32] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[33] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[34] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[35] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[36] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[37] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[38] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[39] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[40] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[41] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[42] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[43] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[44] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[45] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[46] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[47] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[48] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[49] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[50] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[51] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[52] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[53] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[54] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[55] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[56] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[57] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[58] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[59] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[60] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[61] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[62] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdata[63] <= mymult_function_wrapper:mymult_internal.avs_cra_readdata
avs_cra_readdatavalid <= mymult_function_wrapper:mymult_internal.avs_cra_readdatavalid


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal
avs_cra_address[0] => Mux0.IN7
avs_cra_address[0] => Mux1.IN7
avs_cra_address[0] => Mux2.IN7
avs_cra_address[0] => Mux3.IN7
avs_cra_address[0] => Mux4.IN7
avs_cra_address[0] => Mux5.IN7
avs_cra_address[0] => Mux6.IN7
avs_cra_address[0] => Mux7.IN7
avs_cra_address[0] => Mux8.IN7
avs_cra_address[0] => Mux9.IN7
avs_cra_address[0] => Mux10.IN7
avs_cra_address[0] => Mux11.IN7
avs_cra_address[0] => Mux12.IN7
avs_cra_address[0] => Mux13.IN7
avs_cra_address[0] => Mux14.IN7
avs_cra_address[0] => Mux15.IN7
avs_cra_address[0] => Mux16.IN7
avs_cra_address[0] => Mux17.IN7
avs_cra_address[0] => Mux18.IN7
avs_cra_address[0] => Mux19.IN7
avs_cra_address[0] => Mux20.IN7
avs_cra_address[0] => Mux21.IN7
avs_cra_address[0] => Mux22.IN7
avs_cra_address[0] => Mux23.IN7
avs_cra_address[0] => Mux24.IN7
avs_cra_address[0] => Mux25.IN7
avs_cra_address[0] => Mux26.IN7
avs_cra_address[0] => Mux27.IN7
avs_cra_address[0] => Mux28.IN7
avs_cra_address[0] => Mux29.IN7
avs_cra_address[0] => Mux30.IN7
avs_cra_address[0] => Mux31.IN7
avs_cra_address[0] => Mux32.IN6
avs_cra_address[0] => Mux33.IN6
avs_cra_address[0] => Mux34.IN6
avs_cra_address[0] => Mux35.IN6
avs_cra_address[0] => Mux36.IN6
avs_cra_address[0] => Mux37.IN6
avs_cra_address[0] => Mux38.IN6
avs_cra_address[0] => Mux39.IN6
avs_cra_address[0] => Mux40.IN6
avs_cra_address[0] => Mux41.IN6
avs_cra_address[0] => Mux42.IN6
avs_cra_address[0] => Mux43.IN6
avs_cra_address[0] => Mux44.IN6
avs_cra_address[0] => Mux45.IN6
avs_cra_address[0] => Mux46.IN6
avs_cra_address[0] => Mux47.IN6
avs_cra_address[0] => Mux48.IN6
avs_cra_address[0] => Mux49.IN6
avs_cra_address[0] => Mux50.IN6
avs_cra_address[0] => Mux51.IN6
avs_cra_address[0] => Mux52.IN6
avs_cra_address[0] => Mux53.IN6
avs_cra_address[0] => Mux54.IN6
avs_cra_address[0] => Mux55.IN6
avs_cra_address[0] => Mux56.IN6
avs_cra_address[0] => Mux57.IN6
avs_cra_address[0] => Mux58.IN6
avs_cra_address[0] => Mux59.IN6
avs_cra_address[0] => Mux60.IN6
avs_cra_address[0] => Mux61.IN6
avs_cra_address[0] => Mux62.IN5
avs_cra_address[0] => Mux63.IN3
avs_cra_address[0] => Equal0.IN2
avs_cra_address[0] => Equal1.IN1
avs_cra_address[0] => Equal2.IN0
avs_cra_address[0] => Equal3.IN1
avs_cra_address[0] => Equal4.IN2
avs_cra_address[1] => Mux0.IN6
avs_cra_address[1] => Mux1.IN6
avs_cra_address[1] => Mux2.IN6
avs_cra_address[1] => Mux3.IN6
avs_cra_address[1] => Mux4.IN6
avs_cra_address[1] => Mux5.IN6
avs_cra_address[1] => Mux6.IN6
avs_cra_address[1] => Mux7.IN6
avs_cra_address[1] => Mux8.IN6
avs_cra_address[1] => Mux9.IN6
avs_cra_address[1] => Mux10.IN6
avs_cra_address[1] => Mux11.IN6
avs_cra_address[1] => Mux12.IN6
avs_cra_address[1] => Mux13.IN6
avs_cra_address[1] => Mux14.IN6
avs_cra_address[1] => Mux15.IN6
avs_cra_address[1] => Mux16.IN6
avs_cra_address[1] => Mux17.IN6
avs_cra_address[1] => Mux18.IN6
avs_cra_address[1] => Mux19.IN6
avs_cra_address[1] => Mux20.IN6
avs_cra_address[1] => Mux21.IN6
avs_cra_address[1] => Mux22.IN6
avs_cra_address[1] => Mux23.IN6
avs_cra_address[1] => Mux24.IN6
avs_cra_address[1] => Mux25.IN6
avs_cra_address[1] => Mux26.IN6
avs_cra_address[1] => Mux27.IN6
avs_cra_address[1] => Mux28.IN6
avs_cra_address[1] => Mux29.IN6
avs_cra_address[1] => Mux30.IN6
avs_cra_address[1] => Mux31.IN6
avs_cra_address[1] => Mux32.IN5
avs_cra_address[1] => Mux33.IN5
avs_cra_address[1] => Mux34.IN5
avs_cra_address[1] => Mux35.IN5
avs_cra_address[1] => Mux36.IN5
avs_cra_address[1] => Mux37.IN5
avs_cra_address[1] => Mux38.IN5
avs_cra_address[1] => Mux39.IN5
avs_cra_address[1] => Mux40.IN5
avs_cra_address[1] => Mux41.IN5
avs_cra_address[1] => Mux42.IN5
avs_cra_address[1] => Mux43.IN5
avs_cra_address[1] => Mux44.IN5
avs_cra_address[1] => Mux45.IN5
avs_cra_address[1] => Mux46.IN5
avs_cra_address[1] => Mux47.IN5
avs_cra_address[1] => Mux48.IN5
avs_cra_address[1] => Mux49.IN5
avs_cra_address[1] => Mux50.IN5
avs_cra_address[1] => Mux51.IN5
avs_cra_address[1] => Mux52.IN5
avs_cra_address[1] => Mux53.IN5
avs_cra_address[1] => Mux54.IN5
avs_cra_address[1] => Mux55.IN5
avs_cra_address[1] => Mux56.IN5
avs_cra_address[1] => Mux57.IN5
avs_cra_address[1] => Mux58.IN5
avs_cra_address[1] => Mux59.IN5
avs_cra_address[1] => Mux60.IN5
avs_cra_address[1] => Mux61.IN5
avs_cra_address[1] => Mux62.IN4
avs_cra_address[1] => Mux63.IN2
avs_cra_address[1] => Equal0.IN1
avs_cra_address[1] => Equal1.IN2
avs_cra_address[1] => Equal2.IN2
avs_cra_address[1] => Equal3.IN0
avs_cra_address[1] => Equal4.IN0
avs_cra_address[2] => Mux0.IN5
avs_cra_address[2] => Mux1.IN5
avs_cra_address[2] => Mux2.IN5
avs_cra_address[2] => Mux3.IN5
avs_cra_address[2] => Mux4.IN5
avs_cra_address[2] => Mux5.IN5
avs_cra_address[2] => Mux6.IN5
avs_cra_address[2] => Mux7.IN5
avs_cra_address[2] => Mux8.IN5
avs_cra_address[2] => Mux9.IN5
avs_cra_address[2] => Mux10.IN5
avs_cra_address[2] => Mux11.IN5
avs_cra_address[2] => Mux12.IN5
avs_cra_address[2] => Mux13.IN5
avs_cra_address[2] => Mux14.IN5
avs_cra_address[2] => Mux15.IN5
avs_cra_address[2] => Mux16.IN5
avs_cra_address[2] => Mux17.IN5
avs_cra_address[2] => Mux18.IN5
avs_cra_address[2] => Mux19.IN5
avs_cra_address[2] => Mux20.IN5
avs_cra_address[2] => Mux21.IN5
avs_cra_address[2] => Mux22.IN5
avs_cra_address[2] => Mux23.IN5
avs_cra_address[2] => Mux24.IN5
avs_cra_address[2] => Mux25.IN5
avs_cra_address[2] => Mux26.IN5
avs_cra_address[2] => Mux27.IN5
avs_cra_address[2] => Mux28.IN5
avs_cra_address[2] => Mux29.IN5
avs_cra_address[2] => Mux30.IN5
avs_cra_address[2] => Mux31.IN5
avs_cra_address[2] => Mux32.IN4
avs_cra_address[2] => Mux33.IN4
avs_cra_address[2] => Mux34.IN4
avs_cra_address[2] => Mux35.IN4
avs_cra_address[2] => Mux36.IN4
avs_cra_address[2] => Mux37.IN4
avs_cra_address[2] => Mux38.IN4
avs_cra_address[2] => Mux39.IN4
avs_cra_address[2] => Mux40.IN4
avs_cra_address[2] => Mux41.IN4
avs_cra_address[2] => Mux42.IN4
avs_cra_address[2] => Mux43.IN4
avs_cra_address[2] => Mux44.IN4
avs_cra_address[2] => Mux45.IN4
avs_cra_address[2] => Mux46.IN4
avs_cra_address[2] => Mux47.IN4
avs_cra_address[2] => Mux48.IN4
avs_cra_address[2] => Mux49.IN4
avs_cra_address[2] => Mux50.IN4
avs_cra_address[2] => Mux51.IN4
avs_cra_address[2] => Mux52.IN4
avs_cra_address[2] => Mux53.IN4
avs_cra_address[2] => Mux54.IN4
avs_cra_address[2] => Mux55.IN4
avs_cra_address[2] => Mux56.IN4
avs_cra_address[2] => Mux57.IN4
avs_cra_address[2] => Mux58.IN4
avs_cra_address[2] => Mux59.IN4
avs_cra_address[2] => Mux60.IN4
avs_cra_address[2] => Mux61.IN4
avs_cra_address[2] => Mux62.IN3
avs_cra_address[2] => Mux63.IN1
avs_cra_address[2] => Equal0.IN0
avs_cra_address[2] => Equal1.IN0
avs_cra_address[2] => Equal2.IN1
avs_cra_address[2] => Equal3.IN2
avs_cra_address[2] => Equal4.IN1
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[7].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[6].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[5].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[4].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[3].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[2].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[1].IN0
avs_cra_byteenable[0] => dupName_0_data_and_enable_x_q[0].IN0
avs_cra_byteenable[0] => data_and_enable_q[0].IN0
avs_cra_byteenable[0] => dupName_1_reg_and_not_enable_x_q[7].IN0
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[7].IN0
avs_cra_byteenable[0] => dupName_1_reg_and_not_enable_x_q[6].IN0
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[6].IN0
avs_cra_byteenable[0] => dupName_1_reg_and_not_enable_x_q[5].IN0
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[5].IN0
avs_cra_byteenable[0] => dupName_1_reg_and_not_enable_x_q[4].IN0
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[4].IN0
avs_cra_byteenable[0] => dupName_1_reg_and_not_enable_x_q[3].IN0
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[3].IN0
avs_cra_byteenable[0] => dupName_1_reg_and_not_enable_x_q[2].IN0
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[2].IN0
avs_cra_byteenable[0] => dupName_1_reg_and_not_enable_x_q[1].IN0
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[1].IN0
avs_cra_byteenable[0] => dupName_1_reg_and_not_enable_x_q[0].IN0
avs_cra_byteenable[0] => dupName_0_reg_and_not_enable_x_q[0].IN0
avs_cra_byteenable[0] => reg_and_not_enable_q[0].IN1
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[15].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[14].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[13].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[12].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[11].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[10].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[9].IN0
avs_cra_byteenable[1] => dupName_0_data_and_enable_x_q[8].IN0
avs_cra_byteenable[1] => dupName_1_reg_and_not_enable_x_q[15].IN0
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[15].IN0
avs_cra_byteenable[1] => dupName_1_reg_and_not_enable_x_q[14].IN0
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[14].IN0
avs_cra_byteenable[1] => dupName_1_reg_and_not_enable_x_q[13].IN0
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[13].IN0
avs_cra_byteenable[1] => dupName_1_reg_and_not_enable_x_q[12].IN0
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[12].IN0
avs_cra_byteenable[1] => dupName_1_reg_and_not_enable_x_q[11].IN0
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[11].IN0
avs_cra_byteenable[1] => dupName_1_reg_and_not_enable_x_q[10].IN0
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[10].IN0
avs_cra_byteenable[1] => dupName_1_reg_and_not_enable_x_q[9].IN0
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[9].IN0
avs_cra_byteenable[1] => dupName_1_reg_and_not_enable_x_q[8].IN0
avs_cra_byteenable[1] => dupName_0_reg_and_not_enable_x_q[8].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[23].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[22].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[21].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[20].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[19].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[18].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[17].IN0
avs_cra_byteenable[2] => dupName_0_data_and_enable_x_q[16].IN0
avs_cra_byteenable[2] => dupName_1_reg_and_not_enable_x_q[23].IN0
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[23].IN0
avs_cra_byteenable[2] => dupName_1_reg_and_not_enable_x_q[22].IN0
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[22].IN0
avs_cra_byteenable[2] => dupName_1_reg_and_not_enable_x_q[21].IN0
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[21].IN0
avs_cra_byteenable[2] => dupName_1_reg_and_not_enable_x_q[20].IN0
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[20].IN0
avs_cra_byteenable[2] => dupName_1_reg_and_not_enable_x_q[19].IN0
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[19].IN0
avs_cra_byteenable[2] => dupName_1_reg_and_not_enable_x_q[18].IN0
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[18].IN0
avs_cra_byteenable[2] => dupName_1_reg_and_not_enable_x_q[17].IN0
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[17].IN0
avs_cra_byteenable[2] => dupName_1_reg_and_not_enable_x_q[16].IN0
avs_cra_byteenable[2] => dupName_0_reg_and_not_enable_x_q[16].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[31].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[30].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[29].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[28].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[27].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[26].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[25].IN0
avs_cra_byteenable[3] => dupName_0_data_and_enable_x_q[24].IN0
avs_cra_byteenable[3] => dupName_1_reg_and_not_enable_x_q[31].IN0
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[31].IN0
avs_cra_byteenable[3] => dupName_1_reg_and_not_enable_x_q[30].IN0
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[30].IN0
avs_cra_byteenable[3] => dupName_1_reg_and_not_enable_x_q[29].IN0
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[29].IN0
avs_cra_byteenable[3] => dupName_1_reg_and_not_enable_x_q[28].IN0
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[28].IN0
avs_cra_byteenable[3] => dupName_1_reg_and_not_enable_x_q[27].IN0
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[27].IN0
avs_cra_byteenable[3] => dupName_1_reg_and_not_enable_x_q[26].IN0
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[26].IN0
avs_cra_byteenable[3] => dupName_1_reg_and_not_enable_x_q[25].IN0
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[25].IN0
avs_cra_byteenable[3] => dupName_1_reg_and_not_enable_x_q[24].IN0
avs_cra_byteenable[3] => dupName_0_reg_and_not_enable_x_q[24].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[39].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[38].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[37].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[36].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[35].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[34].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[33].IN0
avs_cra_byteenable[4] => dupName_0_data_and_enable_x_q[32].IN0
avs_cra_byteenable[4] => dupName_1_reg_and_not_enable_x_q[39].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[39].IN1
avs_cra_byteenable[4] => dupName_1_reg_and_not_enable_x_q[38].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[38].IN1
avs_cra_byteenable[4] => dupName_1_reg_and_not_enable_x_q[37].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[37].IN1
avs_cra_byteenable[4] => dupName_1_reg_and_not_enable_x_q[36].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[36].IN1
avs_cra_byteenable[4] => dupName_1_reg_and_not_enable_x_q[35].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[35].IN1
avs_cra_byteenable[4] => dupName_1_reg_and_not_enable_x_q[34].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[34].IN1
avs_cra_byteenable[4] => dupName_1_reg_and_not_enable_x_q[33].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[33].IN1
avs_cra_byteenable[4] => dupName_1_reg_and_not_enable_x_q[32].IN1
avs_cra_byteenable[4] => dupName_0_reg_and_not_enable_x_q[32].IN1
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[47].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[46].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[45].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[44].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[43].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[42].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[41].IN0
avs_cra_byteenable[5] => dupName_0_data_and_enable_x_q[40].IN0
avs_cra_byteenable[5] => dupName_1_reg_and_not_enable_x_q[47].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[47].IN1
avs_cra_byteenable[5] => dupName_1_reg_and_not_enable_x_q[46].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[46].IN1
avs_cra_byteenable[5] => dupName_1_reg_and_not_enable_x_q[45].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[45].IN1
avs_cra_byteenable[5] => dupName_1_reg_and_not_enable_x_q[44].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[44].IN1
avs_cra_byteenable[5] => dupName_1_reg_and_not_enable_x_q[43].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[43].IN1
avs_cra_byteenable[5] => dupName_1_reg_and_not_enable_x_q[42].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[42].IN1
avs_cra_byteenable[5] => dupName_1_reg_and_not_enable_x_q[41].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[41].IN1
avs_cra_byteenable[5] => dupName_1_reg_and_not_enable_x_q[40].IN1
avs_cra_byteenable[5] => dupName_0_reg_and_not_enable_x_q[40].IN1
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[55].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[54].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[53].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[52].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[51].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[50].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[49].IN0
avs_cra_byteenable[6] => dupName_0_data_and_enable_x_q[48].IN0
avs_cra_byteenable[6] => dupName_1_reg_and_not_enable_x_q[55].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[55].IN1
avs_cra_byteenable[6] => dupName_1_reg_and_not_enable_x_q[54].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[54].IN1
avs_cra_byteenable[6] => dupName_1_reg_and_not_enable_x_q[53].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[53].IN1
avs_cra_byteenable[6] => dupName_1_reg_and_not_enable_x_q[52].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[52].IN1
avs_cra_byteenable[6] => dupName_1_reg_and_not_enable_x_q[51].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[51].IN1
avs_cra_byteenable[6] => dupName_1_reg_and_not_enable_x_q[50].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[50].IN1
avs_cra_byteenable[6] => dupName_1_reg_and_not_enable_x_q[49].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[49].IN1
avs_cra_byteenable[6] => dupName_1_reg_and_not_enable_x_q[48].IN1
avs_cra_byteenable[6] => dupName_0_reg_and_not_enable_x_q[48].IN1
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[63].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[62].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[61].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[60].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[59].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[58].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[57].IN0
avs_cra_byteenable[7] => dupName_0_data_and_enable_x_q[56].IN0
avs_cra_byteenable[7] => dupName_1_reg_and_not_enable_x_q[63].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[63].IN1
avs_cra_byteenable[7] => dupName_1_reg_and_not_enable_x_q[62].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[62].IN1
avs_cra_byteenable[7] => dupName_1_reg_and_not_enable_x_q[61].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[61].IN1
avs_cra_byteenable[7] => dupName_1_reg_and_not_enable_x_q[60].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[60].IN1
avs_cra_byteenable[7] => dupName_1_reg_and_not_enable_x_q[59].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[59].IN1
avs_cra_byteenable[7] => dupName_1_reg_and_not_enable_x_q[58].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[58].IN1
avs_cra_byteenable[7] => dupName_1_reg_and_not_enable_x_q[57].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[57].IN1
avs_cra_byteenable[7] => dupName_1_reg_and_not_enable_x_q[56].IN1
avs_cra_byteenable[7] => dupName_0_reg_and_not_enable_x_q[56].IN1
avs_cra_enable[0] => ~NO_FANOUT~
avs_cra_read[0] => ~NO_FANOUT~
avs_cra_write[0] => dupName_1_write_reg_x_q[0].IN1
avs_cra_write[0] => dupName_0_write_reg_x_q[0].IN1
avs_cra_write[0] => write_start_reg_q[0].IN1
avs_cra_write[0] => write_done_q[0].IN1
avs_cra_write[0] => write_reg_q[0].IN1
avs_cra_writedata[0] => data_and_enable_q[0].IN1
avs_cra_writedata[0] => dupName_0_data_and_enable_x_q[0].IN1
avs_cra_writedata[1] => dupName_0_data_and_enable_x_q[1].IN1
avs_cra_writedata[2] => dupName_0_data_and_enable_x_q[2].IN1
avs_cra_writedata[3] => dupName_0_data_and_enable_x_q[3].IN1
avs_cra_writedata[4] => dupName_0_data_and_enable_x_q[4].IN1
avs_cra_writedata[5] => dupName_0_data_and_enable_x_q[5].IN1
avs_cra_writedata[6] => dupName_0_data_and_enable_x_q[6].IN1
avs_cra_writedata[7] => dupName_0_data_and_enable_x_q[7].IN1
avs_cra_writedata[8] => dupName_0_data_and_enable_x_q[8].IN1
avs_cra_writedata[9] => dupName_0_data_and_enable_x_q[9].IN1
avs_cra_writedata[10] => dupName_0_data_and_enable_x_q[10].IN1
avs_cra_writedata[11] => dupName_0_data_and_enable_x_q[11].IN1
avs_cra_writedata[12] => dupName_0_data_and_enable_x_q[12].IN1
avs_cra_writedata[13] => dupName_0_data_and_enable_x_q[13].IN1
avs_cra_writedata[14] => dupName_0_data_and_enable_x_q[14].IN1
avs_cra_writedata[15] => dupName_0_data_and_enable_x_q[15].IN1
avs_cra_writedata[16] => dupName_0_data_and_enable_x_q[16].IN1
avs_cra_writedata[17] => dupName_0_data_and_enable_x_q[17].IN1
avs_cra_writedata[18] => dupName_0_data_and_enable_x_q[18].IN1
avs_cra_writedata[19] => dupName_0_data_and_enable_x_q[19].IN1
avs_cra_writedata[20] => dupName_0_data_and_enable_x_q[20].IN1
avs_cra_writedata[21] => dupName_0_data_and_enable_x_q[21].IN1
avs_cra_writedata[22] => dupName_0_data_and_enable_x_q[22].IN1
avs_cra_writedata[23] => dupName_0_data_and_enable_x_q[23].IN1
avs_cra_writedata[24] => dupName_0_data_and_enable_x_q[24].IN1
avs_cra_writedata[25] => dupName_0_data_and_enable_x_q[25].IN1
avs_cra_writedata[26] => dupName_0_data_and_enable_x_q[26].IN1
avs_cra_writedata[27] => dupName_0_data_and_enable_x_q[27].IN1
avs_cra_writedata[28] => dupName_0_data_and_enable_x_q[28].IN1
avs_cra_writedata[29] => dupName_0_data_and_enable_x_q[29].IN1
avs_cra_writedata[30] => dupName_0_data_and_enable_x_q[30].IN1
avs_cra_writedata[31] => dupName_0_data_and_enable_x_q[31].IN1
avs_cra_writedata[32] => dupName_0_data_and_enable_x_q[32].IN1
avs_cra_writedata[33] => dupName_0_data_and_enable_x_q[33].IN1
avs_cra_writedata[34] => dupName_0_data_and_enable_x_q[34].IN1
avs_cra_writedata[35] => dupName_0_data_and_enable_x_q[35].IN1
avs_cra_writedata[36] => dupName_0_data_and_enable_x_q[36].IN1
avs_cra_writedata[37] => dupName_0_data_and_enable_x_q[37].IN1
avs_cra_writedata[38] => dupName_0_data_and_enable_x_q[38].IN1
avs_cra_writedata[39] => dupName_0_data_and_enable_x_q[39].IN1
avs_cra_writedata[40] => dupName_0_data_and_enable_x_q[40].IN1
avs_cra_writedata[41] => dupName_0_data_and_enable_x_q[41].IN1
avs_cra_writedata[42] => dupName_0_data_and_enable_x_q[42].IN1
avs_cra_writedata[43] => dupName_0_data_and_enable_x_q[43].IN1
avs_cra_writedata[44] => dupName_0_data_and_enable_x_q[44].IN1
avs_cra_writedata[45] => dupName_0_data_and_enable_x_q[45].IN1
avs_cra_writedata[46] => dupName_0_data_and_enable_x_q[46].IN1
avs_cra_writedata[47] => dupName_0_data_and_enable_x_q[47].IN1
avs_cra_writedata[48] => dupName_0_data_and_enable_x_q[48].IN1
avs_cra_writedata[49] => dupName_0_data_and_enable_x_q[49].IN1
avs_cra_writedata[50] => dupName_0_data_and_enable_x_q[50].IN1
avs_cra_writedata[51] => dupName_0_data_and_enable_x_q[51].IN1
avs_cra_writedata[52] => dupName_0_data_and_enable_x_q[52].IN1
avs_cra_writedata[53] => dupName_0_data_and_enable_x_q[53].IN1
avs_cra_writedata[54] => dupName_0_data_and_enable_x_q[54].IN1
avs_cra_writedata[55] => dupName_0_data_and_enable_x_q[55].IN1
avs_cra_writedata[56] => dupName_0_data_and_enable_x_q[56].IN1
avs_cra_writedata[57] => dupName_0_data_and_enable_x_q[57].IN1
avs_cra_writedata[58] => dupName_0_data_and_enable_x_q[58].IN1
avs_cra_writedata[59] => dupName_0_data_and_enable_x_q[59].IN1
avs_cra_writedata[60] => dupName_0_data_and_enable_x_q[60].IN1
avs_cra_writedata[61] => dupName_0_data_and_enable_x_q[61].IN1
avs_cra_writedata[62] => dupName_0_data_and_enable_x_q[62].IN1
avs_cra_writedata[63] => dupName_0_data_and_enable_x_q[63].IN1
avst_iord_bl_call_mymult_data[0] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[1] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[2] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[3] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[4] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[5] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[6] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[7] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[8] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[9] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[10] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[11] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[12] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[13] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[14] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[15] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[16] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[17] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[18] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[19] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[20] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[21] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[22] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[23] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[24] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[25] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[26] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[27] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[28] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[29] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[30] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[31] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[32] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[33] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[34] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[35] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[36] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[37] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[38] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[39] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[40] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[41] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[42] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[43] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[44] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[45] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[46] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[47] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[48] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[49] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[50] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[51] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[52] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[53] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[54] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[55] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[56] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[57] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[58] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[59] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[60] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[61] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[62] => ~NO_FANOUT~
avst_iord_bl_call_mymult_data[63] => ~NO_FANOUT~
avst_iord_bl_call_mymult_valid[0] => ~NO_FANOUT~
avst_iowr_nb_return_mymult_almostfull[0] => ~NO_FANOUT~
stall_in[0] => ~NO_FANOUT~
start[0] => ~NO_FANOUT~
valid_in[0] => ~NO_FANOUT~
avs_cra_readdata[0] <= avs_cra_readdata_r_NO_SHIFT_REG_q[0].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[1] <= avs_cra_readdata_r_NO_SHIFT_REG_q[1].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[2] <= avs_cra_readdata_r_NO_SHIFT_REG_q[2].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[3] <= avs_cra_readdata_r_NO_SHIFT_REG_q[3].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[4] <= avs_cra_readdata_r_NO_SHIFT_REG_q[4].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[5] <= avs_cra_readdata_r_NO_SHIFT_REG_q[5].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[6] <= avs_cra_readdata_r_NO_SHIFT_REG_q[6].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[7] <= avs_cra_readdata_r_NO_SHIFT_REG_q[7].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[8] <= avs_cra_readdata_r_NO_SHIFT_REG_q[8].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[9] <= avs_cra_readdata_r_NO_SHIFT_REG_q[9].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[10] <= avs_cra_readdata_r_NO_SHIFT_REG_q[10].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[11] <= avs_cra_readdata_r_NO_SHIFT_REG_q[11].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[12] <= avs_cra_readdata_r_NO_SHIFT_REG_q[12].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[13] <= avs_cra_readdata_r_NO_SHIFT_REG_q[13].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[14] <= avs_cra_readdata_r_NO_SHIFT_REG_q[14].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[15] <= avs_cra_readdata_r_NO_SHIFT_REG_q[15].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[16] <= avs_cra_readdata_r_NO_SHIFT_REG_q[16].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[17] <= avs_cra_readdata_r_NO_SHIFT_REG_q[17].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[18] <= avs_cra_readdata_r_NO_SHIFT_REG_q[18].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[19] <= avs_cra_readdata_r_NO_SHIFT_REG_q[19].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[20] <= avs_cra_readdata_r_NO_SHIFT_REG_q[20].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[21] <= avs_cra_readdata_r_NO_SHIFT_REG_q[21].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[22] <= avs_cra_readdata_r_NO_SHIFT_REG_q[22].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[23] <= avs_cra_readdata_r_NO_SHIFT_REG_q[23].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[24] <= avs_cra_readdata_r_NO_SHIFT_REG_q[24].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[25] <= avs_cra_readdata_r_NO_SHIFT_REG_q[25].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[26] <= avs_cra_readdata_r_NO_SHIFT_REG_q[26].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[27] <= avs_cra_readdata_r_NO_SHIFT_REG_q[27].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[28] <= avs_cra_readdata_r_NO_SHIFT_REG_q[28].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[29] <= avs_cra_readdata_r_NO_SHIFT_REG_q[29].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[30] <= avs_cra_readdata_r_NO_SHIFT_REG_q[30].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[31] <= avs_cra_readdata_r_NO_SHIFT_REG_q[31].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[32] <= avs_cra_readdata_r_NO_SHIFT_REG_q[32].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[33] <= avs_cra_readdata_r_NO_SHIFT_REG_q[33].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[34] <= avs_cra_readdata_r_NO_SHIFT_REG_q[34].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[35] <= avs_cra_readdata_r_NO_SHIFT_REG_q[35].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[36] <= avs_cra_readdata_r_NO_SHIFT_REG_q[36].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[37] <= avs_cra_readdata_r_NO_SHIFT_REG_q[37].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[38] <= avs_cra_readdata_r_NO_SHIFT_REG_q[38].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[39] <= avs_cra_readdata_r_NO_SHIFT_REG_q[39].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[40] <= avs_cra_readdata_r_NO_SHIFT_REG_q[40].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[41] <= avs_cra_readdata_r_NO_SHIFT_REG_q[41].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[42] <= avs_cra_readdata_r_NO_SHIFT_REG_q[42].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[43] <= avs_cra_readdata_r_NO_SHIFT_REG_q[43].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[44] <= avs_cra_readdata_r_NO_SHIFT_REG_q[44].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[45] <= avs_cra_readdata_r_NO_SHIFT_REG_q[45].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[46] <= avs_cra_readdata_r_NO_SHIFT_REG_q[46].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[47] <= avs_cra_readdata_r_NO_SHIFT_REG_q[47].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[48] <= avs_cra_readdata_r_NO_SHIFT_REG_q[48].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[49] <= avs_cra_readdata_r_NO_SHIFT_REG_q[49].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[50] <= avs_cra_readdata_r_NO_SHIFT_REG_q[50].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[51] <= avs_cra_readdata_r_NO_SHIFT_REG_q[51].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[52] <= avs_cra_readdata_r_NO_SHIFT_REG_q[52].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[53] <= avs_cra_readdata_r_NO_SHIFT_REG_q[53].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[54] <= avs_cra_readdata_r_NO_SHIFT_REG_q[54].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[55] <= avs_cra_readdata_r_NO_SHIFT_REG_q[55].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[56] <= avs_cra_readdata_r_NO_SHIFT_REG_q[56].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[57] <= avs_cra_readdata_r_NO_SHIFT_REG_q[57].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[58] <= avs_cra_readdata_r_NO_SHIFT_REG_q[58].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[59] <= avs_cra_readdata_r_NO_SHIFT_REG_q[59].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[60] <= avs_cra_readdata_r_NO_SHIFT_REG_q[60].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[61] <= avs_cra_readdata_r_NO_SHIFT_REG_q[61].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[62] <= avs_cra_readdata_r_NO_SHIFT_REG_q[62].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdata[63] <= avs_cra_readdata_r_NO_SHIFT_REG_q[63].DB_MAX_OUTPUT_PORT_TYPE
avs_cra_readdatavalid[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
avst_iord_bl_call_mymult_almost_full[0] <= mymult_function:themymult_function.out_iord_bl_call_mymult_o_fifoalmost_full
avst_iord_bl_call_mymult_ready[0] <= mymult_function:themymult_function.out_iord_bl_call_mymult_o_fifoready
avst_iowr_nb_return_mymult_data[0] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[1] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[2] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[3] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[4] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[5] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[6] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[7] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[8] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[9] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[10] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[11] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[12] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[13] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[14] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[15] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[16] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[17] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[18] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[19] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[20] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[21] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[22] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[23] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[24] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[25] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[26] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[27] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[28] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[29] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[30] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_data[31] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifodata
avst_iowr_nb_return_mymult_valid[0] <= mymult_function:themymult_function.out_iowr_nb_return_mymult_o_fifovalid
done_irq[0] <= interrupt_r_NO_SHIFT_REG_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function
in_arg_call[0] => ~NO_FANOUT~
in_arg_call[1] => ~NO_FANOUT~
in_arg_call[2] => ~NO_FANOUT~
in_arg_call[3] => ~NO_FANOUT~
in_arg_call[4] => ~NO_FANOUT~
in_arg_call[5] => ~NO_FANOUT~
in_arg_call[6] => ~NO_FANOUT~
in_arg_call[7] => ~NO_FANOUT~
in_arg_call[8] => ~NO_FANOUT~
in_arg_call[9] => ~NO_FANOUT~
in_arg_call[10] => ~NO_FANOUT~
in_arg_call[11] => ~NO_FANOUT~
in_arg_call[12] => ~NO_FANOUT~
in_arg_call[13] => ~NO_FANOUT~
in_arg_call[14] => ~NO_FANOUT~
in_arg_call[15] => ~NO_FANOUT~
in_arg_call[16] => ~NO_FANOUT~
in_arg_call[17] => ~NO_FANOUT~
in_arg_call[18] => ~NO_FANOUT~
in_arg_call[19] => ~NO_FANOUT~
in_arg_call[20] => ~NO_FANOUT~
in_arg_call[21] => ~NO_FANOUT~
in_arg_call[22] => ~NO_FANOUT~
in_arg_call[23] => ~NO_FANOUT~
in_arg_call[24] => ~NO_FANOUT~
in_arg_call[25] => ~NO_FANOUT~
in_arg_call[26] => ~NO_FANOUT~
in_arg_call[27] => ~NO_FANOUT~
in_arg_call[28] => ~NO_FANOUT~
in_arg_call[29] => ~NO_FANOUT~
in_arg_call[30] => ~NO_FANOUT~
in_arg_call[31] => ~NO_FANOUT~
in_arg_call[32] => ~NO_FANOUT~
in_arg_call[33] => ~NO_FANOUT~
in_arg_call[34] => ~NO_FANOUT~
in_arg_call[35] => ~NO_FANOUT~
in_arg_call[36] => ~NO_FANOUT~
in_arg_call[37] => ~NO_FANOUT~
in_arg_call[38] => ~NO_FANOUT~
in_arg_call[39] => ~NO_FANOUT~
in_arg_call[40] => ~NO_FANOUT~
in_arg_call[41] => ~NO_FANOUT~
in_arg_call[42] => ~NO_FANOUT~
in_arg_call[43] => ~NO_FANOUT~
in_arg_call[44] => ~NO_FANOUT~
in_arg_call[45] => ~NO_FANOUT~
in_arg_call[46] => ~NO_FANOUT~
in_arg_call[47] => ~NO_FANOUT~
in_arg_call[48] => ~NO_FANOUT~
in_arg_call[49] => ~NO_FANOUT~
in_arg_call[50] => ~NO_FANOUT~
in_arg_call[51] => ~NO_FANOUT~
in_arg_call[52] => ~NO_FANOUT~
in_arg_call[53] => ~NO_FANOUT~
in_arg_call[54] => ~NO_FANOUT~
in_arg_call[55] => ~NO_FANOUT~
in_arg_call[56] => ~NO_FANOUT~
in_arg_call[57] => ~NO_FANOUT~
in_arg_call[58] => ~NO_FANOUT~
in_arg_call[59] => ~NO_FANOUT~
in_arg_call[60] => ~NO_FANOUT~
in_arg_call[61] => ~NO_FANOUT~
in_arg_call[62] => ~NO_FANOUT~
in_arg_call[63] => ~NO_FANOUT~
in_arg_return[0] => ~NO_FANOUT~
in_arg_return[1] => ~NO_FANOUT~
in_arg_return[2] => ~NO_FANOUT~
in_arg_return[3] => ~NO_FANOUT~
in_arg_return[4] => ~NO_FANOUT~
in_arg_return[5] => ~NO_FANOUT~
in_arg_return[6] => ~NO_FANOUT~
in_arg_return[7] => ~NO_FANOUT~
in_arg_return[8] => ~NO_FANOUT~
in_arg_return[9] => ~NO_FANOUT~
in_arg_return[10] => ~NO_FANOUT~
in_arg_return[11] => ~NO_FANOUT~
in_arg_return[12] => ~NO_FANOUT~
in_arg_return[13] => ~NO_FANOUT~
in_arg_return[14] => ~NO_FANOUT~
in_arg_return[15] => ~NO_FANOUT~
in_arg_return[16] => ~NO_FANOUT~
in_arg_return[17] => ~NO_FANOUT~
in_arg_return[18] => ~NO_FANOUT~
in_arg_return[19] => ~NO_FANOUT~
in_arg_return[20] => ~NO_FANOUT~
in_arg_return[21] => ~NO_FANOUT~
in_arg_return[22] => ~NO_FANOUT~
in_arg_return[23] => ~NO_FANOUT~
in_arg_return[24] => ~NO_FANOUT~
in_arg_return[25] => ~NO_FANOUT~
in_arg_return[26] => ~NO_FANOUT~
in_arg_return[27] => ~NO_FANOUT~
in_arg_return[28] => ~NO_FANOUT~
in_arg_return[29] => ~NO_FANOUT~
in_arg_return[30] => ~NO_FANOUT~
in_arg_return[31] => ~NO_FANOUT~
in_arg_return[32] => ~NO_FANOUT~
in_arg_return[33] => ~NO_FANOUT~
in_arg_return[34] => ~NO_FANOUT~
in_arg_return[35] => ~NO_FANOUT~
in_arg_return[36] => ~NO_FANOUT~
in_arg_return[37] => ~NO_FANOUT~
in_arg_return[38] => ~NO_FANOUT~
in_arg_return[39] => ~NO_FANOUT~
in_arg_return[40] => ~NO_FANOUT~
in_arg_return[41] => ~NO_FANOUT~
in_arg_return[42] => ~NO_FANOUT~
in_arg_return[43] => ~NO_FANOUT~
in_arg_return[44] => ~NO_FANOUT~
in_arg_return[45] => ~NO_FANOUT~
in_arg_return[46] => ~NO_FANOUT~
in_arg_return[47] => ~NO_FANOUT~
in_arg_return[48] => ~NO_FANOUT~
in_arg_return[49] => ~NO_FANOUT~
in_arg_return[50] => ~NO_FANOUT~
in_arg_return[51] => ~NO_FANOUT~
in_arg_return[52] => ~NO_FANOUT~
in_arg_return[53] => ~NO_FANOUT~
in_arg_return[54] => ~NO_FANOUT~
in_arg_return[55] => ~NO_FANOUT~
in_arg_return[56] => ~NO_FANOUT~
in_arg_return[57] => ~NO_FANOUT~
in_arg_return[58] => ~NO_FANOUT~
in_arg_return[59] => ~NO_FANOUT~
in_arg_return[60] => ~NO_FANOUT~
in_arg_return[61] => ~NO_FANOUT~
in_arg_return[62] => ~NO_FANOUT~
in_arg_return[63] => ~NO_FANOUT~
in_iord_bl_call_mymult_i_fifodata[0] => in_iord_bl_call_mymult_i_fifodata[0].IN1
in_iord_bl_call_mymult_i_fifodata[1] => in_iord_bl_call_mymult_i_fifodata[1].IN1
in_iord_bl_call_mymult_i_fifodata[2] => in_iord_bl_call_mymult_i_fifodata[2].IN1
in_iord_bl_call_mymult_i_fifodata[3] => in_iord_bl_call_mymult_i_fifodata[3].IN1
in_iord_bl_call_mymult_i_fifodata[4] => in_iord_bl_call_mymult_i_fifodata[4].IN1
in_iord_bl_call_mymult_i_fifodata[5] => in_iord_bl_call_mymult_i_fifodata[5].IN1
in_iord_bl_call_mymult_i_fifodata[6] => in_iord_bl_call_mymult_i_fifodata[6].IN1
in_iord_bl_call_mymult_i_fifodata[7] => in_iord_bl_call_mymult_i_fifodata[7].IN1
in_iord_bl_call_mymult_i_fifodata[8] => in_iord_bl_call_mymult_i_fifodata[8].IN1
in_iord_bl_call_mymult_i_fifodata[9] => in_iord_bl_call_mymult_i_fifodata[9].IN1
in_iord_bl_call_mymult_i_fifodata[10] => in_iord_bl_call_mymult_i_fifodata[10].IN1
in_iord_bl_call_mymult_i_fifodata[11] => in_iord_bl_call_mymult_i_fifodata[11].IN1
in_iord_bl_call_mymult_i_fifodata[12] => in_iord_bl_call_mymult_i_fifodata[12].IN1
in_iord_bl_call_mymult_i_fifodata[13] => in_iord_bl_call_mymult_i_fifodata[13].IN1
in_iord_bl_call_mymult_i_fifodata[14] => in_iord_bl_call_mymult_i_fifodata[14].IN1
in_iord_bl_call_mymult_i_fifodata[15] => in_iord_bl_call_mymult_i_fifodata[15].IN1
in_iord_bl_call_mymult_i_fifodata[16] => in_iord_bl_call_mymult_i_fifodata[16].IN1
in_iord_bl_call_mymult_i_fifodata[17] => in_iord_bl_call_mymult_i_fifodata[17].IN1
in_iord_bl_call_mymult_i_fifodata[18] => in_iord_bl_call_mymult_i_fifodata[18].IN1
in_iord_bl_call_mymult_i_fifodata[19] => in_iord_bl_call_mymult_i_fifodata[19].IN1
in_iord_bl_call_mymult_i_fifodata[20] => in_iord_bl_call_mymult_i_fifodata[20].IN1
in_iord_bl_call_mymult_i_fifodata[21] => in_iord_bl_call_mymult_i_fifodata[21].IN1
in_iord_bl_call_mymult_i_fifodata[22] => in_iord_bl_call_mymult_i_fifodata[22].IN1
in_iord_bl_call_mymult_i_fifodata[23] => in_iord_bl_call_mymult_i_fifodata[23].IN1
in_iord_bl_call_mymult_i_fifodata[24] => in_iord_bl_call_mymult_i_fifodata[24].IN1
in_iord_bl_call_mymult_i_fifodata[25] => in_iord_bl_call_mymult_i_fifodata[25].IN1
in_iord_bl_call_mymult_i_fifodata[26] => in_iord_bl_call_mymult_i_fifodata[26].IN1
in_iord_bl_call_mymult_i_fifodata[27] => in_iord_bl_call_mymult_i_fifodata[27].IN1
in_iord_bl_call_mymult_i_fifodata[28] => in_iord_bl_call_mymult_i_fifodata[28].IN1
in_iord_bl_call_mymult_i_fifodata[29] => in_iord_bl_call_mymult_i_fifodata[29].IN1
in_iord_bl_call_mymult_i_fifodata[30] => in_iord_bl_call_mymult_i_fifodata[30].IN1
in_iord_bl_call_mymult_i_fifodata[31] => in_iord_bl_call_mymult_i_fifodata[31].IN1
in_iord_bl_call_mymult_i_fifodata[32] => in_iord_bl_call_mymult_i_fifodata[32].IN1
in_iord_bl_call_mymult_i_fifodata[33] => in_iord_bl_call_mymult_i_fifodata[33].IN1
in_iord_bl_call_mymult_i_fifodata[34] => in_iord_bl_call_mymult_i_fifodata[34].IN1
in_iord_bl_call_mymult_i_fifodata[35] => in_iord_bl_call_mymult_i_fifodata[35].IN1
in_iord_bl_call_mymult_i_fifodata[36] => in_iord_bl_call_mymult_i_fifodata[36].IN1
in_iord_bl_call_mymult_i_fifodata[37] => in_iord_bl_call_mymult_i_fifodata[37].IN1
in_iord_bl_call_mymult_i_fifodata[38] => in_iord_bl_call_mymult_i_fifodata[38].IN1
in_iord_bl_call_mymult_i_fifodata[39] => in_iord_bl_call_mymult_i_fifodata[39].IN1
in_iord_bl_call_mymult_i_fifodata[40] => in_iord_bl_call_mymult_i_fifodata[40].IN1
in_iord_bl_call_mymult_i_fifodata[41] => in_iord_bl_call_mymult_i_fifodata[41].IN1
in_iord_bl_call_mymult_i_fifodata[42] => in_iord_bl_call_mymult_i_fifodata[42].IN1
in_iord_bl_call_mymult_i_fifodata[43] => in_iord_bl_call_mymult_i_fifodata[43].IN1
in_iord_bl_call_mymult_i_fifodata[44] => in_iord_bl_call_mymult_i_fifodata[44].IN1
in_iord_bl_call_mymult_i_fifodata[45] => in_iord_bl_call_mymult_i_fifodata[45].IN1
in_iord_bl_call_mymult_i_fifodata[46] => in_iord_bl_call_mymult_i_fifodata[46].IN1
in_iord_bl_call_mymult_i_fifodata[47] => in_iord_bl_call_mymult_i_fifodata[47].IN1
in_iord_bl_call_mymult_i_fifodata[48] => in_iord_bl_call_mymult_i_fifodata[48].IN1
in_iord_bl_call_mymult_i_fifodata[49] => in_iord_bl_call_mymult_i_fifodata[49].IN1
in_iord_bl_call_mymult_i_fifodata[50] => in_iord_bl_call_mymult_i_fifodata[50].IN1
in_iord_bl_call_mymult_i_fifodata[51] => in_iord_bl_call_mymult_i_fifodata[51].IN1
in_iord_bl_call_mymult_i_fifodata[52] => in_iord_bl_call_mymult_i_fifodata[52].IN1
in_iord_bl_call_mymult_i_fifodata[53] => in_iord_bl_call_mymult_i_fifodata[53].IN1
in_iord_bl_call_mymult_i_fifodata[54] => in_iord_bl_call_mymult_i_fifodata[54].IN1
in_iord_bl_call_mymult_i_fifodata[55] => in_iord_bl_call_mymult_i_fifodata[55].IN1
in_iord_bl_call_mymult_i_fifodata[56] => in_iord_bl_call_mymult_i_fifodata[56].IN1
in_iord_bl_call_mymult_i_fifodata[57] => in_iord_bl_call_mymult_i_fifodata[57].IN1
in_iord_bl_call_mymult_i_fifodata[58] => in_iord_bl_call_mymult_i_fifodata[58].IN1
in_iord_bl_call_mymult_i_fifodata[59] => in_iord_bl_call_mymult_i_fifodata[59].IN1
in_iord_bl_call_mymult_i_fifodata[60] => in_iord_bl_call_mymult_i_fifodata[60].IN1
in_iord_bl_call_mymult_i_fifodata[61] => in_iord_bl_call_mymult_i_fifodata[61].IN1
in_iord_bl_call_mymult_i_fifodata[62] => in_iord_bl_call_mymult_i_fifodata[62].IN1
in_iord_bl_call_mymult_i_fifodata[63] => in_iord_bl_call_mymult_i_fifodata[63].IN1
in_iord_bl_call_mymult_i_fifovalid[0] => in_iord_bl_call_mymult_i_fifovalid[0].IN1
in_stall_in[0] => ~NO_FANOUT~
in_valid_in[0] => in_valid_in[0].IN2
out_iord_bl_call_mymult_o_fifoalmost_full[0] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iord_bl_call_mymult_o_fifoalmost_full
out_iord_bl_call_mymult_o_fifoready[0] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iord_bl_call_mymult_o_fifoready
out_iowr_nb_return_mymult_o_fifodata[0] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[1] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[2] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[3] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[4] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[5] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[6] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[7] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[8] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[9] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[10] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[11] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[12] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[13] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[14] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[15] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[16] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[17] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[18] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[19] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[20] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[21] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[22] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[23] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[24] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[25] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[26] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[27] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[28] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[29] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[30] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[31] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifovalid[0] <= mymult_bb_B1_start:thebb_mymult_B1_start.out_iowr_nb_return_mymult_o_fifovalid
out_stall_out[0] <= mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce.out_stall_out_0
out_valid_out[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN5
resetn => resetn.IN5


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_i_llvm_fpga_pipeline_keep_going_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo_stall_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo_valid_in_bitsignaltemp.IN1
out_almost_full[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo.almost_full
out_data_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo.data_out
out_data_out[1] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo.data_out
out_stall_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo.valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_i_llvm_fpga_pipeline_keep_going_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_i_llvm_fpga_pipeline_keep_going_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_mymult1_valid_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_i_llvm_fpga_pipeline_keep_going_1_sr:thei_llvm_fpga_pipeline_keep_going_mymult1_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start
in_iord_bl_call_mymult_i_fifodata[0] => in_iord_bl_call_mymult_i_fifodata[0].IN1
in_iord_bl_call_mymult_i_fifodata[1] => in_iord_bl_call_mymult_i_fifodata[1].IN1
in_iord_bl_call_mymult_i_fifodata[2] => in_iord_bl_call_mymult_i_fifodata[2].IN1
in_iord_bl_call_mymult_i_fifodata[3] => in_iord_bl_call_mymult_i_fifodata[3].IN1
in_iord_bl_call_mymult_i_fifodata[4] => in_iord_bl_call_mymult_i_fifodata[4].IN1
in_iord_bl_call_mymult_i_fifodata[5] => in_iord_bl_call_mymult_i_fifodata[5].IN1
in_iord_bl_call_mymult_i_fifodata[6] => in_iord_bl_call_mymult_i_fifodata[6].IN1
in_iord_bl_call_mymult_i_fifodata[7] => in_iord_bl_call_mymult_i_fifodata[7].IN1
in_iord_bl_call_mymult_i_fifodata[8] => in_iord_bl_call_mymult_i_fifodata[8].IN1
in_iord_bl_call_mymult_i_fifodata[9] => in_iord_bl_call_mymult_i_fifodata[9].IN1
in_iord_bl_call_mymult_i_fifodata[10] => in_iord_bl_call_mymult_i_fifodata[10].IN1
in_iord_bl_call_mymult_i_fifodata[11] => in_iord_bl_call_mymult_i_fifodata[11].IN1
in_iord_bl_call_mymult_i_fifodata[12] => in_iord_bl_call_mymult_i_fifodata[12].IN1
in_iord_bl_call_mymult_i_fifodata[13] => in_iord_bl_call_mymult_i_fifodata[13].IN1
in_iord_bl_call_mymult_i_fifodata[14] => in_iord_bl_call_mymult_i_fifodata[14].IN1
in_iord_bl_call_mymult_i_fifodata[15] => in_iord_bl_call_mymult_i_fifodata[15].IN1
in_iord_bl_call_mymult_i_fifodata[16] => in_iord_bl_call_mymult_i_fifodata[16].IN1
in_iord_bl_call_mymult_i_fifodata[17] => in_iord_bl_call_mymult_i_fifodata[17].IN1
in_iord_bl_call_mymult_i_fifodata[18] => in_iord_bl_call_mymult_i_fifodata[18].IN1
in_iord_bl_call_mymult_i_fifodata[19] => in_iord_bl_call_mymult_i_fifodata[19].IN1
in_iord_bl_call_mymult_i_fifodata[20] => in_iord_bl_call_mymult_i_fifodata[20].IN1
in_iord_bl_call_mymult_i_fifodata[21] => in_iord_bl_call_mymult_i_fifodata[21].IN1
in_iord_bl_call_mymult_i_fifodata[22] => in_iord_bl_call_mymult_i_fifodata[22].IN1
in_iord_bl_call_mymult_i_fifodata[23] => in_iord_bl_call_mymult_i_fifodata[23].IN1
in_iord_bl_call_mymult_i_fifodata[24] => in_iord_bl_call_mymult_i_fifodata[24].IN1
in_iord_bl_call_mymult_i_fifodata[25] => in_iord_bl_call_mymult_i_fifodata[25].IN1
in_iord_bl_call_mymult_i_fifodata[26] => in_iord_bl_call_mymult_i_fifodata[26].IN1
in_iord_bl_call_mymult_i_fifodata[27] => in_iord_bl_call_mymult_i_fifodata[27].IN1
in_iord_bl_call_mymult_i_fifodata[28] => in_iord_bl_call_mymult_i_fifodata[28].IN1
in_iord_bl_call_mymult_i_fifodata[29] => in_iord_bl_call_mymult_i_fifodata[29].IN1
in_iord_bl_call_mymult_i_fifodata[30] => in_iord_bl_call_mymult_i_fifodata[30].IN1
in_iord_bl_call_mymult_i_fifodata[31] => in_iord_bl_call_mymult_i_fifodata[31].IN1
in_iord_bl_call_mymult_i_fifodata[32] => in_iord_bl_call_mymult_i_fifodata[32].IN1
in_iord_bl_call_mymult_i_fifodata[33] => in_iord_bl_call_mymult_i_fifodata[33].IN1
in_iord_bl_call_mymult_i_fifodata[34] => in_iord_bl_call_mymult_i_fifodata[34].IN1
in_iord_bl_call_mymult_i_fifodata[35] => in_iord_bl_call_mymult_i_fifodata[35].IN1
in_iord_bl_call_mymult_i_fifodata[36] => in_iord_bl_call_mymult_i_fifodata[36].IN1
in_iord_bl_call_mymult_i_fifodata[37] => in_iord_bl_call_mymult_i_fifodata[37].IN1
in_iord_bl_call_mymult_i_fifodata[38] => in_iord_bl_call_mymult_i_fifodata[38].IN1
in_iord_bl_call_mymult_i_fifodata[39] => in_iord_bl_call_mymult_i_fifodata[39].IN1
in_iord_bl_call_mymult_i_fifodata[40] => in_iord_bl_call_mymult_i_fifodata[40].IN1
in_iord_bl_call_mymult_i_fifodata[41] => in_iord_bl_call_mymult_i_fifodata[41].IN1
in_iord_bl_call_mymult_i_fifodata[42] => in_iord_bl_call_mymult_i_fifodata[42].IN1
in_iord_bl_call_mymult_i_fifodata[43] => in_iord_bl_call_mymult_i_fifodata[43].IN1
in_iord_bl_call_mymult_i_fifodata[44] => in_iord_bl_call_mymult_i_fifodata[44].IN1
in_iord_bl_call_mymult_i_fifodata[45] => in_iord_bl_call_mymult_i_fifodata[45].IN1
in_iord_bl_call_mymult_i_fifodata[46] => in_iord_bl_call_mymult_i_fifodata[46].IN1
in_iord_bl_call_mymult_i_fifodata[47] => in_iord_bl_call_mymult_i_fifodata[47].IN1
in_iord_bl_call_mymult_i_fifodata[48] => in_iord_bl_call_mymult_i_fifodata[48].IN1
in_iord_bl_call_mymult_i_fifodata[49] => in_iord_bl_call_mymult_i_fifodata[49].IN1
in_iord_bl_call_mymult_i_fifodata[50] => in_iord_bl_call_mymult_i_fifodata[50].IN1
in_iord_bl_call_mymult_i_fifodata[51] => in_iord_bl_call_mymult_i_fifodata[51].IN1
in_iord_bl_call_mymult_i_fifodata[52] => in_iord_bl_call_mymult_i_fifodata[52].IN1
in_iord_bl_call_mymult_i_fifodata[53] => in_iord_bl_call_mymult_i_fifodata[53].IN1
in_iord_bl_call_mymult_i_fifodata[54] => in_iord_bl_call_mymult_i_fifodata[54].IN1
in_iord_bl_call_mymult_i_fifodata[55] => in_iord_bl_call_mymult_i_fifodata[55].IN1
in_iord_bl_call_mymult_i_fifodata[56] => in_iord_bl_call_mymult_i_fifodata[56].IN1
in_iord_bl_call_mymult_i_fifodata[57] => in_iord_bl_call_mymult_i_fifodata[57].IN1
in_iord_bl_call_mymult_i_fifodata[58] => in_iord_bl_call_mymult_i_fifodata[58].IN1
in_iord_bl_call_mymult_i_fifodata[59] => in_iord_bl_call_mymult_i_fifodata[59].IN1
in_iord_bl_call_mymult_i_fifodata[60] => in_iord_bl_call_mymult_i_fifodata[60].IN1
in_iord_bl_call_mymult_i_fifodata[61] => in_iord_bl_call_mymult_i_fifodata[61].IN1
in_iord_bl_call_mymult_i_fifodata[62] => in_iord_bl_call_mymult_i_fifodata[62].IN1
in_iord_bl_call_mymult_i_fifodata[63] => in_iord_bl_call_mymult_i_fifodata[63].IN1
in_iord_bl_call_mymult_i_fifovalid[0] => in_iord_bl_call_mymult_i_fifovalid[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_exiting_stall_out[0] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_mymult1_exiting_stall_out
out_exiting_valid_out[0] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_mymult1_exiting_valid_out
out_iord_bl_call_mymult_o_fifoalmost_full[0] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iord_bl_call_mymult_o_fifoalmost_full
out_iord_bl_call_mymult_o_fifoready[0] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iord_bl_call_mymult_o_fifoready
out_iowr_nb_return_mymult_o_fifodata[0] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[1] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[2] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[3] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[4] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[5] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[6] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[7] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[8] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[9] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[10] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[11] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[12] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[13] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[14] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[15] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[16] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[17] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[18] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[19] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[20] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[21] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[22] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[23] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[24] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[25] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[26] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[27] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[28] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[29] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[30] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[31] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifovalid[0] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_iowr_nb_return_mymult_o_fifovalid
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= mymult_B1_start_merge:themymult_B1_start_merge.out_stall_out_0
out_stall_out_1[0] <= mymult_B1_start_merge:themymult_B1_start_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= mymult_B1_start_branch:themymult_B1_start_branch.out_valid_out_0
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_B1_start_merge:themymult_B1_start_merge
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_1[0] => valid_or_q.IN1
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_B1_start_branch:themymult_B1_start_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region
in_iord_bl_call_mymult_i_fifodata[0] => in_iord_bl_call_mymult_i_fifodata[0].IN1
in_iord_bl_call_mymult_i_fifodata[1] => in_iord_bl_call_mymult_i_fifodata[1].IN1
in_iord_bl_call_mymult_i_fifodata[2] => in_iord_bl_call_mymult_i_fifodata[2].IN1
in_iord_bl_call_mymult_i_fifodata[3] => in_iord_bl_call_mymult_i_fifodata[3].IN1
in_iord_bl_call_mymult_i_fifodata[4] => in_iord_bl_call_mymult_i_fifodata[4].IN1
in_iord_bl_call_mymult_i_fifodata[5] => in_iord_bl_call_mymult_i_fifodata[5].IN1
in_iord_bl_call_mymult_i_fifodata[6] => in_iord_bl_call_mymult_i_fifodata[6].IN1
in_iord_bl_call_mymult_i_fifodata[7] => in_iord_bl_call_mymult_i_fifodata[7].IN1
in_iord_bl_call_mymult_i_fifodata[8] => in_iord_bl_call_mymult_i_fifodata[8].IN1
in_iord_bl_call_mymult_i_fifodata[9] => in_iord_bl_call_mymult_i_fifodata[9].IN1
in_iord_bl_call_mymult_i_fifodata[10] => in_iord_bl_call_mymult_i_fifodata[10].IN1
in_iord_bl_call_mymult_i_fifodata[11] => in_iord_bl_call_mymult_i_fifodata[11].IN1
in_iord_bl_call_mymult_i_fifodata[12] => in_iord_bl_call_mymult_i_fifodata[12].IN1
in_iord_bl_call_mymult_i_fifodata[13] => in_iord_bl_call_mymult_i_fifodata[13].IN1
in_iord_bl_call_mymult_i_fifodata[14] => in_iord_bl_call_mymult_i_fifodata[14].IN1
in_iord_bl_call_mymult_i_fifodata[15] => in_iord_bl_call_mymult_i_fifodata[15].IN1
in_iord_bl_call_mymult_i_fifodata[16] => in_iord_bl_call_mymult_i_fifodata[16].IN1
in_iord_bl_call_mymult_i_fifodata[17] => in_iord_bl_call_mymult_i_fifodata[17].IN1
in_iord_bl_call_mymult_i_fifodata[18] => in_iord_bl_call_mymult_i_fifodata[18].IN1
in_iord_bl_call_mymult_i_fifodata[19] => in_iord_bl_call_mymult_i_fifodata[19].IN1
in_iord_bl_call_mymult_i_fifodata[20] => in_iord_bl_call_mymult_i_fifodata[20].IN1
in_iord_bl_call_mymult_i_fifodata[21] => in_iord_bl_call_mymult_i_fifodata[21].IN1
in_iord_bl_call_mymult_i_fifodata[22] => in_iord_bl_call_mymult_i_fifodata[22].IN1
in_iord_bl_call_mymult_i_fifodata[23] => in_iord_bl_call_mymult_i_fifodata[23].IN1
in_iord_bl_call_mymult_i_fifodata[24] => in_iord_bl_call_mymult_i_fifodata[24].IN1
in_iord_bl_call_mymult_i_fifodata[25] => in_iord_bl_call_mymult_i_fifodata[25].IN1
in_iord_bl_call_mymult_i_fifodata[26] => in_iord_bl_call_mymult_i_fifodata[26].IN1
in_iord_bl_call_mymult_i_fifodata[27] => in_iord_bl_call_mymult_i_fifodata[27].IN1
in_iord_bl_call_mymult_i_fifodata[28] => in_iord_bl_call_mymult_i_fifodata[28].IN1
in_iord_bl_call_mymult_i_fifodata[29] => in_iord_bl_call_mymult_i_fifodata[29].IN1
in_iord_bl_call_mymult_i_fifodata[30] => in_iord_bl_call_mymult_i_fifodata[30].IN1
in_iord_bl_call_mymult_i_fifodata[31] => in_iord_bl_call_mymult_i_fifodata[31].IN1
in_iord_bl_call_mymult_i_fifodata[32] => in_iord_bl_call_mymult_i_fifodata[32].IN1
in_iord_bl_call_mymult_i_fifodata[33] => in_iord_bl_call_mymult_i_fifodata[33].IN1
in_iord_bl_call_mymult_i_fifodata[34] => in_iord_bl_call_mymult_i_fifodata[34].IN1
in_iord_bl_call_mymult_i_fifodata[35] => in_iord_bl_call_mymult_i_fifodata[35].IN1
in_iord_bl_call_mymult_i_fifodata[36] => in_iord_bl_call_mymult_i_fifodata[36].IN1
in_iord_bl_call_mymult_i_fifodata[37] => in_iord_bl_call_mymult_i_fifodata[37].IN1
in_iord_bl_call_mymult_i_fifodata[38] => in_iord_bl_call_mymult_i_fifodata[38].IN1
in_iord_bl_call_mymult_i_fifodata[39] => in_iord_bl_call_mymult_i_fifodata[39].IN1
in_iord_bl_call_mymult_i_fifodata[40] => in_iord_bl_call_mymult_i_fifodata[40].IN1
in_iord_bl_call_mymult_i_fifodata[41] => in_iord_bl_call_mymult_i_fifodata[41].IN1
in_iord_bl_call_mymult_i_fifodata[42] => in_iord_bl_call_mymult_i_fifodata[42].IN1
in_iord_bl_call_mymult_i_fifodata[43] => in_iord_bl_call_mymult_i_fifodata[43].IN1
in_iord_bl_call_mymult_i_fifodata[44] => in_iord_bl_call_mymult_i_fifodata[44].IN1
in_iord_bl_call_mymult_i_fifodata[45] => in_iord_bl_call_mymult_i_fifodata[45].IN1
in_iord_bl_call_mymult_i_fifodata[46] => in_iord_bl_call_mymult_i_fifodata[46].IN1
in_iord_bl_call_mymult_i_fifodata[47] => in_iord_bl_call_mymult_i_fifodata[47].IN1
in_iord_bl_call_mymult_i_fifodata[48] => in_iord_bl_call_mymult_i_fifodata[48].IN1
in_iord_bl_call_mymult_i_fifodata[49] => in_iord_bl_call_mymult_i_fifodata[49].IN1
in_iord_bl_call_mymult_i_fifodata[50] => in_iord_bl_call_mymult_i_fifodata[50].IN1
in_iord_bl_call_mymult_i_fifodata[51] => in_iord_bl_call_mymult_i_fifodata[51].IN1
in_iord_bl_call_mymult_i_fifodata[52] => in_iord_bl_call_mymult_i_fifodata[52].IN1
in_iord_bl_call_mymult_i_fifodata[53] => in_iord_bl_call_mymult_i_fifodata[53].IN1
in_iord_bl_call_mymult_i_fifodata[54] => in_iord_bl_call_mymult_i_fifodata[54].IN1
in_iord_bl_call_mymult_i_fifodata[55] => in_iord_bl_call_mymult_i_fifodata[55].IN1
in_iord_bl_call_mymult_i_fifodata[56] => in_iord_bl_call_mymult_i_fifodata[56].IN1
in_iord_bl_call_mymult_i_fifodata[57] => in_iord_bl_call_mymult_i_fifodata[57].IN1
in_iord_bl_call_mymult_i_fifodata[58] => in_iord_bl_call_mymult_i_fifodata[58].IN1
in_iord_bl_call_mymult_i_fifodata[59] => in_iord_bl_call_mymult_i_fifodata[59].IN1
in_iord_bl_call_mymult_i_fifodata[60] => in_iord_bl_call_mymult_i_fifodata[60].IN1
in_iord_bl_call_mymult_i_fifodata[61] => in_iord_bl_call_mymult_i_fifodata[61].IN1
in_iord_bl_call_mymult_i_fifodata[62] => in_iord_bl_call_mymult_i_fifodata[62].IN1
in_iord_bl_call_mymult_i_fifodata[63] => in_iord_bl_call_mymult_i_fifodata[63].IN1
in_iord_bl_call_mymult_i_fifovalid[0] => in_iord_bl_call_mymult_i_fifovalid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_mymult1_exiting_valid_out[0] <= mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_mymult1_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_mymult1_exiting_stall_out[0] <= mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_mymult1_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x.out_pipeline_valid_out
in_stall_in[0] => SE_out_i_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
out_iord_bl_call_mymult_o_fifoready[0] <= mymult_i_iord_bl_call_unnamed_mymult2_mymult0:thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x.out_iord_bl_call_mymult_o_fifoready
out_iord_bl_call_mymult_o_fifoalmost_full[0] <= mymult_i_iord_bl_call_unnamed_mymult2_mymult0:thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x.out_iord_bl_call_mymult_o_fifoalmost_full
out_valid_out[0] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_o_valid
out_iowr_nb_return_mymult_o_fifodata[0] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[1] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[2] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[3] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[4] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[5] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[6] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[7] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[8] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[9] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[10] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[11] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[12] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[13] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[14] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[15] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[16] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[17] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[18] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[19] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[20] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[21] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[22] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[23] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[24] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[25] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[26] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[27] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[28] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[29] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[30] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[31] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifovalid[0] <= mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x.out_iowr_nb_return_mymult_o_fifovalid
clock => clock.IN4
resetn => resetn.IN4


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_B1_start_merge_reg:themymult_B1_start_merge_reg
in_stall_in[0] => mymult_B1_start_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_mymult_B1_start_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= mymult_B1_start_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => mymult_B1_start_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => mymult_B1_start_merge_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= mymult_B1_start_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= mymult_B1_start_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => mymult_B1_start_merge_reg_data_reg_q[0].CLK
clock => mymult_B1_start_merge_reg_valid_reg_q[0].CLK
resetn => mymult_B1_start_merge_reg_data_reg_q[0].ACLR
resetn => mymult_B1_start_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x
out_iowr_nb_return_mymult_o_fifodata[0] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[1] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[2] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[3] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[4] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[5] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[6] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[7] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[8] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[9] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[10] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[11] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[12] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[13] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[14] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[15] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[16] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[17] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[18] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[19] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[20] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[21] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[22] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[23] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[24] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[25] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[26] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[27] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[28] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[29] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[30] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[31] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifodata
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= mymult_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_mymult0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_aunroll_x.out_stall_entry
out_iowr_nb_return_mymult_o_fifovalid[0] <= mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x.out_iowr_nb_return_mymult_o_fifovalid
in_c1_eni1_0_tpl[0] => in_c1_eni1_0_tpl[0].IN1
in_c1_eni1_1_tpl[0] => in_c1_eni1_1_tpl[0].IN1
in_c1_eni1_1_tpl[1] => in_c1_eni1_1_tpl[1].IN1
in_c1_eni1_1_tpl[2] => in_c1_eni1_1_tpl[2].IN1
in_c1_eni1_1_tpl[3] => in_c1_eni1_1_tpl[3].IN1
in_c1_eni1_1_tpl[4] => in_c1_eni1_1_tpl[4].IN1
in_c1_eni1_1_tpl[5] => in_c1_eni1_1_tpl[5].IN1
in_c1_eni1_1_tpl[6] => in_c1_eni1_1_tpl[6].IN1
in_c1_eni1_1_tpl[7] => in_c1_eni1_1_tpl[7].IN1
in_c1_eni1_1_tpl[8] => in_c1_eni1_1_tpl[8].IN1
in_c1_eni1_1_tpl[9] => in_c1_eni1_1_tpl[9].IN1
in_c1_eni1_1_tpl[10] => in_c1_eni1_1_tpl[10].IN1
in_c1_eni1_1_tpl[11] => in_c1_eni1_1_tpl[11].IN1
in_c1_eni1_1_tpl[12] => in_c1_eni1_1_tpl[12].IN1
in_c1_eni1_1_tpl[13] => in_c1_eni1_1_tpl[13].IN1
in_c1_eni1_1_tpl[14] => in_c1_eni1_1_tpl[14].IN1
in_c1_eni1_1_tpl[15] => in_c1_eni1_1_tpl[15].IN1
in_c1_eni1_1_tpl[16] => in_c1_eni1_1_tpl[16].IN1
in_c1_eni1_1_tpl[17] => in_c1_eni1_1_tpl[17].IN1
in_c1_eni1_1_tpl[18] => in_c1_eni1_1_tpl[18].IN1
in_c1_eni1_1_tpl[19] => in_c1_eni1_1_tpl[19].IN1
in_c1_eni1_1_tpl[20] => in_c1_eni1_1_tpl[20].IN1
in_c1_eni1_1_tpl[21] => in_c1_eni1_1_tpl[21].IN1
in_c1_eni1_1_tpl[22] => in_c1_eni1_1_tpl[22].IN1
in_c1_eni1_1_tpl[23] => in_c1_eni1_1_tpl[23].IN1
in_c1_eni1_1_tpl[24] => in_c1_eni1_1_tpl[24].IN1
in_c1_eni1_1_tpl[25] => in_c1_eni1_1_tpl[25].IN1
in_c1_eni1_1_tpl[26] => in_c1_eni1_1_tpl[26].IN1
in_c1_eni1_1_tpl[27] => in_c1_eni1_1_tpl[27].IN1
in_c1_eni1_1_tpl[28] => in_c1_eni1_1_tpl[28].IN1
in_c1_eni1_1_tpl[29] => in_c1_eni1_1_tpl[29].IN1
in_c1_eni1_1_tpl[30] => in_c1_eni1_1_tpl[30].IN1
in_c1_eni1_1_tpl[31] => in_c1_eni1_1_tpl[31].IN1
in_c1_eni1_2_tpl[0] => in_c1_eni1_2_tpl[0].IN1
in_c1_eni1_2_tpl[1] => in_c1_eni1_2_tpl[1].IN1
in_c1_eni1_2_tpl[2] => in_c1_eni1_2_tpl[2].IN1
in_c1_eni1_2_tpl[3] => in_c1_eni1_2_tpl[3].IN1
in_c1_eni1_2_tpl[4] => in_c1_eni1_2_tpl[4].IN1
in_c1_eni1_2_tpl[5] => in_c1_eni1_2_tpl[5].IN1
in_c1_eni1_2_tpl[6] => in_c1_eni1_2_tpl[6].IN1
in_c1_eni1_2_tpl[7] => in_c1_eni1_2_tpl[7].IN1
in_c1_eni1_2_tpl[8] => in_c1_eni1_2_tpl[8].IN1
in_c1_eni1_2_tpl[9] => in_c1_eni1_2_tpl[9].IN1
in_c1_eni1_2_tpl[10] => in_c1_eni1_2_tpl[10].IN1
in_c1_eni1_2_tpl[11] => in_c1_eni1_2_tpl[11].IN1
in_c1_eni1_2_tpl[12] => in_c1_eni1_2_tpl[12].IN1
in_c1_eni1_2_tpl[13] => in_c1_eni1_2_tpl[13].IN1
in_c1_eni1_2_tpl[14] => in_c1_eni1_2_tpl[14].IN1
in_c1_eni1_2_tpl[15] => in_c1_eni1_2_tpl[15].IN1
in_c1_eni1_2_tpl[16] => in_c1_eni1_2_tpl[16].IN1
in_c1_eni1_2_tpl[17] => in_c1_eni1_2_tpl[17].IN1
in_c1_eni1_2_tpl[18] => in_c1_eni1_2_tpl[18].IN1
in_c1_eni1_2_tpl[19] => in_c1_eni1_2_tpl[19].IN1
in_c1_eni1_2_tpl[20] => in_c1_eni1_2_tpl[20].IN1
in_c1_eni1_2_tpl[21] => in_c1_eni1_2_tpl[21].IN1
in_c1_eni1_2_tpl[22] => in_c1_eni1_2_tpl[22].IN1
in_c1_eni1_2_tpl[23] => in_c1_eni1_2_tpl[23].IN1
in_c1_eni1_2_tpl[24] => in_c1_eni1_2_tpl[24].IN1
in_c1_eni1_2_tpl[25] => in_c1_eni1_2_tpl[25].IN1
in_c1_eni1_2_tpl[26] => in_c1_eni1_2_tpl[26].IN1
in_c1_eni1_2_tpl[27] => in_c1_eni1_2_tpl[27].IN1
in_c1_eni1_2_tpl[28] => in_c1_eni1_2_tpl[28].IN1
in_c1_eni1_2_tpl[29] => in_c1_eni1_2_tpl[29].IN1
in_c1_eni1_2_tpl[30] => in_c1_eni1_2_tpl[30].IN1
in_c1_eni1_2_tpl[31] => in_c1_eni1_2_tpl[31].IN1
in_i_valid[0] => input_accepted_and_q.IN1
out_c1_exit_0_tpl[0] <= mymult_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_mymult0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_aunroll_x.out_data_out_0_tpl
out_o_valid[0] <= mymult_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_mymult0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_aunroll_x.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|mymult_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_mymult0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_aunroll_x
in_stall_in[0] => i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_stall_in_bitsignaltemp.IN1
out_stall_entry[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1.stall_entry
in_data_in_0_tpl[0] => dsdk_ip_adapt_bitjoin2_q[0].IN1
in_input_accepted[0] => i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_input_accepted_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_valid_in_bitsignaltemp.IN1
out_data_out_0_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1.data_out
out_enable[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1.enable
out_valid_mask[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1.valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|mymult_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_mymult0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|mymult_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_mymult0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_mymults_c1_exit_mymult1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x
out_iowr_nb_return_mymult_o_fifodata[0] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[1] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[2] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[3] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[4] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[5] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[6] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[7] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[8] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[9] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[10] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[11] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[12] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[13] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[14] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[15] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[16] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[17] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[18] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[19] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[20] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[21] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[22] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[23] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[24] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[25] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[26] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[27] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[28] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[29] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[30] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifodata[31] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifodata
out_iowr_nb_return_mymult_o_fifovalid[0] <= mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4.out_iowr_nb_return_mymult_o_fifovalid
out_o_valid[0] <= out_o_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_mymult1[0] <= <GND>
out_unnamed_mymult4_0_tpl[0] <= <GND>
in_c1_eni1_0_tpl[0] => ~NO_FANOUT~
in_c1_eni1_1_tpl[0] => i_mul_mymult3_ma3_cma_c0[0][0].DATAIN
in_c1_eni1_1_tpl[0] => i_mul_mymult3_im8_cma_c0[0][0].DATAIN
in_c1_eni1_1_tpl[1] => i_mul_mymult3_ma3_cma_c0[0][1].DATAIN
in_c1_eni1_1_tpl[1] => i_mul_mymult3_im8_cma_c0[0][1].DATAIN
in_c1_eni1_1_tpl[2] => i_mul_mymult3_ma3_cma_c0[0][2].DATAIN
in_c1_eni1_1_tpl[2] => i_mul_mymult3_im8_cma_c0[0][2].DATAIN
in_c1_eni1_1_tpl[3] => i_mul_mymult3_ma3_cma_c0[0][3].DATAIN
in_c1_eni1_1_tpl[3] => i_mul_mymult3_im8_cma_c0[0][3].DATAIN
in_c1_eni1_1_tpl[4] => i_mul_mymult3_ma3_cma_c0[0][4].DATAIN
in_c1_eni1_1_tpl[4] => i_mul_mymult3_im8_cma_c0[0][4].DATAIN
in_c1_eni1_1_tpl[5] => i_mul_mymult3_ma3_cma_c0[0][5].DATAIN
in_c1_eni1_1_tpl[5] => i_mul_mymult3_im8_cma_c0[0][5].DATAIN
in_c1_eni1_1_tpl[6] => i_mul_mymult3_ma3_cma_c0[0][6].DATAIN
in_c1_eni1_1_tpl[6] => i_mul_mymult3_im8_cma_c0[0][6].DATAIN
in_c1_eni1_1_tpl[7] => i_mul_mymult3_ma3_cma_c0[0][7].DATAIN
in_c1_eni1_1_tpl[7] => i_mul_mymult3_im8_cma_c0[0][7].DATAIN
in_c1_eni1_1_tpl[8] => i_mul_mymult3_ma3_cma_c0[0][8].DATAIN
in_c1_eni1_1_tpl[8] => i_mul_mymult3_im8_cma_c0[0][8].DATAIN
in_c1_eni1_1_tpl[9] => i_mul_mymult3_ma3_cma_c0[0][9].DATAIN
in_c1_eni1_1_tpl[9] => i_mul_mymult3_im8_cma_c0[0][9].DATAIN
in_c1_eni1_1_tpl[10] => i_mul_mymult3_ma3_cma_c0[0][10].DATAIN
in_c1_eni1_1_tpl[10] => i_mul_mymult3_im8_cma_c0[0][10].DATAIN
in_c1_eni1_1_tpl[11] => i_mul_mymult3_ma3_cma_c0[0][11].DATAIN
in_c1_eni1_1_tpl[11] => i_mul_mymult3_im8_cma_c0[0][11].DATAIN
in_c1_eni1_1_tpl[12] => i_mul_mymult3_ma3_cma_c0[0][12].DATAIN
in_c1_eni1_1_tpl[12] => i_mul_mymult3_im8_cma_c0[0][12].DATAIN
in_c1_eni1_1_tpl[13] => i_mul_mymult3_ma3_cma_c0[0][13].DATAIN
in_c1_eni1_1_tpl[13] => i_mul_mymult3_im8_cma_c0[0][13].DATAIN
in_c1_eni1_1_tpl[14] => i_mul_mymult3_ma3_cma_c0[0][14].DATAIN
in_c1_eni1_1_tpl[14] => i_mul_mymult3_im8_cma_c0[0][14].DATAIN
in_c1_eni1_1_tpl[15] => i_mul_mymult3_ma3_cma_c0[0][15].DATAIN
in_c1_eni1_1_tpl[15] => i_mul_mymult3_im8_cma_c0[0][15].DATAIN
in_c1_eni1_1_tpl[16] => i_mul_mymult3_ma3_cma_c0[0][16].DATAIN
in_c1_eni1_1_tpl[16] => i_mul_mymult3_im8_cma_c0[0][16].DATAIN
in_c1_eni1_1_tpl[17] => i_mul_mymult3_ma3_cma_c0[0][17].DATAIN
in_c1_eni1_1_tpl[17] => i_mul_mymult3_im8_cma_c0[0][17].DATAIN
in_c1_eni1_1_tpl[18] => i_mul_mymult3_ma3_cma_a0[1][0].DATAIN
in_c1_eni1_1_tpl[18] => i_mul_mymult3_im0_cma_c0[0][0].DATAIN
in_c1_eni1_1_tpl[19] => i_mul_mymult3_ma3_cma_a0[1][1].DATAIN
in_c1_eni1_1_tpl[19] => i_mul_mymult3_im0_cma_c0[0][1].DATAIN
in_c1_eni1_1_tpl[20] => i_mul_mymult3_ma3_cma_a0[1][2].DATAIN
in_c1_eni1_1_tpl[20] => i_mul_mymult3_im0_cma_c0[0][2].DATAIN
in_c1_eni1_1_tpl[21] => i_mul_mymult3_ma3_cma_a0[1][3].DATAIN
in_c1_eni1_1_tpl[21] => i_mul_mymult3_im0_cma_c0[0][3].DATAIN
in_c1_eni1_1_tpl[22] => i_mul_mymult3_ma3_cma_a0[1][4].DATAIN
in_c1_eni1_1_tpl[22] => i_mul_mymult3_im0_cma_c0[0][4].DATAIN
in_c1_eni1_1_tpl[23] => i_mul_mymult3_ma3_cma_a0[1][5].DATAIN
in_c1_eni1_1_tpl[23] => i_mul_mymult3_im0_cma_c0[0][5].DATAIN
in_c1_eni1_1_tpl[24] => i_mul_mymult3_ma3_cma_a0[1][6].DATAIN
in_c1_eni1_1_tpl[24] => i_mul_mymult3_im0_cma_c0[0][6].DATAIN
in_c1_eni1_1_tpl[25] => i_mul_mymult3_ma3_cma_a0[1][7].DATAIN
in_c1_eni1_1_tpl[25] => i_mul_mymult3_im0_cma_c0[0][7].DATAIN
in_c1_eni1_1_tpl[26] => i_mul_mymult3_ma3_cma_a0[1][8].DATAIN
in_c1_eni1_1_tpl[26] => i_mul_mymult3_im0_cma_c0[0][8].DATAIN
in_c1_eni1_1_tpl[27] => i_mul_mymult3_ma3_cma_a0[1][9].DATAIN
in_c1_eni1_1_tpl[27] => i_mul_mymult3_im0_cma_c0[0][9].DATAIN
in_c1_eni1_1_tpl[28] => i_mul_mymult3_ma3_cma_a0[1][10].DATAIN
in_c1_eni1_1_tpl[28] => i_mul_mymult3_im0_cma_c0[0][10].DATAIN
in_c1_eni1_1_tpl[29] => i_mul_mymult3_ma3_cma_a0[1][11].DATAIN
in_c1_eni1_1_tpl[29] => i_mul_mymult3_im0_cma_c0[0][11].DATAIN
in_c1_eni1_1_tpl[30] => i_mul_mymult3_ma3_cma_a0[1][12].DATAIN
in_c1_eni1_1_tpl[30] => i_mul_mymult3_im0_cma_c0[0][12].DATAIN
in_c1_eni1_1_tpl[31] => i_mul_mymult3_ma3_cma_a0[1][13].DATAIN
in_c1_eni1_1_tpl[31] => i_mul_mymult3_im0_cma_c0[0][13].DATAIN
in_c1_eni1_2_tpl[0] => i_mul_mymult3_ma3_cma_c0[1][0].DATAIN
in_c1_eni1_2_tpl[0] => i_mul_mymult3_im8_cma_a0[0][0].DATAIN
in_c1_eni1_2_tpl[1] => i_mul_mymult3_ma3_cma_c0[1][1].DATAIN
in_c1_eni1_2_tpl[1] => i_mul_mymult3_im8_cma_a0[0][1].DATAIN
in_c1_eni1_2_tpl[2] => i_mul_mymult3_ma3_cma_c0[1][2].DATAIN
in_c1_eni1_2_tpl[2] => i_mul_mymult3_im8_cma_a0[0][2].DATAIN
in_c1_eni1_2_tpl[3] => i_mul_mymult3_ma3_cma_c0[1][3].DATAIN
in_c1_eni1_2_tpl[3] => i_mul_mymult3_im8_cma_a0[0][3].DATAIN
in_c1_eni1_2_tpl[4] => i_mul_mymult3_ma3_cma_c0[1][4].DATAIN
in_c1_eni1_2_tpl[4] => i_mul_mymult3_im8_cma_a0[0][4].DATAIN
in_c1_eni1_2_tpl[5] => i_mul_mymult3_ma3_cma_c0[1][5].DATAIN
in_c1_eni1_2_tpl[5] => i_mul_mymult3_im8_cma_a0[0][5].DATAIN
in_c1_eni1_2_tpl[6] => i_mul_mymult3_ma3_cma_c0[1][6].DATAIN
in_c1_eni1_2_tpl[6] => i_mul_mymult3_im8_cma_a0[0][6].DATAIN
in_c1_eni1_2_tpl[7] => i_mul_mymult3_ma3_cma_c0[1][7].DATAIN
in_c1_eni1_2_tpl[7] => i_mul_mymult3_im8_cma_a0[0][7].DATAIN
in_c1_eni1_2_tpl[8] => i_mul_mymult3_ma3_cma_c0[1][8].DATAIN
in_c1_eni1_2_tpl[8] => i_mul_mymult3_im8_cma_a0[0][8].DATAIN
in_c1_eni1_2_tpl[9] => i_mul_mymult3_ma3_cma_c0[1][9].DATAIN
in_c1_eni1_2_tpl[9] => i_mul_mymult3_im8_cma_a0[0][9].DATAIN
in_c1_eni1_2_tpl[10] => i_mul_mymult3_ma3_cma_c0[1][10].DATAIN
in_c1_eni1_2_tpl[10] => i_mul_mymult3_im8_cma_a0[0][10].DATAIN
in_c1_eni1_2_tpl[11] => i_mul_mymult3_ma3_cma_c0[1][11].DATAIN
in_c1_eni1_2_tpl[11] => i_mul_mymult3_im8_cma_a0[0][11].DATAIN
in_c1_eni1_2_tpl[12] => i_mul_mymult3_ma3_cma_c0[1][12].DATAIN
in_c1_eni1_2_tpl[12] => i_mul_mymult3_im8_cma_a0[0][12].DATAIN
in_c1_eni1_2_tpl[13] => i_mul_mymult3_ma3_cma_c0[1][13].DATAIN
in_c1_eni1_2_tpl[13] => i_mul_mymult3_im8_cma_a0[0][13].DATAIN
in_c1_eni1_2_tpl[14] => i_mul_mymult3_ma3_cma_c0[1][14].DATAIN
in_c1_eni1_2_tpl[14] => i_mul_mymult3_im8_cma_a0[0][14].DATAIN
in_c1_eni1_2_tpl[15] => i_mul_mymult3_ma3_cma_c0[1][15].DATAIN
in_c1_eni1_2_tpl[15] => i_mul_mymult3_im8_cma_a0[0][15].DATAIN
in_c1_eni1_2_tpl[16] => i_mul_mymult3_ma3_cma_c0[1][16].DATAIN
in_c1_eni1_2_tpl[16] => i_mul_mymult3_im8_cma_a0[0][16].DATAIN
in_c1_eni1_2_tpl[17] => i_mul_mymult3_ma3_cma_c0[1][17].DATAIN
in_c1_eni1_2_tpl[17] => i_mul_mymult3_im8_cma_a0[0][17].DATAIN
in_c1_eni1_2_tpl[18] => i_mul_mymult3_ma3_cma_a0[0][0].DATAIN
in_c1_eni1_2_tpl[18] => i_mul_mymult3_im0_cma_a0[0][0].DATAIN
in_c1_eni1_2_tpl[19] => i_mul_mymult3_ma3_cma_a0[0][1].DATAIN
in_c1_eni1_2_tpl[19] => i_mul_mymult3_im0_cma_a0[0][1].DATAIN
in_c1_eni1_2_tpl[20] => i_mul_mymult3_ma3_cma_a0[0][2].DATAIN
in_c1_eni1_2_tpl[20] => i_mul_mymult3_im0_cma_a0[0][2].DATAIN
in_c1_eni1_2_tpl[21] => i_mul_mymult3_ma3_cma_a0[0][3].DATAIN
in_c1_eni1_2_tpl[21] => i_mul_mymult3_im0_cma_a0[0][3].DATAIN
in_c1_eni1_2_tpl[22] => i_mul_mymult3_ma3_cma_a0[0][4].DATAIN
in_c1_eni1_2_tpl[22] => i_mul_mymult3_im0_cma_a0[0][4].DATAIN
in_c1_eni1_2_tpl[23] => i_mul_mymult3_ma3_cma_a0[0][5].DATAIN
in_c1_eni1_2_tpl[23] => i_mul_mymult3_im0_cma_a0[0][5].DATAIN
in_c1_eni1_2_tpl[24] => i_mul_mymult3_ma3_cma_a0[0][6].DATAIN
in_c1_eni1_2_tpl[24] => i_mul_mymult3_im0_cma_a0[0][6].DATAIN
in_c1_eni1_2_tpl[25] => i_mul_mymult3_ma3_cma_a0[0][7].DATAIN
in_c1_eni1_2_tpl[25] => i_mul_mymult3_im0_cma_a0[0][7].DATAIN
in_c1_eni1_2_tpl[26] => i_mul_mymult3_ma3_cma_a0[0][8].DATAIN
in_c1_eni1_2_tpl[26] => i_mul_mymult3_im0_cma_a0[0][8].DATAIN
in_c1_eni1_2_tpl[27] => i_mul_mymult3_ma3_cma_a0[0][9].DATAIN
in_c1_eni1_2_tpl[27] => i_mul_mymult3_im0_cma_a0[0][9].DATAIN
in_c1_eni1_2_tpl[28] => i_mul_mymult3_ma3_cma_a0[0][10].DATAIN
in_c1_eni1_2_tpl[28] => i_mul_mymult3_im0_cma_a0[0][10].DATAIN
in_c1_eni1_2_tpl[29] => i_mul_mymult3_ma3_cma_a0[0][11].DATAIN
in_c1_eni1_2_tpl[29] => i_mul_mymult3_im0_cma_a0[0][11].DATAIN
in_c1_eni1_2_tpl[30] => i_mul_mymult3_ma3_cma_a0[0][12].DATAIN
in_c1_eni1_2_tpl[30] => i_mul_mymult3_im0_cma_a0[0][12].DATAIN
in_c1_eni1_2_tpl[31] => i_mul_mymult3_ma3_cma_a0[0][13].DATAIN
in_c1_eni1_2_tpl[31] => i_mul_mymult3_im0_cma_a0[0][13].DATAIN
in_enable[0] => in_enable[0].IN3
in_i_valid[0] => redist5_sync_together8_aunroll_x_in_i_valid_4_delay_0[0].DATAIN
clock => clock.IN4
resetn => resetn.IN4


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|dspba_delay_ver:i_mul_mymult3_ma3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|dspba_delay_ver:i_mul_mymult3_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|dspba_delay_ver:i_mul_mymult3_im8_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4
out_iowr_nb_return_mymult_o_fifodata[0] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[1] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[2] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[3] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[4] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[5] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[6] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[7] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[8] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[9] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[10] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[11] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[12] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[13] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[14] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[15] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[16] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[17] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[18] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[19] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[20] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[21] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[22] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[23] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[24] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[25] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[26] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[27] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[28] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[29] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[30] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifodata[31] <= hld_iowr:theiowr_nb.o_fifodata
out_iowr_nb_return_mymult_o_fifovalid[0] <= hld_iowr:theiowr_nb.o_fifovalid
in_i_stall[0] => iowr_nb_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr_nb.o_stall
in_i_data[0] => in_i_data[0].IN1
in_i_data[1] => in_i_data[1].IN1
in_i_data[2] => in_i_data[2].IN1
in_i_data[3] => in_i_data[3].IN1
in_i_data[4] => in_i_data[4].IN1
in_i_data[5] => in_i_data[5].IN1
in_i_data[6] => in_i_data[6].IN1
in_i_data[7] => in_i_data[7].IN1
in_i_data[8] => in_i_data[8].IN1
in_i_data[9] => in_i_data[9].IN1
in_i_data[10] => in_i_data[10].IN1
in_i_data[11] => in_i_data[11].IN1
in_i_data[12] => in_i_data[12].IN1
in_i_data[13] => in_i_data[13].IN1
in_i_data[14] => in_i_data[14].IN1
in_i_data[15] => in_i_data[15].IN1
in_i_data[16] => in_i_data[16].IN1
in_i_data[17] => in_i_data[17].IN1
in_i_data[18] => in_i_data[18].IN1
in_i_data[19] => in_i_data[19].IN1
in_i_data[20] => in_i_data[20].IN1
in_i_data[21] => in_i_data[21].IN1
in_i_data[22] => in_i_data[22].IN1
in_i_data[23] => in_i_data[23].IN1
in_i_data[24] => in_i_data[24].IN1
in_i_data[25] => in_i_data[25].IN1
in_i_data[26] => in_i_data[26].IN1
in_i_data[27] => in_i_data[27].IN1
in_i_data[28] => in_i_data[28].IN1
in_i_data[29] => in_i_data[29].IN1
in_i_data[30] => in_i_data[30].IN1
in_i_data[31] => in_i_data[31].IN1
in_i_valid[0] => iowr_nb_i_valid_bitsignaltemp.IN1
out_o_ack[0] <= hld_iowr:theiowr_nb.o_ack
out_o_valid[0] <= hld_iowr:theiowr_nb.o_valid
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4|hld_iowr:theiowr_nb
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
i_data[24] => i_data[24].IN1
i_data[25] => i_data[25].IN1
i_data[26] => i_data[26].IN1
i_data[27] => i_data[27].IN1
i_data[28] => i_data[28].IN1
i_data[29] => i_data[29].IN1
i_data[30] => i_data[30].IN1
i_data[31] => i_data[31].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[1] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[2] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[3] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[4] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[5] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[6] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[7] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[8] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[9] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[10] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[11] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[12] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[13] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[14] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[15] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[16] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[17] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[18] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[19] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[20] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[21] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[22] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[23] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[24] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[25] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[26] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[27] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[28] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[29] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[30] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifodata[31] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4|hld_iowr:theiowr_nb|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => o_fifovalid.IN0
i_valid => o_valid.DATAIN
i_predicate => o_fifovalid.IN1
o_stall <= i_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
i_data[3] => o_fifodata[3].DATAIN
i_data[4] => o_fifodata[4].DATAIN
i_data[5] => o_fifodata[5].DATAIN
i_data[6] => o_fifodata[6].DATAIN
i_data[7] => o_fifodata[7].DATAIN
i_data[8] => o_fifodata[8].DATAIN
i_data[9] => o_fifodata[9].DATAIN
i_data[10] => o_fifodata[10].DATAIN
i_data[11] => o_fifodata[11].DATAIN
i_data[12] => o_fifodata[12].DATAIN
i_data[13] => o_fifodata[13].DATAIN
i_data[14] => o_fifodata[14].DATAIN
i_data[15] => o_fifodata[15].DATAIN
i_data[16] => o_fifodata[16].DATAIN
i_data[17] => o_fifodata[17].DATAIN
i_data[18] => o_fifodata[18].DATAIN
i_data[19] => o_fifodata[19].DATAIN
i_data[20] => o_fifodata[20].DATAIN
i_data[21] => o_fifodata[21].DATAIN
i_data[22] => o_fifodata[22].DATAIN
i_data[23] => o_fifodata[23].DATAIN
i_data[24] => o_fifodata[24].DATAIN
i_data[25] => o_fifodata[25].DATAIN
i_data[26] => o_fifodata[26].DATAIN
i_data[27] => o_fifodata[27].DATAIN
i_data[28] => o_fifodata[28].DATAIN
i_data[29] => o_fifodata[29].DATAIN
i_data[30] => o_fifodata[30].DATAIN
i_data[31] => o_fifodata[31].DATAIN
i_data[32] => o_fifodata[32].DATAIN
i_data[33] => o_fifodata[33].DATAIN
o_valid <= i_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => o_stall.DATAIN
i_stall => o_fifovalid.IN1
o_ack <= o_ack.DB_MAX_OUTPUT_PORT_TYPE
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => o_ack.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[16] <= i_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[17] <= i_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[18] <= i_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[19] <= i_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[20] <= i_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[21] <= i_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[22] <= i_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[23] <= i_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[24] <= i_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[25] <= i_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[26] <= i_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[27] <= i_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[28] <= i_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[29] <= i_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[30] <= i_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[31] <= i_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[32] <= i_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[33] <= i_data[33].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c1_in_wt_entry_s_c1_enter_mymult3:thei_sfc_s_c1_in_wt_entry_mymults_c1_enter_mymult3_aunroll_x|mymult_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_mymult0:thei_sfc_logic_s_c1_in_wt_entry_mymults_c1_enter_mymult0_aunroll_x|mymult_i_iowr_nb_return_unnamed_mymult3_mymult0:thei_iowr_nb_return_mymult_unnamed_mymult3_mymult4|hld_iowr:theiowr_nb|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_iord_bl_call_unnamed_mymult2_mymult0:thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x
in_iord_bl_call_mymult_i_fifodata[0] => in_iord_bl_call_mymult_i_fifodata[0].IN1
in_iord_bl_call_mymult_i_fifodata[1] => in_iord_bl_call_mymult_i_fifodata[1].IN1
in_iord_bl_call_mymult_i_fifodata[2] => in_iord_bl_call_mymult_i_fifodata[2].IN1
in_iord_bl_call_mymult_i_fifodata[3] => in_iord_bl_call_mymult_i_fifodata[3].IN1
in_iord_bl_call_mymult_i_fifodata[4] => in_iord_bl_call_mymult_i_fifodata[4].IN1
in_iord_bl_call_mymult_i_fifodata[5] => in_iord_bl_call_mymult_i_fifodata[5].IN1
in_iord_bl_call_mymult_i_fifodata[6] => in_iord_bl_call_mymult_i_fifodata[6].IN1
in_iord_bl_call_mymult_i_fifodata[7] => in_iord_bl_call_mymult_i_fifodata[7].IN1
in_iord_bl_call_mymult_i_fifodata[8] => in_iord_bl_call_mymult_i_fifodata[8].IN1
in_iord_bl_call_mymult_i_fifodata[9] => in_iord_bl_call_mymult_i_fifodata[9].IN1
in_iord_bl_call_mymult_i_fifodata[10] => in_iord_bl_call_mymult_i_fifodata[10].IN1
in_iord_bl_call_mymult_i_fifodata[11] => in_iord_bl_call_mymult_i_fifodata[11].IN1
in_iord_bl_call_mymult_i_fifodata[12] => in_iord_bl_call_mymult_i_fifodata[12].IN1
in_iord_bl_call_mymult_i_fifodata[13] => in_iord_bl_call_mymult_i_fifodata[13].IN1
in_iord_bl_call_mymult_i_fifodata[14] => in_iord_bl_call_mymult_i_fifodata[14].IN1
in_iord_bl_call_mymult_i_fifodata[15] => in_iord_bl_call_mymult_i_fifodata[15].IN1
in_iord_bl_call_mymult_i_fifodata[16] => in_iord_bl_call_mymult_i_fifodata[16].IN1
in_iord_bl_call_mymult_i_fifodata[17] => in_iord_bl_call_mymult_i_fifodata[17].IN1
in_iord_bl_call_mymult_i_fifodata[18] => in_iord_bl_call_mymult_i_fifodata[18].IN1
in_iord_bl_call_mymult_i_fifodata[19] => in_iord_bl_call_mymult_i_fifodata[19].IN1
in_iord_bl_call_mymult_i_fifodata[20] => in_iord_bl_call_mymult_i_fifodata[20].IN1
in_iord_bl_call_mymult_i_fifodata[21] => in_iord_bl_call_mymult_i_fifodata[21].IN1
in_iord_bl_call_mymult_i_fifodata[22] => in_iord_bl_call_mymult_i_fifodata[22].IN1
in_iord_bl_call_mymult_i_fifodata[23] => in_iord_bl_call_mymult_i_fifodata[23].IN1
in_iord_bl_call_mymult_i_fifodata[24] => in_iord_bl_call_mymult_i_fifodata[24].IN1
in_iord_bl_call_mymult_i_fifodata[25] => in_iord_bl_call_mymult_i_fifodata[25].IN1
in_iord_bl_call_mymult_i_fifodata[26] => in_iord_bl_call_mymult_i_fifodata[26].IN1
in_iord_bl_call_mymult_i_fifodata[27] => in_iord_bl_call_mymult_i_fifodata[27].IN1
in_iord_bl_call_mymult_i_fifodata[28] => in_iord_bl_call_mymult_i_fifodata[28].IN1
in_iord_bl_call_mymult_i_fifodata[29] => in_iord_bl_call_mymult_i_fifodata[29].IN1
in_iord_bl_call_mymult_i_fifodata[30] => in_iord_bl_call_mymult_i_fifodata[30].IN1
in_iord_bl_call_mymult_i_fifodata[31] => in_iord_bl_call_mymult_i_fifodata[31].IN1
in_iord_bl_call_mymult_i_fifodata[32] => in_iord_bl_call_mymult_i_fifodata[32].IN1
in_iord_bl_call_mymult_i_fifodata[33] => in_iord_bl_call_mymult_i_fifodata[33].IN1
in_iord_bl_call_mymult_i_fifodata[34] => in_iord_bl_call_mymult_i_fifodata[34].IN1
in_iord_bl_call_mymult_i_fifodata[35] => in_iord_bl_call_mymult_i_fifodata[35].IN1
in_iord_bl_call_mymult_i_fifodata[36] => in_iord_bl_call_mymult_i_fifodata[36].IN1
in_iord_bl_call_mymult_i_fifodata[37] => in_iord_bl_call_mymult_i_fifodata[37].IN1
in_iord_bl_call_mymult_i_fifodata[38] => in_iord_bl_call_mymult_i_fifodata[38].IN1
in_iord_bl_call_mymult_i_fifodata[39] => in_iord_bl_call_mymult_i_fifodata[39].IN1
in_iord_bl_call_mymult_i_fifodata[40] => in_iord_bl_call_mymult_i_fifodata[40].IN1
in_iord_bl_call_mymult_i_fifodata[41] => in_iord_bl_call_mymult_i_fifodata[41].IN1
in_iord_bl_call_mymult_i_fifodata[42] => in_iord_bl_call_mymult_i_fifodata[42].IN1
in_iord_bl_call_mymult_i_fifodata[43] => in_iord_bl_call_mymult_i_fifodata[43].IN1
in_iord_bl_call_mymult_i_fifodata[44] => in_iord_bl_call_mymult_i_fifodata[44].IN1
in_iord_bl_call_mymult_i_fifodata[45] => in_iord_bl_call_mymult_i_fifodata[45].IN1
in_iord_bl_call_mymult_i_fifodata[46] => in_iord_bl_call_mymult_i_fifodata[46].IN1
in_iord_bl_call_mymult_i_fifodata[47] => in_iord_bl_call_mymult_i_fifodata[47].IN1
in_iord_bl_call_mymult_i_fifodata[48] => in_iord_bl_call_mymult_i_fifodata[48].IN1
in_iord_bl_call_mymult_i_fifodata[49] => in_iord_bl_call_mymult_i_fifodata[49].IN1
in_iord_bl_call_mymult_i_fifodata[50] => in_iord_bl_call_mymult_i_fifodata[50].IN1
in_iord_bl_call_mymult_i_fifodata[51] => in_iord_bl_call_mymult_i_fifodata[51].IN1
in_iord_bl_call_mymult_i_fifodata[52] => in_iord_bl_call_mymult_i_fifodata[52].IN1
in_iord_bl_call_mymult_i_fifodata[53] => in_iord_bl_call_mymult_i_fifodata[53].IN1
in_iord_bl_call_mymult_i_fifodata[54] => in_iord_bl_call_mymult_i_fifodata[54].IN1
in_iord_bl_call_mymult_i_fifodata[55] => in_iord_bl_call_mymult_i_fifodata[55].IN1
in_iord_bl_call_mymult_i_fifodata[56] => in_iord_bl_call_mymult_i_fifodata[56].IN1
in_iord_bl_call_mymult_i_fifodata[57] => in_iord_bl_call_mymult_i_fifodata[57].IN1
in_iord_bl_call_mymult_i_fifodata[58] => in_iord_bl_call_mymult_i_fifodata[58].IN1
in_iord_bl_call_mymult_i_fifodata[59] => in_iord_bl_call_mymult_i_fifodata[59].IN1
in_iord_bl_call_mymult_i_fifodata[60] => in_iord_bl_call_mymult_i_fifodata[60].IN1
in_iord_bl_call_mymult_i_fifodata[61] => in_iord_bl_call_mymult_i_fifodata[61].IN1
in_iord_bl_call_mymult_i_fifodata[62] => in_iord_bl_call_mymult_i_fifodata[62].IN1
in_iord_bl_call_mymult_i_fifodata[63] => in_iord_bl_call_mymult_i_fifodata[63].IN1
in_iord_bl_call_mymult_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_call_mymult_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => iord_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
out_iord_bl_call_mymult_o_fifoready[0] <= hld_iord:theiord.o_fifoready
out_o_data_0_tpl[0] <= hld_iord:theiord.o_data
out_o_data_0_tpl[1] <= hld_iord:theiord.o_data
out_o_data_0_tpl[2] <= hld_iord:theiord.o_data
out_o_data_0_tpl[3] <= hld_iord:theiord.o_data
out_o_data_0_tpl[4] <= hld_iord:theiord.o_data
out_o_data_0_tpl[5] <= hld_iord:theiord.o_data
out_o_data_0_tpl[6] <= hld_iord:theiord.o_data
out_o_data_0_tpl[7] <= hld_iord:theiord.o_data
out_o_data_0_tpl[8] <= hld_iord:theiord.o_data
out_o_data_0_tpl[9] <= hld_iord:theiord.o_data
out_o_data_0_tpl[10] <= hld_iord:theiord.o_data
out_o_data_0_tpl[11] <= hld_iord:theiord.o_data
out_o_data_0_tpl[12] <= hld_iord:theiord.o_data
out_o_data_0_tpl[13] <= hld_iord:theiord.o_data
out_o_data_0_tpl[14] <= hld_iord:theiord.o_data
out_o_data_0_tpl[15] <= hld_iord:theiord.o_data
out_o_data_0_tpl[16] <= hld_iord:theiord.o_data
out_o_data_0_tpl[17] <= hld_iord:theiord.o_data
out_o_data_0_tpl[18] <= hld_iord:theiord.o_data
out_o_data_0_tpl[19] <= hld_iord:theiord.o_data
out_o_data_0_tpl[20] <= hld_iord:theiord.o_data
out_o_data_0_tpl[21] <= hld_iord:theiord.o_data
out_o_data_0_tpl[22] <= hld_iord:theiord.o_data
out_o_data_0_tpl[23] <= hld_iord:theiord.o_data
out_o_data_0_tpl[24] <= hld_iord:theiord.o_data
out_o_data_0_tpl[25] <= hld_iord:theiord.o_data
out_o_data_0_tpl[26] <= hld_iord:theiord.o_data
out_o_data_0_tpl[27] <= hld_iord:theiord.o_data
out_o_data_0_tpl[28] <= hld_iord:theiord.o_data
out_o_data_0_tpl[29] <= hld_iord:theiord.o_data
out_o_data_0_tpl[30] <= hld_iord:theiord.o_data
out_o_data_0_tpl[31] <= hld_iord:theiord.o_data
out_o_data_1_tpl[0] <= hld_iord:theiord.o_data
out_o_data_1_tpl[1] <= hld_iord:theiord.o_data
out_o_data_1_tpl[2] <= hld_iord:theiord.o_data
out_o_data_1_tpl[3] <= hld_iord:theiord.o_data
out_o_data_1_tpl[4] <= hld_iord:theiord.o_data
out_o_data_1_tpl[5] <= hld_iord:theiord.o_data
out_o_data_1_tpl[6] <= hld_iord:theiord.o_data
out_o_data_1_tpl[7] <= hld_iord:theiord.o_data
out_o_data_1_tpl[8] <= hld_iord:theiord.o_data
out_o_data_1_tpl[9] <= hld_iord:theiord.o_data
out_o_data_1_tpl[10] <= hld_iord:theiord.o_data
out_o_data_1_tpl[11] <= hld_iord:theiord.o_data
out_o_data_1_tpl[12] <= hld_iord:theiord.o_data
out_o_data_1_tpl[13] <= hld_iord:theiord.o_data
out_o_data_1_tpl[14] <= hld_iord:theiord.o_data
out_o_data_1_tpl[15] <= hld_iord:theiord.o_data
out_o_data_1_tpl[16] <= hld_iord:theiord.o_data
out_o_data_1_tpl[17] <= hld_iord:theiord.o_data
out_o_data_1_tpl[18] <= hld_iord:theiord.o_data
out_o_data_1_tpl[19] <= hld_iord:theiord.o_data
out_o_data_1_tpl[20] <= hld_iord:theiord.o_data
out_o_data_1_tpl[21] <= hld_iord:theiord.o_data
out_o_data_1_tpl[22] <= hld_iord:theiord.o_data
out_o_data_1_tpl[23] <= hld_iord:theiord.o_data
out_o_data_1_tpl[24] <= hld_iord:theiord.o_data
out_o_data_1_tpl[25] <= hld_iord:theiord.o_data
out_o_data_1_tpl[26] <= hld_iord:theiord.o_data
out_o_data_1_tpl[27] <= hld_iord:theiord.o_data
out_o_data_1_tpl[28] <= hld_iord:theiord.o_data
out_o_data_1_tpl[29] <= hld_iord:theiord.o_data
out_o_data_1_tpl[30] <= hld_iord:theiord.o_data
out_o_data_1_tpl[31] <= hld_iord:theiord.o_data
out_o_valid[0] <= hld_iord:theiord.o_valid
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_iord_bl_call_unnamed_mymult2_mymult0:thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[2] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[3] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[4] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[5] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[6] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[7] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[8] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[9] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[10] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[11] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[12] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[13] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[14] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[15] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[16] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[17] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[18] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[19] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[20] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[21] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[22] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[23] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[24] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[25] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[26] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[27] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[28] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[29] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[30] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[31] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[32] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[33] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[34] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[35] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[36] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[37] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[38] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[39] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[40] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[41] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[42] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[43] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[44] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[45] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[46] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[47] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[48] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[49] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[50] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[51] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[52] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[53] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[54] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[55] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[56] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[57] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[58] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[59] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[60] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[61] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[62] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[63] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifodata[1] => ch_i_fifodata[1].IN1
i_fifodata[2] => ch_i_fifodata[2].IN1
i_fifodata[3] => ch_i_fifodata[3].IN1
i_fifodata[4] => ch_i_fifodata[4].IN1
i_fifodata[5] => ch_i_fifodata[5].IN1
i_fifodata[6] => ch_i_fifodata[6].IN1
i_fifodata[7] => ch_i_fifodata[7].IN1
i_fifodata[8] => ch_i_fifodata[8].IN1
i_fifodata[9] => ch_i_fifodata[9].IN1
i_fifodata[10] => ch_i_fifodata[10].IN1
i_fifodata[11] => ch_i_fifodata[11].IN1
i_fifodata[12] => ch_i_fifodata[12].IN1
i_fifodata[13] => ch_i_fifodata[13].IN1
i_fifodata[14] => ch_i_fifodata[14].IN1
i_fifodata[15] => ch_i_fifodata[15].IN1
i_fifodata[16] => ch_i_fifodata[16].IN1
i_fifodata[17] => ch_i_fifodata[17].IN1
i_fifodata[18] => ch_i_fifodata[18].IN1
i_fifodata[19] => ch_i_fifodata[19].IN1
i_fifodata[20] => ch_i_fifodata[20].IN1
i_fifodata[21] => ch_i_fifodata[21].IN1
i_fifodata[22] => ch_i_fifodata[22].IN1
i_fifodata[23] => ch_i_fifodata[23].IN1
i_fifodata[24] => ch_i_fifodata[24].IN1
i_fifodata[25] => ch_i_fifodata[25].IN1
i_fifodata[26] => ch_i_fifodata[26].IN1
i_fifodata[27] => ch_i_fifodata[27].IN1
i_fifodata[28] => ch_i_fifodata[28].IN1
i_fifodata[29] => ch_i_fifodata[29].IN1
i_fifodata[30] => ch_i_fifodata[30].IN1
i_fifodata[31] => ch_i_fifodata[31].IN1
i_fifodata[32] => ch_i_fifodata[32].IN1
i_fifodata[33] => ch_i_fifodata[33].IN1
i_fifodata[34] => ch_i_fifodata[34].IN1
i_fifodata[35] => ch_i_fifodata[35].IN1
i_fifodata[36] => ch_i_fifodata[36].IN1
i_fifodata[37] => ch_i_fifodata[37].IN1
i_fifodata[38] => ch_i_fifodata[38].IN1
i_fifodata[39] => ch_i_fifodata[39].IN1
i_fifodata[40] => ch_i_fifodata[40].IN1
i_fifodata[41] => ch_i_fifodata[41].IN1
i_fifodata[42] => ch_i_fifodata[42].IN1
i_fifodata[43] => ch_i_fifodata[43].IN1
i_fifodata[44] => ch_i_fifodata[44].IN1
i_fifodata[45] => ch_i_fifodata[45].IN1
i_fifodata[46] => ch_i_fifodata[46].IN1
i_fifodata[47] => ch_i_fifodata[47].IN1
i_fifodata[48] => ch_i_fifodata[48].IN1
i_fifodata[49] => ch_i_fifodata[49].IN1
i_fifodata[50] => ch_i_fifodata[50].IN1
i_fifodata[51] => ch_i_fifodata[51].IN1
i_fifodata[52] => ch_i_fifodata[52].IN1
i_fifodata[53] => ch_i_fifodata[53].IN1
i_fifodata[54] => ch_i_fifodata[54].IN1
i_fifodata[55] => ch_i_fifodata[55].IN1
i_fifodata[56] => ch_i_fifodata[56].IN1
i_fifodata[57] => ch_i_fifodata[57].IN1
i_fifodata[58] => ch_i_fifodata[58].IN1
i_fifodata[59] => ch_i_fifodata[59].IN1
i_fifodata[60] => ch_i_fifodata[60].IN1
i_fifodata[61] => ch_i_fifodata[61].IN1
i_fifodata[62] => ch_i_fifodata[62].IN1
i_fifodata[63] => ch_i_fifodata[63].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_iord_bl_call_unnamed_mymult2_mymult0:thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= down_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => up_stall.IN1
i_stall => o_fifostall.IN1
o_datavalid <= down_datavalid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= i_fifodata[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_fifodata[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_fifodata[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_fifodata[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_fifodata[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_fifodata[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_fifodata[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_fifodata[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_fifodata[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_fifodata[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_fifodata[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_fifodata[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_fifodata[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_fifodata[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_fifodata[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_fifodata[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_fifodata[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_fifodata[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_fifodata[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_fifodata[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_fifodata[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_fifodata[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_fifodata[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_fifodata[23].DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= i_fifodata[24].DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= i_fifodata[25].DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= i_fifodata[26].DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= i_fifodata[27].DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= i_fifodata[28].DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= i_fifodata[29].DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= i_fifodata[30].DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= i_fifodata[31].DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= i_fifodata[32].DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= i_fifodata[33].DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= i_fifodata[34].DB_MAX_OUTPUT_PORT_TYPE
o_data[35] <= i_fifodata[35].DB_MAX_OUTPUT_PORT_TYPE
o_data[36] <= i_fifodata[36].DB_MAX_OUTPUT_PORT_TYPE
o_data[37] <= i_fifodata[37].DB_MAX_OUTPUT_PORT_TYPE
o_data[38] <= i_fifodata[38].DB_MAX_OUTPUT_PORT_TYPE
o_data[39] <= i_fifodata[39].DB_MAX_OUTPUT_PORT_TYPE
o_data[40] <= i_fifodata[40].DB_MAX_OUTPUT_PORT_TYPE
o_data[41] <= i_fifodata[41].DB_MAX_OUTPUT_PORT_TYPE
o_data[42] <= i_fifodata[42].DB_MAX_OUTPUT_PORT_TYPE
o_data[43] <= i_fifodata[43].DB_MAX_OUTPUT_PORT_TYPE
o_data[44] <= i_fifodata[44].DB_MAX_OUTPUT_PORT_TYPE
o_data[45] <= i_fifodata[45].DB_MAX_OUTPUT_PORT_TYPE
o_data[46] <= i_fifodata[46].DB_MAX_OUTPUT_PORT_TYPE
o_data[47] <= i_fifodata[47].DB_MAX_OUTPUT_PORT_TYPE
o_data[48] <= i_fifodata[48].DB_MAX_OUTPUT_PORT_TYPE
o_data[49] <= i_fifodata[49].DB_MAX_OUTPUT_PORT_TYPE
o_data[50] <= i_fifodata[50].DB_MAX_OUTPUT_PORT_TYPE
o_data[51] <= i_fifodata[51].DB_MAX_OUTPUT_PORT_TYPE
o_data[52] <= i_fifodata[52].DB_MAX_OUTPUT_PORT_TYPE
o_data[53] <= i_fifodata[53].DB_MAX_OUTPUT_PORT_TYPE
o_data[54] <= i_fifodata[54].DB_MAX_OUTPUT_PORT_TYPE
o_data[55] <= i_fifodata[55].DB_MAX_OUTPUT_PORT_TYPE
o_data[56] <= i_fifodata[56].DB_MAX_OUTPUT_PORT_TYPE
o_data[57] <= i_fifodata[57].DB_MAX_OUTPUT_PORT_TYPE
o_data[58] <= i_fifodata[58].DB_MAX_OUTPUT_PORT_TYPE
o_data[59] <= i_fifodata[59].DB_MAX_OUTPUT_PORT_TYPE
o_data[60] <= i_fifodata[60].DB_MAX_OUTPUT_PORT_TYPE
o_data[61] <= i_fifodata[61].DB_MAX_OUTPUT_PORT_TYPE
o_data[62] <= i_fifodata[62].DB_MAX_OUTPUT_PORT_TYPE
o_data[63] <= i_fifodata[63].DB_MAX_OUTPUT_PORT_TYPE
o_data[64] <= i_fifodata[64].DB_MAX_OUTPUT_PORT_TYPE
o_data[65] <= i_fifodata[65].DB_MAX_OUTPUT_PORT_TYPE
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => o_data[0].DATAIN
i_fifodata[1] => o_data[1].DATAIN
i_fifodata[2] => o_data[2].DATAIN
i_fifodata[3] => o_data[3].DATAIN
i_fifodata[4] => o_data[4].DATAIN
i_fifodata[5] => o_data[5].DATAIN
i_fifodata[6] => o_data[6].DATAIN
i_fifodata[7] => o_data[7].DATAIN
i_fifodata[8] => o_data[8].DATAIN
i_fifodata[9] => o_data[9].DATAIN
i_fifodata[10] => o_data[10].DATAIN
i_fifodata[11] => o_data[11].DATAIN
i_fifodata[12] => o_data[12].DATAIN
i_fifodata[13] => o_data[13].DATAIN
i_fifodata[14] => o_data[14].DATAIN
i_fifodata[15] => o_data[15].DATAIN
i_fifodata[16] => o_data[16].DATAIN
i_fifodata[17] => o_data[17].DATAIN
i_fifodata[18] => o_data[18].DATAIN
i_fifodata[19] => o_data[19].DATAIN
i_fifodata[20] => o_data[20].DATAIN
i_fifodata[21] => o_data[21].DATAIN
i_fifodata[22] => o_data[22].DATAIN
i_fifodata[23] => o_data[23].DATAIN
i_fifodata[24] => o_data[24].DATAIN
i_fifodata[25] => o_data[25].DATAIN
i_fifodata[26] => o_data[26].DATAIN
i_fifodata[27] => o_data[27].DATAIN
i_fifodata[28] => o_data[28].DATAIN
i_fifodata[29] => o_data[29].DATAIN
i_fifodata[30] => o_data[30].DATAIN
i_fifodata[31] => o_data[31].DATAIN
i_fifodata[32] => o_data[32].DATAIN
i_fifodata[33] => o_data[33].DATAIN
i_fifodata[34] => o_data[34].DATAIN
i_fifodata[35] => o_data[35].DATAIN
i_fifodata[36] => o_data[36].DATAIN
i_fifodata[37] => o_data[37].DATAIN
i_fifodata[38] => o_data[38].DATAIN
i_fifodata[39] => o_data[39].DATAIN
i_fifodata[40] => o_data[40].DATAIN
i_fifodata[41] => o_data[41].DATAIN
i_fifodata[42] => o_data[42].DATAIN
i_fifodata[43] => o_data[43].DATAIN
i_fifodata[44] => o_data[44].DATAIN
i_fifodata[45] => o_data[45].DATAIN
i_fifodata[46] => o_data[46].DATAIN
i_fifodata[47] => o_data[47].DATAIN
i_fifodata[48] => o_data[48].DATAIN
i_fifodata[49] => o_data[49].DATAIN
i_fifodata[50] => o_data[50].DATAIN
i_fifodata[51] => o_data[51].DATAIN
i_fifodata[52] => o_data[52].DATAIN
i_fifodata[53] => o_data[53].DATAIN
i_fifodata[54] => o_data[54].DATAIN
i_fifodata[55] => o_data[55].DATAIN
i_fifodata[56] => o_data[56].DATAIN
i_fifodata[57] => o_data[57].DATAIN
i_fifodata[58] => o_data[58].DATAIN
i_fifodata[59] => o_data[59].DATAIN
i_fifodata[60] => o_data[60].DATAIN
i_fifodata[61] => o_data[61].DATAIN
i_fifodata[62] => o_data[62].DATAIN
i_fifodata[63] => o_data[63].DATAIN
i_fifodata[64] => o_data[64].DATAIN
i_fifodata[65] => o_data[65].DATAIN
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_iord_bl_call_unnamed_mymult2_mymult0:thei_iord_bl_call_mymult_unnamed_mymult2_mymult1_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= mymult_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x.out_pipeline_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_mymult1_exiting_stall_out[0] <= mymult_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_mymult1_exiting_stall_out
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= mymult_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_mymult0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_aunroll_x.out_stall_entry
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_mymult1_exiting_valid_out[0] <= mymult_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_mymult1_exiting_valid_out
in_i_valid[0] => input_accepted_and_q.IN1
in_unnamed_mymult0_0_tpl[0] => ~NO_FANOUT~
out_c0_exit_0_tpl[0] <= mymult_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_mymult0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_aunroll_x.out_data_out_0_tpl
out_c0_exit_1_tpl[0] <= mymult_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_mymult0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_aunroll_x.out_data_out_1_tpl
out_o_valid[0] <= mymult_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_mymult0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_aunroll_x.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_mymult0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_aunroll_x
in_stall_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_stall_in_bitsignaltemp.IN1
out_stall_entry[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1.stall_entry
in_data_in_0_tpl[0] => dsdk_ip_adapt_bitjoin2_q[0].IN1
in_data_in_1_tpl[0] => dsdk_ip_adapt_bitjoin2_q[8].IN1
in_input_accepted[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_input_accepted_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_valid_in_bitsignaltemp.IN1
out_data_out_0_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1.data_out
out_data_out_1_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1.data_out
out_enable[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1.enable
out_valid_mask[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1.valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_mymult0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_mymult0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_mymults_c0_exit_mymult1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_mymult1_exiting_valid_out[0] <= mymult_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_mymult1.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_mymult1_exiting_stall_out[0] <= mymult_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_mymult1.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= mymult_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_mymult1.out_pipeline_valid_out
in_enable[0] => enable_stall_connector_not_enable_q[0].IN2
in_i_valid[0] => in_i_valid[0].IN2
out_c0_exi1_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1_1_tpl[0] <= mymult_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_mymult2.out_data_out
out_o_valid[0] <= in_i_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_mymult1[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_mymult2
in_feedback_stall_in_2[0] => i_llvm_fpga_push_i1_notexitcond_mymult1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_mymult1.feedback_out
out_feedback_valid_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_mymult1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond_mymult1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_mymult1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond_mymult1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond_mymult1_valid_in_bitsignaltemp.IN1
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_mymult1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_mymult1.valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_mymult2|acl_push:thei_llvm_fpga_push_i1_notexitcond_mymult1
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback_out[0].DATAIN
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_valid_out <= feedback_valid.DB_MAX_OUTPUT_PORT_TYPE
feedback_stall_in => stall_out.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_mymult2|acl_push:thei_llvm_fpga_push_i1_notexitcond_mymult1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_mymult1
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_mymult1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_mymult1.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going_mymult1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_mymult1_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going_mymult1_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going_mymult1_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going_mymult1_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going_mymult1_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => i_llvm_fpga_pipeline_keep_going_mymult1_pipeline_stall_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_mymult1.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_mymult1.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_mymult1.pipeline_valid_out
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_mymult1.exiting_valid_out
out_data_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_mymult1.data_out
out_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_mymult1.valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_mymult1|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_mymult1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_mymult1
clock => clock.IN1
resetn => _.IN1
data_in => ~NO_FANOUT~
valid_out <= acl_staging_reg:asr.o_valid
stall_in => stall_in.IN1
stall_out <= acl_staging_reg:asr.o_stall
valid_in => valid_in.IN1
data_out <= <GND>
initeration_in => ~NO_FANOUT~
initeration_stall_out <= <GND>
initeration_valid_in => ~NO_FANOUT~
not_exitcond_in => pipeline_valid_out.IN0
not_exitcond_in => exiting_valid_out.IN0
not_exitcond_stall_out <= pipeline_stall_in.DB_MAX_OUTPUT_PORT_TYPE
not_exitcond_valid_in => pipeline_valid_out.IN1
not_exitcond_valid_in => exiting_valid_out.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => not_exitcond_stall_out.DATAIN
pipeline_stall_in => exiting_valid_out.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_mymult1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_mymult1|acl_staging_reg:asr
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B1_start:thebb_mymult_B1_start|mymult_bb_B1_start_stall_region:thebb_mymult_B1_start_stall_region|mymult_i_sfc_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_mymult0:thei_sfc_logic_s_c0_in_wt_entry_mymults_c0_enter1_mymult0_aunroll_x|mymult_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_mymult1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_mymult1|acl_staging_reg:asr|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|hld_loop_profiler:themymult_B1_start_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|hld_loop_profiler:themymult_B1_start_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_stall_out_0[0] <= mymult_B0_runOnce_merge:themymult_B0_runOnce_merge.out_stall_out_0
out_valid_out_0[0] <= mymult_B0_runOnce_branch:themymult_B0_runOnce_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_B0_runOnce_branch:themymult_B0_runOnce_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_bb_B0_runOnce_stall_region:thebb_mymult_B0_runOnce_stall_region
in_stall_in[0] => SE_out_i_llvm_fpga_pop_token_i1_wt_limpop_mymult0_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
out_valid_out[0] <= mymult_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0.out_valid_out
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_bb_B0_runOnce_stall_region:thebb_mymult_B0_runOnce_stall_region|mymult_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1
in_feedback_stall_in_0[0] => i_llvm_fpga_push_token_i1_wt_limpush_mymult1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1.feedback_out
out_feedback_valid_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1.stall_out
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_mymult1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_mymult1_valid_in_bitsignaltemp.IN1
out_data_out[0] <= mymult_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg.out_data_out
out_valid_out[0] <= mymult_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_bb_B0_runOnce_stall_region:thebb_mymult_B0_runOnce_stall_region|mymult_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|mymult_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg
in_stall_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_token_i1_wt_limpush_mymult1_reg_valid_reg_q[0].ACLR


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_bb_B0_runOnce_stall_region:thebb_mymult_B0_runOnce_stall_region|mymult_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_bb_B0_runOnce_stall_region:thebb_mymult_B0_runOnce_stall_region|mymult_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_bb_B0_runOnce_stall_region:thebb_mymult_B0_runOnce_stall_region|mymult_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|acl_token_fifo_counter:fifo
clock => clock.IN1
resetn => resetn.IN1
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_bb_B0_runOnce_stall_region:thebb_mymult_B0_runOnce_stall_region|mymult_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_mymult1|acl_token_fifo_counter:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_bb_B0_runOnce_stall_region:thebb_mymult_B0_runOnce_stall_region|mymult_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0
in_feedback_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_mymult1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_mymult1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_0[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_mymult1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_mymult1.stall_out
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_mymult1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_token_i1_wt_limpop_mymult1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_token_i1_wt_limpop_mymult1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_mymult1_valid_in_bitsignaltemp.IN1
out_data_out[0] <= mymult_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg.out_data_out
out_valid_out[0] <= mymult_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg.out_valid_out
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_bb_B0_runOnce_stall_region:thebb_mymult_B0_runOnce_stall_region|mymult_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0|mymult_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg
in_stall_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => i_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_mymult0_reg_valid_reg_q[0].ACLR


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_bb_B0_runOnce_stall_region:thebb_mymult_B0_runOnce_stall_region|mymult_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_mymult1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_bb_B0_runOnce_stall_region:thebb_mymult_B0_runOnce_stall_region|mymult_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_mymult0|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_mymult1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_bb_B0_runOnce_stall_region:thebb_mymult_B0_runOnce_stall_region|mymult_B0_runOnce_merge_reg:themymult_B0_runOnce_merge_reg
in_stall_in[0] => mymult_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_mymult_B0_runOnce_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= mymult_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => mymult_B0_runOnce_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => mymult_B0_runOnce_merge_reg_valid_reg_q[0].DATAIN
out_data_out[0] <= mymult_B0_runOnce_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= mymult_B0_runOnce_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => mymult_B0_runOnce_merge_reg_data_reg_q[0].CLK
clock => mymult_B0_runOnce_merge_reg_valid_reg_q[0].CLK
resetn => mymult_B0_runOnce_merge_reg_data_reg_q[0].ACLR
resetn => mymult_B0_runOnce_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|mymult_function:themymult_function|mymult_bb_B0_runOnce:thebb_mymult_B0_runOnce|mymult_B0_runOnce_merge:themymult_B0_runOnce_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|mymult:mymult_inst|mymult_internal:mymult_internal_inst|mymult_function_wrapper:mymult_internal|acl_reset_wire:thereset_wire_inst
clock => ~NO_FANOUT~
resetn => o_resetn.DATAIN
o_resetn <= resetn.DB_MAX_OUTPUT_PORT_TYPE


