

================================================================
== Vitis HLS Report for 'fpadd503_76_77_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Tue May 20 14:37:51 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |       10|       10|         4|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    631|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     344|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     408|    780|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503x2_1_U  |fpadd503_149_3_Pipeline_VITIS_LOOP_28_2_p503x2_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_133_p2      |         +|   0|  0|  13|           4|           1|
    |sub_ln29_fu_253_p2      |         -|   0|  0|  71|          64|          64|
    |sub_ln95_fu_214_p2      |         -|   0|  0|  71|           1|          64|
    |tempReg_fu_179_p2       |         -|   0|  0|  71|          64|          64|
    |and_ln29_fu_238_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_127_p2     |      icmp|   0|  0|  13|           4|           5|
    |carry_61_fu_244_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_195_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln95_fu_219_p2       |        or|   0|  0|  64|          64|          64|
    |select_ln29_fu_166_p3   |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_92_fu_189_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_93_fu_201_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_184_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln29_fu_232_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 631|         462|         588|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |carry_reg_106            |   9|          2|    1|          2|
    |i_129_fu_48              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_0_addr_reg_277                  |   2|   0|    3|          1|
    |c_1_addr_reg_283                  |   2|   0|    3|          1|
    |carry_reg_106                     |   1|   0|    1|          0|
    |i_129_fu_48                       |   4|   0|    4|          0|
    |i_reg_267                         |   4|   0|    4|          0|
    |icmp_ln28_reg_273                 |   1|   0|    1|          0|
    |select_ln29_reg_293               |  64|   0|   64|          0|
    |tempReg_reg_305                   |  64|   0|   64|          0|
    |tmp_reg_312                       |   1|   0|    1|          0|
    |trunc_ln28_reg_289                |   1|   0|    1|          0|
    |trunc_ln28_reg_289_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_0_addr_reg_277                  |  64|  32|    3|          1|
    |c_1_addr_reg_283                  |  64|  32|    3|          1|
    |icmp_ln28_reg_273                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 344|  96|  161|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  fpadd503.76.77_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  fpadd503.76.77_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  fpadd503.76.77_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  fpadd503.76.77_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  fpadd503.76.77_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  fpadd503.76.77_Pipeline_VITIS_LOOP_28_2|  return value|
|c_0_address0      |  out|    3|   ap_memory|                                      c_0|         array|
|c_0_ce0           |  out|    1|   ap_memory|                                      c_0|         array|
|c_0_we0           |  out|    1|   ap_memory|                                      c_0|         array|
|c_0_d0            |  out|   64|   ap_memory|                                      c_0|         array|
|c_0_address1      |  out|    3|   ap_memory|                                      c_0|         array|
|c_0_ce1           |  out|    1|   ap_memory|                                      c_0|         array|
|c_0_q1            |   in|   64|   ap_memory|                                      c_0|         array|
|c_1_address0      |  out|    3|   ap_memory|                                      c_1|         array|
|c_1_ce0           |  out|    1|   ap_memory|                                      c_1|         array|
|c_1_we0           |  out|    1|   ap_memory|                                      c_1|         array|
|c_1_d0            |  out|   64|   ap_memory|                                      c_1|         array|
|c_1_address1      |  out|    3|   ap_memory|                                      c_1|         array|
|c_1_ce1           |  out|    1|   ap_memory|                                      c_1|         array|
|c_1_q1            |   in|   64|   ap_memory|                                      c_1|         array|
|carry_out         |  out|    1|      ap_vld|                                carry_out|       pointer|
|carry_out_ap_vld  |  out|    1|      ap_vld|                                carry_out|       pointer|
+------------------+-----+-----+------------+-----------------------------------------+--------------+

