<pre>

================================================================
== Vivado HLS Report for 'big_mul'
================================================================
* Date:           Tue Dec 31 00:52:03 2019

* Version:        2019.1.op (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        vcu118_big_mul_k32_d32_lut2
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  18.00|    16.615|        2.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+---------+-----+-----+-----+-----+----------+
        |                                  |         |  Latency  |  Interval | Pipeline |
        |             Instance             |  Module | min | max | min | max |   Type   |
        +----------------------------------+---------+-----+-----+-----+-----+----------+
        |call_ret_mulhilo_fu_106675        |mulhilo  |    0|    0|    1|    1| function |
        |call_ret_0_1_mulhilo_fu_106681    |mulhilo  |    0|    0|    1|    1| function |
        |call_ret_0_2_mulhilo_fu_106687    |mulhilo  |    0|    0|    1|    1| function |
        |call_ret_0_3_mulhilo_fu_106693    |mulhilo  |    0|    0|    1|    1| function |
        |call_ret_0_4_mulhilo_fu_106699    |mulhilo  |    0|    0|    1|    1| function |
        |call_ret_0_5_mulhilo_fu_106705    |mulhilo  |    0|    0|    1|    1| function |
        |call_ret_0_6_mulhilo_fu_106711    |mulhilo  |    0|    0|    1|    1| function |
        |call_ret_0_7_mulhilo_fu_106717    |mulhilo  |    0|    0|    1|    1| function |
        .
        .
        .
        |call_ret_32_31_mulhilo_fu_113203  |mulhilo  |    0|    0|    1|    1| function |
        +----------------------------------+---------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|   775543|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|   4356|        0|   319893|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        2|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|   4356|        2|  1095436|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|    191|    ~0   |      277|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|     63|    ~0   |       92|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+---+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E| FF|  LUT | URAM|
    +----------------------------------+-----------------------+---------+-------+---+------+-----+
    |big_mul_mux_42_32_1_1_U3          |big_mul_mux_42_32_1_1  |        0|      0|  0|    17|    0|
    |big_mul_mux_42_32_1_1_U4          |big_mul_mux_42_32_1_1  |        0|      0|  0|    17|    0|
    |big_mul_mux_42_32_1_1_U5          |big_mul_mux_42_32_1_1  |        0|      0|  0|    17|    0|
    |big_mul_mux_42_32_1_1_U6          |big_mul_mux_42_32_1_1  |        0|      0|  0|    17|    0|
    .
    .
    .
    |big_mul_mux_42_32_1_1_U17473      |big_mul_mux_42_32_1_1  |        0|      0|  0|    17|    0|
    |big_mul_mux_42_32_1_1_U17474      |big_mul_mux_42_32_1_1  |        0|      0|  0|    17|    0|
    |call_ret_mulhilo_fu_106675        |mulhilo                |        0|      4|  0|    21|    0|
    |call_ret_0_1_mulhilo_fu_106681    |mulhilo                |        0|      4|  0|    21|    0|
    |call_ret_0_2_mulhilo_fu_106687    |mulhilo                |        0|      4|  0|    21|    0|
    |call_ret_0_3_mulhilo_fu_106693    |mulhilo                |        0|      4|  0|    21|    0|
    .
    .
    .
    |call_ret_32_31_mulhilo_fu_113203  |mulhilo                |        0|      4|  0|    21|    0|
    +----------------------------------+-----------------------+---------+-------+---+------+-----+
    |Total                             |                       |        0|   4356|  0|319893|    0|
    +----------------------------------+-----------------------+---------+-------+---+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+------+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+------+------------+------------+
    |add_ln1355_10_fu_698497_p2      |     +    |      0|  0|    33|          32|          32|
    |add_ln1355_1_fu_697993_p2       |     +    |      0|  0|    33|          32|          32|
    |add_ln1355_2_fu_698049_p2       |     +    |      0|  0|    33|          32|          32|
    |add_ln1355_3_fu_698105_p2       |     +    |      0|  0|    33|          32|          32|     
    .
    .
    .
    |add_ln209_9_fu_117268_p2        |     +    |      0|  0|    33|          33|          33|
    |add_ln209_fu_115516_p2          |     +    |      0|  0|    33|          33|          33|
    |add_ln214_fu_183253_p2          |     +    |      0|  0|     3|           2|           2|
    |ap_block_pp0_stage0_01001       |    and   |      0|  0|     2|           1|           1|
    |select_ln209_1000_fu_495209_p3  |  select  |      0|  0|    32|           1|          32|
    |select_ln209_1001_fu_495501_p3  |  select  |      0|  0|    32|           1|          32|
    .
    .
    .
    |select_ln215_9_fu_276039_p3     |  select  |      0|  0|    29|           1|          29|
    |select_ln215_fu_190517_p3       |  select  |      0|  0|    26|           1|          26|
    |ap_enable_pp0                   |    xor   |      0|  0|     2|           1|           2|
    +--------------------------------+----------+-------+---+------+------------+------------+
    |Total                           |          |      0|  0|775543|      739729|      772243|
    +--------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+------+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits |  Protocol  | Source Object|    C Type    |
+--------------+-----+------+------------+--------------+--------------+
|ap_clk        |  in |     1| ap_ctrl_hs |    big_mul   | return value |
|ap_rst        |  in |     1| ap_ctrl_hs |    big_mul   | return value |
|ap_start      |  in |     1| ap_ctrl_hs |    big_mul   | return value |
|ap_done       | out |     1| ap_ctrl_hs |    big_mul   | return value |
|ap_idle       | out |     1| ap_ctrl_hs |    big_mul   | return value |
|ap_ready      | out |     1| ap_ctrl_hs |    big_mul   | return value |
|z_V_i         |  in |  1089|   ap_ovld  |      z_V     |    pointer   |
|z_V_o         | out |  1089|   ap_ovld  |      z_V     |    pointer   |
|z_V_o_ap_vld  | out |     1|   ap_ovld  |      z_V     |    pointer   |
|z_V_o_ap_lwr  | out |     1|   ap_ovld  |      z_V     |    pointer   |
|x_V           |  in |  1089|   ap_none  |      x_V     |    pointer   |
|y_V           |  in |  1089|   ap_none  |      y_V     |    pointer   |
+--------------+-----+------+------------+--------------+--------------+

</pre>
