
I2C-RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b34  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08004d14  08004d14  00005d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004dc4  08004dc4  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004dc4  08004dc4  00005dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004dcc  08004dcc  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004dcc  08004dcc  00005dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004dd0  08004dd0  00005dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004dd4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000068  08004e3c  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  08004e3c  000062c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001067e  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023b4  00000000  00000000  00016716  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  00018ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a63  00000000  00000000  00019840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e929  00000000  00000000  0001a2a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001106f  00000000  00000000  00038bcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bbbeb  00000000  00000000  00049c3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00105826  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f44  00000000  00000000  0010586c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003f  00000000  00000000  001097b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004cfc 	.word	0x08004cfc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08004cfc 	.word	0x08004cfc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <BCD_to_Decimal>:
uint8_t Decimal_to_BCD(uint8_t decimal) {
    return ((decimal / 10) << 4) | (decimal % 10);
}

// Convert BCD to decimal
uint8_t BCD_to_Decimal(uint8_t bcd) {
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
    return ((bcd >> 4) * 10) + (bcd & 0x0F);
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	461a      	mov	r2, r3
 80005fe:	0092      	lsls	r2, r2, #2
 8000600:	4413      	add	r3, r2
 8000602:	005b      	lsls	r3, r3, #1
 8000604:	b2da      	uxtb	r2, r3
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	f003 030f 	and.w	r3, r3, #15
 800060c:	b2db      	uxtb	r3, r3
 800060e:	4413      	add	r3, r2
 8000610:	b2db      	uxtb	r3, r3
}
 8000612:	4618      	mov	r0, r3
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
	...

08000620 <DS1307_ReadTime>:
    HAL_I2C_Master_Transmit(&hi2c1, DS1307_ADDRESS, data, 8, 100);
}

// Read DS1307 time
void DS1307_ReadTime(uint8_t *year, uint8_t *month, uint8_t *date,
                     uint8_t *hours, uint8_t *minutes, uint8_t *seconds) {
 8000620:	b580      	push	{r7, lr}
 8000622:	b088      	sub	sp, #32
 8000624:	af02      	add	r7, sp, #8
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	607a      	str	r2, [r7, #4]
 800062c:	603b      	str	r3, [r7, #0]
    uint8_t regAddr = DS1307_REG_SECONDS;
 800062e:	2300      	movs	r3, #0
 8000630:	75fb      	strb	r3, [r7, #23]
    uint8_t data[7];

    // Write register address
    HAL_I2C_Master_Transmit(&hi2c1, DS1307_ADDRESS, &regAddr, 1, 100);
 8000632:	f107 0217 	add.w	r2, r7, #23
 8000636:	2364      	movs	r3, #100	@ 0x64
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	2301      	movs	r3, #1
 800063c:	21d0      	movs	r1, #208	@ 0xd0
 800063e:	4821      	ldr	r0, [pc, #132]	@ (80006c4 <DS1307_ReadTime+0xa4>)
 8000640:	f000 ff2a 	bl	8001498 <HAL_I2C_Master_Transmit>

    // Read 7 bytes
    HAL_I2C_Master_Receive(&hi2c1, DS1307_ADDRESS, data, 7, 100);
 8000644:	f107 0210 	add.w	r2, r7, #16
 8000648:	2364      	movs	r3, #100	@ 0x64
 800064a:	9300      	str	r3, [sp, #0]
 800064c:	2307      	movs	r3, #7
 800064e:	21d0      	movs	r1, #208	@ 0xd0
 8000650:	481c      	ldr	r0, [pc, #112]	@ (80006c4 <DS1307_ReadTime+0xa4>)
 8000652:	f001 f839 	bl	80016c8 <HAL_I2C_Master_Receive>

    *seconds = BCD_to_Decimal(data[0] & 0x7F);
 8000656:	7c3b      	ldrb	r3, [r7, #16]
 8000658:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800065c:	b2db      	uxtb	r3, r3
 800065e:	4618      	mov	r0, r3
 8000660:	f7ff ffc4 	bl	80005ec <BCD_to_Decimal>
 8000664:	4603      	mov	r3, r0
 8000666:	461a      	mov	r2, r3
 8000668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800066a:	701a      	strb	r2, [r3, #0]
    *minutes = BCD_to_Decimal(data[1]);
 800066c:	7c7b      	ldrb	r3, [r7, #17]
 800066e:	4618      	mov	r0, r3
 8000670:	f7ff ffbc 	bl	80005ec <BCD_to_Decimal>
 8000674:	4603      	mov	r3, r0
 8000676:	461a      	mov	r2, r3
 8000678:	6a3b      	ldr	r3, [r7, #32]
 800067a:	701a      	strb	r2, [r3, #0]
    *hours = BCD_to_Decimal(data[2]);
 800067c:	7cbb      	ldrb	r3, [r7, #18]
 800067e:	4618      	mov	r0, r3
 8000680:	f7ff ffb4 	bl	80005ec <BCD_to_Decimal>
 8000684:	4603      	mov	r3, r0
 8000686:	461a      	mov	r2, r3
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	701a      	strb	r2, [r3, #0]
    *date = BCD_to_Decimal(data[4]);
 800068c:	7d3b      	ldrb	r3, [r7, #20]
 800068e:	4618      	mov	r0, r3
 8000690:	f7ff ffac 	bl	80005ec <BCD_to_Decimal>
 8000694:	4603      	mov	r3, r0
 8000696:	461a      	mov	r2, r3
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	701a      	strb	r2, [r3, #0]
    *month = BCD_to_Decimal(data[5]);
 800069c:	7d7b      	ldrb	r3, [r7, #21]
 800069e:	4618      	mov	r0, r3
 80006a0:	f7ff ffa4 	bl	80005ec <BCD_to_Decimal>
 80006a4:	4603      	mov	r3, r0
 80006a6:	461a      	mov	r2, r3
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	701a      	strb	r2, [r3, #0]
    *year = BCD_to_Decimal(data[6]);
 80006ac:	7dbb      	ldrb	r3, [r7, #22]
 80006ae:	4618      	mov	r0, r3
 80006b0:	f7ff ff9c 	bl	80005ec <BCD_to_Decimal>
 80006b4:	4603      	mov	r3, r0
 80006b6:	461a      	mov	r2, r3
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	701a      	strb	r2, [r3, #0]
}
 80006bc:	bf00      	nop
 80006be:	3718      	adds	r7, #24
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000084 	.word	0x20000084

080006c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c8:	b5b0      	push	{r4, r5, r7, lr}
 80006ca:	b086      	sub	sp, #24
 80006cc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ce:	f000 fb4e 	bl	8000d6e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d2:	f000 f839 	bl	8000748 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d6:	f000 f90f 	bl	80008f8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80006da:	f000 f881 	bl	80007e0 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80006de:	f000 f8bf 	bl	8000860 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 80006e2:	4816      	ldr	r0, [pc, #88]	@ (800073c <main+0x74>)
 80006e4:	f000 f932 	bl	800094c <RetargetInit>

  // Set time ONCE to current date and time: 2025-12-04 01:34:50
 //DS1307_SetTime(25, 12, 4, 0, 22, 25);  // year, month, date, hours, minutes, seconds

  printf("DS1307 RTC Initialized\r\n");
 80006e8:	4815      	ldr	r0, [pc, #84]	@ (8000740 <main+0x78>)
 80006ea:	f003 fbe9 	bl	8003ec0 <puts>
  HAL_Delay(1000);
 80006ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006f2:	f000 fbad 	bl	8000e50 <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  uint8_t year, month, date, hours, minutes, seconds;

  while (1)
  {
    DS1307_ReadTime(&year, &month, &date, &hours, &minutes, &seconds);
 80006f6:	1d3c      	adds	r4, r7, #4
 80006f8:	1d7a      	adds	r2, r7, #5
 80006fa:	1db9      	adds	r1, r7, #6
 80006fc:	1df8      	adds	r0, r7, #7
 80006fe:	1cbb      	adds	r3, r7, #2
 8000700:	9301      	str	r3, [sp, #4]
 8000702:	1cfb      	adds	r3, r7, #3
 8000704:	9300      	str	r3, [sp, #0]
 8000706:	4623      	mov	r3, r4
 8000708:	f7ff ff8a 	bl	8000620 <DS1307_ReadTime>

    printf("20%02d-%02d-%02d %02d:%02d:%02d\r\n",
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	4618      	mov	r0, r3
 8000710:	79bb      	ldrb	r3, [r7, #6]
 8000712:	461c      	mov	r4, r3
 8000714:	797b      	ldrb	r3, [r7, #5]
 8000716:	461d      	mov	r5, r3
 8000718:	793b      	ldrb	r3, [r7, #4]
 800071a:	78fa      	ldrb	r2, [r7, #3]
 800071c:	78b9      	ldrb	r1, [r7, #2]
 800071e:	9102      	str	r1, [sp, #8]
 8000720:	9201      	str	r2, [sp, #4]
 8000722:	9300      	str	r3, [sp, #0]
 8000724:	462b      	mov	r3, r5
 8000726:	4622      	mov	r2, r4
 8000728:	4601      	mov	r1, r0
 800072a:	4806      	ldr	r0, [pc, #24]	@ (8000744 <main+0x7c>)
 800072c:	f003 fb60 	bl	8003df0 <iprintf>
           year, month, date, hours, minutes, seconds);

    HAL_Delay(1000);
 8000730:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000734:	f000 fb8c 	bl	8000e50 <HAL_Delay>
    DS1307_ReadTime(&year, &month, &date, &hours, &minutes, &seconds);
 8000738:	bf00      	nop
 800073a:	e7dc      	b.n	80006f6 <main+0x2e>
 800073c:	200000d8 	.word	0x200000d8
 8000740:	08004d14 	.word	0x08004d14
 8000744:	08004d2c 	.word	0x08004d2c

08000748 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b094      	sub	sp, #80	@ 0x50
 800074c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074e:	f107 0318 	add.w	r3, r7, #24
 8000752:	2238      	movs	r2, #56	@ 0x38
 8000754:	2100      	movs	r1, #0
 8000756:	4618      	mov	r0, r3
 8000758:	f003 fd46 	bl	80041e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800075c:	1d3b      	adds	r3, r7, #4
 800075e:	2200      	movs	r2, #0
 8000760:	601a      	str	r2, [r3, #0]
 8000762:	605a      	str	r2, [r3, #4]
 8000764:	609a      	str	r2, [r3, #8]
 8000766:	60da      	str	r2, [r3, #12]
 8000768:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800076a:	2000      	movs	r0, #0
 800076c:	f001 fbe0 	bl	8001f30 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000770:	2302      	movs	r3, #2
 8000772:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000774:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000778:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800077a:	2340      	movs	r3, #64	@ 0x40
 800077c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800077e:	2302      	movs	r3, #2
 8000780:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000782:	2302      	movs	r3, #2
 8000784:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000786:	2304      	movs	r3, #4
 8000788:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800078a:	2355      	movs	r3, #85	@ 0x55
 800078c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800078e:	2302      	movs	r3, #2
 8000790:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000792:	2302      	movs	r3, #2
 8000794:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000796:	2302      	movs	r3, #2
 8000798:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800079a:	f107 0318 	add.w	r3, r7, #24
 800079e:	4618      	mov	r0, r3
 80007a0:	f001 fc7a 	bl	8002098 <HAL_RCC_OscConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0x66>
  {
    Error_Handler();
 80007aa:	f000 f8c9 	bl	8000940 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ae:	230f      	movs	r3, #15
 80007b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b2:	2303      	movs	r3, #3
 80007b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b6:	2300      	movs	r3, #0
 80007b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007ba:	2300      	movs	r3, #0
 80007bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007be:	2300      	movs	r3, #0
 80007c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007c2:	1d3b      	adds	r3, r7, #4
 80007c4:	2104      	movs	r1, #4
 80007c6:	4618      	mov	r0, r3
 80007c8:	f001 ff78 	bl	80026bc <HAL_RCC_ClockConfig>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80007d2:	f000 f8b5 	bl	8000940 <Error_Handler>
  }
}
 80007d6:	bf00      	nop
 80007d8:	3750      	adds	r7, #80	@ 0x50
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
	...

080007e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000854 <MX_I2C1_Init+0x74>)
 80007e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000858 <MX_I2C1_Init+0x78>)
 80007e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 80007ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000854 <MX_I2C1_Init+0x74>)
 80007ec:	4a1b      	ldr	r2, [pc, #108]	@ (800085c <MX_I2C1_Init+0x7c>)
 80007ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80007f0:	4b18      	ldr	r3, [pc, #96]	@ (8000854 <MX_I2C1_Init+0x74>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007f6:	4b17      	ldr	r3, [pc, #92]	@ (8000854 <MX_I2C1_Init+0x74>)
 80007f8:	2201      	movs	r2, #1
 80007fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007fc:	4b15      	ldr	r3, [pc, #84]	@ (8000854 <MX_I2C1_Init+0x74>)
 80007fe:	2200      	movs	r2, #0
 8000800:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000802:	4b14      	ldr	r3, [pc, #80]	@ (8000854 <MX_I2C1_Init+0x74>)
 8000804:	2200      	movs	r2, #0
 8000806:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000808:	4b12      	ldr	r3, [pc, #72]	@ (8000854 <MX_I2C1_Init+0x74>)
 800080a:	2200      	movs	r2, #0
 800080c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800080e:	4b11      	ldr	r3, [pc, #68]	@ (8000854 <MX_I2C1_Init+0x74>)
 8000810:	2200      	movs	r2, #0
 8000812:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000814:	4b0f      	ldr	r3, [pc, #60]	@ (8000854 <MX_I2C1_Init+0x74>)
 8000816:	2200      	movs	r2, #0
 8000818:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800081a:	480e      	ldr	r0, [pc, #56]	@ (8000854 <MX_I2C1_Init+0x74>)
 800081c:	f000 fda0 	bl	8001360 <HAL_I2C_Init>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000826:	f000 f88b 	bl	8000940 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800082a:	2100      	movs	r1, #0
 800082c:	4809      	ldr	r0, [pc, #36]	@ (8000854 <MX_I2C1_Init+0x74>)
 800082e:	f001 fae7 	bl	8001e00 <HAL_I2CEx_ConfigAnalogFilter>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000838:	f000 f882 	bl	8000940 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800083c:	2100      	movs	r1, #0
 800083e:	4805      	ldr	r0, [pc, #20]	@ (8000854 <MX_I2C1_Init+0x74>)
 8000840:	f001 fb29 	bl	8001e96 <HAL_I2CEx_ConfigDigitalFilter>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800084a:	f000 f879 	bl	8000940 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800084e:	bf00      	nop
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	20000084 	.word	0x20000084
 8000858:	40005400 	.word	0x40005400
 800085c:	40b285c2 	.word	0x40b285c2

08000860 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000864:	4b22      	ldr	r3, [pc, #136]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 8000866:	4a23      	ldr	r2, [pc, #140]	@ (80008f4 <MX_USART2_UART_Init+0x94>)
 8000868:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800086a:	4b21      	ldr	r3, [pc, #132]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 800086c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000870:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000872:	4b1f      	ldr	r3, [pc, #124]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 8000874:	2200      	movs	r2, #0
 8000876:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000878:	4b1d      	ldr	r3, [pc, #116]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 800087a:	2200      	movs	r2, #0
 800087c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800087e:	4b1c      	ldr	r3, [pc, #112]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 8000880:	2200      	movs	r2, #0
 8000882:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000884:	4b1a      	ldr	r3, [pc, #104]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 8000886:	220c      	movs	r2, #12
 8000888:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800088a:	4b19      	ldr	r3, [pc, #100]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 800088c:	2200      	movs	r2, #0
 800088e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000890:	4b17      	ldr	r3, [pc, #92]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 8000892:	2200      	movs	r2, #0
 8000894:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000896:	4b16      	ldr	r3, [pc, #88]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 8000898:	2200      	movs	r2, #0
 800089a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800089c:	4b14      	ldr	r3, [pc, #80]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 800089e:	2200      	movs	r2, #0
 80008a0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008a2:	4b13      	ldr	r3, [pc, #76]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008a8:	4811      	ldr	r0, [pc, #68]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 80008aa:	f002 fb13 	bl	8002ed4 <HAL_UART_Init>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008b4:	f000 f844 	bl	8000940 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008b8:	2100      	movs	r1, #0
 80008ba:	480d      	ldr	r0, [pc, #52]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 80008bc:	f003 f90c 	bl	8003ad8 <HAL_UARTEx_SetTxFifoThreshold>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80008c6:	f000 f83b 	bl	8000940 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ca:	2100      	movs	r1, #0
 80008cc:	4808      	ldr	r0, [pc, #32]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 80008ce:	f003 f941 	bl	8003b54 <HAL_UARTEx_SetRxFifoThreshold>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80008d8:	f000 f832 	bl	8000940 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008dc:	4804      	ldr	r0, [pc, #16]	@ (80008f0 <MX_USART2_UART_Init+0x90>)
 80008de:	f003 f8c2 	bl	8003a66 <HAL_UARTEx_DisableFifoMode>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80008e8:	f000 f82a 	bl	8000940 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008ec:	bf00      	nop
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	200000d8 	.word	0x200000d8
 80008f4:	40004400 	.word	0x40004400

080008f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	4b0f      	ldr	r3, [pc, #60]	@ (800093c <MX_GPIO_Init+0x44>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000902:	4a0e      	ldr	r2, [pc, #56]	@ (800093c <MX_GPIO_Init+0x44>)
 8000904:	f043 0301 	orr.w	r3, r3, #1
 8000908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800090a:	4b0c      	ldr	r3, [pc, #48]	@ (800093c <MX_GPIO_Init+0x44>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090e:	f003 0301 	and.w	r3, r3, #1
 8000912:	607b      	str	r3, [r7, #4]
 8000914:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000916:	4b09      	ldr	r3, [pc, #36]	@ (800093c <MX_GPIO_Init+0x44>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091a:	4a08      	ldr	r2, [pc, #32]	@ (800093c <MX_GPIO_Init+0x44>)
 800091c:	f043 0302 	orr.w	r3, r3, #2
 8000920:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000922:	4b06      	ldr	r3, [pc, #24]	@ (800093c <MX_GPIO_Init+0x44>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000926:	f003 0302 	and.w	r3, r3, #2
 800092a:	603b      	str	r3, [r7, #0]
 800092c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800092e:	bf00      	nop
 8000930:	370c      	adds	r7, #12
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	40021000 	.word	0x40021000

08000940 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000944:	b672      	cpsid	i
}
 8000946:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <Error_Handler+0x8>

0800094c <RetargetInit>:
#include <stdint.h>
#include <stdio.h>
#include "main.h"
#include "myprintf.h"
UART_HandleTypeDef* gHuart;
void RetargetInit(UART_HandleTypeDef *huart) {
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
	gHuart = huart;
 8000954:	4a07      	ldr	r2, [pc, #28]	@ (8000974 <RetargetInit+0x28>)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	6013      	str	r3, [r2, #0]
	/* Disable I/O buffering for STDOUT stream, so that
	 * chars are sent out as soon as they are printed. */
	setvbuf(stdout, NULL, _IONBF, 0);
 800095a:	4b07      	ldr	r3, [pc, #28]	@ (8000978 <RetargetInit+0x2c>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	6898      	ldr	r0, [r3, #8]
 8000960:	2300      	movs	r3, #0
 8000962:	2202      	movs	r2, #2
 8000964:	2100      	movs	r1, #0
 8000966:	f003 fab3 	bl	8003ed0 <setvbuf>
}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	2000016c 	.word	0x2000016c
 8000978:	20000018 	.word	0x20000018

0800097c <_write>:
int _write(int fd, char* ptr, int len) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000988:	4b06      	ldr	r3, [pc, #24]	@ (80009a4 <_write+0x28>)
 800098a:	6818      	ldr	r0, [r3, #0]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	b29a      	uxth	r2, r3
 8000990:	f04f 33ff 	mov.w	r3, #4294967295
 8000994:	68b9      	ldr	r1, [r7, #8]
 8000996:	f002 faed 	bl	8002f74 <HAL_UART_Transmit>
	return len;
 800099a:	687b      	ldr	r3, [r7, #4]
}
 800099c:	4618      	mov	r0, r3
 800099e:	3710      	adds	r7, #16
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	2000016c 	.word	0x2000016c

080009a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ae:	4b0f      	ldr	r3, [pc, #60]	@ (80009ec <HAL_MspInit+0x44>)
 80009b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009b2:	4a0e      	ldr	r2, [pc, #56]	@ (80009ec <HAL_MspInit+0x44>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80009ba:	4b0c      	ldr	r3, [pc, #48]	@ (80009ec <HAL_MspInit+0x44>)
 80009bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c6:	4b09      	ldr	r3, [pc, #36]	@ (80009ec <HAL_MspInit+0x44>)
 80009c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009ca:	4a08      	ldr	r2, [pc, #32]	@ (80009ec <HAL_MspInit+0x44>)
 80009cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80009d2:	4b06      	ldr	r3, [pc, #24]	@ (80009ec <HAL_MspInit+0x44>)
 80009d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009da:	603b      	str	r3, [r7, #0]
 80009dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80009de:	f001 fb4b 	bl	8002078 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009e2:	bf00      	nop
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40021000 	.word	0x40021000

080009f0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b09c      	sub	sp, #112	@ 0x70
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80009fc:	2200      	movs	r2, #0
 80009fe:	601a      	str	r2, [r3, #0]
 8000a00:	605a      	str	r2, [r3, #4]
 8000a02:	609a      	str	r2, [r3, #8]
 8000a04:	60da      	str	r2, [r3, #12]
 8000a06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a08:	f107 0318 	add.w	r3, r7, #24
 8000a0c:	2244      	movs	r2, #68	@ 0x44
 8000a0e:	2100      	movs	r1, #0
 8000a10:	4618      	mov	r0, r3
 8000a12:	f003 fbe9 	bl	80041e8 <memset>
  if(hi2c->Instance==I2C1)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a2d      	ldr	r2, [pc, #180]	@ (8000ad0 <HAL_I2C_MspInit+0xe0>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d153      	bne.n	8000ac8 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000a20:	2340      	movs	r3, #64	@ 0x40
 8000a22:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000a24:	2300      	movs	r3, #0
 8000a26:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a28:	f107 0318 	add.w	r3, r7, #24
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f002 f861 	bl	8002af4 <HAL_RCCEx_PeriphCLKConfig>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000a38:	f7ff ff82 	bl	8000940 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3c:	4b25      	ldr	r3, [pc, #148]	@ (8000ad4 <HAL_I2C_MspInit+0xe4>)
 8000a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a40:	4a24      	ldr	r2, [pc, #144]	@ (8000ad4 <HAL_I2C_MspInit+0xe4>)
 8000a42:	f043 0301 	orr.w	r3, r3, #1
 8000a46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a48:	4b22      	ldr	r3, [pc, #136]	@ (8000ad4 <HAL_I2C_MspInit+0xe4>)
 8000a4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4c:	f003 0301 	and.w	r3, r3, #1
 8000a50:	617b      	str	r3, [r7, #20]
 8000a52:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a54:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad4 <HAL_I2C_MspInit+0xe4>)
 8000a56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a58:	4a1e      	ldr	r2, [pc, #120]	@ (8000ad4 <HAL_I2C_MspInit+0xe4>)
 8000a5a:	f043 0302 	orr.w	r3, r3, #2
 8000a5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a60:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad4 <HAL_I2C_MspInit+0xe4>)
 8000a62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a64:	f003 0302 	and.w	r3, r3, #2
 8000a68:	613b      	str	r3, [r7, #16]
 8000a6a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000a6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a72:	2312      	movs	r3, #18
 8000a74:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2300      	movs	r3, #0
 8000a78:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a7e:	2304      	movs	r3, #4
 8000a80:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a82:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a86:	4619      	mov	r1, r3
 8000a88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a8c:	f000 fae6 	bl	800105c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000a90:	2380      	movs	r3, #128	@ 0x80
 8000a92:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a94:	2312      	movs	r3, #18
 8000a96:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000aa0:	2304      	movs	r3, #4
 8000aa2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	480b      	ldr	r0, [pc, #44]	@ (8000ad8 <HAL_I2C_MspInit+0xe8>)
 8000aac:	f000 fad6 	bl	800105c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ab0:	4b08      	ldr	r3, [pc, #32]	@ (8000ad4 <HAL_I2C_MspInit+0xe4>)
 8000ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ab4:	4a07      	ldr	r2, [pc, #28]	@ (8000ad4 <HAL_I2C_MspInit+0xe4>)
 8000ab6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000aba:	6593      	str	r3, [r2, #88]	@ 0x58
 8000abc:	4b05      	ldr	r3, [pc, #20]	@ (8000ad4 <HAL_I2C_MspInit+0xe4>)
 8000abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ac0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ac4:	60fb      	str	r3, [r7, #12]
 8000ac6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000ac8:	bf00      	nop
 8000aca:	3770      	adds	r7, #112	@ 0x70
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	40005400 	.word	0x40005400
 8000ad4:	40021000 	.word	0x40021000
 8000ad8:	48000400 	.word	0x48000400

08000adc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b09a      	sub	sp, #104	@ 0x68
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	605a      	str	r2, [r3, #4]
 8000aee:	609a      	str	r2, [r3, #8]
 8000af0:	60da      	str	r2, [r3, #12]
 8000af2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000af4:	f107 0310 	add.w	r3, r7, #16
 8000af8:	2244      	movs	r2, #68	@ 0x44
 8000afa:	2100      	movs	r1, #0
 8000afc:	4618      	mov	r0, r3
 8000afe:	f003 fb73 	bl	80041e8 <memset>
  if(huart->Instance==USART2)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a1f      	ldr	r2, [pc, #124]	@ (8000b84 <HAL_UART_MspInit+0xa8>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d136      	bne.n	8000b7a <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b14:	f107 0310 	add.w	r3, r7, #16
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f001 ffeb 	bl	8002af4 <HAL_RCCEx_PeriphCLKConfig>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b24:	f7ff ff0c 	bl	8000940 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b28:	4b17      	ldr	r3, [pc, #92]	@ (8000b88 <HAL_UART_MspInit+0xac>)
 8000b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b2c:	4a16      	ldr	r2, [pc, #88]	@ (8000b88 <HAL_UART_MspInit+0xac>)
 8000b2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b32:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b34:	4b14      	ldr	r3, [pc, #80]	@ (8000b88 <HAL_UART_MspInit+0xac>)
 8000b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b40:	4b11      	ldr	r3, [pc, #68]	@ (8000b88 <HAL_UART_MspInit+0xac>)
 8000b42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b44:	4a10      	ldr	r2, [pc, #64]	@ (8000b88 <HAL_UART_MspInit+0xac>)
 8000b46:	f043 0301 	orr.w	r3, r3, #1
 8000b4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <HAL_UART_MspInit+0xac>)
 8000b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b50:	f003 0301 	and.w	r3, r3, #1
 8000b54:	60bb      	str	r3, [r7, #8]
 8000b56:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000b58:	230c      	movs	r3, #12
 8000b5a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	2300      	movs	r3, #0
 8000b62:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b64:	2300      	movs	r3, #0
 8000b66:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b68:	2307      	movs	r3, #7
 8000b6a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b70:	4619      	mov	r1, r3
 8000b72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b76:	f000 fa71 	bl	800105c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b7a:	bf00      	nop
 8000b7c:	3768      	adds	r7, #104	@ 0x68
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40004400 	.word	0x40004400
 8000b88:	40021000 	.word	0x40021000

08000b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <NMI_Handler+0x4>

08000b94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <HardFault_Handler+0x4>

08000b9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <MemManage_Handler+0x4>

08000ba4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba8:	bf00      	nop
 8000baa:	e7fd      	b.n	8000ba8 <BusFault_Handler+0x4>

08000bac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb0:	bf00      	nop
 8000bb2:	e7fd      	b.n	8000bb0 <UsageFault_Handler+0x4>

08000bb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr

08000bde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be2:	f000 f917 	bl	8000e14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}

08000bea <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b086      	sub	sp, #24
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	60f8      	str	r0, [r7, #12]
 8000bf2:	60b9      	str	r1, [r7, #8]
 8000bf4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	617b      	str	r3, [r7, #20]
 8000bfa:	e00a      	b.n	8000c12 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bfc:	f3af 8000 	nop.w
 8000c00:	4601      	mov	r1, r0
 8000c02:	68bb      	ldr	r3, [r7, #8]
 8000c04:	1c5a      	adds	r2, r3, #1
 8000c06:	60ba      	str	r2, [r7, #8]
 8000c08:	b2ca      	uxtb	r2, r1
 8000c0a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	617b      	str	r3, [r7, #20]
 8000c12:	697a      	ldr	r2, [r7, #20]
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	429a      	cmp	r2, r3
 8000c18:	dbf0      	blt.n	8000bfc <_read+0x12>
  }

  return len;
 8000c1a:	687b      	ldr	r3, [r7, #4]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3718      	adds	r7, #24
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	370c      	adds	r7, #12
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c4c:	605a      	str	r2, [r3, #4]
  return 0;
 8000c4e:	2300      	movs	r3, #0
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <_isatty>:

int _isatty(int file)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c64:	2301      	movs	r3, #1
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	370c      	adds	r7, #12
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr

08000c72 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c72:	b480      	push	{r7}
 8000c74:	b085      	sub	sp, #20
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	60f8      	str	r0, [r7, #12]
 8000c7a:	60b9      	str	r1, [r7, #8]
 8000c7c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c7e:	2300      	movs	r3, #0
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3714      	adds	r7, #20
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b086      	sub	sp, #24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c94:	4a14      	ldr	r2, [pc, #80]	@ (8000ce8 <_sbrk+0x5c>)
 8000c96:	4b15      	ldr	r3, [pc, #84]	@ (8000cec <_sbrk+0x60>)
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca0:	4b13      	ldr	r3, [pc, #76]	@ (8000cf0 <_sbrk+0x64>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d102      	bne.n	8000cae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ca8:	4b11      	ldr	r3, [pc, #68]	@ (8000cf0 <_sbrk+0x64>)
 8000caa:	4a12      	ldr	r2, [pc, #72]	@ (8000cf4 <_sbrk+0x68>)
 8000cac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cae:	4b10      	ldr	r3, [pc, #64]	@ (8000cf0 <_sbrk+0x64>)
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	d207      	bcs.n	8000ccc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cbc:	f003 fae2 	bl	8004284 <__errno>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	220c      	movs	r2, #12
 8000cc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cca:	e009      	b.n	8000ce0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ccc:	4b08      	ldr	r3, [pc, #32]	@ (8000cf0 <_sbrk+0x64>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cd2:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <_sbrk+0x64>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4413      	add	r3, r2
 8000cda:	4a05      	ldr	r2, [pc, #20]	@ (8000cf0 <_sbrk+0x64>)
 8000cdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cde:	68fb      	ldr	r3, [r7, #12]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3718      	adds	r7, #24
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	20008000 	.word	0x20008000
 8000cec:	00000400 	.word	0x00000400
 8000cf0:	20000170 	.word	0x20000170
 8000cf4:	200002c8 	.word	0x200002c8

08000cf8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cfc:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <SystemInit+0x20>)
 8000cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d02:	4a05      	ldr	r2, [pc, #20]	@ (8000d18 <SystemInit+0x20>)
 8000d04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d1c:	480d      	ldr	r0, [pc, #52]	@ (8000d54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d1e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d20:	f7ff ffea 	bl	8000cf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d24:	480c      	ldr	r0, [pc, #48]	@ (8000d58 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d26:	490d      	ldr	r1, [pc, #52]	@ (8000d5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d28:	4a0d      	ldr	r2, [pc, #52]	@ (8000d60 <LoopForever+0xe>)
  movs r3, #0
 8000d2a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d2c:	e002      	b.n	8000d34 <LoopCopyDataInit>

08000d2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d32:	3304      	adds	r3, #4

08000d34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d38:	d3f9      	bcc.n	8000d2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d3c:	4c0a      	ldr	r4, [pc, #40]	@ (8000d68 <LoopForever+0x16>)
  movs r3, #0
 8000d3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d40:	e001      	b.n	8000d46 <LoopFillZerobss>

08000d42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d44:	3204      	adds	r2, #4

08000d46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d48:	d3fb      	bcc.n	8000d42 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000d4a:	f003 faa1 	bl	8004290 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d4e:	f7ff fcbb 	bl	80006c8 <main>

08000d52 <LoopForever>:

LoopForever:
    b LoopForever
 8000d52:	e7fe      	b.n	8000d52 <LoopForever>
  ldr   r0, =_estack
 8000d54:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000d58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d5c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d60:	08004dd4 	.word	0x08004dd4
  ldr r2, =_sbss
 8000d64:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d68:	200002c4 	.word	0x200002c4

08000d6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d6c:	e7fe      	b.n	8000d6c <ADC1_2_IRQHandler>

08000d6e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	b082      	sub	sp, #8
 8000d72:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d74:	2300      	movs	r3, #0
 8000d76:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d78:	2003      	movs	r0, #3
 8000d7a:	f000 f93d 	bl	8000ff8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d7e:	2000      	movs	r0, #0
 8000d80:	f000 f80e 	bl	8000da0 <HAL_InitTick>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d002      	beq.n	8000d90 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	71fb      	strb	r3, [r7, #7]
 8000d8e:	e001      	b.n	8000d94 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d90:	f7ff fe0a 	bl	80009a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d94:	79fb      	ldrb	r3, [r7, #7]

}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
	...

08000da0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000da8:	2300      	movs	r3, #0
 8000daa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000dac:	4b16      	ldr	r3, [pc, #88]	@ (8000e08 <HAL_InitTick+0x68>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d022      	beq.n	8000dfa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000db4:	4b15      	ldr	r3, [pc, #84]	@ (8000e0c <HAL_InitTick+0x6c>)
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	4b13      	ldr	r3, [pc, #76]	@ (8000e08 <HAL_InitTick+0x68>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000dc0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f000 f93a 	bl	8001042 <HAL_SYSTICK_Config>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d10f      	bne.n	8000df4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2b0f      	cmp	r3, #15
 8000dd8:	d809      	bhi.n	8000dee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	6879      	ldr	r1, [r7, #4]
 8000dde:	f04f 30ff 	mov.w	r0, #4294967295
 8000de2:	f000 f914 	bl	800100e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000de6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e10 <HAL_InitTick+0x70>)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6013      	str	r3, [r2, #0]
 8000dec:	e007      	b.n	8000dfe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000dee:	2301      	movs	r3, #1
 8000df0:	73fb      	strb	r3, [r7, #15]
 8000df2:	e004      	b.n	8000dfe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000df4:	2301      	movs	r3, #1
 8000df6:	73fb      	strb	r3, [r7, #15]
 8000df8:	e001      	b.n	8000dfe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3710      	adds	r7, #16
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20000008 	.word	0x20000008
 8000e0c:	20000000 	.word	0x20000000
 8000e10:	20000004 	.word	0x20000004

08000e14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e18:	4b05      	ldr	r3, [pc, #20]	@ (8000e30 <HAL_IncTick+0x1c>)
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	4b05      	ldr	r3, [pc, #20]	@ (8000e34 <HAL_IncTick+0x20>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4413      	add	r3, r2
 8000e22:	4a03      	ldr	r2, [pc, #12]	@ (8000e30 <HAL_IncTick+0x1c>)
 8000e24:	6013      	str	r3, [r2, #0]
}
 8000e26:	bf00      	nop
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	20000174 	.word	0x20000174
 8000e34:	20000008 	.word	0x20000008

08000e38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e3c:	4b03      	ldr	r3, [pc, #12]	@ (8000e4c <HAL_GetTick+0x14>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	20000174 	.word	0x20000174

08000e50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e58:	f7ff ffee 	bl	8000e38 <HAL_GetTick>
 8000e5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e68:	d004      	beq.n	8000e74 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e6a:	4b09      	ldr	r3, [pc, #36]	@ (8000e90 <HAL_Delay+0x40>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	4413      	add	r3, r2
 8000e72:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e74:	bf00      	nop
 8000e76:	f7ff ffdf 	bl	8000e38 <HAL_GetTick>
 8000e7a:	4602      	mov	r2, r0
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	1ad3      	subs	r3, r2, r3
 8000e80:	68fa      	ldr	r2, [r7, #12]
 8000e82:	429a      	cmp	r2, r3
 8000e84:	d8f7      	bhi.n	8000e76 <HAL_Delay+0x26>
  {
  }
}
 8000e86:	bf00      	nop
 8000e88:	bf00      	nop
 8000e8a:	3710      	adds	r7, #16
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	20000008 	.word	0x20000008

08000e94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b085      	sub	sp, #20
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	f003 0307 	and.w	r3, r3, #7
 8000ea2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eaa:	68ba      	ldr	r2, [r7, #8]
 8000eac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ebc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ec0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ec4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ec6:	4a04      	ldr	r2, [pc, #16]	@ (8000ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	60d3      	str	r3, [r2, #12]
}
 8000ecc:	bf00      	nop
 8000ece:	3714      	adds	r7, #20
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	e000ed00 	.word	0xe000ed00

08000edc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee0:	4b04      	ldr	r3, [pc, #16]	@ (8000ef4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	0a1b      	lsrs	r3, r3, #8
 8000ee6:	f003 0307 	and.w	r3, r3, #7
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	6039      	str	r1, [r7, #0]
 8000f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	db0a      	blt.n	8000f22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	b2da      	uxtb	r2, r3
 8000f10:	490c      	ldr	r1, [pc, #48]	@ (8000f44 <__NVIC_SetPriority+0x4c>)
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	0112      	lsls	r2, r2, #4
 8000f18:	b2d2      	uxtb	r2, r2
 8000f1a:	440b      	add	r3, r1
 8000f1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f20:	e00a      	b.n	8000f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	4908      	ldr	r1, [pc, #32]	@ (8000f48 <__NVIC_SetPriority+0x50>)
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	f003 030f 	and.w	r3, r3, #15
 8000f2e:	3b04      	subs	r3, #4
 8000f30:	0112      	lsls	r2, r2, #4
 8000f32:	b2d2      	uxtb	r2, r2
 8000f34:	440b      	add	r3, r1
 8000f36:	761a      	strb	r2, [r3, #24]
}
 8000f38:	bf00      	nop
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	e000e100 	.word	0xe000e100
 8000f48:	e000ed00 	.word	0xe000ed00

08000f4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b089      	sub	sp, #36	@ 0x24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	f1c3 0307 	rsb	r3, r3, #7
 8000f66:	2b04      	cmp	r3, #4
 8000f68:	bf28      	it	cs
 8000f6a:	2304      	movcs	r3, #4
 8000f6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	3304      	adds	r3, #4
 8000f72:	2b06      	cmp	r3, #6
 8000f74:	d902      	bls.n	8000f7c <NVIC_EncodePriority+0x30>
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	3b03      	subs	r3, #3
 8000f7a:	e000      	b.n	8000f7e <NVIC_EncodePriority+0x32>
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f80:	f04f 32ff 	mov.w	r2, #4294967295
 8000f84:	69bb      	ldr	r3, [r7, #24]
 8000f86:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8a:	43da      	mvns	r2, r3
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	401a      	ands	r2, r3
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f94:	f04f 31ff 	mov.w	r1, #4294967295
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9e:	43d9      	mvns	r1, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa4:	4313      	orrs	r3, r2
         );
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3724      	adds	r7, #36	@ 0x24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
	...

08000fb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fc4:	d301      	bcc.n	8000fca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e00f      	b.n	8000fea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fca:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff4 <SysTick_Config+0x40>)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fd2:	210f      	movs	r1, #15
 8000fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd8:	f7ff ff8e 	bl	8000ef8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fdc:	4b05      	ldr	r3, [pc, #20]	@ (8000ff4 <SysTick_Config+0x40>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fe2:	4b04      	ldr	r3, [pc, #16]	@ (8000ff4 <SysTick_Config+0x40>)
 8000fe4:	2207      	movs	r2, #7
 8000fe6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	e000e010 	.word	0xe000e010

08000ff8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f7ff ff47 	bl	8000e94 <__NVIC_SetPriorityGrouping>
}
 8001006:	bf00      	nop
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b086      	sub	sp, #24
 8001012:	af00      	add	r7, sp, #0
 8001014:	4603      	mov	r3, r0
 8001016:	60b9      	str	r1, [r7, #8]
 8001018:	607a      	str	r2, [r7, #4]
 800101a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800101c:	f7ff ff5e 	bl	8000edc <__NVIC_GetPriorityGrouping>
 8001020:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	68b9      	ldr	r1, [r7, #8]
 8001026:	6978      	ldr	r0, [r7, #20]
 8001028:	f7ff ff90 	bl	8000f4c <NVIC_EncodePriority>
 800102c:	4602      	mov	r2, r0
 800102e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001032:	4611      	mov	r1, r2
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ff5f 	bl	8000ef8 <__NVIC_SetPriority>
}
 800103a:	bf00      	nop
 800103c:	3718      	adds	r7, #24
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	b082      	sub	sp, #8
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f7ff ffb2 	bl	8000fb4 <SysTick_Config>
 8001050:	4603      	mov	r3, r0
}
 8001052:	4618      	mov	r0, r3
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
	...

0800105c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800105c:	b480      	push	{r7}
 800105e:	b087      	sub	sp, #28
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001066:	2300      	movs	r3, #0
 8001068:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800106a:	e15a      	b.n	8001322 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	2101      	movs	r1, #1
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	fa01 f303 	lsl.w	r3, r1, r3
 8001078:	4013      	ands	r3, r2
 800107a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2b00      	cmp	r3, #0
 8001080:	f000 814c 	beq.w	800131c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f003 0303 	and.w	r3, r3, #3
 800108c:	2b01      	cmp	r3, #1
 800108e:	d005      	beq.n	800109c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001098:	2b02      	cmp	r3, #2
 800109a:	d130      	bne.n	80010fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	2203      	movs	r2, #3
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	43db      	mvns	r3, r3
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	4013      	ands	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	68da      	ldr	r2, [r3, #12]
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	693a      	ldr	r2, [r7, #16]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010d2:	2201      	movs	r2, #1
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	fa02 f303 	lsl.w	r3, r2, r3
 80010da:	43db      	mvns	r3, r3
 80010dc:	693a      	ldr	r2, [r7, #16]
 80010de:	4013      	ands	r3, r2
 80010e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	091b      	lsrs	r3, r3, #4
 80010e8:	f003 0201 	and.w	r2, r3, #1
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f003 0303 	and.w	r3, r3, #3
 8001106:	2b03      	cmp	r3, #3
 8001108:	d017      	beq.n	800113a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	68db      	ldr	r3, [r3, #12]
 800110e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	2203      	movs	r2, #3
 8001116:	fa02 f303 	lsl.w	r3, r2, r3
 800111a:	43db      	mvns	r3, r3
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	4013      	ands	r3, r2
 8001120:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	689a      	ldr	r2, [r3, #8]
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	4313      	orrs	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f003 0303 	and.w	r3, r3, #3
 8001142:	2b02      	cmp	r3, #2
 8001144:	d123      	bne.n	800118e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	08da      	lsrs	r2, r3, #3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	3208      	adds	r2, #8
 800114e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001152:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	f003 0307 	and.w	r3, r3, #7
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	220f      	movs	r2, #15
 800115e:	fa02 f303 	lsl.w	r3, r2, r3
 8001162:	43db      	mvns	r3, r3
 8001164:	693a      	ldr	r2, [r7, #16]
 8001166:	4013      	ands	r3, r2
 8001168:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	691a      	ldr	r2, [r3, #16]
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	f003 0307 	and.w	r3, r3, #7
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	4313      	orrs	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	08da      	lsrs	r2, r3, #3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	3208      	adds	r2, #8
 8001188:	6939      	ldr	r1, [r7, #16]
 800118a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	005b      	lsls	r3, r3, #1
 8001198:	2203      	movs	r2, #3
 800119a:	fa02 f303 	lsl.w	r3, r2, r3
 800119e:	43db      	mvns	r3, r3
 80011a0:	693a      	ldr	r2, [r7, #16]
 80011a2:	4013      	ands	r3, r2
 80011a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f003 0203 	and.w	r2, r3, #3
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	005b      	lsls	r3, r3, #1
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	f000 80a6 	beq.w	800131c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011d0:	4b5b      	ldr	r3, [pc, #364]	@ (8001340 <HAL_GPIO_Init+0x2e4>)
 80011d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011d4:	4a5a      	ldr	r2, [pc, #360]	@ (8001340 <HAL_GPIO_Init+0x2e4>)
 80011d6:	f043 0301 	orr.w	r3, r3, #1
 80011da:	6613      	str	r3, [r2, #96]	@ 0x60
 80011dc:	4b58      	ldr	r3, [pc, #352]	@ (8001340 <HAL_GPIO_Init+0x2e4>)
 80011de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011e0:	f003 0301 	and.w	r3, r3, #1
 80011e4:	60bb      	str	r3, [r7, #8]
 80011e6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011e8:	4a56      	ldr	r2, [pc, #344]	@ (8001344 <HAL_GPIO_Init+0x2e8>)
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	089b      	lsrs	r3, r3, #2
 80011ee:	3302      	adds	r3, #2
 80011f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	f003 0303 	and.w	r3, r3, #3
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	220f      	movs	r2, #15
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	43db      	mvns	r3, r3
 8001206:	693a      	ldr	r2, [r7, #16]
 8001208:	4013      	ands	r3, r2
 800120a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001212:	d01f      	beq.n	8001254 <HAL_GPIO_Init+0x1f8>
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4a4c      	ldr	r2, [pc, #304]	@ (8001348 <HAL_GPIO_Init+0x2ec>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d019      	beq.n	8001250 <HAL_GPIO_Init+0x1f4>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4a4b      	ldr	r2, [pc, #300]	@ (800134c <HAL_GPIO_Init+0x2f0>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d013      	beq.n	800124c <HAL_GPIO_Init+0x1f0>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	4a4a      	ldr	r2, [pc, #296]	@ (8001350 <HAL_GPIO_Init+0x2f4>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d00d      	beq.n	8001248 <HAL_GPIO_Init+0x1ec>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	4a49      	ldr	r2, [pc, #292]	@ (8001354 <HAL_GPIO_Init+0x2f8>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d007      	beq.n	8001244 <HAL_GPIO_Init+0x1e8>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	4a48      	ldr	r2, [pc, #288]	@ (8001358 <HAL_GPIO_Init+0x2fc>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d101      	bne.n	8001240 <HAL_GPIO_Init+0x1e4>
 800123c:	2305      	movs	r3, #5
 800123e:	e00a      	b.n	8001256 <HAL_GPIO_Init+0x1fa>
 8001240:	2306      	movs	r3, #6
 8001242:	e008      	b.n	8001256 <HAL_GPIO_Init+0x1fa>
 8001244:	2304      	movs	r3, #4
 8001246:	e006      	b.n	8001256 <HAL_GPIO_Init+0x1fa>
 8001248:	2303      	movs	r3, #3
 800124a:	e004      	b.n	8001256 <HAL_GPIO_Init+0x1fa>
 800124c:	2302      	movs	r3, #2
 800124e:	e002      	b.n	8001256 <HAL_GPIO_Init+0x1fa>
 8001250:	2301      	movs	r3, #1
 8001252:	e000      	b.n	8001256 <HAL_GPIO_Init+0x1fa>
 8001254:	2300      	movs	r3, #0
 8001256:	697a      	ldr	r2, [r7, #20]
 8001258:	f002 0203 	and.w	r2, r2, #3
 800125c:	0092      	lsls	r2, r2, #2
 800125e:	4093      	lsls	r3, r2
 8001260:	693a      	ldr	r2, [r7, #16]
 8001262:	4313      	orrs	r3, r2
 8001264:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001266:	4937      	ldr	r1, [pc, #220]	@ (8001344 <HAL_GPIO_Init+0x2e8>)
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	089b      	lsrs	r3, r3, #2
 800126c:	3302      	adds	r3, #2
 800126e:	693a      	ldr	r2, [r7, #16]
 8001270:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001274:	4b39      	ldr	r3, [pc, #228]	@ (800135c <HAL_GPIO_Init+0x300>)
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	43db      	mvns	r3, r3
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	4013      	ands	r3, r2
 8001282:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800128c:	2b00      	cmp	r3, #0
 800128e:	d003      	beq.n	8001298 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001290:	693a      	ldr	r2, [r7, #16]
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	4313      	orrs	r3, r2
 8001296:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001298:	4a30      	ldr	r2, [pc, #192]	@ (800135c <HAL_GPIO_Init+0x300>)
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800129e:	4b2f      	ldr	r3, [pc, #188]	@ (800135c <HAL_GPIO_Init+0x300>)
 80012a0:	68db      	ldr	r3, [r3, #12]
 80012a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	43db      	mvns	r3, r3
 80012a8:	693a      	ldr	r2, [r7, #16]
 80012aa:	4013      	ands	r3, r2
 80012ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d003      	beq.n	80012c2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	4313      	orrs	r3, r2
 80012c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012c2:	4a26      	ldr	r2, [pc, #152]	@ (800135c <HAL_GPIO_Init+0x300>)
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80012c8:	4b24      	ldr	r3, [pc, #144]	@ (800135c <HAL_GPIO_Init+0x300>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	43db      	mvns	r3, r3
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	4013      	ands	r3, r2
 80012d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d003      	beq.n	80012ec <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80012e4:	693a      	ldr	r2, [r7, #16]
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80012ec:	4a1b      	ldr	r2, [pc, #108]	@ (800135c <HAL_GPIO_Init+0x300>)
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80012f2:	4b1a      	ldr	r3, [pc, #104]	@ (800135c <HAL_GPIO_Init+0x300>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	43db      	mvns	r3, r3
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	4013      	ands	r3, r2
 8001300:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d003      	beq.n	8001316 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	4313      	orrs	r3, r2
 8001314:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001316:	4a11      	ldr	r2, [pc, #68]	@ (800135c <HAL_GPIO_Init+0x300>)
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	3301      	adds	r3, #1
 8001320:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	fa22 f303 	lsr.w	r3, r2, r3
 800132c:	2b00      	cmp	r3, #0
 800132e:	f47f ae9d 	bne.w	800106c <HAL_GPIO_Init+0x10>
  }
}
 8001332:	bf00      	nop
 8001334:	bf00      	nop
 8001336:	371c      	adds	r7, #28
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	40021000 	.word	0x40021000
 8001344:	40010000 	.word	0x40010000
 8001348:	48000400 	.word	0x48000400
 800134c:	48000800 	.word	0x48000800
 8001350:	48000c00 	.word	0x48000c00
 8001354:	48001000 	.word	0x48001000
 8001358:	48001400 	.word	0x48001400
 800135c:	40010400 	.word	0x40010400

08001360 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d101      	bne.n	8001372 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e08d      	b.n	800148e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001378:	b2db      	uxtb	r3, r3
 800137a:	2b00      	cmp	r3, #0
 800137c:	d106      	bne.n	800138c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f7ff fb32 	bl	80009f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2224      	movs	r2, #36	@ 0x24
 8001390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f022 0201 	bic.w	r2, r2, #1
 80013a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	685a      	ldr	r2, [r3, #4]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80013b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	689a      	ldr	r2, [r3, #8]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80013c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d107      	bne.n	80013da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	689a      	ldr	r2, [r3, #8]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	e006      	b.n	80013e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	689a      	ldr	r2, [r3, #8]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80013e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	68db      	ldr	r3, [r3, #12]
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d108      	bne.n	8001402 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	685a      	ldr	r2, [r3, #4]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	e007      	b.n	8001412 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	685a      	ldr	r2, [r3, #4]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001410:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	6812      	ldr	r2, [r2, #0]
 800141c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001420:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001424:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	68da      	ldr	r2, [r3, #12]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001434:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	691a      	ldr	r2, [r3, #16]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	695b      	ldr	r3, [r3, #20]
 800143e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	430a      	orrs	r2, r1
 800144e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	69d9      	ldr	r1, [r3, #28]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6a1a      	ldr	r2, [r3, #32]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	430a      	orrs	r2, r1
 800145e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f042 0201 	orr.w	r2, r2, #1
 800146e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2200      	movs	r2, #0
 8001474:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2220      	movs	r2, #32
 800147a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2200      	movs	r2, #0
 8001482:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2200      	movs	r2, #0
 8001488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af02      	add	r7, sp, #8
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	607a      	str	r2, [r7, #4]
 80014a2:	461a      	mov	r2, r3
 80014a4:	460b      	mov	r3, r1
 80014a6:	817b      	strh	r3, [r7, #10]
 80014a8:	4613      	mov	r3, r2
 80014aa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	2b20      	cmp	r3, #32
 80014b6:	f040 80fd 	bne.w	80016b4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d101      	bne.n	80014c8 <HAL_I2C_Master_Transmit+0x30>
 80014c4:	2302      	movs	r3, #2
 80014c6:	e0f6      	b.n	80016b6 <HAL_I2C_Master_Transmit+0x21e>
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2201      	movs	r2, #1
 80014cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80014d0:	f7ff fcb2 	bl	8000e38 <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	2319      	movs	r3, #25
 80014dc:	2201      	movs	r2, #1
 80014de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014e2:	68f8      	ldr	r0, [r7, #12]
 80014e4:	f000 fa0a 	bl	80018fc <I2C_WaitOnFlagUntilTimeout>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e0e1      	b.n	80016b6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	2221      	movs	r2, #33	@ 0x21
 80014f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	2210      	movs	r2, #16
 80014fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	2200      	movs	r2, #0
 8001506:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	893a      	ldrh	r2, [r7, #8]
 8001512:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2200      	movs	r2, #0
 8001518:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800151e:	b29b      	uxth	r3, r3
 8001520:	2bff      	cmp	r3, #255	@ 0xff
 8001522:	d906      	bls.n	8001532 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	22ff      	movs	r2, #255	@ 0xff
 8001528:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800152a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800152e:	617b      	str	r3, [r7, #20]
 8001530:	e007      	b.n	8001542 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001536:	b29a      	uxth	r2, r3
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800153c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001540:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001546:	2b00      	cmp	r3, #0
 8001548:	d024      	beq.n	8001594 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800154e:	781a      	ldrb	r2, [r3, #0]
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800155a:	1c5a      	adds	r2, r3, #1
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001564:	b29b      	uxth	r3, r3
 8001566:	3b01      	subs	r3, #1
 8001568:	b29a      	uxth	r2, r3
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001572:	3b01      	subs	r3, #1
 8001574:	b29a      	uxth	r2, r3
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800157e:	b2db      	uxtb	r3, r3
 8001580:	3301      	adds	r3, #1
 8001582:	b2da      	uxtb	r2, r3
 8001584:	8979      	ldrh	r1, [r7, #10]
 8001586:	4b4e      	ldr	r3, [pc, #312]	@ (80016c0 <HAL_I2C_Master_Transmit+0x228>)
 8001588:	9300      	str	r3, [sp, #0]
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	68f8      	ldr	r0, [r7, #12]
 800158e:	f000 fc05 	bl	8001d9c <I2C_TransferConfig>
 8001592:	e066      	b.n	8001662 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001598:	b2da      	uxtb	r2, r3
 800159a:	8979      	ldrh	r1, [r7, #10]
 800159c:	4b48      	ldr	r3, [pc, #288]	@ (80016c0 <HAL_I2C_Master_Transmit+0x228>)
 800159e:	9300      	str	r3, [sp, #0]
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	68f8      	ldr	r0, [r7, #12]
 80015a4:	f000 fbfa 	bl	8001d9c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80015a8:	e05b      	b.n	8001662 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80015aa:	693a      	ldr	r2, [r7, #16]
 80015ac:	6a39      	ldr	r1, [r7, #32]
 80015ae:	68f8      	ldr	r0, [r7, #12]
 80015b0:	f000 f9fd 	bl	80019ae <I2C_WaitOnTXISFlagUntilTimeout>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e07b      	b.n	80016b6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015c2:	781a      	ldrb	r2, [r3, #0]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ce:	1c5a      	adds	r2, r3, #1
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015d8:	b29b      	uxth	r3, r3
 80015da:	3b01      	subs	r3, #1
 80015dc:	b29a      	uxth	r2, r3
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015e6:	3b01      	subs	r3, #1
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d034      	beq.n	8001662 <HAL_I2C_Master_Transmit+0x1ca>
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d130      	bne.n	8001662 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	9300      	str	r3, [sp, #0]
 8001604:	6a3b      	ldr	r3, [r7, #32]
 8001606:	2200      	movs	r2, #0
 8001608:	2180      	movs	r1, #128	@ 0x80
 800160a:	68f8      	ldr	r0, [r7, #12]
 800160c:	f000 f976 	bl	80018fc <I2C_WaitOnFlagUntilTimeout>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e04d      	b.n	80016b6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800161e:	b29b      	uxth	r3, r3
 8001620:	2bff      	cmp	r3, #255	@ 0xff
 8001622:	d90e      	bls.n	8001642 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	22ff      	movs	r2, #255	@ 0xff
 8001628:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800162e:	b2da      	uxtb	r2, r3
 8001630:	8979      	ldrh	r1, [r7, #10]
 8001632:	2300      	movs	r3, #0
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800163a:	68f8      	ldr	r0, [r7, #12]
 800163c:	f000 fbae 	bl	8001d9c <I2C_TransferConfig>
 8001640:	e00f      	b.n	8001662 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001646:	b29a      	uxth	r2, r3
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001650:	b2da      	uxtb	r2, r3
 8001652:	8979      	ldrh	r1, [r7, #10]
 8001654:	2300      	movs	r3, #0
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800165c:	68f8      	ldr	r0, [r7, #12]
 800165e:	f000 fb9d 	bl	8001d9c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001666:	b29b      	uxth	r3, r3
 8001668:	2b00      	cmp	r3, #0
 800166a:	d19e      	bne.n	80015aa <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800166c:	693a      	ldr	r2, [r7, #16]
 800166e:	6a39      	ldr	r1, [r7, #32]
 8001670:	68f8      	ldr	r0, [r7, #12]
 8001672:	f000 f9e3 	bl	8001a3c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800167c:	2301      	movs	r3, #1
 800167e:	e01a      	b.n	80016b6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2220      	movs	r2, #32
 8001686:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	6859      	ldr	r1, [r3, #4]
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	4b0c      	ldr	r3, [pc, #48]	@ (80016c4 <HAL_I2C_Master_Transmit+0x22c>)
 8001694:	400b      	ands	r3, r1
 8001696:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2220      	movs	r2, #32
 800169c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	2200      	movs	r2, #0
 80016a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2200      	movs	r2, #0
 80016ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80016b0:	2300      	movs	r3, #0
 80016b2:	e000      	b.n	80016b6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80016b4:	2302      	movs	r3, #2
  }
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	80002000 	.word	0x80002000
 80016c4:	fe00e800 	.word	0xfe00e800

080016c8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b088      	sub	sp, #32
 80016cc:	af02      	add	r7, sp, #8
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	607a      	str	r2, [r7, #4]
 80016d2:	461a      	mov	r2, r3
 80016d4:	460b      	mov	r3, r1
 80016d6:	817b      	strh	r3, [r7, #10]
 80016d8:	4613      	mov	r3, r2
 80016da:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	2b20      	cmp	r3, #32
 80016e6:	f040 80db 	bne.w	80018a0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d101      	bne.n	80016f8 <HAL_I2C_Master_Receive+0x30>
 80016f4:	2302      	movs	r3, #2
 80016f6:	e0d4      	b.n	80018a2 <HAL_I2C_Master_Receive+0x1da>
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2201      	movs	r2, #1
 80016fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001700:	f7ff fb9a 	bl	8000e38 <HAL_GetTick>
 8001704:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	9300      	str	r3, [sp, #0]
 800170a:	2319      	movs	r3, #25
 800170c:	2201      	movs	r2, #1
 800170e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001712:	68f8      	ldr	r0, [r7, #12]
 8001714:	f000 f8f2 	bl	80018fc <I2C_WaitOnFlagUntilTimeout>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e0bf      	b.n	80018a2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2222      	movs	r2, #34	@ 0x22
 8001726:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	2210      	movs	r2, #16
 800172e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	2200      	movs	r2, #0
 8001736:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	893a      	ldrh	r2, [r7, #8]
 8001742:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	2200      	movs	r2, #0
 8001748:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800174e:	b29b      	uxth	r3, r3
 8001750:	2bff      	cmp	r3, #255	@ 0xff
 8001752:	d90e      	bls.n	8001772 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	22ff      	movs	r2, #255	@ 0xff
 8001758:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800175e:	b2da      	uxtb	r2, r3
 8001760:	8979      	ldrh	r1, [r7, #10]
 8001762:	4b52      	ldr	r3, [pc, #328]	@ (80018ac <HAL_I2C_Master_Receive+0x1e4>)
 8001764:	9300      	str	r3, [sp, #0]
 8001766:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800176a:	68f8      	ldr	r0, [r7, #12]
 800176c:	f000 fb16 	bl	8001d9c <I2C_TransferConfig>
 8001770:	e06d      	b.n	800184e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001776:	b29a      	uxth	r2, r3
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001780:	b2da      	uxtb	r2, r3
 8001782:	8979      	ldrh	r1, [r7, #10]
 8001784:	4b49      	ldr	r3, [pc, #292]	@ (80018ac <HAL_I2C_Master_Receive+0x1e4>)
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800178c:	68f8      	ldr	r0, [r7, #12]
 800178e:	f000 fb05 	bl	8001d9c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001792:	e05c      	b.n	800184e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001794:	697a      	ldr	r2, [r7, #20]
 8001796:	6a39      	ldr	r1, [r7, #32]
 8001798:	68f8      	ldr	r0, [r7, #12]
 800179a:	f000 f993 	bl	8001ac4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e07c      	b.n	80018a2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017b2:	b2d2      	uxtb	r2, r2
 80017b4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017ba:	1c5a      	adds	r2, r3, #1
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017c4:	3b01      	subs	r3, #1
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	3b01      	subs	r3, #1
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017de:	b29b      	uxth	r3, r3
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d034      	beq.n	800184e <HAL_I2C_Master_Receive+0x186>
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d130      	bne.n	800184e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	9300      	str	r3, [sp, #0]
 80017f0:	6a3b      	ldr	r3, [r7, #32]
 80017f2:	2200      	movs	r2, #0
 80017f4:	2180      	movs	r1, #128	@ 0x80
 80017f6:	68f8      	ldr	r0, [r7, #12]
 80017f8:	f000 f880 	bl	80018fc <I2C_WaitOnFlagUntilTimeout>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e04d      	b.n	80018a2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800180a:	b29b      	uxth	r3, r3
 800180c:	2bff      	cmp	r3, #255	@ 0xff
 800180e:	d90e      	bls.n	800182e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	22ff      	movs	r2, #255	@ 0xff
 8001814:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800181a:	b2da      	uxtb	r2, r3
 800181c:	8979      	ldrh	r1, [r7, #10]
 800181e:	2300      	movs	r3, #0
 8001820:	9300      	str	r3, [sp, #0]
 8001822:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001826:	68f8      	ldr	r0, [r7, #12]
 8001828:	f000 fab8 	bl	8001d9c <I2C_TransferConfig>
 800182c:	e00f      	b.n	800184e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001832:	b29a      	uxth	r2, r3
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800183c:	b2da      	uxtb	r2, r3
 800183e:	8979      	ldrh	r1, [r7, #10]
 8001840:	2300      	movs	r3, #0
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001848:	68f8      	ldr	r0, [r7, #12]
 800184a:	f000 faa7 	bl	8001d9c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001852:	b29b      	uxth	r3, r3
 8001854:	2b00      	cmp	r3, #0
 8001856:	d19d      	bne.n	8001794 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001858:	697a      	ldr	r2, [r7, #20]
 800185a:	6a39      	ldr	r1, [r7, #32]
 800185c:	68f8      	ldr	r0, [r7, #12]
 800185e:	f000 f8ed 	bl	8001a3c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e01a      	b.n	80018a2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2220      	movs	r2, #32
 8001872:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	6859      	ldr	r1, [r3, #4]
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <HAL_I2C_Master_Receive+0x1e8>)
 8001880:	400b      	ands	r3, r1
 8001882:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2220      	movs	r2, #32
 8001888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2200      	movs	r2, #0
 8001890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2200      	movs	r2, #0
 8001898:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800189c:	2300      	movs	r3, #0
 800189e:	e000      	b.n	80018a2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80018a0:	2302      	movs	r3, #2
  }
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3718      	adds	r7, #24
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	80002400 	.word	0x80002400
 80018b0:	fe00e800 	.word	0xfe00e800

080018b4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	699b      	ldr	r3, [r3, #24]
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d103      	bne.n	80018d2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2200      	movs	r2, #0
 80018d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	f003 0301 	and.w	r3, r3, #1
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d007      	beq.n	80018f0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	699a      	ldr	r2, [r3, #24]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f042 0201 	orr.w	r2, r2, #1
 80018ee:	619a      	str	r2, [r3, #24]
  }
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	4613      	mov	r3, r2
 800190a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800190c:	e03b      	b.n	8001986 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	6839      	ldr	r1, [r7, #0]
 8001912:	68f8      	ldr	r0, [r7, #12]
 8001914:	f000 f962 	bl	8001bdc <I2C_IsErrorOccurred>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e041      	b.n	80019a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001928:	d02d      	beq.n	8001986 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800192a:	f7ff fa85 	bl	8000e38 <HAL_GetTick>
 800192e:	4602      	mov	r2, r0
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	429a      	cmp	r2, r3
 8001938:	d302      	bcc.n	8001940 <I2C_WaitOnFlagUntilTimeout+0x44>
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d122      	bne.n	8001986 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	699a      	ldr	r2, [r3, #24]
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	4013      	ands	r3, r2
 800194a:	68ba      	ldr	r2, [r7, #8]
 800194c:	429a      	cmp	r2, r3
 800194e:	bf0c      	ite	eq
 8001950:	2301      	moveq	r3, #1
 8001952:	2300      	movne	r3, #0
 8001954:	b2db      	uxtb	r3, r3
 8001956:	461a      	mov	r2, r3
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	429a      	cmp	r2, r3
 800195c:	d113      	bne.n	8001986 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001962:	f043 0220 	orr.w	r2, r3, #32
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2220      	movs	r2, #32
 800196e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2200      	movs	r2, #0
 8001976:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	2200      	movs	r2, #0
 800197e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e00f      	b.n	80019a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	699a      	ldr	r2, [r3, #24]
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	4013      	ands	r3, r2
 8001990:	68ba      	ldr	r2, [r7, #8]
 8001992:	429a      	cmp	r2, r3
 8001994:	bf0c      	ite	eq
 8001996:	2301      	moveq	r3, #1
 8001998:	2300      	movne	r3, #0
 800199a:	b2db      	uxtb	r3, r3
 800199c:	461a      	mov	r2, r3
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d0b4      	beq.n	800190e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b084      	sub	sp, #16
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	60f8      	str	r0, [r7, #12]
 80019b6:	60b9      	str	r1, [r7, #8]
 80019b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80019ba:	e033      	b.n	8001a24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	68b9      	ldr	r1, [r7, #8]
 80019c0:	68f8      	ldr	r0, [r7, #12]
 80019c2:	f000 f90b 	bl	8001bdc <I2C_IsErrorOccurred>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e031      	b.n	8001a34 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019d6:	d025      	beq.n	8001a24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019d8:	f7ff fa2e 	bl	8000e38 <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	68ba      	ldr	r2, [r7, #8]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d302      	bcc.n	80019ee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d11a      	bne.n	8001a24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d013      	beq.n	8001a24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a00:	f043 0220 	orr.w	r2, r3, #32
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2220      	movs	r2, #32
 8001a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e007      	b.n	8001a34 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d1c4      	bne.n	80019bc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001a32:	2300      	movs	r3, #0
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	60b9      	str	r1, [r7, #8]
 8001a46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a48:	e02f      	b.n	8001aaa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	68f8      	ldr	r0, [r7, #12]
 8001a50:	f000 f8c4 	bl	8001bdc <I2C_IsErrorOccurred>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e02d      	b.n	8001aba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a5e:	f7ff f9eb 	bl	8000e38 <HAL_GetTick>
 8001a62:	4602      	mov	r2, r0
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	68ba      	ldr	r2, [r7, #8]
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d302      	bcc.n	8001a74 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d11a      	bne.n	8001aaa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	699b      	ldr	r3, [r3, #24]
 8001a7a:	f003 0320 	and.w	r3, r3, #32
 8001a7e:	2b20      	cmp	r3, #32
 8001a80:	d013      	beq.n	8001aaa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a86:	f043 0220 	orr.w	r2, r3, #32
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	2220      	movs	r2, #32
 8001a92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e007      	b.n	8001aba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	f003 0320 	and.w	r3, r3, #32
 8001ab4:	2b20      	cmp	r3, #32
 8001ab6:	d1c8      	bne.n	8001a4a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3710      	adds	r7, #16
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
	...

08001ac4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	60b9      	str	r1, [r7, #8]
 8001ace:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001ad4:	e071      	b.n	8001bba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	68b9      	ldr	r1, [r7, #8]
 8001ada:	68f8      	ldr	r0, [r7, #12]
 8001adc:	f000 f87e 	bl	8001bdc <I2C_IsErrorOccurred>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	699b      	ldr	r3, [r3, #24]
 8001af0:	f003 0320 	and.w	r3, r3, #32
 8001af4:	2b20      	cmp	r3, #32
 8001af6:	d13b      	bne.n	8001b70 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8001af8:	7dfb      	ldrb	r3, [r7, #23]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d138      	bne.n	8001b70 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	699b      	ldr	r3, [r3, #24]
 8001b04:	f003 0304 	and.w	r3, r3, #4
 8001b08:	2b04      	cmp	r3, #4
 8001b0a:	d105      	bne.n	8001b18 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8001b14:	2300      	movs	r3, #0
 8001b16:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	699b      	ldr	r3, [r3, #24]
 8001b1e:	f003 0310 	and.w	r3, r3, #16
 8001b22:	2b10      	cmp	r3, #16
 8001b24:	d121      	bne.n	8001b6a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2210      	movs	r2, #16
 8001b2c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2204      	movs	r2, #4
 8001b32:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2220      	movs	r2, #32
 8001b3a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	6859      	ldr	r1, [r3, #4]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	4b24      	ldr	r3, [pc, #144]	@ (8001bd8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8001b48:	400b      	ands	r3, r1
 8001b4a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2220      	movs	r2, #32
 8001b50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2200      	movs	r2, #0
 8001b58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	75fb      	strb	r3, [r7, #23]
 8001b68:	e002      	b.n	8001b70 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8001b70:	f7ff f962 	bl	8000e38 <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	68ba      	ldr	r2, [r7, #8]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d302      	bcc.n	8001b86 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d119      	bne.n	8001bba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8001b86:	7dfb      	ldrb	r3, [r7, #23]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d116      	bne.n	8001bba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	699b      	ldr	r3, [r3, #24]
 8001b92:	f003 0304 	and.w	r3, r3, #4
 8001b96:	2b04      	cmp	r3, #4
 8001b98:	d00f      	beq.n	8001bba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9e:	f043 0220 	orr.w	r2, r3, #32
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	2220      	movs	r2, #32
 8001baa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	f003 0304 	and.w	r3, r3, #4
 8001bc4:	2b04      	cmp	r3, #4
 8001bc6:	d002      	beq.n	8001bce <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8001bc8:	7dfb      	ldrb	r3, [r7, #23]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d083      	beq.n	8001ad6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8001bce:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	fe00e800 	.word	0xfe00e800

08001bdc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	@ 0x28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001be8:	2300      	movs	r3, #0
 8001bea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	f003 0310 	and.w	r3, r3, #16
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d068      	beq.n	8001cda <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2210      	movs	r2, #16
 8001c0e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001c10:	e049      	b.n	8001ca6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c18:	d045      	beq.n	8001ca6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001c1a:	f7ff f90d 	bl	8000e38 <HAL_GetTick>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	68ba      	ldr	r2, [r7, #8]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d302      	bcc.n	8001c30 <I2C_IsErrorOccurred+0x54>
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d13a      	bne.n	8001ca6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c3a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001c42:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c52:	d121      	bne.n	8001c98 <I2C_IsErrorOccurred+0xbc>
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001c5a:	d01d      	beq.n	8001c98 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001c5c:	7cfb      	ldrb	r3, [r7, #19]
 8001c5e:	2b20      	cmp	r3, #32
 8001c60:	d01a      	beq.n	8001c98 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	685a      	ldr	r2, [r3, #4]
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001c70:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001c72:	f7ff f8e1 	bl	8000e38 <HAL_GetTick>
 8001c76:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c78:	e00e      	b.n	8001c98 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001c7a:	f7ff f8dd 	bl	8000e38 <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b19      	cmp	r3, #25
 8001c86:	d907      	bls.n	8001c98 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001c88:	6a3b      	ldr	r3, [r7, #32]
 8001c8a:	f043 0320 	orr.w	r3, r3, #32
 8001c8e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8001c96:	e006      	b.n	8001ca6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	699b      	ldr	r3, [r3, #24]
 8001c9e:	f003 0320 	and.w	r3, r3, #32
 8001ca2:	2b20      	cmp	r3, #32
 8001ca4:	d1e9      	bne.n	8001c7a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	f003 0320 	and.w	r3, r3, #32
 8001cb0:	2b20      	cmp	r3, #32
 8001cb2:	d003      	beq.n	8001cbc <I2C_IsErrorOccurred+0xe0>
 8001cb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d0aa      	beq.n	8001c12 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001cbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d103      	bne.n	8001ccc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2220      	movs	r2, #32
 8001cca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001ccc:	6a3b      	ldr	r3, [r7, #32]
 8001cce:	f043 0304 	orr.w	r3, r3, #4
 8001cd2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	699b      	ldr	r3, [r3, #24]
 8001ce0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d00b      	beq.n	8001d04 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001cec:	6a3b      	ldr	r3, [r7, #32]
 8001cee:	f043 0301 	orr.w	r3, r3, #1
 8001cf2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cfc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d00b      	beq.n	8001d26 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001d0e:	6a3b      	ldr	r3, [r7, #32]
 8001d10:	f043 0308 	orr.w	r3, r3, #8
 8001d14:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d1e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d00b      	beq.n	8001d48 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001d30:	6a3b      	ldr	r3, [r7, #32]
 8001d32:	f043 0302 	orr.w	r3, r3, #2
 8001d36:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d40:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8001d48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d01c      	beq.n	8001d8a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001d50:	68f8      	ldr	r0, [r7, #12]
 8001d52:	f7ff fdaf 	bl	80018b4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	6859      	ldr	r1, [r3, #4]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <I2C_IsErrorOccurred+0x1bc>)
 8001d62:	400b      	ands	r3, r1
 8001d64:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d6a:	6a3b      	ldr	r3, [r7, #32]
 8001d6c:	431a      	orrs	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2220      	movs	r2, #32
 8001d76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2200      	movs	r2, #0
 8001d86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8001d8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3728      	adds	r7, #40	@ 0x28
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	fe00e800 	.word	0xfe00e800

08001d9c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b087      	sub	sp, #28
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	607b      	str	r3, [r7, #4]
 8001da6:	460b      	mov	r3, r1
 8001da8:	817b      	strh	r3, [r7, #10]
 8001daa:	4613      	mov	r3, r2
 8001dac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001dae:	897b      	ldrh	r3, [r7, #10]
 8001db0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001db4:	7a7b      	ldrb	r3, [r7, #9]
 8001db6:	041b      	lsls	r3, r3, #16
 8001db8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001dbc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001dc2:	6a3b      	ldr	r3, [r7, #32]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001dca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	685a      	ldr	r2, [r3, #4]
 8001dd2:	6a3b      	ldr	r3, [r7, #32]
 8001dd4:	0d5b      	lsrs	r3, r3, #21
 8001dd6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8001dda:	4b08      	ldr	r3, [pc, #32]	@ (8001dfc <I2C_TransferConfig+0x60>)
 8001ddc:	430b      	orrs	r3, r1
 8001dde:	43db      	mvns	r3, r3
 8001de0:	ea02 0103 	and.w	r1, r2, r3
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	697a      	ldr	r2, [r7, #20]
 8001dea:	430a      	orrs	r2, r1
 8001dec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001dee:	bf00      	nop
 8001df0:	371c      	adds	r7, #28
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	03ff63ff 	.word	0x03ff63ff

08001e00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2b20      	cmp	r3, #32
 8001e14:	d138      	bne.n	8001e88 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d101      	bne.n	8001e24 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001e20:	2302      	movs	r3, #2
 8001e22:	e032      	b.n	8001e8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2224      	movs	r2, #36	@ 0x24
 8001e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f022 0201 	bic.w	r2, r2, #1
 8001e42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e52:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	6819      	ldr	r1, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	683a      	ldr	r2, [r7, #0]
 8001e60:	430a      	orrs	r2, r1
 8001e62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f042 0201 	orr.w	r2, r2, #1
 8001e72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2220      	movs	r2, #32
 8001e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e84:	2300      	movs	r3, #0
 8001e86:	e000      	b.n	8001e8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e88:	2302      	movs	r3, #2
  }
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b085      	sub	sp, #20
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
 8001e9e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	2b20      	cmp	r3, #32
 8001eaa:	d139      	bne.n	8001f20 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d101      	bne.n	8001eba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	e033      	b.n	8001f22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2224      	movs	r2, #36	@ 0x24
 8001ec6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 0201 	bic.w	r2, r2, #1
 8001ed8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001ee8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	021b      	lsls	r3, r3, #8
 8001eee:	68fa      	ldr	r2, [r7, #12]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	68fa      	ldr	r2, [r7, #12]
 8001efa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f042 0201 	orr.w	r2, r2, #1
 8001f0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2220      	movs	r2, #32
 8001f10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	e000      	b.n	8001f22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001f20:	2302      	movs	r3, #2
  }
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3714      	adds	r7, #20
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
	...

08001f30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d141      	bne.n	8001fc2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f3e:	4b4b      	ldr	r3, [pc, #300]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f4a:	d131      	bne.n	8001fb0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f4c:	4b47      	ldr	r3, [pc, #284]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f52:	4a46      	ldr	r2, [pc, #280]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f5c:	4b43      	ldr	r3, [pc, #268]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f64:	4a41      	ldr	r2, [pc, #260]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f6c:	4b40      	ldr	r3, [pc, #256]	@ (8002070 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2232      	movs	r2, #50	@ 0x32
 8001f72:	fb02 f303 	mul.w	r3, r2, r3
 8001f76:	4a3f      	ldr	r2, [pc, #252]	@ (8002074 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001f78:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7c:	0c9b      	lsrs	r3, r3, #18
 8001f7e:	3301      	adds	r3, #1
 8001f80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f82:	e002      	b.n	8001f8a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	3b01      	subs	r3, #1
 8001f88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f8a:	4b38      	ldr	r3, [pc, #224]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f8c:	695b      	ldr	r3, [r3, #20]
 8001f8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f96:	d102      	bne.n	8001f9e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d1f2      	bne.n	8001f84 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f9e:	4b33      	ldr	r3, [pc, #204]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fa0:	695b      	ldr	r3, [r3, #20]
 8001fa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001faa:	d158      	bne.n	800205e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e057      	b.n	8002060 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001fb0:	4b2e      	ldr	r3, [pc, #184]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fb6:	4a2d      	ldr	r2, [pc, #180]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001fbc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001fc0:	e04d      	b.n	800205e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001fc8:	d141      	bne.n	800204e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001fca:	4b28      	ldr	r3, [pc, #160]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001fd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fd6:	d131      	bne.n	800203c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001fd8:	4b24      	ldr	r3, [pc, #144]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fde:	4a23      	ldr	r2, [pc, #140]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fe4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fe8:	4b20      	ldr	r3, [pc, #128]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ff0:	4a1e      	ldr	r2, [pc, #120]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ff2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ff6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ff8:	4b1d      	ldr	r3, [pc, #116]	@ (8002070 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2232      	movs	r2, #50	@ 0x32
 8001ffe:	fb02 f303 	mul.w	r3, r2, r3
 8002002:	4a1c      	ldr	r2, [pc, #112]	@ (8002074 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002004:	fba2 2303 	umull	r2, r3, r2, r3
 8002008:	0c9b      	lsrs	r3, r3, #18
 800200a:	3301      	adds	r3, #1
 800200c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800200e:	e002      	b.n	8002016 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	3b01      	subs	r3, #1
 8002014:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002016:	4b15      	ldr	r3, [pc, #84]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800201e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002022:	d102      	bne.n	800202a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d1f2      	bne.n	8002010 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800202a:	4b10      	ldr	r3, [pc, #64]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002036:	d112      	bne.n	800205e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e011      	b.n	8002060 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800203c:	4b0b      	ldr	r3, [pc, #44]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800203e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002042:	4a0a      	ldr	r2, [pc, #40]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002044:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002048:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800204c:	e007      	b.n	800205e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800204e:	4b07      	ldr	r3, [pc, #28]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002056:	4a05      	ldr	r2, [pc, #20]	@ (800206c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002058:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800205c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3714      	adds	r7, #20
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	40007000 	.word	0x40007000
 8002070:	20000000 	.word	0x20000000
 8002074:	431bde83 	.word	0x431bde83

08002078 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800207c:	4b05      	ldr	r3, [pc, #20]	@ (8002094 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	4a04      	ldr	r2, [pc, #16]	@ (8002094 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002082:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002086:	6093      	str	r3, [r2, #8]
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	40007000 	.word	0x40007000

08002098 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b088      	sub	sp, #32
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d101      	bne.n	80020aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e2fe      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d075      	beq.n	80021a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020b6:	4b97      	ldr	r3, [pc, #604]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f003 030c 	and.w	r3, r3, #12
 80020be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020c0:	4b94      	ldr	r3, [pc, #592]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	f003 0303 	and.w	r3, r3, #3
 80020c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	2b0c      	cmp	r3, #12
 80020ce:	d102      	bne.n	80020d6 <HAL_RCC_OscConfig+0x3e>
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	2b03      	cmp	r3, #3
 80020d4:	d002      	beq.n	80020dc <HAL_RCC_OscConfig+0x44>
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	2b08      	cmp	r3, #8
 80020da:	d10b      	bne.n	80020f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020dc:	4b8d      	ldr	r3, [pc, #564]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d05b      	beq.n	80021a0 <HAL_RCC_OscConfig+0x108>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d157      	bne.n	80021a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e2d9      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020fc:	d106      	bne.n	800210c <HAL_RCC_OscConfig+0x74>
 80020fe:	4b85      	ldr	r3, [pc, #532]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a84      	ldr	r2, [pc, #528]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 8002104:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002108:	6013      	str	r3, [r2, #0]
 800210a:	e01d      	b.n	8002148 <HAL_RCC_OscConfig+0xb0>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002114:	d10c      	bne.n	8002130 <HAL_RCC_OscConfig+0x98>
 8002116:	4b7f      	ldr	r3, [pc, #508]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a7e      	ldr	r2, [pc, #504]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 800211c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002120:	6013      	str	r3, [r2, #0]
 8002122:	4b7c      	ldr	r3, [pc, #496]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a7b      	ldr	r2, [pc, #492]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 8002128:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800212c:	6013      	str	r3, [r2, #0]
 800212e:	e00b      	b.n	8002148 <HAL_RCC_OscConfig+0xb0>
 8002130:	4b78      	ldr	r3, [pc, #480]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a77      	ldr	r2, [pc, #476]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 8002136:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800213a:	6013      	str	r3, [r2, #0]
 800213c:	4b75      	ldr	r3, [pc, #468]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a74      	ldr	r2, [pc, #464]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 8002142:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002146:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d013      	beq.n	8002178 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002150:	f7fe fe72 	bl	8000e38 <HAL_GetTick>
 8002154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002156:	e008      	b.n	800216a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002158:	f7fe fe6e 	bl	8000e38 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b64      	cmp	r3, #100	@ 0x64
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e29e      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800216a:	4b6a      	ldr	r3, [pc, #424]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d0f0      	beq.n	8002158 <HAL_RCC_OscConfig+0xc0>
 8002176:	e014      	b.n	80021a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002178:	f7fe fe5e 	bl	8000e38 <HAL_GetTick>
 800217c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800217e:	e008      	b.n	8002192 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002180:	f7fe fe5a 	bl	8000e38 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b64      	cmp	r3, #100	@ 0x64
 800218c:	d901      	bls.n	8002192 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e28a      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002192:	4b60      	ldr	r3, [pc, #384]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d1f0      	bne.n	8002180 <HAL_RCC_OscConfig+0xe8>
 800219e:	e000      	b.n	80021a2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0302 	and.w	r3, r3, #2
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d075      	beq.n	800229a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021ae:	4b59      	ldr	r3, [pc, #356]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f003 030c 	and.w	r3, r3, #12
 80021b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021b8:	4b56      	ldr	r3, [pc, #344]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	f003 0303 	and.w	r3, r3, #3
 80021c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	2b0c      	cmp	r3, #12
 80021c6:	d102      	bne.n	80021ce <HAL_RCC_OscConfig+0x136>
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d002      	beq.n	80021d4 <HAL_RCC_OscConfig+0x13c>
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	2b04      	cmp	r3, #4
 80021d2:	d11f      	bne.n	8002214 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021d4:	4b4f      	ldr	r3, [pc, #316]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d005      	beq.n	80021ec <HAL_RCC_OscConfig+0x154>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d101      	bne.n	80021ec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e25d      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ec:	4b49      	ldr	r3, [pc, #292]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	691b      	ldr	r3, [r3, #16]
 80021f8:	061b      	lsls	r3, r3, #24
 80021fa:	4946      	ldr	r1, [pc, #280]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002200:	4b45      	ldr	r3, [pc, #276]	@ (8002318 <HAL_RCC_OscConfig+0x280>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4618      	mov	r0, r3
 8002206:	f7fe fdcb 	bl	8000da0 <HAL_InitTick>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d043      	beq.n	8002298 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e249      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d023      	beq.n	8002264 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800221c:	4b3d      	ldr	r3, [pc, #244]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a3c      	ldr	r2, [pc, #240]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 8002222:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002226:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002228:	f7fe fe06 	bl	8000e38 <HAL_GetTick>
 800222c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800222e:	e008      	b.n	8002242 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002230:	f7fe fe02 	bl	8000e38 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e232      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002242:	4b34      	ldr	r3, [pc, #208]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800224a:	2b00      	cmp	r3, #0
 800224c:	d0f0      	beq.n	8002230 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800224e:	4b31      	ldr	r3, [pc, #196]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	691b      	ldr	r3, [r3, #16]
 800225a:	061b      	lsls	r3, r3, #24
 800225c:	492d      	ldr	r1, [pc, #180]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 800225e:	4313      	orrs	r3, r2
 8002260:	604b      	str	r3, [r1, #4]
 8002262:	e01a      	b.n	800229a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002264:	4b2b      	ldr	r3, [pc, #172]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a2a      	ldr	r2, [pc, #168]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 800226a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800226e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002270:	f7fe fde2 	bl	8000e38 <HAL_GetTick>
 8002274:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002276:	e008      	b.n	800228a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002278:	f7fe fdde 	bl	8000e38 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b02      	cmp	r3, #2
 8002284:	d901      	bls.n	800228a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e20e      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800228a:	4b22      	ldr	r3, [pc, #136]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1f0      	bne.n	8002278 <HAL_RCC_OscConfig+0x1e0>
 8002296:	e000      	b.n	800229a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002298:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0308 	and.w	r3, r3, #8
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d041      	beq.n	800232a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d01c      	beq.n	80022e8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022ae:	4b19      	ldr	r3, [pc, #100]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 80022b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022b4:	4a17      	ldr	r2, [pc, #92]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 80022b6:	f043 0301 	orr.w	r3, r3, #1
 80022ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022be:	f7fe fdbb 	bl	8000e38 <HAL_GetTick>
 80022c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022c4:	e008      	b.n	80022d8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022c6:	f7fe fdb7 	bl	8000e38 <HAL_GetTick>
 80022ca:	4602      	mov	r2, r0
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d901      	bls.n	80022d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80022d4:	2303      	movs	r3, #3
 80022d6:	e1e7      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 80022da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d0ef      	beq.n	80022c6 <HAL_RCC_OscConfig+0x22e>
 80022e6:	e020      	b.n	800232a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 80022ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022ee:	4a09      	ldr	r2, [pc, #36]	@ (8002314 <HAL_RCC_OscConfig+0x27c>)
 80022f0:	f023 0301 	bic.w	r3, r3, #1
 80022f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022f8:	f7fe fd9e 	bl	8000e38 <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022fe:	e00d      	b.n	800231c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002300:	f7fe fd9a 	bl	8000e38 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	2b02      	cmp	r3, #2
 800230c:	d906      	bls.n	800231c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e1ca      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
 8002312:	bf00      	nop
 8002314:	40021000 	.word	0x40021000
 8002318:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800231c:	4b8c      	ldr	r3, [pc, #560]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 800231e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1ea      	bne.n	8002300 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0304 	and.w	r3, r3, #4
 8002332:	2b00      	cmp	r3, #0
 8002334:	f000 80a6 	beq.w	8002484 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002338:	2300      	movs	r3, #0
 800233a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800233c:	4b84      	ldr	r3, [pc, #528]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 800233e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002340:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d101      	bne.n	800234c <HAL_RCC_OscConfig+0x2b4>
 8002348:	2301      	movs	r3, #1
 800234a:	e000      	b.n	800234e <HAL_RCC_OscConfig+0x2b6>
 800234c:	2300      	movs	r3, #0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00d      	beq.n	800236e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002352:	4b7f      	ldr	r3, [pc, #508]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 8002354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002356:	4a7e      	ldr	r2, [pc, #504]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 8002358:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800235c:	6593      	str	r3, [r2, #88]	@ 0x58
 800235e:	4b7c      	ldr	r3, [pc, #496]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 8002360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002362:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800236a:	2301      	movs	r3, #1
 800236c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800236e:	4b79      	ldr	r3, [pc, #484]	@ (8002554 <HAL_RCC_OscConfig+0x4bc>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002376:	2b00      	cmp	r3, #0
 8002378:	d118      	bne.n	80023ac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800237a:	4b76      	ldr	r3, [pc, #472]	@ (8002554 <HAL_RCC_OscConfig+0x4bc>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a75      	ldr	r2, [pc, #468]	@ (8002554 <HAL_RCC_OscConfig+0x4bc>)
 8002380:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002384:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002386:	f7fe fd57 	bl	8000e38 <HAL_GetTick>
 800238a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800238c:	e008      	b.n	80023a0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800238e:	f7fe fd53 	bl	8000e38 <HAL_GetTick>
 8002392:	4602      	mov	r2, r0
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	2b02      	cmp	r3, #2
 800239a:	d901      	bls.n	80023a0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e183      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023a0:	4b6c      	ldr	r3, [pc, #432]	@ (8002554 <HAL_RCC_OscConfig+0x4bc>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d0f0      	beq.n	800238e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d108      	bne.n	80023c6 <HAL_RCC_OscConfig+0x32e>
 80023b4:	4b66      	ldr	r3, [pc, #408]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 80023b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023ba:	4a65      	ldr	r2, [pc, #404]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80023c4:	e024      	b.n	8002410 <HAL_RCC_OscConfig+0x378>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	2b05      	cmp	r3, #5
 80023cc:	d110      	bne.n	80023f0 <HAL_RCC_OscConfig+0x358>
 80023ce:	4b60      	ldr	r3, [pc, #384]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 80023d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023d4:	4a5e      	ldr	r2, [pc, #376]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 80023d6:	f043 0304 	orr.w	r3, r3, #4
 80023da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80023de:	4b5c      	ldr	r3, [pc, #368]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 80023e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023e4:	4a5a      	ldr	r2, [pc, #360]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 80023e6:	f043 0301 	orr.w	r3, r3, #1
 80023ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80023ee:	e00f      	b.n	8002410 <HAL_RCC_OscConfig+0x378>
 80023f0:	4b57      	ldr	r3, [pc, #348]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 80023f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023f6:	4a56      	ldr	r2, [pc, #344]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 80023f8:	f023 0301 	bic.w	r3, r3, #1
 80023fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002400:	4b53      	ldr	r3, [pc, #332]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 8002402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002406:	4a52      	ldr	r2, [pc, #328]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 8002408:	f023 0304 	bic.w	r3, r3, #4
 800240c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d016      	beq.n	8002446 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002418:	f7fe fd0e 	bl	8000e38 <HAL_GetTick>
 800241c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800241e:	e00a      	b.n	8002436 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002420:	f7fe fd0a 	bl	8000e38 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800242e:	4293      	cmp	r3, r2
 8002430:	d901      	bls.n	8002436 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e138      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002436:	4b46      	ldr	r3, [pc, #280]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 8002438:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800243c:	f003 0302 	and.w	r3, r3, #2
 8002440:	2b00      	cmp	r3, #0
 8002442:	d0ed      	beq.n	8002420 <HAL_RCC_OscConfig+0x388>
 8002444:	e015      	b.n	8002472 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002446:	f7fe fcf7 	bl	8000e38 <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800244c:	e00a      	b.n	8002464 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800244e:	f7fe fcf3 	bl	8000e38 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	f241 3288 	movw	r2, #5000	@ 0x1388
 800245c:	4293      	cmp	r3, r2
 800245e:	d901      	bls.n	8002464 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e121      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002464:	4b3a      	ldr	r3, [pc, #232]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 8002466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1ed      	bne.n	800244e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002472:	7ffb      	ldrb	r3, [r7, #31]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d105      	bne.n	8002484 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002478:	4b35      	ldr	r3, [pc, #212]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 800247a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800247c:	4a34      	ldr	r2, [pc, #208]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 800247e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002482:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0320 	and.w	r3, r3, #32
 800248c:	2b00      	cmp	r3, #0
 800248e:	d03c      	beq.n	800250a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	699b      	ldr	r3, [r3, #24]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d01c      	beq.n	80024d2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002498:	4b2d      	ldr	r3, [pc, #180]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 800249a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800249e:	4a2c      	ldr	r2, [pc, #176]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a8:	f7fe fcc6 	bl	8000e38 <HAL_GetTick>
 80024ac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024b0:	f7fe fcc2 	bl	8000e38 <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e0f2      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80024c2:	4b23      	ldr	r3, [pc, #140]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 80024c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80024c8:	f003 0302 	and.w	r3, r3, #2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d0ef      	beq.n	80024b0 <HAL_RCC_OscConfig+0x418>
 80024d0:	e01b      	b.n	800250a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80024d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 80024d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80024d8:	4a1d      	ldr	r2, [pc, #116]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 80024da:	f023 0301 	bic.w	r3, r3, #1
 80024de:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024e2:	f7fe fca9 	bl	8000e38 <HAL_GetTick>
 80024e6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80024e8:	e008      	b.n	80024fc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024ea:	f7fe fca5 	bl	8000e38 <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d901      	bls.n	80024fc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e0d5      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80024fc:	4b14      	ldr	r3, [pc, #80]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 80024fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002502:	f003 0302 	and.w	r3, r3, #2
 8002506:	2b00      	cmp	r3, #0
 8002508:	d1ef      	bne.n	80024ea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	69db      	ldr	r3, [r3, #28]
 800250e:	2b00      	cmp	r3, #0
 8002510:	f000 80c9 	beq.w	80026a6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002514:	4b0e      	ldr	r3, [pc, #56]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f003 030c 	and.w	r3, r3, #12
 800251c:	2b0c      	cmp	r3, #12
 800251e:	f000 8083 	beq.w	8002628 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	2b02      	cmp	r3, #2
 8002528:	d15e      	bne.n	80025e8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800252a:	4b09      	ldr	r3, [pc, #36]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a08      	ldr	r2, [pc, #32]	@ (8002550 <HAL_RCC_OscConfig+0x4b8>)
 8002530:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002534:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002536:	f7fe fc7f 	bl	8000e38 <HAL_GetTick>
 800253a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800253c:	e00c      	b.n	8002558 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800253e:	f7fe fc7b 	bl	8000e38 <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	2b02      	cmp	r3, #2
 800254a:	d905      	bls.n	8002558 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e0ab      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
 8002550:	40021000 	.word	0x40021000
 8002554:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002558:	4b55      	ldr	r3, [pc, #340]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1ec      	bne.n	800253e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002564:	4b52      	ldr	r3, [pc, #328]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 8002566:	68da      	ldr	r2, [r3, #12]
 8002568:	4b52      	ldr	r3, [pc, #328]	@ (80026b4 <HAL_RCC_OscConfig+0x61c>)
 800256a:	4013      	ands	r3, r2
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	6a11      	ldr	r1, [r2, #32]
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002574:	3a01      	subs	r2, #1
 8002576:	0112      	lsls	r2, r2, #4
 8002578:	4311      	orrs	r1, r2
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800257e:	0212      	lsls	r2, r2, #8
 8002580:	4311      	orrs	r1, r2
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002586:	0852      	lsrs	r2, r2, #1
 8002588:	3a01      	subs	r2, #1
 800258a:	0552      	lsls	r2, r2, #21
 800258c:	4311      	orrs	r1, r2
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002592:	0852      	lsrs	r2, r2, #1
 8002594:	3a01      	subs	r2, #1
 8002596:	0652      	lsls	r2, r2, #25
 8002598:	4311      	orrs	r1, r2
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800259e:	06d2      	lsls	r2, r2, #27
 80025a0:	430a      	orrs	r2, r1
 80025a2:	4943      	ldr	r1, [pc, #268]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 80025a4:	4313      	orrs	r3, r2
 80025a6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025a8:	4b41      	ldr	r3, [pc, #260]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a40      	ldr	r2, [pc, #256]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 80025ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025b2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025b4:	4b3e      	ldr	r3, [pc, #248]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	4a3d      	ldr	r2, [pc, #244]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 80025ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025be:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c0:	f7fe fc3a 	bl	8000e38 <HAL_GetTick>
 80025c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025c6:	e008      	b.n	80025da <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025c8:	f7fe fc36 	bl	8000e38 <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d901      	bls.n	80025da <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e066      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025da:	4b35      	ldr	r3, [pc, #212]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d0f0      	beq.n	80025c8 <HAL_RCC_OscConfig+0x530>
 80025e6:	e05e      	b.n	80026a6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025e8:	4b31      	ldr	r3, [pc, #196]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a30      	ldr	r2, [pc, #192]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 80025ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f4:	f7fe fc20 	bl	8000e38 <HAL_GetTick>
 80025f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025fa:	e008      	b.n	800260e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025fc:	f7fe fc1c 	bl	8000e38 <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b02      	cmp	r3, #2
 8002608:	d901      	bls.n	800260e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e04c      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800260e:	4b28      	ldr	r3, [pc, #160]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1f0      	bne.n	80025fc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800261a:	4b25      	ldr	r3, [pc, #148]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 800261c:	68da      	ldr	r2, [r3, #12]
 800261e:	4924      	ldr	r1, [pc, #144]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 8002620:	4b25      	ldr	r3, [pc, #148]	@ (80026b8 <HAL_RCC_OscConfig+0x620>)
 8002622:	4013      	ands	r3, r2
 8002624:	60cb      	str	r3, [r1, #12]
 8002626:	e03e      	b.n	80026a6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	69db      	ldr	r3, [r3, #28]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d101      	bne.n	8002634 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e039      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002634:	4b1e      	ldr	r3, [pc, #120]	@ (80026b0 <HAL_RCC_OscConfig+0x618>)
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	f003 0203 	and.w	r2, r3, #3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	429a      	cmp	r2, r3
 8002646:	d12c      	bne.n	80026a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002652:	3b01      	subs	r3, #1
 8002654:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002656:	429a      	cmp	r2, r3
 8002658:	d123      	bne.n	80026a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002664:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002666:	429a      	cmp	r2, r3
 8002668:	d11b      	bne.n	80026a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002674:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002676:	429a      	cmp	r2, r3
 8002678:	d113      	bne.n	80026a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002684:	085b      	lsrs	r3, r3, #1
 8002686:	3b01      	subs	r3, #1
 8002688:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800268a:	429a      	cmp	r2, r3
 800268c:	d109      	bne.n	80026a2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002698:	085b      	lsrs	r3, r3, #1
 800269a:	3b01      	subs	r3, #1
 800269c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800269e:	429a      	cmp	r2, r3
 80026a0:	d001      	beq.n	80026a6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e000      	b.n	80026a8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3720      	adds	r7, #32
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40021000 	.word	0x40021000
 80026b4:	019f800c 	.word	0x019f800c
 80026b8:	feeefffc 	.word	0xfeeefffc

080026bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80026c6:	2300      	movs	r3, #0
 80026c8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d101      	bne.n	80026d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e11e      	b.n	8002912 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026d4:	4b91      	ldr	r3, [pc, #580]	@ (800291c <HAL_RCC_ClockConfig+0x260>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 030f 	and.w	r3, r3, #15
 80026dc:	683a      	ldr	r2, [r7, #0]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d910      	bls.n	8002704 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026e2:	4b8e      	ldr	r3, [pc, #568]	@ (800291c <HAL_RCC_ClockConfig+0x260>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f023 020f 	bic.w	r2, r3, #15
 80026ea:	498c      	ldr	r1, [pc, #560]	@ (800291c <HAL_RCC_ClockConfig+0x260>)
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026f2:	4b8a      	ldr	r3, [pc, #552]	@ (800291c <HAL_RCC_ClockConfig+0x260>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 030f 	and.w	r3, r3, #15
 80026fa:	683a      	ldr	r2, [r7, #0]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d001      	beq.n	8002704 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e106      	b.n	8002912 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0301 	and.w	r3, r3, #1
 800270c:	2b00      	cmp	r3, #0
 800270e:	d073      	beq.n	80027f8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	2b03      	cmp	r3, #3
 8002716:	d129      	bne.n	800276c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002718:	4b81      	ldr	r3, [pc, #516]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d101      	bne.n	8002728 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e0f4      	b.n	8002912 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002728:	f000 f99e 	bl	8002a68 <RCC_GetSysClockFreqFromPLLSource>
 800272c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	4a7c      	ldr	r2, [pc, #496]	@ (8002924 <HAL_RCC_ClockConfig+0x268>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d93f      	bls.n	80027b6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002736:	4b7a      	ldr	r3, [pc, #488]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d009      	beq.n	8002756 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800274a:	2b00      	cmp	r3, #0
 800274c:	d033      	beq.n	80027b6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002752:	2b00      	cmp	r3, #0
 8002754:	d12f      	bne.n	80027b6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002756:	4b72      	ldr	r3, [pc, #456]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800275e:	4a70      	ldr	r2, [pc, #448]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 8002760:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002764:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002766:	2380      	movs	r3, #128	@ 0x80
 8002768:	617b      	str	r3, [r7, #20]
 800276a:	e024      	b.n	80027b6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	2b02      	cmp	r3, #2
 8002772:	d107      	bne.n	8002784 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002774:	4b6a      	ldr	r3, [pc, #424]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d109      	bne.n	8002794 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e0c6      	b.n	8002912 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002784:	4b66      	ldr	r3, [pc, #408]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800278c:	2b00      	cmp	r3, #0
 800278e:	d101      	bne.n	8002794 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e0be      	b.n	8002912 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002794:	f000 f8ce 	bl	8002934 <HAL_RCC_GetSysClockFreq>
 8002798:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	4a61      	ldr	r2, [pc, #388]	@ (8002924 <HAL_RCC_ClockConfig+0x268>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d909      	bls.n	80027b6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80027a2:	4b5f      	ldr	r3, [pc, #380]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80027aa:	4a5d      	ldr	r2, [pc, #372]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 80027ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027b0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80027b2:	2380      	movs	r3, #128	@ 0x80
 80027b4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027b6:	4b5a      	ldr	r3, [pc, #360]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	f023 0203 	bic.w	r2, r3, #3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	4957      	ldr	r1, [pc, #348]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027c8:	f7fe fb36 	bl	8000e38 <HAL_GetTick>
 80027cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ce:	e00a      	b.n	80027e6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027d0:	f7fe fb32 	bl	8000e38 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027de:	4293      	cmp	r3, r2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e095      	b.n	8002912 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e6:	4b4e      	ldr	r3, [pc, #312]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f003 020c 	and.w	r2, r3, #12
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d1eb      	bne.n	80027d0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d023      	beq.n	800284c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0304 	and.w	r3, r3, #4
 800280c:	2b00      	cmp	r3, #0
 800280e:	d005      	beq.n	800281c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002810:	4b43      	ldr	r3, [pc, #268]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	4a42      	ldr	r2, [pc, #264]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 8002816:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800281a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0308 	and.w	r3, r3, #8
 8002824:	2b00      	cmp	r3, #0
 8002826:	d007      	beq.n	8002838 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002828:	4b3d      	ldr	r3, [pc, #244]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002830:	4a3b      	ldr	r2, [pc, #236]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 8002832:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002836:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002838:	4b39      	ldr	r3, [pc, #228]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	4936      	ldr	r1, [pc, #216]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 8002846:	4313      	orrs	r3, r2
 8002848:	608b      	str	r3, [r1, #8]
 800284a:	e008      	b.n	800285e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	2b80      	cmp	r3, #128	@ 0x80
 8002850:	d105      	bne.n	800285e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002852:	4b33      	ldr	r3, [pc, #204]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	4a32      	ldr	r2, [pc, #200]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 8002858:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800285c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800285e:	4b2f      	ldr	r3, [pc, #188]	@ (800291c <HAL_RCC_ClockConfig+0x260>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 030f 	and.w	r3, r3, #15
 8002866:	683a      	ldr	r2, [r7, #0]
 8002868:	429a      	cmp	r2, r3
 800286a:	d21d      	bcs.n	80028a8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800286c:	4b2b      	ldr	r3, [pc, #172]	@ (800291c <HAL_RCC_ClockConfig+0x260>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f023 020f 	bic.w	r2, r3, #15
 8002874:	4929      	ldr	r1, [pc, #164]	@ (800291c <HAL_RCC_ClockConfig+0x260>)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	4313      	orrs	r3, r2
 800287a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800287c:	f7fe fadc 	bl	8000e38 <HAL_GetTick>
 8002880:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002882:	e00a      	b.n	800289a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002884:	f7fe fad8 	bl	8000e38 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002892:	4293      	cmp	r3, r2
 8002894:	d901      	bls.n	800289a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e03b      	b.n	8002912 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800289a:	4b20      	ldr	r3, [pc, #128]	@ (800291c <HAL_RCC_ClockConfig+0x260>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 030f 	and.w	r3, r3, #15
 80028a2:	683a      	ldr	r2, [r7, #0]
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d1ed      	bne.n	8002884 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0304 	and.w	r3, r3, #4
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d008      	beq.n	80028c6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	4917      	ldr	r1, [pc, #92]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 80028c2:	4313      	orrs	r3, r2
 80028c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0308 	and.w	r3, r3, #8
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d009      	beq.n	80028e6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028d2:	4b13      	ldr	r3, [pc, #76]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	00db      	lsls	r3, r3, #3
 80028e0:	490f      	ldr	r1, [pc, #60]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028e6:	f000 f825 	bl	8002934 <HAL_RCC_GetSysClockFreq>
 80028ea:	4602      	mov	r2, r0
 80028ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002920 <HAL_RCC_ClockConfig+0x264>)
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	091b      	lsrs	r3, r3, #4
 80028f2:	f003 030f 	and.w	r3, r3, #15
 80028f6:	490c      	ldr	r1, [pc, #48]	@ (8002928 <HAL_RCC_ClockConfig+0x26c>)
 80028f8:	5ccb      	ldrb	r3, [r1, r3]
 80028fa:	f003 031f 	and.w	r3, r3, #31
 80028fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002902:	4a0a      	ldr	r2, [pc, #40]	@ (800292c <HAL_RCC_ClockConfig+0x270>)
 8002904:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002906:	4b0a      	ldr	r3, [pc, #40]	@ (8002930 <HAL_RCC_ClockConfig+0x274>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4618      	mov	r0, r3
 800290c:	f7fe fa48 	bl	8000da0 <HAL_InitTick>
 8002910:	4603      	mov	r3, r0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3718      	adds	r7, #24
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40022000 	.word	0x40022000
 8002920:	40021000 	.word	0x40021000
 8002924:	04c4b400 	.word	0x04c4b400
 8002928:	08004d50 	.word	0x08004d50
 800292c:	20000000 	.word	0x20000000
 8002930:	20000004 	.word	0x20000004

08002934 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002934:	b480      	push	{r7}
 8002936:	b087      	sub	sp, #28
 8002938:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800293a:	4b2c      	ldr	r3, [pc, #176]	@ (80029ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 030c 	and.w	r3, r3, #12
 8002942:	2b04      	cmp	r3, #4
 8002944:	d102      	bne.n	800294c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002946:	4b2a      	ldr	r3, [pc, #168]	@ (80029f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002948:	613b      	str	r3, [r7, #16]
 800294a:	e047      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800294c:	4b27      	ldr	r3, [pc, #156]	@ (80029ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 030c 	and.w	r3, r3, #12
 8002954:	2b08      	cmp	r3, #8
 8002956:	d102      	bne.n	800295e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002958:	4b26      	ldr	r3, [pc, #152]	@ (80029f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800295a:	613b      	str	r3, [r7, #16]
 800295c:	e03e      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800295e:	4b23      	ldr	r3, [pc, #140]	@ (80029ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 030c 	and.w	r3, r3, #12
 8002966:	2b0c      	cmp	r3, #12
 8002968:	d136      	bne.n	80029d8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800296a:	4b20      	ldr	r3, [pc, #128]	@ (80029ec <HAL_RCC_GetSysClockFreq+0xb8>)
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	f003 0303 	and.w	r3, r3, #3
 8002972:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002974:	4b1d      	ldr	r3, [pc, #116]	@ (80029ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	091b      	lsrs	r3, r3, #4
 800297a:	f003 030f 	and.w	r3, r3, #15
 800297e:	3301      	adds	r3, #1
 8002980:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2b03      	cmp	r3, #3
 8002986:	d10c      	bne.n	80029a2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002988:	4a1a      	ldr	r2, [pc, #104]	@ (80029f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002990:	4a16      	ldr	r2, [pc, #88]	@ (80029ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002992:	68d2      	ldr	r2, [r2, #12]
 8002994:	0a12      	lsrs	r2, r2, #8
 8002996:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800299a:	fb02 f303 	mul.w	r3, r2, r3
 800299e:	617b      	str	r3, [r7, #20]
      break;
 80029a0:	e00c      	b.n	80029bc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80029a2:	4a13      	ldr	r2, [pc, #76]	@ (80029f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029aa:	4a10      	ldr	r2, [pc, #64]	@ (80029ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80029ac:	68d2      	ldr	r2, [r2, #12]
 80029ae:	0a12      	lsrs	r2, r2, #8
 80029b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80029b4:	fb02 f303 	mul.w	r3, r2, r3
 80029b8:	617b      	str	r3, [r7, #20]
      break;
 80029ba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80029bc:	4b0b      	ldr	r3, [pc, #44]	@ (80029ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	0e5b      	lsrs	r3, r3, #25
 80029c2:	f003 0303 	and.w	r3, r3, #3
 80029c6:	3301      	adds	r3, #1
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80029cc:	697a      	ldr	r2, [r7, #20]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d4:	613b      	str	r3, [r7, #16]
 80029d6:	e001      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80029d8:	2300      	movs	r3, #0
 80029da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80029dc:	693b      	ldr	r3, [r7, #16]
}
 80029de:	4618      	mov	r0, r3
 80029e0:	371c      	adds	r7, #28
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	40021000 	.word	0x40021000
 80029f0:	00f42400 	.word	0x00f42400
 80029f4:	007a1200 	.word	0x007a1200

080029f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029fc:	4b03      	ldr	r3, [pc, #12]	@ (8002a0c <HAL_RCC_GetHCLKFreq+0x14>)
 80029fe:	681b      	ldr	r3, [r3, #0]
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	20000000 	.word	0x20000000

08002a10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a14:	f7ff fff0 	bl	80029f8 <HAL_RCC_GetHCLKFreq>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	4b06      	ldr	r3, [pc, #24]	@ (8002a34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	0a1b      	lsrs	r3, r3, #8
 8002a20:	f003 0307 	and.w	r3, r3, #7
 8002a24:	4904      	ldr	r1, [pc, #16]	@ (8002a38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a26:	5ccb      	ldrb	r3, [r1, r3]
 8002a28:	f003 031f 	and.w	r3, r3, #31
 8002a2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	40021000 	.word	0x40021000
 8002a38:	08004d60 	.word	0x08004d60

08002a3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002a40:	f7ff ffda 	bl	80029f8 <HAL_RCC_GetHCLKFreq>
 8002a44:	4602      	mov	r2, r0
 8002a46:	4b06      	ldr	r3, [pc, #24]	@ (8002a60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	0adb      	lsrs	r3, r3, #11
 8002a4c:	f003 0307 	and.w	r3, r3, #7
 8002a50:	4904      	ldr	r1, [pc, #16]	@ (8002a64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a52:	5ccb      	ldrb	r3, [r1, r3]
 8002a54:	f003 031f 	and.w	r3, r3, #31
 8002a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40021000 	.word	0x40021000
 8002a64:	08004d60 	.word	0x08004d60

08002a68 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b087      	sub	sp, #28
 8002a6c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ae8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	f003 0303 	and.w	r3, r3, #3
 8002a76:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a78:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	091b      	lsrs	r3, r3, #4
 8002a7e:	f003 030f 	and.w	r3, r3, #15
 8002a82:	3301      	adds	r3, #1
 8002a84:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	2b03      	cmp	r3, #3
 8002a8a:	d10c      	bne.n	8002aa6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a8c:	4a17      	ldr	r2, [pc, #92]	@ (8002aec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a94:	4a14      	ldr	r2, [pc, #80]	@ (8002ae8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002a96:	68d2      	ldr	r2, [r2, #12]
 8002a98:	0a12      	lsrs	r2, r2, #8
 8002a9a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002a9e:	fb02 f303 	mul.w	r3, r2, r3
 8002aa2:	617b      	str	r3, [r7, #20]
    break;
 8002aa4:	e00c      	b.n	8002ac0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002aa6:	4a12      	ldr	r2, [pc, #72]	@ (8002af0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aae:	4a0e      	ldr	r2, [pc, #56]	@ (8002ae8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002ab0:	68d2      	ldr	r2, [r2, #12]
 8002ab2:	0a12      	lsrs	r2, r2, #8
 8002ab4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002ab8:	fb02 f303 	mul.w	r3, r2, r3
 8002abc:	617b      	str	r3, [r7, #20]
    break;
 8002abe:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ac0:	4b09      	ldr	r3, [pc, #36]	@ (8002ae8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	0e5b      	lsrs	r3, r3, #25
 8002ac6:	f003 0303 	and.w	r3, r3, #3
 8002aca:	3301      	adds	r3, #1
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ad8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002ada:	687b      	ldr	r3, [r7, #4]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	371c      	adds	r7, #28
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	007a1200 	.word	0x007a1200
 8002af0:	00f42400 	.word	0x00f42400

08002af4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002afc:	2300      	movs	r3, #0
 8002afe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b00:	2300      	movs	r3, #0
 8002b02:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	f000 8098 	beq.w	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b12:	2300      	movs	r3, #0
 8002b14:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b16:	4b43      	ldr	r3, [pc, #268]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d10d      	bne.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b22:	4b40      	ldr	r3, [pc, #256]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b26:	4a3f      	ldr	r2, [pc, #252]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b2e:	4b3d      	ldr	r3, [pc, #244]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b36:	60bb      	str	r3, [r7, #8]
 8002b38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b3e:	4b3a      	ldr	r3, [pc, #232]	@ (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a39      	ldr	r2, [pc, #228]	@ (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002b44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b48:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b4a:	f7fe f975 	bl	8000e38 <HAL_GetTick>
 8002b4e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b50:	e009      	b.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b52:	f7fe f971 	bl	8000e38 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d902      	bls.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	74fb      	strb	r3, [r7, #19]
        break;
 8002b64:	e005      	b.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b66:	4b30      	ldr	r3, [pc, #192]	@ (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d0ef      	beq.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002b72:	7cfb      	ldrb	r3, [r7, #19]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d159      	bne.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002b78:	4b2a      	ldr	r3, [pc, #168]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b82:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d01e      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8e:	697a      	ldr	r2, [r7, #20]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d019      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002b94:	4b23      	ldr	r3, [pc, #140]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b9e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ba0:	4b20      	ldr	r3, [pc, #128]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ba6:	4a1f      	ldr	r2, [pc, #124]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ba8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002bb0:	4b1c      	ldr	r3, [pc, #112]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bb6:	4a1b      	ldr	r2, [pc, #108]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002bc0:	4a18      	ldr	r2, [pc, #96]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	f003 0301 	and.w	r3, r3, #1
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d016      	beq.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd2:	f7fe f931 	bl	8000e38 <HAL_GetTick>
 8002bd6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bd8:	e00b      	b.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bda:	f7fe f92d 	bl	8000e38 <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d902      	bls.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	74fb      	strb	r3, [r7, #19]
            break;
 8002bf0:	e006      	b.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d0ec      	beq.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002c00:	7cfb      	ldrb	r3, [r7, #19]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d10b      	bne.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c06:	4b07      	ldr	r3, [pc, #28]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c0c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c14:	4903      	ldr	r1, [pc, #12]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c16:	4313      	orrs	r3, r2
 8002c18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002c1c:	e008      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c1e:	7cfb      	ldrb	r3, [r7, #19]
 8002c20:	74bb      	strb	r3, [r7, #18]
 8002c22:	e005      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002c24:	40021000 	.word	0x40021000
 8002c28:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c2c:	7cfb      	ldrb	r3, [r7, #19]
 8002c2e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c30:	7c7b      	ldrb	r3, [r7, #17]
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d105      	bne.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c36:	4ba6      	ldr	r3, [pc, #664]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3a:	4aa5      	ldr	r2, [pc, #660]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c40:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00a      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c4e:	4ba0      	ldr	r3, [pc, #640]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c54:	f023 0203 	bic.w	r2, r3, #3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	499c      	ldr	r1, [pc, #624]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d00a      	beq.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c70:	4b97      	ldr	r3, [pc, #604]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c76:	f023 020c 	bic.w	r2, r3, #12
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	4994      	ldr	r1, [pc, #592]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0304 	and.w	r3, r3, #4
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00a      	beq.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c92:	4b8f      	ldr	r3, [pc, #572]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c98:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	498b      	ldr	r1, [pc, #556]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0308 	and.w	r3, r3, #8
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00a      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002cb4:	4b86      	ldr	r3, [pc, #536]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	4983      	ldr	r1, [pc, #524]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0320 	and.w	r3, r3, #32
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00a      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002cd6:	4b7e      	ldr	r3, [pc, #504]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cdc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	695b      	ldr	r3, [r3, #20]
 8002ce4:	497a      	ldr	r1, [pc, #488]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00a      	beq.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cf8:	4b75      	ldr	r3, [pc, #468]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cfe:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	4972      	ldr	r1, [pc, #456]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00a      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d1a:	4b6d      	ldr	r3, [pc, #436]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d20:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	69db      	ldr	r3, [r3, #28]
 8002d28:	4969      	ldr	r1, [pc, #420]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00a      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d3c:	4b64      	ldr	r3, [pc, #400]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d42:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	4961      	ldr	r1, [pc, #388]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00a      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d5e:	4b5c      	ldr	r3, [pc, #368]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d64:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6c:	4958      	ldr	r1, [pc, #352]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d015      	beq.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d80:	4b53      	ldr	r3, [pc, #332]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d8e:	4950      	ldr	r1, [pc, #320]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d9e:	d105      	bne.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002da0:	4b4b      	ldr	r3, [pc, #300]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	4a4a      	ldr	r2, [pc, #296]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002da6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002daa:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d015      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002db8:	4b45      	ldr	r3, [pc, #276]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dbe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc6:	4942      	ldr	r1, [pc, #264]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002dd6:	d105      	bne.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002dd8:	4b3d      	ldr	r3, [pc, #244]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	4a3c      	ldr	r2, [pc, #240]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002de2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d015      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002df0:	4b37      	ldr	r3, [pc, #220]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002df6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfe:	4934      	ldr	r1, [pc, #208]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e0e:	d105      	bne.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e10:	4b2f      	ldr	r3, [pc, #188]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	4a2e      	ldr	r2, [pc, #184]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e1a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d015      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e28:	4b29      	ldr	r3, [pc, #164]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e36:	4926      	ldr	r1, [pc, #152]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e46:	d105      	bne.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e48:	4b21      	ldr	r3, [pc, #132]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	4a20      	ldr	r2, [pc, #128]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e52:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d015      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e60:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e6e:	4918      	ldr	r1, [pc, #96]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e7e:	d105      	bne.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e80:	4b13      	ldr	r3, [pc, #76]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	4a12      	ldr	r2, [pc, #72]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e8a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d015      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002e98:	4b0d      	ldr	r3, [pc, #52]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e9e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea6:	490a      	ldr	r1, [pc, #40]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002eb6:	d105      	bne.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002eb8:	4b05      	ldr	r3, [pc, #20]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	4a04      	ldr	r2, [pc, #16]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ebe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ec2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002ec4:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3718      	adds	r7, #24
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	40021000 	.word	0x40021000

08002ed4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e042      	b.n	8002f6c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d106      	bne.n	8002efe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f7fd fdef 	bl	8000adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2224      	movs	r2, #36	@ 0x24
 8002f02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f022 0201 	bic.w	r2, r2, #1
 8002f14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d002      	beq.n	8002f24 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f000 fb82 	bl	8003628 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f000 f8b3 	bl	8003090 <UART_SetConfig>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d101      	bne.n	8002f34 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e01b      	b.n	8002f6c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	685a      	ldr	r2, [r3, #4]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	689a      	ldr	r2, [r3, #8]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f042 0201 	orr.w	r2, r2, #1
 8002f62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f000 fc01 	bl	800376c <UART_CheckIdleState>
 8002f6a:	4603      	mov	r3, r0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3708      	adds	r7, #8
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b08a      	sub	sp, #40	@ 0x28
 8002f78:	af02      	add	r7, sp, #8
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	603b      	str	r3, [r7, #0]
 8002f80:	4613      	mov	r3, r2
 8002f82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f8a:	2b20      	cmp	r3, #32
 8002f8c:	d17b      	bne.n	8003086 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d002      	beq.n	8002f9a <HAL_UART_Transmit+0x26>
 8002f94:	88fb      	ldrh	r3, [r7, #6]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d101      	bne.n	8002f9e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e074      	b.n	8003088 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2221      	movs	r2, #33	@ 0x21
 8002faa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fae:	f7fd ff43 	bl	8000e38 <HAL_GetTick>
 8002fb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	88fa      	ldrh	r2, [r7, #6]
 8002fb8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	88fa      	ldrh	r2, [r7, #6]
 8002fc0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fcc:	d108      	bne.n	8002fe0 <HAL_UART_Transmit+0x6c>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d104      	bne.n	8002fe0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	61bb      	str	r3, [r7, #24]
 8002fde:	e003      	b.n	8002fe8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002fe8:	e030      	b.n	800304c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	2180      	movs	r1, #128	@ 0x80
 8002ff4:	68f8      	ldr	r0, [r7, #12]
 8002ff6:	f000 fc63 	bl	80038c0 <UART_WaitOnFlagUntilTimeout>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d005      	beq.n	800300c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2220      	movs	r2, #32
 8003004:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e03d      	b.n	8003088 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d10b      	bne.n	800302a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	881b      	ldrh	r3, [r3, #0]
 8003016:	461a      	mov	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003020:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	3302      	adds	r3, #2
 8003026:	61bb      	str	r3, [r7, #24]
 8003028:	e007      	b.n	800303a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	781a      	ldrb	r2, [r3, #0]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	3301      	adds	r3, #1
 8003038:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003040:	b29b      	uxth	r3, r3
 8003042:	3b01      	subs	r3, #1
 8003044:	b29a      	uxth	r2, r3
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003052:	b29b      	uxth	r3, r3
 8003054:	2b00      	cmp	r3, #0
 8003056:	d1c8      	bne.n	8002fea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	2200      	movs	r2, #0
 8003060:	2140      	movs	r1, #64	@ 0x40
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	f000 fc2c 	bl	80038c0 <UART_WaitOnFlagUntilTimeout>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d005      	beq.n	800307a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2220      	movs	r2, #32
 8003072:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e006      	b.n	8003088 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2220      	movs	r2, #32
 800307e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003082:	2300      	movs	r3, #0
 8003084:	e000      	b.n	8003088 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003086:	2302      	movs	r3, #2
  }
}
 8003088:	4618      	mov	r0, r3
 800308a:	3720      	adds	r7, #32
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003090:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003094:	b08c      	sub	sp, #48	@ 0x30
 8003096:	af00      	add	r7, sp, #0
 8003098:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800309a:	2300      	movs	r3, #0
 800309c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	689a      	ldr	r2, [r3, #8]
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	431a      	orrs	r2, r3
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	431a      	orrs	r2, r3
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	69db      	ldr	r3, [r3, #28]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	4bab      	ldr	r3, [pc, #684]	@ (800336c <UART_SetConfig+0x2dc>)
 80030c0:	4013      	ands	r3, r2
 80030c2:	697a      	ldr	r2, [r7, #20]
 80030c4:	6812      	ldr	r2, [r2, #0]
 80030c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80030c8:	430b      	orrs	r3, r1
 80030ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	68da      	ldr	r2, [r3, #12]
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	430a      	orrs	r2, r1
 80030e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4aa0      	ldr	r2, [pc, #640]	@ (8003370 <UART_SetConfig+0x2e0>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d004      	beq.n	80030fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	6a1b      	ldr	r3, [r3, #32]
 80030f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030f8:	4313      	orrs	r3, r2
 80030fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003106:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	6812      	ldr	r2, [r2, #0]
 800310e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003110:	430b      	orrs	r3, r1
 8003112:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800311a:	f023 010f 	bic.w	r1, r3, #15
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a91      	ldr	r2, [pc, #580]	@ (8003374 <UART_SetConfig+0x2e4>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d125      	bne.n	8003180 <UART_SetConfig+0xf0>
 8003134:	4b90      	ldr	r3, [pc, #576]	@ (8003378 <UART_SetConfig+0x2e8>)
 8003136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800313a:	f003 0303 	and.w	r3, r3, #3
 800313e:	2b03      	cmp	r3, #3
 8003140:	d81a      	bhi.n	8003178 <UART_SetConfig+0xe8>
 8003142:	a201      	add	r2, pc, #4	@ (adr r2, 8003148 <UART_SetConfig+0xb8>)
 8003144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003148:	08003159 	.word	0x08003159
 800314c:	08003169 	.word	0x08003169
 8003150:	08003161 	.word	0x08003161
 8003154:	08003171 	.word	0x08003171
 8003158:	2301      	movs	r3, #1
 800315a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800315e:	e0d6      	b.n	800330e <UART_SetConfig+0x27e>
 8003160:	2302      	movs	r3, #2
 8003162:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003166:	e0d2      	b.n	800330e <UART_SetConfig+0x27e>
 8003168:	2304      	movs	r3, #4
 800316a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800316e:	e0ce      	b.n	800330e <UART_SetConfig+0x27e>
 8003170:	2308      	movs	r3, #8
 8003172:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003176:	e0ca      	b.n	800330e <UART_SetConfig+0x27e>
 8003178:	2310      	movs	r3, #16
 800317a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800317e:	e0c6      	b.n	800330e <UART_SetConfig+0x27e>
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a7d      	ldr	r2, [pc, #500]	@ (800337c <UART_SetConfig+0x2ec>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d138      	bne.n	80031fc <UART_SetConfig+0x16c>
 800318a:	4b7b      	ldr	r3, [pc, #492]	@ (8003378 <UART_SetConfig+0x2e8>)
 800318c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003190:	f003 030c 	and.w	r3, r3, #12
 8003194:	2b0c      	cmp	r3, #12
 8003196:	d82d      	bhi.n	80031f4 <UART_SetConfig+0x164>
 8003198:	a201      	add	r2, pc, #4	@ (adr r2, 80031a0 <UART_SetConfig+0x110>)
 800319a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800319e:	bf00      	nop
 80031a0:	080031d5 	.word	0x080031d5
 80031a4:	080031f5 	.word	0x080031f5
 80031a8:	080031f5 	.word	0x080031f5
 80031ac:	080031f5 	.word	0x080031f5
 80031b0:	080031e5 	.word	0x080031e5
 80031b4:	080031f5 	.word	0x080031f5
 80031b8:	080031f5 	.word	0x080031f5
 80031bc:	080031f5 	.word	0x080031f5
 80031c0:	080031dd 	.word	0x080031dd
 80031c4:	080031f5 	.word	0x080031f5
 80031c8:	080031f5 	.word	0x080031f5
 80031cc:	080031f5 	.word	0x080031f5
 80031d0:	080031ed 	.word	0x080031ed
 80031d4:	2300      	movs	r3, #0
 80031d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80031da:	e098      	b.n	800330e <UART_SetConfig+0x27e>
 80031dc:	2302      	movs	r3, #2
 80031de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80031e2:	e094      	b.n	800330e <UART_SetConfig+0x27e>
 80031e4:	2304      	movs	r3, #4
 80031e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80031ea:	e090      	b.n	800330e <UART_SetConfig+0x27e>
 80031ec:	2308      	movs	r3, #8
 80031ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80031f2:	e08c      	b.n	800330e <UART_SetConfig+0x27e>
 80031f4:	2310      	movs	r3, #16
 80031f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80031fa:	e088      	b.n	800330e <UART_SetConfig+0x27e>
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a5f      	ldr	r2, [pc, #380]	@ (8003380 <UART_SetConfig+0x2f0>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d125      	bne.n	8003252 <UART_SetConfig+0x1c2>
 8003206:	4b5c      	ldr	r3, [pc, #368]	@ (8003378 <UART_SetConfig+0x2e8>)
 8003208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800320c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003210:	2b30      	cmp	r3, #48	@ 0x30
 8003212:	d016      	beq.n	8003242 <UART_SetConfig+0x1b2>
 8003214:	2b30      	cmp	r3, #48	@ 0x30
 8003216:	d818      	bhi.n	800324a <UART_SetConfig+0x1ba>
 8003218:	2b20      	cmp	r3, #32
 800321a:	d00a      	beq.n	8003232 <UART_SetConfig+0x1a2>
 800321c:	2b20      	cmp	r3, #32
 800321e:	d814      	bhi.n	800324a <UART_SetConfig+0x1ba>
 8003220:	2b00      	cmp	r3, #0
 8003222:	d002      	beq.n	800322a <UART_SetConfig+0x19a>
 8003224:	2b10      	cmp	r3, #16
 8003226:	d008      	beq.n	800323a <UART_SetConfig+0x1aa>
 8003228:	e00f      	b.n	800324a <UART_SetConfig+0x1ba>
 800322a:	2300      	movs	r3, #0
 800322c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003230:	e06d      	b.n	800330e <UART_SetConfig+0x27e>
 8003232:	2302      	movs	r3, #2
 8003234:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003238:	e069      	b.n	800330e <UART_SetConfig+0x27e>
 800323a:	2304      	movs	r3, #4
 800323c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003240:	e065      	b.n	800330e <UART_SetConfig+0x27e>
 8003242:	2308      	movs	r3, #8
 8003244:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003248:	e061      	b.n	800330e <UART_SetConfig+0x27e>
 800324a:	2310      	movs	r3, #16
 800324c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003250:	e05d      	b.n	800330e <UART_SetConfig+0x27e>
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a4b      	ldr	r2, [pc, #300]	@ (8003384 <UART_SetConfig+0x2f4>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d125      	bne.n	80032a8 <UART_SetConfig+0x218>
 800325c:	4b46      	ldr	r3, [pc, #280]	@ (8003378 <UART_SetConfig+0x2e8>)
 800325e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003262:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003266:	2bc0      	cmp	r3, #192	@ 0xc0
 8003268:	d016      	beq.n	8003298 <UART_SetConfig+0x208>
 800326a:	2bc0      	cmp	r3, #192	@ 0xc0
 800326c:	d818      	bhi.n	80032a0 <UART_SetConfig+0x210>
 800326e:	2b80      	cmp	r3, #128	@ 0x80
 8003270:	d00a      	beq.n	8003288 <UART_SetConfig+0x1f8>
 8003272:	2b80      	cmp	r3, #128	@ 0x80
 8003274:	d814      	bhi.n	80032a0 <UART_SetConfig+0x210>
 8003276:	2b00      	cmp	r3, #0
 8003278:	d002      	beq.n	8003280 <UART_SetConfig+0x1f0>
 800327a:	2b40      	cmp	r3, #64	@ 0x40
 800327c:	d008      	beq.n	8003290 <UART_SetConfig+0x200>
 800327e:	e00f      	b.n	80032a0 <UART_SetConfig+0x210>
 8003280:	2300      	movs	r3, #0
 8003282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003286:	e042      	b.n	800330e <UART_SetConfig+0x27e>
 8003288:	2302      	movs	r3, #2
 800328a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800328e:	e03e      	b.n	800330e <UART_SetConfig+0x27e>
 8003290:	2304      	movs	r3, #4
 8003292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003296:	e03a      	b.n	800330e <UART_SetConfig+0x27e>
 8003298:	2308      	movs	r3, #8
 800329a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800329e:	e036      	b.n	800330e <UART_SetConfig+0x27e>
 80032a0:	2310      	movs	r3, #16
 80032a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032a6:	e032      	b.n	800330e <UART_SetConfig+0x27e>
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a30      	ldr	r2, [pc, #192]	@ (8003370 <UART_SetConfig+0x2e0>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d12a      	bne.n	8003308 <UART_SetConfig+0x278>
 80032b2:	4b31      	ldr	r3, [pc, #196]	@ (8003378 <UART_SetConfig+0x2e8>)
 80032b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80032bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80032c0:	d01a      	beq.n	80032f8 <UART_SetConfig+0x268>
 80032c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80032c6:	d81b      	bhi.n	8003300 <UART_SetConfig+0x270>
 80032c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032cc:	d00c      	beq.n	80032e8 <UART_SetConfig+0x258>
 80032ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032d2:	d815      	bhi.n	8003300 <UART_SetConfig+0x270>
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <UART_SetConfig+0x250>
 80032d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032dc:	d008      	beq.n	80032f0 <UART_SetConfig+0x260>
 80032de:	e00f      	b.n	8003300 <UART_SetConfig+0x270>
 80032e0:	2300      	movs	r3, #0
 80032e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032e6:	e012      	b.n	800330e <UART_SetConfig+0x27e>
 80032e8:	2302      	movs	r3, #2
 80032ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032ee:	e00e      	b.n	800330e <UART_SetConfig+0x27e>
 80032f0:	2304      	movs	r3, #4
 80032f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032f6:	e00a      	b.n	800330e <UART_SetConfig+0x27e>
 80032f8:	2308      	movs	r3, #8
 80032fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032fe:	e006      	b.n	800330e <UART_SetConfig+0x27e>
 8003300:	2310      	movs	r3, #16
 8003302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003306:	e002      	b.n	800330e <UART_SetConfig+0x27e>
 8003308:	2310      	movs	r3, #16
 800330a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a17      	ldr	r2, [pc, #92]	@ (8003370 <UART_SetConfig+0x2e0>)
 8003314:	4293      	cmp	r3, r2
 8003316:	f040 80a8 	bne.w	800346a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800331a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800331e:	2b08      	cmp	r3, #8
 8003320:	d834      	bhi.n	800338c <UART_SetConfig+0x2fc>
 8003322:	a201      	add	r2, pc, #4	@ (adr r2, 8003328 <UART_SetConfig+0x298>)
 8003324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003328:	0800334d 	.word	0x0800334d
 800332c:	0800338d 	.word	0x0800338d
 8003330:	08003355 	.word	0x08003355
 8003334:	0800338d 	.word	0x0800338d
 8003338:	0800335b 	.word	0x0800335b
 800333c:	0800338d 	.word	0x0800338d
 8003340:	0800338d 	.word	0x0800338d
 8003344:	0800338d 	.word	0x0800338d
 8003348:	08003363 	.word	0x08003363
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800334c:	f7ff fb60 	bl	8002a10 <HAL_RCC_GetPCLK1Freq>
 8003350:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003352:	e021      	b.n	8003398 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003354:	4b0c      	ldr	r3, [pc, #48]	@ (8003388 <UART_SetConfig+0x2f8>)
 8003356:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003358:	e01e      	b.n	8003398 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800335a:	f7ff faeb 	bl	8002934 <HAL_RCC_GetSysClockFreq>
 800335e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003360:	e01a      	b.n	8003398 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003362:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003366:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003368:	e016      	b.n	8003398 <UART_SetConfig+0x308>
 800336a:	bf00      	nop
 800336c:	cfff69f3 	.word	0xcfff69f3
 8003370:	40008000 	.word	0x40008000
 8003374:	40013800 	.word	0x40013800
 8003378:	40021000 	.word	0x40021000
 800337c:	40004400 	.word	0x40004400
 8003380:	40004800 	.word	0x40004800
 8003384:	40004c00 	.word	0x40004c00
 8003388:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800338c:	2300      	movs	r3, #0
 800338e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003396:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 812a 	beq.w	80035f4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a4:	4a9e      	ldr	r2, [pc, #632]	@ (8003620 <UART_SetConfig+0x590>)
 80033a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80033aa:	461a      	mov	r2, r3
 80033ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	4413      	add	r3, r2
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d305      	bcc.n	80033d0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d903      	bls.n	80033d8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80033d6:	e10d      	b.n	80035f4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80033d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033da:	2200      	movs	r2, #0
 80033dc:	60bb      	str	r3, [r7, #8]
 80033de:	60fa      	str	r2, [r7, #12]
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e4:	4a8e      	ldr	r2, [pc, #568]	@ (8003620 <UART_SetConfig+0x590>)
 80033e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	2200      	movs	r2, #0
 80033ee:	603b      	str	r3, [r7, #0]
 80033f0:	607a      	str	r2, [r7, #4]
 80033f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80033fa:	f7fc ff61 	bl	80002c0 <__aeabi_uldivmod>
 80033fe:	4602      	mov	r2, r0
 8003400:	460b      	mov	r3, r1
 8003402:	4610      	mov	r0, r2
 8003404:	4619      	mov	r1, r3
 8003406:	f04f 0200 	mov.w	r2, #0
 800340a:	f04f 0300 	mov.w	r3, #0
 800340e:	020b      	lsls	r3, r1, #8
 8003410:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003414:	0202      	lsls	r2, r0, #8
 8003416:	6979      	ldr	r1, [r7, #20]
 8003418:	6849      	ldr	r1, [r1, #4]
 800341a:	0849      	lsrs	r1, r1, #1
 800341c:	2000      	movs	r0, #0
 800341e:	460c      	mov	r4, r1
 8003420:	4605      	mov	r5, r0
 8003422:	eb12 0804 	adds.w	r8, r2, r4
 8003426:	eb43 0905 	adc.w	r9, r3, r5
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	469a      	mov	sl, r3
 8003432:	4693      	mov	fp, r2
 8003434:	4652      	mov	r2, sl
 8003436:	465b      	mov	r3, fp
 8003438:	4640      	mov	r0, r8
 800343a:	4649      	mov	r1, r9
 800343c:	f7fc ff40 	bl	80002c0 <__aeabi_uldivmod>
 8003440:	4602      	mov	r2, r0
 8003442:	460b      	mov	r3, r1
 8003444:	4613      	mov	r3, r2
 8003446:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003448:	6a3b      	ldr	r3, [r7, #32]
 800344a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800344e:	d308      	bcc.n	8003462 <UART_SetConfig+0x3d2>
 8003450:	6a3b      	ldr	r3, [r7, #32]
 8003452:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003456:	d204      	bcs.n	8003462 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6a3a      	ldr	r2, [r7, #32]
 800345e:	60da      	str	r2, [r3, #12]
 8003460:	e0c8      	b.n	80035f4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003468:	e0c4      	b.n	80035f4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003472:	d167      	bne.n	8003544 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003474:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003478:	2b08      	cmp	r3, #8
 800347a:	d828      	bhi.n	80034ce <UART_SetConfig+0x43e>
 800347c:	a201      	add	r2, pc, #4	@ (adr r2, 8003484 <UART_SetConfig+0x3f4>)
 800347e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003482:	bf00      	nop
 8003484:	080034a9 	.word	0x080034a9
 8003488:	080034b1 	.word	0x080034b1
 800348c:	080034b9 	.word	0x080034b9
 8003490:	080034cf 	.word	0x080034cf
 8003494:	080034bf 	.word	0x080034bf
 8003498:	080034cf 	.word	0x080034cf
 800349c:	080034cf 	.word	0x080034cf
 80034a0:	080034cf 	.word	0x080034cf
 80034a4:	080034c7 	.word	0x080034c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034a8:	f7ff fab2 	bl	8002a10 <HAL_RCC_GetPCLK1Freq>
 80034ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80034ae:	e014      	b.n	80034da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034b0:	f7ff fac4 	bl	8002a3c <HAL_RCC_GetPCLK2Freq>
 80034b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80034b6:	e010      	b.n	80034da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034b8:	4b5a      	ldr	r3, [pc, #360]	@ (8003624 <UART_SetConfig+0x594>)
 80034ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80034bc:	e00d      	b.n	80034da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034be:	f7ff fa39 	bl	8002934 <HAL_RCC_GetSysClockFreq>
 80034c2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80034c4:	e009      	b.n	80034da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80034cc:	e005      	b.n	80034da <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80034ce:	2300      	movs	r3, #0
 80034d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80034d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80034da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034dc:	2b00      	cmp	r3, #0
 80034de:	f000 8089 	beq.w	80035f4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e6:	4a4e      	ldr	r2, [pc, #312]	@ (8003620 <UART_SetConfig+0x590>)
 80034e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80034ec:	461a      	mov	r2, r3
 80034ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80034f4:	005a      	lsls	r2, r3, #1
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	085b      	lsrs	r3, r3, #1
 80034fc:	441a      	add	r2, r3
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	fbb2 f3f3 	udiv	r3, r2, r3
 8003506:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003508:	6a3b      	ldr	r3, [r7, #32]
 800350a:	2b0f      	cmp	r3, #15
 800350c:	d916      	bls.n	800353c <UART_SetConfig+0x4ac>
 800350e:	6a3b      	ldr	r3, [r7, #32]
 8003510:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003514:	d212      	bcs.n	800353c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003516:	6a3b      	ldr	r3, [r7, #32]
 8003518:	b29b      	uxth	r3, r3
 800351a:	f023 030f 	bic.w	r3, r3, #15
 800351e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003520:	6a3b      	ldr	r3, [r7, #32]
 8003522:	085b      	lsrs	r3, r3, #1
 8003524:	b29b      	uxth	r3, r3
 8003526:	f003 0307 	and.w	r3, r3, #7
 800352a:	b29a      	uxth	r2, r3
 800352c:	8bfb      	ldrh	r3, [r7, #30]
 800352e:	4313      	orrs	r3, r2
 8003530:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	8bfa      	ldrh	r2, [r7, #30]
 8003538:	60da      	str	r2, [r3, #12]
 800353a:	e05b      	b.n	80035f4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003542:	e057      	b.n	80035f4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003544:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003548:	2b08      	cmp	r3, #8
 800354a:	d828      	bhi.n	800359e <UART_SetConfig+0x50e>
 800354c:	a201      	add	r2, pc, #4	@ (adr r2, 8003554 <UART_SetConfig+0x4c4>)
 800354e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003552:	bf00      	nop
 8003554:	08003579 	.word	0x08003579
 8003558:	08003581 	.word	0x08003581
 800355c:	08003589 	.word	0x08003589
 8003560:	0800359f 	.word	0x0800359f
 8003564:	0800358f 	.word	0x0800358f
 8003568:	0800359f 	.word	0x0800359f
 800356c:	0800359f 	.word	0x0800359f
 8003570:	0800359f 	.word	0x0800359f
 8003574:	08003597 	.word	0x08003597
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003578:	f7ff fa4a 	bl	8002a10 <HAL_RCC_GetPCLK1Freq>
 800357c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800357e:	e014      	b.n	80035aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003580:	f7ff fa5c 	bl	8002a3c <HAL_RCC_GetPCLK2Freq>
 8003584:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003586:	e010      	b.n	80035aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003588:	4b26      	ldr	r3, [pc, #152]	@ (8003624 <UART_SetConfig+0x594>)
 800358a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800358c:	e00d      	b.n	80035aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800358e:	f7ff f9d1 	bl	8002934 <HAL_RCC_GetSysClockFreq>
 8003592:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003594:	e009      	b.n	80035aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003596:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800359a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800359c:	e005      	b.n	80035aa <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800359e:	2300      	movs	r3, #0
 80035a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80035a8:	bf00      	nop
    }

    if (pclk != 0U)
 80035aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d021      	beq.n	80035f4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b4:	4a1a      	ldr	r2, [pc, #104]	@ (8003620 <UART_SetConfig+0x590>)
 80035b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035ba:	461a      	mov	r2, r3
 80035bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035be:	fbb3 f2f2 	udiv	r2, r3, r2
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	085b      	lsrs	r3, r3, #1
 80035c8:	441a      	add	r2, r3
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80035d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035d4:	6a3b      	ldr	r3, [r7, #32]
 80035d6:	2b0f      	cmp	r3, #15
 80035d8:	d909      	bls.n	80035ee <UART_SetConfig+0x55e>
 80035da:	6a3b      	ldr	r3, [r7, #32]
 80035dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035e0:	d205      	bcs.n	80035ee <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80035e2:	6a3b      	ldr	r3, [r7, #32]
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	60da      	str	r2, [r3, #12]
 80035ec:	e002      	b.n	80035f4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	2201      	movs	r2, #1
 8003600:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	2200      	movs	r2, #0
 8003608:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	2200      	movs	r2, #0
 800360e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003610:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003614:	4618      	mov	r0, r3
 8003616:	3730      	adds	r7, #48	@ 0x30
 8003618:	46bd      	mov	sp, r7
 800361a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800361e:	bf00      	nop
 8003620:	08004d68 	.word	0x08004d68
 8003624:	00f42400 	.word	0x00f42400

08003628 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003634:	f003 0308 	and.w	r3, r3, #8
 8003638:	2b00      	cmp	r3, #0
 800363a:	d00a      	beq.n	8003652 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	430a      	orrs	r2, r1
 8003650:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00a      	beq.n	8003674 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	430a      	orrs	r2, r1
 8003672:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d00a      	beq.n	8003696 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	430a      	orrs	r2, r1
 8003694:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369a:	f003 0304 	and.w	r3, r3, #4
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00a      	beq.n	80036b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036bc:	f003 0310 	and.w	r3, r3, #16
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00a      	beq.n	80036da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	430a      	orrs	r2, r1
 80036d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036de:	f003 0320 	and.w	r3, r3, #32
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00a      	beq.n	80036fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	430a      	orrs	r2, r1
 80036fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003704:	2b00      	cmp	r3, #0
 8003706:	d01a      	beq.n	800373e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	430a      	orrs	r2, r1
 800371c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003722:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003726:	d10a      	bne.n	800373e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	430a      	orrs	r2, r1
 800373c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00a      	beq.n	8003760 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	430a      	orrs	r2, r1
 800375e:	605a      	str	r2, [r3, #4]
  }
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b098      	sub	sp, #96	@ 0x60
 8003770:	af02      	add	r7, sp, #8
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800377c:	f7fd fb5c 	bl	8000e38 <HAL_GetTick>
 8003780:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0308 	and.w	r3, r3, #8
 800378c:	2b08      	cmp	r3, #8
 800378e:	d12f      	bne.n	80037f0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003790:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003794:	9300      	str	r3, [sp, #0]
 8003796:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003798:	2200      	movs	r2, #0
 800379a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 f88e 	bl	80038c0 <UART_WaitOnFlagUntilTimeout>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d022      	beq.n	80037f0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b2:	e853 3f00 	ldrex	r3, [r3]
 80037b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80037b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037be:	653b      	str	r3, [r7, #80]	@ 0x50
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	461a      	mov	r2, r3
 80037c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80037c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80037ca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80037ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037d0:	e841 2300 	strex	r3, r2, [r1]
 80037d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80037d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d1e6      	bne.n	80037aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2220      	movs	r2, #32
 80037e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e063      	b.n	80038b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0304 	and.w	r3, r3, #4
 80037fa:	2b04      	cmp	r3, #4
 80037fc:	d149      	bne.n	8003892 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003802:	9300      	str	r3, [sp, #0]
 8003804:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003806:	2200      	movs	r2, #0
 8003808:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f000 f857 	bl	80038c0 <UART_WaitOnFlagUntilTimeout>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d03c      	beq.n	8003892 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800381e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003820:	e853 3f00 	ldrex	r3, [r3]
 8003824:	623b      	str	r3, [r7, #32]
   return(result);
 8003826:	6a3b      	ldr	r3, [r7, #32]
 8003828:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800382c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	461a      	mov	r2, r3
 8003834:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003836:	633b      	str	r3, [r7, #48]	@ 0x30
 8003838:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800383c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800383e:	e841 2300 	strex	r3, r2, [r1]
 8003842:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003846:	2b00      	cmp	r3, #0
 8003848:	d1e6      	bne.n	8003818 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	3308      	adds	r3, #8
 8003850:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	e853 3f00 	ldrex	r3, [r3]
 8003858:	60fb      	str	r3, [r7, #12]
   return(result);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f023 0301 	bic.w	r3, r3, #1
 8003860:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	3308      	adds	r3, #8
 8003868:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800386a:	61fa      	str	r2, [r7, #28]
 800386c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800386e:	69b9      	ldr	r1, [r7, #24]
 8003870:	69fa      	ldr	r2, [r7, #28]
 8003872:	e841 2300 	strex	r3, r2, [r1]
 8003876:	617b      	str	r3, [r7, #20]
   return(result);
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d1e5      	bne.n	800384a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2220      	movs	r2, #32
 8003882:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e012      	b.n	80038b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2220      	movs	r2, #32
 8003896:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2220      	movs	r2, #32
 800389e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3758      	adds	r7, #88	@ 0x58
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}

080038c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b084      	sub	sp, #16
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	60f8      	str	r0, [r7, #12]
 80038c8:	60b9      	str	r1, [r7, #8]
 80038ca:	603b      	str	r3, [r7, #0]
 80038cc:	4613      	mov	r3, r2
 80038ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038d0:	e04f      	b.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d8:	d04b      	beq.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038da:	f7fd faad 	bl	8000e38 <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d302      	bcc.n	80038f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d101      	bne.n	80038f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e04e      	b.n	8003992 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0304 	and.w	r3, r3, #4
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d037      	beq.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	2b80      	cmp	r3, #128	@ 0x80
 8003906:	d034      	beq.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	2b40      	cmp	r3, #64	@ 0x40
 800390c:	d031      	beq.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	69db      	ldr	r3, [r3, #28]
 8003914:	f003 0308 	and.w	r3, r3, #8
 8003918:	2b08      	cmp	r3, #8
 800391a:	d110      	bne.n	800393e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2208      	movs	r2, #8
 8003922:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f000 f838 	bl	800399a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2208      	movs	r2, #8
 800392e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e029      	b.n	8003992 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	69db      	ldr	r3, [r3, #28]
 8003944:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003948:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800394c:	d111      	bne.n	8003972 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003956:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f000 f81e 	bl	800399a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2220      	movs	r2, #32
 8003962:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e00f      	b.n	8003992 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	69da      	ldr	r2, [r3, #28]
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	4013      	ands	r3, r2
 800397c:	68ba      	ldr	r2, [r7, #8]
 800397e:	429a      	cmp	r2, r3
 8003980:	bf0c      	ite	eq
 8003982:	2301      	moveq	r3, #1
 8003984:	2300      	movne	r3, #0
 8003986:	b2db      	uxtb	r3, r3
 8003988:	461a      	mov	r2, r3
 800398a:	79fb      	ldrb	r3, [r7, #7]
 800398c:	429a      	cmp	r2, r3
 800398e:	d0a0      	beq.n	80038d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800399a:	b480      	push	{r7}
 800399c:	b095      	sub	sp, #84	@ 0x54
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039aa:	e853 3f00 	ldrex	r3, [r3]
 80039ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80039b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	461a      	mov	r2, r3
 80039be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80039c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80039c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80039c8:	e841 2300 	strex	r3, r2, [r1]
 80039cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80039ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d1e6      	bne.n	80039a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	3308      	adds	r3, #8
 80039da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039dc:	6a3b      	ldr	r3, [r7, #32]
 80039de:	e853 3f00 	ldrex	r3, [r3]
 80039e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039ea:	f023 0301 	bic.w	r3, r3, #1
 80039ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	3308      	adds	r3, #8
 80039f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80039f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a00:	e841 2300 	strex	r3, r2, [r1]
 8003a04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1e3      	bne.n	80039d4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d118      	bne.n	8003a46 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	e853 3f00 	ldrex	r3, [r3]
 8003a20:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	f023 0310 	bic.w	r3, r3, #16
 8003a28:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	461a      	mov	r2, r3
 8003a30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a32:	61bb      	str	r3, [r7, #24]
 8003a34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a36:	6979      	ldr	r1, [r7, #20]
 8003a38:	69ba      	ldr	r2, [r7, #24]
 8003a3a:	e841 2300 	strex	r3, r2, [r1]
 8003a3e:	613b      	str	r3, [r7, #16]
   return(result);
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1e6      	bne.n	8003a14 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2220      	movs	r2, #32
 8003a4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003a5a:	bf00      	nop
 8003a5c:	3754      	adds	r7, #84	@ 0x54
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr

08003a66 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003a66:	b480      	push	{r7}
 8003a68:	b085      	sub	sp, #20
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d101      	bne.n	8003a7c <HAL_UARTEx_DisableFifoMode+0x16>
 8003a78:	2302      	movs	r3, #2
 8003a7a:	e027      	b.n	8003acc <HAL_UARTEx_DisableFifoMode+0x66>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2224      	movs	r2, #36	@ 0x24
 8003a88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f022 0201 	bic.w	r2, r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003aaa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2220      	movs	r2, #32
 8003abe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003aca:	2300      	movs	r3, #0
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3714      	adds	r7, #20
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d101      	bne.n	8003af0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003aec:	2302      	movs	r3, #2
 8003aee:	e02d      	b.n	8003b4c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2224      	movs	r2, #36	@ 0x24
 8003afc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f022 0201 	bic.w	r2, r2, #1
 8003b16:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f000 f84f 	bl	8003bd0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	68fa      	ldr	r2, [r7, #12]
 8003b38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2220      	movs	r2, #32
 8003b3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3710      	adds	r7, #16
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d101      	bne.n	8003b6c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003b68:	2302      	movs	r3, #2
 8003b6a:	e02d      	b.n	8003bc8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2224      	movs	r2, #36	@ 0x24
 8003b78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f022 0201 	bic.w	r2, r2, #1
 8003b92:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 f811 	bl	8003bd0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	68fa      	ldr	r2, [r7, #12]
 8003bb4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b085      	sub	sp, #20
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d108      	bne.n	8003bf2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003bf0:	e031      	b.n	8003c56 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003bf2:	2308      	movs	r3, #8
 8003bf4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003bf6:	2308      	movs	r3, #8
 8003bf8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	0e5b      	lsrs	r3, r3, #25
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	f003 0307 	and.w	r3, r3, #7
 8003c08:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	0f5b      	lsrs	r3, r3, #29
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	f003 0307 	and.w	r3, r3, #7
 8003c18:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003c1a:	7bbb      	ldrb	r3, [r7, #14]
 8003c1c:	7b3a      	ldrb	r2, [r7, #12]
 8003c1e:	4911      	ldr	r1, [pc, #68]	@ (8003c64 <UARTEx_SetNbDataToProcess+0x94>)
 8003c20:	5c8a      	ldrb	r2, [r1, r2]
 8003c22:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003c26:	7b3a      	ldrb	r2, [r7, #12]
 8003c28:	490f      	ldr	r1, [pc, #60]	@ (8003c68 <UARTEx_SetNbDataToProcess+0x98>)
 8003c2a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003c2c:	fb93 f3f2 	sdiv	r3, r3, r2
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003c38:	7bfb      	ldrb	r3, [r7, #15]
 8003c3a:	7b7a      	ldrb	r2, [r7, #13]
 8003c3c:	4909      	ldr	r1, [pc, #36]	@ (8003c64 <UARTEx_SetNbDataToProcess+0x94>)
 8003c3e:	5c8a      	ldrb	r2, [r1, r2]
 8003c40:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003c44:	7b7a      	ldrb	r2, [r7, #13]
 8003c46:	4908      	ldr	r1, [pc, #32]	@ (8003c68 <UARTEx_SetNbDataToProcess+0x98>)
 8003c48:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003c4a:	fb93 f3f2 	sdiv	r3, r3, r2
 8003c4e:	b29a      	uxth	r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8003c56:	bf00      	nop
 8003c58:	3714      	adds	r7, #20
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop
 8003c64:	08004d80 	.word	0x08004d80
 8003c68:	08004d88 	.word	0x08004d88

08003c6c <std>:
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	b510      	push	{r4, lr}
 8003c70:	4604      	mov	r4, r0
 8003c72:	e9c0 3300 	strd	r3, r3, [r0]
 8003c76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003c7a:	6083      	str	r3, [r0, #8]
 8003c7c:	8181      	strh	r1, [r0, #12]
 8003c7e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003c80:	81c2      	strh	r2, [r0, #14]
 8003c82:	6183      	str	r3, [r0, #24]
 8003c84:	4619      	mov	r1, r3
 8003c86:	2208      	movs	r2, #8
 8003c88:	305c      	adds	r0, #92	@ 0x5c
 8003c8a:	f000 faad 	bl	80041e8 <memset>
 8003c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003cc4 <std+0x58>)
 8003c90:	6263      	str	r3, [r4, #36]	@ 0x24
 8003c92:	4b0d      	ldr	r3, [pc, #52]	@ (8003cc8 <std+0x5c>)
 8003c94:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003c96:	4b0d      	ldr	r3, [pc, #52]	@ (8003ccc <std+0x60>)
 8003c98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003cd0 <std+0x64>)
 8003c9c:	6323      	str	r3, [r4, #48]	@ 0x30
 8003c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003cd4 <std+0x68>)
 8003ca0:	6224      	str	r4, [r4, #32]
 8003ca2:	429c      	cmp	r4, r3
 8003ca4:	d006      	beq.n	8003cb4 <std+0x48>
 8003ca6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003caa:	4294      	cmp	r4, r2
 8003cac:	d002      	beq.n	8003cb4 <std+0x48>
 8003cae:	33d0      	adds	r3, #208	@ 0xd0
 8003cb0:	429c      	cmp	r4, r3
 8003cb2:	d105      	bne.n	8003cc0 <std+0x54>
 8003cb4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003cb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cbc:	f000 bb0c 	b.w	80042d8 <__retarget_lock_init_recursive>
 8003cc0:	bd10      	pop	{r4, pc}
 8003cc2:	bf00      	nop
 8003cc4:	08004039 	.word	0x08004039
 8003cc8:	0800405b 	.word	0x0800405b
 8003ccc:	08004093 	.word	0x08004093
 8003cd0:	080040b7 	.word	0x080040b7
 8003cd4:	20000178 	.word	0x20000178

08003cd8 <stdio_exit_handler>:
 8003cd8:	4a02      	ldr	r2, [pc, #8]	@ (8003ce4 <stdio_exit_handler+0xc>)
 8003cda:	4903      	ldr	r1, [pc, #12]	@ (8003ce8 <stdio_exit_handler+0x10>)
 8003cdc:	4803      	ldr	r0, [pc, #12]	@ (8003cec <stdio_exit_handler+0x14>)
 8003cde:	f000 b869 	b.w	8003db4 <_fwalk_sglue>
 8003ce2:	bf00      	nop
 8003ce4:	2000000c 	.word	0x2000000c
 8003ce8:	08004b85 	.word	0x08004b85
 8003cec:	2000001c 	.word	0x2000001c

08003cf0 <cleanup_stdio>:
 8003cf0:	6841      	ldr	r1, [r0, #4]
 8003cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8003d24 <cleanup_stdio+0x34>)
 8003cf4:	4299      	cmp	r1, r3
 8003cf6:	b510      	push	{r4, lr}
 8003cf8:	4604      	mov	r4, r0
 8003cfa:	d001      	beq.n	8003d00 <cleanup_stdio+0x10>
 8003cfc:	f000 ff42 	bl	8004b84 <_fflush_r>
 8003d00:	68a1      	ldr	r1, [r4, #8]
 8003d02:	4b09      	ldr	r3, [pc, #36]	@ (8003d28 <cleanup_stdio+0x38>)
 8003d04:	4299      	cmp	r1, r3
 8003d06:	d002      	beq.n	8003d0e <cleanup_stdio+0x1e>
 8003d08:	4620      	mov	r0, r4
 8003d0a:	f000 ff3b 	bl	8004b84 <_fflush_r>
 8003d0e:	68e1      	ldr	r1, [r4, #12]
 8003d10:	4b06      	ldr	r3, [pc, #24]	@ (8003d2c <cleanup_stdio+0x3c>)
 8003d12:	4299      	cmp	r1, r3
 8003d14:	d004      	beq.n	8003d20 <cleanup_stdio+0x30>
 8003d16:	4620      	mov	r0, r4
 8003d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d1c:	f000 bf32 	b.w	8004b84 <_fflush_r>
 8003d20:	bd10      	pop	{r4, pc}
 8003d22:	bf00      	nop
 8003d24:	20000178 	.word	0x20000178
 8003d28:	200001e0 	.word	0x200001e0
 8003d2c:	20000248 	.word	0x20000248

08003d30 <global_stdio_init.part.0>:
 8003d30:	b510      	push	{r4, lr}
 8003d32:	4b0b      	ldr	r3, [pc, #44]	@ (8003d60 <global_stdio_init.part.0+0x30>)
 8003d34:	4c0b      	ldr	r4, [pc, #44]	@ (8003d64 <global_stdio_init.part.0+0x34>)
 8003d36:	4a0c      	ldr	r2, [pc, #48]	@ (8003d68 <global_stdio_init.part.0+0x38>)
 8003d38:	601a      	str	r2, [r3, #0]
 8003d3a:	4620      	mov	r0, r4
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	2104      	movs	r1, #4
 8003d40:	f7ff ff94 	bl	8003c6c <std>
 8003d44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003d48:	2201      	movs	r2, #1
 8003d4a:	2109      	movs	r1, #9
 8003d4c:	f7ff ff8e 	bl	8003c6c <std>
 8003d50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003d54:	2202      	movs	r2, #2
 8003d56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d5a:	2112      	movs	r1, #18
 8003d5c:	f7ff bf86 	b.w	8003c6c <std>
 8003d60:	200002b0 	.word	0x200002b0
 8003d64:	20000178 	.word	0x20000178
 8003d68:	08003cd9 	.word	0x08003cd9

08003d6c <__sfp_lock_acquire>:
 8003d6c:	4801      	ldr	r0, [pc, #4]	@ (8003d74 <__sfp_lock_acquire+0x8>)
 8003d6e:	f000 bab4 	b.w	80042da <__retarget_lock_acquire_recursive>
 8003d72:	bf00      	nop
 8003d74:	200002b9 	.word	0x200002b9

08003d78 <__sfp_lock_release>:
 8003d78:	4801      	ldr	r0, [pc, #4]	@ (8003d80 <__sfp_lock_release+0x8>)
 8003d7a:	f000 baaf 	b.w	80042dc <__retarget_lock_release_recursive>
 8003d7e:	bf00      	nop
 8003d80:	200002b9 	.word	0x200002b9

08003d84 <__sinit>:
 8003d84:	b510      	push	{r4, lr}
 8003d86:	4604      	mov	r4, r0
 8003d88:	f7ff fff0 	bl	8003d6c <__sfp_lock_acquire>
 8003d8c:	6a23      	ldr	r3, [r4, #32]
 8003d8e:	b11b      	cbz	r3, 8003d98 <__sinit+0x14>
 8003d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d94:	f7ff bff0 	b.w	8003d78 <__sfp_lock_release>
 8003d98:	4b04      	ldr	r3, [pc, #16]	@ (8003dac <__sinit+0x28>)
 8003d9a:	6223      	str	r3, [r4, #32]
 8003d9c:	4b04      	ldr	r3, [pc, #16]	@ (8003db0 <__sinit+0x2c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1f5      	bne.n	8003d90 <__sinit+0xc>
 8003da4:	f7ff ffc4 	bl	8003d30 <global_stdio_init.part.0>
 8003da8:	e7f2      	b.n	8003d90 <__sinit+0xc>
 8003daa:	bf00      	nop
 8003dac:	08003cf1 	.word	0x08003cf1
 8003db0:	200002b0 	.word	0x200002b0

08003db4 <_fwalk_sglue>:
 8003db4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003db8:	4607      	mov	r7, r0
 8003dba:	4688      	mov	r8, r1
 8003dbc:	4614      	mov	r4, r2
 8003dbe:	2600      	movs	r6, #0
 8003dc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003dc4:	f1b9 0901 	subs.w	r9, r9, #1
 8003dc8:	d505      	bpl.n	8003dd6 <_fwalk_sglue+0x22>
 8003dca:	6824      	ldr	r4, [r4, #0]
 8003dcc:	2c00      	cmp	r4, #0
 8003dce:	d1f7      	bne.n	8003dc0 <_fwalk_sglue+0xc>
 8003dd0:	4630      	mov	r0, r6
 8003dd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003dd6:	89ab      	ldrh	r3, [r5, #12]
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d907      	bls.n	8003dec <_fwalk_sglue+0x38>
 8003ddc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003de0:	3301      	adds	r3, #1
 8003de2:	d003      	beq.n	8003dec <_fwalk_sglue+0x38>
 8003de4:	4629      	mov	r1, r5
 8003de6:	4638      	mov	r0, r7
 8003de8:	47c0      	blx	r8
 8003dea:	4306      	orrs	r6, r0
 8003dec:	3568      	adds	r5, #104	@ 0x68
 8003dee:	e7e9      	b.n	8003dc4 <_fwalk_sglue+0x10>

08003df0 <iprintf>:
 8003df0:	b40f      	push	{r0, r1, r2, r3}
 8003df2:	b507      	push	{r0, r1, r2, lr}
 8003df4:	4906      	ldr	r1, [pc, #24]	@ (8003e10 <iprintf+0x20>)
 8003df6:	ab04      	add	r3, sp, #16
 8003df8:	6808      	ldr	r0, [r1, #0]
 8003dfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8003dfe:	6881      	ldr	r1, [r0, #8]
 8003e00:	9301      	str	r3, [sp, #4]
 8003e02:	f000 fb97 	bl	8004534 <_vfiprintf_r>
 8003e06:	b003      	add	sp, #12
 8003e08:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e0c:	b004      	add	sp, #16
 8003e0e:	4770      	bx	lr
 8003e10:	20000018 	.word	0x20000018

08003e14 <_puts_r>:
 8003e14:	6a03      	ldr	r3, [r0, #32]
 8003e16:	b570      	push	{r4, r5, r6, lr}
 8003e18:	6884      	ldr	r4, [r0, #8]
 8003e1a:	4605      	mov	r5, r0
 8003e1c:	460e      	mov	r6, r1
 8003e1e:	b90b      	cbnz	r3, 8003e24 <_puts_r+0x10>
 8003e20:	f7ff ffb0 	bl	8003d84 <__sinit>
 8003e24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e26:	07db      	lsls	r3, r3, #31
 8003e28:	d405      	bmi.n	8003e36 <_puts_r+0x22>
 8003e2a:	89a3      	ldrh	r3, [r4, #12]
 8003e2c:	0598      	lsls	r0, r3, #22
 8003e2e:	d402      	bmi.n	8003e36 <_puts_r+0x22>
 8003e30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e32:	f000 fa52 	bl	80042da <__retarget_lock_acquire_recursive>
 8003e36:	89a3      	ldrh	r3, [r4, #12]
 8003e38:	0719      	lsls	r1, r3, #28
 8003e3a:	d502      	bpl.n	8003e42 <_puts_r+0x2e>
 8003e3c:	6923      	ldr	r3, [r4, #16]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d135      	bne.n	8003eae <_puts_r+0x9a>
 8003e42:	4621      	mov	r1, r4
 8003e44:	4628      	mov	r0, r5
 8003e46:	f000 f979 	bl	800413c <__swsetup_r>
 8003e4a:	b380      	cbz	r0, 8003eae <_puts_r+0x9a>
 8003e4c:	f04f 35ff 	mov.w	r5, #4294967295
 8003e50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e52:	07da      	lsls	r2, r3, #31
 8003e54:	d405      	bmi.n	8003e62 <_puts_r+0x4e>
 8003e56:	89a3      	ldrh	r3, [r4, #12]
 8003e58:	059b      	lsls	r3, r3, #22
 8003e5a:	d402      	bmi.n	8003e62 <_puts_r+0x4e>
 8003e5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e5e:	f000 fa3d 	bl	80042dc <__retarget_lock_release_recursive>
 8003e62:	4628      	mov	r0, r5
 8003e64:	bd70      	pop	{r4, r5, r6, pc}
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	da04      	bge.n	8003e74 <_puts_r+0x60>
 8003e6a:	69a2      	ldr	r2, [r4, #24]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	dc17      	bgt.n	8003ea0 <_puts_r+0x8c>
 8003e70:	290a      	cmp	r1, #10
 8003e72:	d015      	beq.n	8003ea0 <_puts_r+0x8c>
 8003e74:	6823      	ldr	r3, [r4, #0]
 8003e76:	1c5a      	adds	r2, r3, #1
 8003e78:	6022      	str	r2, [r4, #0]
 8003e7a:	7019      	strb	r1, [r3, #0]
 8003e7c:	68a3      	ldr	r3, [r4, #8]
 8003e7e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003e82:	3b01      	subs	r3, #1
 8003e84:	60a3      	str	r3, [r4, #8]
 8003e86:	2900      	cmp	r1, #0
 8003e88:	d1ed      	bne.n	8003e66 <_puts_r+0x52>
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	da11      	bge.n	8003eb2 <_puts_r+0x9e>
 8003e8e:	4622      	mov	r2, r4
 8003e90:	210a      	movs	r1, #10
 8003e92:	4628      	mov	r0, r5
 8003e94:	f000 f913 	bl	80040be <__swbuf_r>
 8003e98:	3001      	adds	r0, #1
 8003e9a:	d0d7      	beq.n	8003e4c <_puts_r+0x38>
 8003e9c:	250a      	movs	r5, #10
 8003e9e:	e7d7      	b.n	8003e50 <_puts_r+0x3c>
 8003ea0:	4622      	mov	r2, r4
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	f000 f90b 	bl	80040be <__swbuf_r>
 8003ea8:	3001      	adds	r0, #1
 8003eaa:	d1e7      	bne.n	8003e7c <_puts_r+0x68>
 8003eac:	e7ce      	b.n	8003e4c <_puts_r+0x38>
 8003eae:	3e01      	subs	r6, #1
 8003eb0:	e7e4      	b.n	8003e7c <_puts_r+0x68>
 8003eb2:	6823      	ldr	r3, [r4, #0]
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	6022      	str	r2, [r4, #0]
 8003eb8:	220a      	movs	r2, #10
 8003eba:	701a      	strb	r2, [r3, #0]
 8003ebc:	e7ee      	b.n	8003e9c <_puts_r+0x88>
	...

08003ec0 <puts>:
 8003ec0:	4b02      	ldr	r3, [pc, #8]	@ (8003ecc <puts+0xc>)
 8003ec2:	4601      	mov	r1, r0
 8003ec4:	6818      	ldr	r0, [r3, #0]
 8003ec6:	f7ff bfa5 	b.w	8003e14 <_puts_r>
 8003eca:	bf00      	nop
 8003ecc:	20000018 	.word	0x20000018

08003ed0 <setvbuf>:
 8003ed0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003ed4:	461d      	mov	r5, r3
 8003ed6:	4b57      	ldr	r3, [pc, #348]	@ (8004034 <setvbuf+0x164>)
 8003ed8:	681f      	ldr	r7, [r3, #0]
 8003eda:	4604      	mov	r4, r0
 8003edc:	460e      	mov	r6, r1
 8003ede:	4690      	mov	r8, r2
 8003ee0:	b127      	cbz	r7, 8003eec <setvbuf+0x1c>
 8003ee2:	6a3b      	ldr	r3, [r7, #32]
 8003ee4:	b913      	cbnz	r3, 8003eec <setvbuf+0x1c>
 8003ee6:	4638      	mov	r0, r7
 8003ee8:	f7ff ff4c 	bl	8003d84 <__sinit>
 8003eec:	f1b8 0f02 	cmp.w	r8, #2
 8003ef0:	d006      	beq.n	8003f00 <setvbuf+0x30>
 8003ef2:	f1b8 0f01 	cmp.w	r8, #1
 8003ef6:	f200 809a 	bhi.w	800402e <setvbuf+0x15e>
 8003efa:	2d00      	cmp	r5, #0
 8003efc:	f2c0 8097 	blt.w	800402e <setvbuf+0x15e>
 8003f00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f02:	07d9      	lsls	r1, r3, #31
 8003f04:	d405      	bmi.n	8003f12 <setvbuf+0x42>
 8003f06:	89a3      	ldrh	r3, [r4, #12]
 8003f08:	059a      	lsls	r2, r3, #22
 8003f0a:	d402      	bmi.n	8003f12 <setvbuf+0x42>
 8003f0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f0e:	f000 f9e4 	bl	80042da <__retarget_lock_acquire_recursive>
 8003f12:	4621      	mov	r1, r4
 8003f14:	4638      	mov	r0, r7
 8003f16:	f000 fe35 	bl	8004b84 <_fflush_r>
 8003f1a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003f1c:	b141      	cbz	r1, 8003f30 <setvbuf+0x60>
 8003f1e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003f22:	4299      	cmp	r1, r3
 8003f24:	d002      	beq.n	8003f2c <setvbuf+0x5c>
 8003f26:	4638      	mov	r0, r7
 8003f28:	f000 f9da 	bl	80042e0 <_free_r>
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f30:	2300      	movs	r3, #0
 8003f32:	61a3      	str	r3, [r4, #24]
 8003f34:	6063      	str	r3, [r4, #4]
 8003f36:	89a3      	ldrh	r3, [r4, #12]
 8003f38:	061b      	lsls	r3, r3, #24
 8003f3a:	d503      	bpl.n	8003f44 <setvbuf+0x74>
 8003f3c:	6921      	ldr	r1, [r4, #16]
 8003f3e:	4638      	mov	r0, r7
 8003f40:	f000 f9ce 	bl	80042e0 <_free_r>
 8003f44:	89a3      	ldrh	r3, [r4, #12]
 8003f46:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8003f4a:	f023 0303 	bic.w	r3, r3, #3
 8003f4e:	f1b8 0f02 	cmp.w	r8, #2
 8003f52:	81a3      	strh	r3, [r4, #12]
 8003f54:	d061      	beq.n	800401a <setvbuf+0x14a>
 8003f56:	ab01      	add	r3, sp, #4
 8003f58:	466a      	mov	r2, sp
 8003f5a:	4621      	mov	r1, r4
 8003f5c:	4638      	mov	r0, r7
 8003f5e:	f000 fe39 	bl	8004bd4 <__swhatbuf_r>
 8003f62:	89a3      	ldrh	r3, [r4, #12]
 8003f64:	4318      	orrs	r0, r3
 8003f66:	81a0      	strh	r0, [r4, #12]
 8003f68:	bb2d      	cbnz	r5, 8003fb6 <setvbuf+0xe6>
 8003f6a:	9d00      	ldr	r5, [sp, #0]
 8003f6c:	4628      	mov	r0, r5
 8003f6e:	f000 fa01 	bl	8004374 <malloc>
 8003f72:	4606      	mov	r6, r0
 8003f74:	2800      	cmp	r0, #0
 8003f76:	d152      	bne.n	800401e <setvbuf+0x14e>
 8003f78:	f8dd 9000 	ldr.w	r9, [sp]
 8003f7c:	45a9      	cmp	r9, r5
 8003f7e:	d140      	bne.n	8004002 <setvbuf+0x132>
 8003f80:	f04f 35ff 	mov.w	r5, #4294967295
 8003f84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f88:	f043 0202 	orr.w	r2, r3, #2
 8003f8c:	81a2      	strh	r2, [r4, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	60a2      	str	r2, [r4, #8]
 8003f92:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8003f96:	6022      	str	r2, [r4, #0]
 8003f98:	6122      	str	r2, [r4, #16]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	6162      	str	r2, [r4, #20]
 8003f9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003fa0:	07d6      	lsls	r6, r2, #31
 8003fa2:	d404      	bmi.n	8003fae <setvbuf+0xde>
 8003fa4:	0598      	lsls	r0, r3, #22
 8003fa6:	d402      	bmi.n	8003fae <setvbuf+0xde>
 8003fa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003faa:	f000 f997 	bl	80042dc <__retarget_lock_release_recursive>
 8003fae:	4628      	mov	r0, r5
 8003fb0:	b003      	add	sp, #12
 8003fb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003fb6:	2e00      	cmp	r6, #0
 8003fb8:	d0d8      	beq.n	8003f6c <setvbuf+0x9c>
 8003fba:	6a3b      	ldr	r3, [r7, #32]
 8003fbc:	b913      	cbnz	r3, 8003fc4 <setvbuf+0xf4>
 8003fbe:	4638      	mov	r0, r7
 8003fc0:	f7ff fee0 	bl	8003d84 <__sinit>
 8003fc4:	f1b8 0f01 	cmp.w	r8, #1
 8003fc8:	bf08      	it	eq
 8003fca:	89a3      	ldrheq	r3, [r4, #12]
 8003fcc:	6026      	str	r6, [r4, #0]
 8003fce:	bf04      	itt	eq
 8003fd0:	f043 0301 	orreq.w	r3, r3, #1
 8003fd4:	81a3      	strheq	r3, [r4, #12]
 8003fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fda:	f013 0208 	ands.w	r2, r3, #8
 8003fde:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003fe2:	d01e      	beq.n	8004022 <setvbuf+0x152>
 8003fe4:	07d9      	lsls	r1, r3, #31
 8003fe6:	bf41      	itttt	mi
 8003fe8:	2200      	movmi	r2, #0
 8003fea:	426d      	negmi	r5, r5
 8003fec:	60a2      	strmi	r2, [r4, #8]
 8003fee:	61a5      	strmi	r5, [r4, #24]
 8003ff0:	bf58      	it	pl
 8003ff2:	60a5      	strpl	r5, [r4, #8]
 8003ff4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003ff6:	07d2      	lsls	r2, r2, #31
 8003ff8:	d401      	bmi.n	8003ffe <setvbuf+0x12e>
 8003ffa:	059b      	lsls	r3, r3, #22
 8003ffc:	d513      	bpl.n	8004026 <setvbuf+0x156>
 8003ffe:	2500      	movs	r5, #0
 8004000:	e7d5      	b.n	8003fae <setvbuf+0xde>
 8004002:	4648      	mov	r0, r9
 8004004:	f000 f9b6 	bl	8004374 <malloc>
 8004008:	4606      	mov	r6, r0
 800400a:	2800      	cmp	r0, #0
 800400c:	d0b8      	beq.n	8003f80 <setvbuf+0xb0>
 800400e:	89a3      	ldrh	r3, [r4, #12]
 8004010:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004014:	81a3      	strh	r3, [r4, #12]
 8004016:	464d      	mov	r5, r9
 8004018:	e7cf      	b.n	8003fba <setvbuf+0xea>
 800401a:	2500      	movs	r5, #0
 800401c:	e7b2      	b.n	8003f84 <setvbuf+0xb4>
 800401e:	46a9      	mov	r9, r5
 8004020:	e7f5      	b.n	800400e <setvbuf+0x13e>
 8004022:	60a2      	str	r2, [r4, #8]
 8004024:	e7e6      	b.n	8003ff4 <setvbuf+0x124>
 8004026:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004028:	f000 f958 	bl	80042dc <__retarget_lock_release_recursive>
 800402c:	e7e7      	b.n	8003ffe <setvbuf+0x12e>
 800402e:	f04f 35ff 	mov.w	r5, #4294967295
 8004032:	e7bc      	b.n	8003fae <setvbuf+0xde>
 8004034:	20000018 	.word	0x20000018

08004038 <__sread>:
 8004038:	b510      	push	{r4, lr}
 800403a:	460c      	mov	r4, r1
 800403c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004040:	f000 f8fc 	bl	800423c <_read_r>
 8004044:	2800      	cmp	r0, #0
 8004046:	bfab      	itete	ge
 8004048:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800404a:	89a3      	ldrhlt	r3, [r4, #12]
 800404c:	181b      	addge	r3, r3, r0
 800404e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004052:	bfac      	ite	ge
 8004054:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004056:	81a3      	strhlt	r3, [r4, #12]
 8004058:	bd10      	pop	{r4, pc}

0800405a <__swrite>:
 800405a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800405e:	461f      	mov	r7, r3
 8004060:	898b      	ldrh	r3, [r1, #12]
 8004062:	05db      	lsls	r3, r3, #23
 8004064:	4605      	mov	r5, r0
 8004066:	460c      	mov	r4, r1
 8004068:	4616      	mov	r6, r2
 800406a:	d505      	bpl.n	8004078 <__swrite+0x1e>
 800406c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004070:	2302      	movs	r3, #2
 8004072:	2200      	movs	r2, #0
 8004074:	f000 f8d0 	bl	8004218 <_lseek_r>
 8004078:	89a3      	ldrh	r3, [r4, #12]
 800407a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800407e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004082:	81a3      	strh	r3, [r4, #12]
 8004084:	4632      	mov	r2, r6
 8004086:	463b      	mov	r3, r7
 8004088:	4628      	mov	r0, r5
 800408a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800408e:	f000 b8e7 	b.w	8004260 <_write_r>

08004092 <__sseek>:
 8004092:	b510      	push	{r4, lr}
 8004094:	460c      	mov	r4, r1
 8004096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800409a:	f000 f8bd 	bl	8004218 <_lseek_r>
 800409e:	1c43      	adds	r3, r0, #1
 80040a0:	89a3      	ldrh	r3, [r4, #12]
 80040a2:	bf15      	itete	ne
 80040a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80040a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80040aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80040ae:	81a3      	strheq	r3, [r4, #12]
 80040b0:	bf18      	it	ne
 80040b2:	81a3      	strhne	r3, [r4, #12]
 80040b4:	bd10      	pop	{r4, pc}

080040b6 <__sclose>:
 80040b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040ba:	f000 b89d 	b.w	80041f8 <_close_r>

080040be <__swbuf_r>:
 80040be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040c0:	460e      	mov	r6, r1
 80040c2:	4614      	mov	r4, r2
 80040c4:	4605      	mov	r5, r0
 80040c6:	b118      	cbz	r0, 80040d0 <__swbuf_r+0x12>
 80040c8:	6a03      	ldr	r3, [r0, #32]
 80040ca:	b90b      	cbnz	r3, 80040d0 <__swbuf_r+0x12>
 80040cc:	f7ff fe5a 	bl	8003d84 <__sinit>
 80040d0:	69a3      	ldr	r3, [r4, #24]
 80040d2:	60a3      	str	r3, [r4, #8]
 80040d4:	89a3      	ldrh	r3, [r4, #12]
 80040d6:	071a      	lsls	r2, r3, #28
 80040d8:	d501      	bpl.n	80040de <__swbuf_r+0x20>
 80040da:	6923      	ldr	r3, [r4, #16]
 80040dc:	b943      	cbnz	r3, 80040f0 <__swbuf_r+0x32>
 80040de:	4621      	mov	r1, r4
 80040e0:	4628      	mov	r0, r5
 80040e2:	f000 f82b 	bl	800413c <__swsetup_r>
 80040e6:	b118      	cbz	r0, 80040f0 <__swbuf_r+0x32>
 80040e8:	f04f 37ff 	mov.w	r7, #4294967295
 80040ec:	4638      	mov	r0, r7
 80040ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040f0:	6823      	ldr	r3, [r4, #0]
 80040f2:	6922      	ldr	r2, [r4, #16]
 80040f4:	1a98      	subs	r0, r3, r2
 80040f6:	6963      	ldr	r3, [r4, #20]
 80040f8:	b2f6      	uxtb	r6, r6
 80040fa:	4283      	cmp	r3, r0
 80040fc:	4637      	mov	r7, r6
 80040fe:	dc05      	bgt.n	800410c <__swbuf_r+0x4e>
 8004100:	4621      	mov	r1, r4
 8004102:	4628      	mov	r0, r5
 8004104:	f000 fd3e 	bl	8004b84 <_fflush_r>
 8004108:	2800      	cmp	r0, #0
 800410a:	d1ed      	bne.n	80040e8 <__swbuf_r+0x2a>
 800410c:	68a3      	ldr	r3, [r4, #8]
 800410e:	3b01      	subs	r3, #1
 8004110:	60a3      	str	r3, [r4, #8]
 8004112:	6823      	ldr	r3, [r4, #0]
 8004114:	1c5a      	adds	r2, r3, #1
 8004116:	6022      	str	r2, [r4, #0]
 8004118:	701e      	strb	r6, [r3, #0]
 800411a:	6962      	ldr	r2, [r4, #20]
 800411c:	1c43      	adds	r3, r0, #1
 800411e:	429a      	cmp	r2, r3
 8004120:	d004      	beq.n	800412c <__swbuf_r+0x6e>
 8004122:	89a3      	ldrh	r3, [r4, #12]
 8004124:	07db      	lsls	r3, r3, #31
 8004126:	d5e1      	bpl.n	80040ec <__swbuf_r+0x2e>
 8004128:	2e0a      	cmp	r6, #10
 800412a:	d1df      	bne.n	80040ec <__swbuf_r+0x2e>
 800412c:	4621      	mov	r1, r4
 800412e:	4628      	mov	r0, r5
 8004130:	f000 fd28 	bl	8004b84 <_fflush_r>
 8004134:	2800      	cmp	r0, #0
 8004136:	d0d9      	beq.n	80040ec <__swbuf_r+0x2e>
 8004138:	e7d6      	b.n	80040e8 <__swbuf_r+0x2a>
	...

0800413c <__swsetup_r>:
 800413c:	b538      	push	{r3, r4, r5, lr}
 800413e:	4b29      	ldr	r3, [pc, #164]	@ (80041e4 <__swsetup_r+0xa8>)
 8004140:	4605      	mov	r5, r0
 8004142:	6818      	ldr	r0, [r3, #0]
 8004144:	460c      	mov	r4, r1
 8004146:	b118      	cbz	r0, 8004150 <__swsetup_r+0x14>
 8004148:	6a03      	ldr	r3, [r0, #32]
 800414a:	b90b      	cbnz	r3, 8004150 <__swsetup_r+0x14>
 800414c:	f7ff fe1a 	bl	8003d84 <__sinit>
 8004150:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004154:	0719      	lsls	r1, r3, #28
 8004156:	d422      	bmi.n	800419e <__swsetup_r+0x62>
 8004158:	06da      	lsls	r2, r3, #27
 800415a:	d407      	bmi.n	800416c <__swsetup_r+0x30>
 800415c:	2209      	movs	r2, #9
 800415e:	602a      	str	r2, [r5, #0]
 8004160:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004164:	81a3      	strh	r3, [r4, #12]
 8004166:	f04f 30ff 	mov.w	r0, #4294967295
 800416a:	e033      	b.n	80041d4 <__swsetup_r+0x98>
 800416c:	0758      	lsls	r0, r3, #29
 800416e:	d512      	bpl.n	8004196 <__swsetup_r+0x5a>
 8004170:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004172:	b141      	cbz	r1, 8004186 <__swsetup_r+0x4a>
 8004174:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004178:	4299      	cmp	r1, r3
 800417a:	d002      	beq.n	8004182 <__swsetup_r+0x46>
 800417c:	4628      	mov	r0, r5
 800417e:	f000 f8af 	bl	80042e0 <_free_r>
 8004182:	2300      	movs	r3, #0
 8004184:	6363      	str	r3, [r4, #52]	@ 0x34
 8004186:	89a3      	ldrh	r3, [r4, #12]
 8004188:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800418c:	81a3      	strh	r3, [r4, #12]
 800418e:	2300      	movs	r3, #0
 8004190:	6063      	str	r3, [r4, #4]
 8004192:	6923      	ldr	r3, [r4, #16]
 8004194:	6023      	str	r3, [r4, #0]
 8004196:	89a3      	ldrh	r3, [r4, #12]
 8004198:	f043 0308 	orr.w	r3, r3, #8
 800419c:	81a3      	strh	r3, [r4, #12]
 800419e:	6923      	ldr	r3, [r4, #16]
 80041a0:	b94b      	cbnz	r3, 80041b6 <__swsetup_r+0x7a>
 80041a2:	89a3      	ldrh	r3, [r4, #12]
 80041a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80041a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041ac:	d003      	beq.n	80041b6 <__swsetup_r+0x7a>
 80041ae:	4621      	mov	r1, r4
 80041b0:	4628      	mov	r0, r5
 80041b2:	f000 fd35 	bl	8004c20 <__smakebuf_r>
 80041b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041ba:	f013 0201 	ands.w	r2, r3, #1
 80041be:	d00a      	beq.n	80041d6 <__swsetup_r+0x9a>
 80041c0:	2200      	movs	r2, #0
 80041c2:	60a2      	str	r2, [r4, #8]
 80041c4:	6962      	ldr	r2, [r4, #20]
 80041c6:	4252      	negs	r2, r2
 80041c8:	61a2      	str	r2, [r4, #24]
 80041ca:	6922      	ldr	r2, [r4, #16]
 80041cc:	b942      	cbnz	r2, 80041e0 <__swsetup_r+0xa4>
 80041ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80041d2:	d1c5      	bne.n	8004160 <__swsetup_r+0x24>
 80041d4:	bd38      	pop	{r3, r4, r5, pc}
 80041d6:	0799      	lsls	r1, r3, #30
 80041d8:	bf58      	it	pl
 80041da:	6962      	ldrpl	r2, [r4, #20]
 80041dc:	60a2      	str	r2, [r4, #8]
 80041de:	e7f4      	b.n	80041ca <__swsetup_r+0x8e>
 80041e0:	2000      	movs	r0, #0
 80041e2:	e7f7      	b.n	80041d4 <__swsetup_r+0x98>
 80041e4:	20000018 	.word	0x20000018

080041e8 <memset>:
 80041e8:	4402      	add	r2, r0
 80041ea:	4603      	mov	r3, r0
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d100      	bne.n	80041f2 <memset+0xa>
 80041f0:	4770      	bx	lr
 80041f2:	f803 1b01 	strb.w	r1, [r3], #1
 80041f6:	e7f9      	b.n	80041ec <memset+0x4>

080041f8 <_close_r>:
 80041f8:	b538      	push	{r3, r4, r5, lr}
 80041fa:	4d06      	ldr	r5, [pc, #24]	@ (8004214 <_close_r+0x1c>)
 80041fc:	2300      	movs	r3, #0
 80041fe:	4604      	mov	r4, r0
 8004200:	4608      	mov	r0, r1
 8004202:	602b      	str	r3, [r5, #0]
 8004204:	f7fc fd0e 	bl	8000c24 <_close>
 8004208:	1c43      	adds	r3, r0, #1
 800420a:	d102      	bne.n	8004212 <_close_r+0x1a>
 800420c:	682b      	ldr	r3, [r5, #0]
 800420e:	b103      	cbz	r3, 8004212 <_close_r+0x1a>
 8004210:	6023      	str	r3, [r4, #0]
 8004212:	bd38      	pop	{r3, r4, r5, pc}
 8004214:	200002b4 	.word	0x200002b4

08004218 <_lseek_r>:
 8004218:	b538      	push	{r3, r4, r5, lr}
 800421a:	4d07      	ldr	r5, [pc, #28]	@ (8004238 <_lseek_r+0x20>)
 800421c:	4604      	mov	r4, r0
 800421e:	4608      	mov	r0, r1
 8004220:	4611      	mov	r1, r2
 8004222:	2200      	movs	r2, #0
 8004224:	602a      	str	r2, [r5, #0]
 8004226:	461a      	mov	r2, r3
 8004228:	f7fc fd23 	bl	8000c72 <_lseek>
 800422c:	1c43      	adds	r3, r0, #1
 800422e:	d102      	bne.n	8004236 <_lseek_r+0x1e>
 8004230:	682b      	ldr	r3, [r5, #0]
 8004232:	b103      	cbz	r3, 8004236 <_lseek_r+0x1e>
 8004234:	6023      	str	r3, [r4, #0]
 8004236:	bd38      	pop	{r3, r4, r5, pc}
 8004238:	200002b4 	.word	0x200002b4

0800423c <_read_r>:
 800423c:	b538      	push	{r3, r4, r5, lr}
 800423e:	4d07      	ldr	r5, [pc, #28]	@ (800425c <_read_r+0x20>)
 8004240:	4604      	mov	r4, r0
 8004242:	4608      	mov	r0, r1
 8004244:	4611      	mov	r1, r2
 8004246:	2200      	movs	r2, #0
 8004248:	602a      	str	r2, [r5, #0]
 800424a:	461a      	mov	r2, r3
 800424c:	f7fc fccd 	bl	8000bea <_read>
 8004250:	1c43      	adds	r3, r0, #1
 8004252:	d102      	bne.n	800425a <_read_r+0x1e>
 8004254:	682b      	ldr	r3, [r5, #0]
 8004256:	b103      	cbz	r3, 800425a <_read_r+0x1e>
 8004258:	6023      	str	r3, [r4, #0]
 800425a:	bd38      	pop	{r3, r4, r5, pc}
 800425c:	200002b4 	.word	0x200002b4

08004260 <_write_r>:
 8004260:	b538      	push	{r3, r4, r5, lr}
 8004262:	4d07      	ldr	r5, [pc, #28]	@ (8004280 <_write_r+0x20>)
 8004264:	4604      	mov	r4, r0
 8004266:	4608      	mov	r0, r1
 8004268:	4611      	mov	r1, r2
 800426a:	2200      	movs	r2, #0
 800426c:	602a      	str	r2, [r5, #0]
 800426e:	461a      	mov	r2, r3
 8004270:	f7fc fb84 	bl	800097c <_write>
 8004274:	1c43      	adds	r3, r0, #1
 8004276:	d102      	bne.n	800427e <_write_r+0x1e>
 8004278:	682b      	ldr	r3, [r5, #0]
 800427a:	b103      	cbz	r3, 800427e <_write_r+0x1e>
 800427c:	6023      	str	r3, [r4, #0]
 800427e:	bd38      	pop	{r3, r4, r5, pc}
 8004280:	200002b4 	.word	0x200002b4

08004284 <__errno>:
 8004284:	4b01      	ldr	r3, [pc, #4]	@ (800428c <__errno+0x8>)
 8004286:	6818      	ldr	r0, [r3, #0]
 8004288:	4770      	bx	lr
 800428a:	bf00      	nop
 800428c:	20000018 	.word	0x20000018

08004290 <__libc_init_array>:
 8004290:	b570      	push	{r4, r5, r6, lr}
 8004292:	4d0d      	ldr	r5, [pc, #52]	@ (80042c8 <__libc_init_array+0x38>)
 8004294:	4c0d      	ldr	r4, [pc, #52]	@ (80042cc <__libc_init_array+0x3c>)
 8004296:	1b64      	subs	r4, r4, r5
 8004298:	10a4      	asrs	r4, r4, #2
 800429a:	2600      	movs	r6, #0
 800429c:	42a6      	cmp	r6, r4
 800429e:	d109      	bne.n	80042b4 <__libc_init_array+0x24>
 80042a0:	4d0b      	ldr	r5, [pc, #44]	@ (80042d0 <__libc_init_array+0x40>)
 80042a2:	4c0c      	ldr	r4, [pc, #48]	@ (80042d4 <__libc_init_array+0x44>)
 80042a4:	f000 fd2a 	bl	8004cfc <_init>
 80042a8:	1b64      	subs	r4, r4, r5
 80042aa:	10a4      	asrs	r4, r4, #2
 80042ac:	2600      	movs	r6, #0
 80042ae:	42a6      	cmp	r6, r4
 80042b0:	d105      	bne.n	80042be <__libc_init_array+0x2e>
 80042b2:	bd70      	pop	{r4, r5, r6, pc}
 80042b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80042b8:	4798      	blx	r3
 80042ba:	3601      	adds	r6, #1
 80042bc:	e7ee      	b.n	800429c <__libc_init_array+0xc>
 80042be:	f855 3b04 	ldr.w	r3, [r5], #4
 80042c2:	4798      	blx	r3
 80042c4:	3601      	adds	r6, #1
 80042c6:	e7f2      	b.n	80042ae <__libc_init_array+0x1e>
 80042c8:	08004dcc 	.word	0x08004dcc
 80042cc:	08004dcc 	.word	0x08004dcc
 80042d0:	08004dcc 	.word	0x08004dcc
 80042d4:	08004dd0 	.word	0x08004dd0

080042d8 <__retarget_lock_init_recursive>:
 80042d8:	4770      	bx	lr

080042da <__retarget_lock_acquire_recursive>:
 80042da:	4770      	bx	lr

080042dc <__retarget_lock_release_recursive>:
 80042dc:	4770      	bx	lr
	...

080042e0 <_free_r>:
 80042e0:	b538      	push	{r3, r4, r5, lr}
 80042e2:	4605      	mov	r5, r0
 80042e4:	2900      	cmp	r1, #0
 80042e6:	d041      	beq.n	800436c <_free_r+0x8c>
 80042e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042ec:	1f0c      	subs	r4, r1, #4
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	bfb8      	it	lt
 80042f2:	18e4      	addlt	r4, r4, r3
 80042f4:	f000 f8e8 	bl	80044c8 <__malloc_lock>
 80042f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004370 <_free_r+0x90>)
 80042fa:	6813      	ldr	r3, [r2, #0]
 80042fc:	b933      	cbnz	r3, 800430c <_free_r+0x2c>
 80042fe:	6063      	str	r3, [r4, #4]
 8004300:	6014      	str	r4, [r2, #0]
 8004302:	4628      	mov	r0, r5
 8004304:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004308:	f000 b8e4 	b.w	80044d4 <__malloc_unlock>
 800430c:	42a3      	cmp	r3, r4
 800430e:	d908      	bls.n	8004322 <_free_r+0x42>
 8004310:	6820      	ldr	r0, [r4, #0]
 8004312:	1821      	adds	r1, r4, r0
 8004314:	428b      	cmp	r3, r1
 8004316:	bf01      	itttt	eq
 8004318:	6819      	ldreq	r1, [r3, #0]
 800431a:	685b      	ldreq	r3, [r3, #4]
 800431c:	1809      	addeq	r1, r1, r0
 800431e:	6021      	streq	r1, [r4, #0]
 8004320:	e7ed      	b.n	80042fe <_free_r+0x1e>
 8004322:	461a      	mov	r2, r3
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	b10b      	cbz	r3, 800432c <_free_r+0x4c>
 8004328:	42a3      	cmp	r3, r4
 800432a:	d9fa      	bls.n	8004322 <_free_r+0x42>
 800432c:	6811      	ldr	r1, [r2, #0]
 800432e:	1850      	adds	r0, r2, r1
 8004330:	42a0      	cmp	r0, r4
 8004332:	d10b      	bne.n	800434c <_free_r+0x6c>
 8004334:	6820      	ldr	r0, [r4, #0]
 8004336:	4401      	add	r1, r0
 8004338:	1850      	adds	r0, r2, r1
 800433a:	4283      	cmp	r3, r0
 800433c:	6011      	str	r1, [r2, #0]
 800433e:	d1e0      	bne.n	8004302 <_free_r+0x22>
 8004340:	6818      	ldr	r0, [r3, #0]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	6053      	str	r3, [r2, #4]
 8004346:	4408      	add	r0, r1
 8004348:	6010      	str	r0, [r2, #0]
 800434a:	e7da      	b.n	8004302 <_free_r+0x22>
 800434c:	d902      	bls.n	8004354 <_free_r+0x74>
 800434e:	230c      	movs	r3, #12
 8004350:	602b      	str	r3, [r5, #0]
 8004352:	e7d6      	b.n	8004302 <_free_r+0x22>
 8004354:	6820      	ldr	r0, [r4, #0]
 8004356:	1821      	adds	r1, r4, r0
 8004358:	428b      	cmp	r3, r1
 800435a:	bf04      	itt	eq
 800435c:	6819      	ldreq	r1, [r3, #0]
 800435e:	685b      	ldreq	r3, [r3, #4]
 8004360:	6063      	str	r3, [r4, #4]
 8004362:	bf04      	itt	eq
 8004364:	1809      	addeq	r1, r1, r0
 8004366:	6021      	streq	r1, [r4, #0]
 8004368:	6054      	str	r4, [r2, #4]
 800436a:	e7ca      	b.n	8004302 <_free_r+0x22>
 800436c:	bd38      	pop	{r3, r4, r5, pc}
 800436e:	bf00      	nop
 8004370:	200002c0 	.word	0x200002c0

08004374 <malloc>:
 8004374:	4b02      	ldr	r3, [pc, #8]	@ (8004380 <malloc+0xc>)
 8004376:	4601      	mov	r1, r0
 8004378:	6818      	ldr	r0, [r3, #0]
 800437a:	f000 b825 	b.w	80043c8 <_malloc_r>
 800437e:	bf00      	nop
 8004380:	20000018 	.word	0x20000018

08004384 <sbrk_aligned>:
 8004384:	b570      	push	{r4, r5, r6, lr}
 8004386:	4e0f      	ldr	r6, [pc, #60]	@ (80043c4 <sbrk_aligned+0x40>)
 8004388:	460c      	mov	r4, r1
 800438a:	6831      	ldr	r1, [r6, #0]
 800438c:	4605      	mov	r5, r0
 800438e:	b911      	cbnz	r1, 8004396 <sbrk_aligned+0x12>
 8004390:	f000 fca4 	bl	8004cdc <_sbrk_r>
 8004394:	6030      	str	r0, [r6, #0]
 8004396:	4621      	mov	r1, r4
 8004398:	4628      	mov	r0, r5
 800439a:	f000 fc9f 	bl	8004cdc <_sbrk_r>
 800439e:	1c43      	adds	r3, r0, #1
 80043a0:	d103      	bne.n	80043aa <sbrk_aligned+0x26>
 80043a2:	f04f 34ff 	mov.w	r4, #4294967295
 80043a6:	4620      	mov	r0, r4
 80043a8:	bd70      	pop	{r4, r5, r6, pc}
 80043aa:	1cc4      	adds	r4, r0, #3
 80043ac:	f024 0403 	bic.w	r4, r4, #3
 80043b0:	42a0      	cmp	r0, r4
 80043b2:	d0f8      	beq.n	80043a6 <sbrk_aligned+0x22>
 80043b4:	1a21      	subs	r1, r4, r0
 80043b6:	4628      	mov	r0, r5
 80043b8:	f000 fc90 	bl	8004cdc <_sbrk_r>
 80043bc:	3001      	adds	r0, #1
 80043be:	d1f2      	bne.n	80043a6 <sbrk_aligned+0x22>
 80043c0:	e7ef      	b.n	80043a2 <sbrk_aligned+0x1e>
 80043c2:	bf00      	nop
 80043c4:	200002bc 	.word	0x200002bc

080043c8 <_malloc_r>:
 80043c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043cc:	1ccd      	adds	r5, r1, #3
 80043ce:	f025 0503 	bic.w	r5, r5, #3
 80043d2:	3508      	adds	r5, #8
 80043d4:	2d0c      	cmp	r5, #12
 80043d6:	bf38      	it	cc
 80043d8:	250c      	movcc	r5, #12
 80043da:	2d00      	cmp	r5, #0
 80043dc:	4606      	mov	r6, r0
 80043de:	db01      	blt.n	80043e4 <_malloc_r+0x1c>
 80043e0:	42a9      	cmp	r1, r5
 80043e2:	d904      	bls.n	80043ee <_malloc_r+0x26>
 80043e4:	230c      	movs	r3, #12
 80043e6:	6033      	str	r3, [r6, #0]
 80043e8:	2000      	movs	r0, #0
 80043ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80044c4 <_malloc_r+0xfc>
 80043f2:	f000 f869 	bl	80044c8 <__malloc_lock>
 80043f6:	f8d8 3000 	ldr.w	r3, [r8]
 80043fa:	461c      	mov	r4, r3
 80043fc:	bb44      	cbnz	r4, 8004450 <_malloc_r+0x88>
 80043fe:	4629      	mov	r1, r5
 8004400:	4630      	mov	r0, r6
 8004402:	f7ff ffbf 	bl	8004384 <sbrk_aligned>
 8004406:	1c43      	adds	r3, r0, #1
 8004408:	4604      	mov	r4, r0
 800440a:	d158      	bne.n	80044be <_malloc_r+0xf6>
 800440c:	f8d8 4000 	ldr.w	r4, [r8]
 8004410:	4627      	mov	r7, r4
 8004412:	2f00      	cmp	r7, #0
 8004414:	d143      	bne.n	800449e <_malloc_r+0xd6>
 8004416:	2c00      	cmp	r4, #0
 8004418:	d04b      	beq.n	80044b2 <_malloc_r+0xea>
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	4639      	mov	r1, r7
 800441e:	4630      	mov	r0, r6
 8004420:	eb04 0903 	add.w	r9, r4, r3
 8004424:	f000 fc5a 	bl	8004cdc <_sbrk_r>
 8004428:	4581      	cmp	r9, r0
 800442a:	d142      	bne.n	80044b2 <_malloc_r+0xea>
 800442c:	6821      	ldr	r1, [r4, #0]
 800442e:	1a6d      	subs	r5, r5, r1
 8004430:	4629      	mov	r1, r5
 8004432:	4630      	mov	r0, r6
 8004434:	f7ff ffa6 	bl	8004384 <sbrk_aligned>
 8004438:	3001      	adds	r0, #1
 800443a:	d03a      	beq.n	80044b2 <_malloc_r+0xea>
 800443c:	6823      	ldr	r3, [r4, #0]
 800443e:	442b      	add	r3, r5
 8004440:	6023      	str	r3, [r4, #0]
 8004442:	f8d8 3000 	ldr.w	r3, [r8]
 8004446:	685a      	ldr	r2, [r3, #4]
 8004448:	bb62      	cbnz	r2, 80044a4 <_malloc_r+0xdc>
 800444a:	f8c8 7000 	str.w	r7, [r8]
 800444e:	e00f      	b.n	8004470 <_malloc_r+0xa8>
 8004450:	6822      	ldr	r2, [r4, #0]
 8004452:	1b52      	subs	r2, r2, r5
 8004454:	d420      	bmi.n	8004498 <_malloc_r+0xd0>
 8004456:	2a0b      	cmp	r2, #11
 8004458:	d917      	bls.n	800448a <_malloc_r+0xc2>
 800445a:	1961      	adds	r1, r4, r5
 800445c:	42a3      	cmp	r3, r4
 800445e:	6025      	str	r5, [r4, #0]
 8004460:	bf18      	it	ne
 8004462:	6059      	strne	r1, [r3, #4]
 8004464:	6863      	ldr	r3, [r4, #4]
 8004466:	bf08      	it	eq
 8004468:	f8c8 1000 	streq.w	r1, [r8]
 800446c:	5162      	str	r2, [r4, r5]
 800446e:	604b      	str	r3, [r1, #4]
 8004470:	4630      	mov	r0, r6
 8004472:	f000 f82f 	bl	80044d4 <__malloc_unlock>
 8004476:	f104 000b 	add.w	r0, r4, #11
 800447a:	1d23      	adds	r3, r4, #4
 800447c:	f020 0007 	bic.w	r0, r0, #7
 8004480:	1ac2      	subs	r2, r0, r3
 8004482:	bf1c      	itt	ne
 8004484:	1a1b      	subne	r3, r3, r0
 8004486:	50a3      	strne	r3, [r4, r2]
 8004488:	e7af      	b.n	80043ea <_malloc_r+0x22>
 800448a:	6862      	ldr	r2, [r4, #4]
 800448c:	42a3      	cmp	r3, r4
 800448e:	bf0c      	ite	eq
 8004490:	f8c8 2000 	streq.w	r2, [r8]
 8004494:	605a      	strne	r2, [r3, #4]
 8004496:	e7eb      	b.n	8004470 <_malloc_r+0xa8>
 8004498:	4623      	mov	r3, r4
 800449a:	6864      	ldr	r4, [r4, #4]
 800449c:	e7ae      	b.n	80043fc <_malloc_r+0x34>
 800449e:	463c      	mov	r4, r7
 80044a0:	687f      	ldr	r7, [r7, #4]
 80044a2:	e7b6      	b.n	8004412 <_malloc_r+0x4a>
 80044a4:	461a      	mov	r2, r3
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	42a3      	cmp	r3, r4
 80044aa:	d1fb      	bne.n	80044a4 <_malloc_r+0xdc>
 80044ac:	2300      	movs	r3, #0
 80044ae:	6053      	str	r3, [r2, #4]
 80044b0:	e7de      	b.n	8004470 <_malloc_r+0xa8>
 80044b2:	230c      	movs	r3, #12
 80044b4:	6033      	str	r3, [r6, #0]
 80044b6:	4630      	mov	r0, r6
 80044b8:	f000 f80c 	bl	80044d4 <__malloc_unlock>
 80044bc:	e794      	b.n	80043e8 <_malloc_r+0x20>
 80044be:	6005      	str	r5, [r0, #0]
 80044c0:	e7d6      	b.n	8004470 <_malloc_r+0xa8>
 80044c2:	bf00      	nop
 80044c4:	200002c0 	.word	0x200002c0

080044c8 <__malloc_lock>:
 80044c8:	4801      	ldr	r0, [pc, #4]	@ (80044d0 <__malloc_lock+0x8>)
 80044ca:	f7ff bf06 	b.w	80042da <__retarget_lock_acquire_recursive>
 80044ce:	bf00      	nop
 80044d0:	200002b8 	.word	0x200002b8

080044d4 <__malloc_unlock>:
 80044d4:	4801      	ldr	r0, [pc, #4]	@ (80044dc <__malloc_unlock+0x8>)
 80044d6:	f7ff bf01 	b.w	80042dc <__retarget_lock_release_recursive>
 80044da:	bf00      	nop
 80044dc:	200002b8 	.word	0x200002b8

080044e0 <__sfputc_r>:
 80044e0:	6893      	ldr	r3, [r2, #8]
 80044e2:	3b01      	subs	r3, #1
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	b410      	push	{r4}
 80044e8:	6093      	str	r3, [r2, #8]
 80044ea:	da08      	bge.n	80044fe <__sfputc_r+0x1e>
 80044ec:	6994      	ldr	r4, [r2, #24]
 80044ee:	42a3      	cmp	r3, r4
 80044f0:	db01      	blt.n	80044f6 <__sfputc_r+0x16>
 80044f2:	290a      	cmp	r1, #10
 80044f4:	d103      	bne.n	80044fe <__sfputc_r+0x1e>
 80044f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044fa:	f7ff bde0 	b.w	80040be <__swbuf_r>
 80044fe:	6813      	ldr	r3, [r2, #0]
 8004500:	1c58      	adds	r0, r3, #1
 8004502:	6010      	str	r0, [r2, #0]
 8004504:	7019      	strb	r1, [r3, #0]
 8004506:	4608      	mov	r0, r1
 8004508:	f85d 4b04 	ldr.w	r4, [sp], #4
 800450c:	4770      	bx	lr

0800450e <__sfputs_r>:
 800450e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004510:	4606      	mov	r6, r0
 8004512:	460f      	mov	r7, r1
 8004514:	4614      	mov	r4, r2
 8004516:	18d5      	adds	r5, r2, r3
 8004518:	42ac      	cmp	r4, r5
 800451a:	d101      	bne.n	8004520 <__sfputs_r+0x12>
 800451c:	2000      	movs	r0, #0
 800451e:	e007      	b.n	8004530 <__sfputs_r+0x22>
 8004520:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004524:	463a      	mov	r2, r7
 8004526:	4630      	mov	r0, r6
 8004528:	f7ff ffda 	bl	80044e0 <__sfputc_r>
 800452c:	1c43      	adds	r3, r0, #1
 800452e:	d1f3      	bne.n	8004518 <__sfputs_r+0xa>
 8004530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004534 <_vfiprintf_r>:
 8004534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004538:	460d      	mov	r5, r1
 800453a:	b09d      	sub	sp, #116	@ 0x74
 800453c:	4614      	mov	r4, r2
 800453e:	4698      	mov	r8, r3
 8004540:	4606      	mov	r6, r0
 8004542:	b118      	cbz	r0, 800454c <_vfiprintf_r+0x18>
 8004544:	6a03      	ldr	r3, [r0, #32]
 8004546:	b90b      	cbnz	r3, 800454c <_vfiprintf_r+0x18>
 8004548:	f7ff fc1c 	bl	8003d84 <__sinit>
 800454c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800454e:	07d9      	lsls	r1, r3, #31
 8004550:	d405      	bmi.n	800455e <_vfiprintf_r+0x2a>
 8004552:	89ab      	ldrh	r3, [r5, #12]
 8004554:	059a      	lsls	r2, r3, #22
 8004556:	d402      	bmi.n	800455e <_vfiprintf_r+0x2a>
 8004558:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800455a:	f7ff febe 	bl	80042da <__retarget_lock_acquire_recursive>
 800455e:	89ab      	ldrh	r3, [r5, #12]
 8004560:	071b      	lsls	r3, r3, #28
 8004562:	d501      	bpl.n	8004568 <_vfiprintf_r+0x34>
 8004564:	692b      	ldr	r3, [r5, #16]
 8004566:	b99b      	cbnz	r3, 8004590 <_vfiprintf_r+0x5c>
 8004568:	4629      	mov	r1, r5
 800456a:	4630      	mov	r0, r6
 800456c:	f7ff fde6 	bl	800413c <__swsetup_r>
 8004570:	b170      	cbz	r0, 8004590 <_vfiprintf_r+0x5c>
 8004572:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004574:	07dc      	lsls	r4, r3, #31
 8004576:	d504      	bpl.n	8004582 <_vfiprintf_r+0x4e>
 8004578:	f04f 30ff 	mov.w	r0, #4294967295
 800457c:	b01d      	add	sp, #116	@ 0x74
 800457e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004582:	89ab      	ldrh	r3, [r5, #12]
 8004584:	0598      	lsls	r0, r3, #22
 8004586:	d4f7      	bmi.n	8004578 <_vfiprintf_r+0x44>
 8004588:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800458a:	f7ff fea7 	bl	80042dc <__retarget_lock_release_recursive>
 800458e:	e7f3      	b.n	8004578 <_vfiprintf_r+0x44>
 8004590:	2300      	movs	r3, #0
 8004592:	9309      	str	r3, [sp, #36]	@ 0x24
 8004594:	2320      	movs	r3, #32
 8004596:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800459a:	f8cd 800c 	str.w	r8, [sp, #12]
 800459e:	2330      	movs	r3, #48	@ 0x30
 80045a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004750 <_vfiprintf_r+0x21c>
 80045a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80045a8:	f04f 0901 	mov.w	r9, #1
 80045ac:	4623      	mov	r3, r4
 80045ae:	469a      	mov	sl, r3
 80045b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045b4:	b10a      	cbz	r2, 80045ba <_vfiprintf_r+0x86>
 80045b6:	2a25      	cmp	r2, #37	@ 0x25
 80045b8:	d1f9      	bne.n	80045ae <_vfiprintf_r+0x7a>
 80045ba:	ebba 0b04 	subs.w	fp, sl, r4
 80045be:	d00b      	beq.n	80045d8 <_vfiprintf_r+0xa4>
 80045c0:	465b      	mov	r3, fp
 80045c2:	4622      	mov	r2, r4
 80045c4:	4629      	mov	r1, r5
 80045c6:	4630      	mov	r0, r6
 80045c8:	f7ff ffa1 	bl	800450e <__sfputs_r>
 80045cc:	3001      	adds	r0, #1
 80045ce:	f000 80a7 	beq.w	8004720 <_vfiprintf_r+0x1ec>
 80045d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80045d4:	445a      	add	r2, fp
 80045d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80045d8:	f89a 3000 	ldrb.w	r3, [sl]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	f000 809f 	beq.w	8004720 <_vfiprintf_r+0x1ec>
 80045e2:	2300      	movs	r3, #0
 80045e4:	f04f 32ff 	mov.w	r2, #4294967295
 80045e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045ec:	f10a 0a01 	add.w	sl, sl, #1
 80045f0:	9304      	str	r3, [sp, #16]
 80045f2:	9307      	str	r3, [sp, #28]
 80045f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80045f8:	931a      	str	r3, [sp, #104]	@ 0x68
 80045fa:	4654      	mov	r4, sl
 80045fc:	2205      	movs	r2, #5
 80045fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004602:	4853      	ldr	r0, [pc, #332]	@ (8004750 <_vfiprintf_r+0x21c>)
 8004604:	f7fb fe0c 	bl	8000220 <memchr>
 8004608:	9a04      	ldr	r2, [sp, #16]
 800460a:	b9d8      	cbnz	r0, 8004644 <_vfiprintf_r+0x110>
 800460c:	06d1      	lsls	r1, r2, #27
 800460e:	bf44      	itt	mi
 8004610:	2320      	movmi	r3, #32
 8004612:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004616:	0713      	lsls	r3, r2, #28
 8004618:	bf44      	itt	mi
 800461a:	232b      	movmi	r3, #43	@ 0x2b
 800461c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004620:	f89a 3000 	ldrb.w	r3, [sl]
 8004624:	2b2a      	cmp	r3, #42	@ 0x2a
 8004626:	d015      	beq.n	8004654 <_vfiprintf_r+0x120>
 8004628:	9a07      	ldr	r2, [sp, #28]
 800462a:	4654      	mov	r4, sl
 800462c:	2000      	movs	r0, #0
 800462e:	f04f 0c0a 	mov.w	ip, #10
 8004632:	4621      	mov	r1, r4
 8004634:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004638:	3b30      	subs	r3, #48	@ 0x30
 800463a:	2b09      	cmp	r3, #9
 800463c:	d94b      	bls.n	80046d6 <_vfiprintf_r+0x1a2>
 800463e:	b1b0      	cbz	r0, 800466e <_vfiprintf_r+0x13a>
 8004640:	9207      	str	r2, [sp, #28]
 8004642:	e014      	b.n	800466e <_vfiprintf_r+0x13a>
 8004644:	eba0 0308 	sub.w	r3, r0, r8
 8004648:	fa09 f303 	lsl.w	r3, r9, r3
 800464c:	4313      	orrs	r3, r2
 800464e:	9304      	str	r3, [sp, #16]
 8004650:	46a2      	mov	sl, r4
 8004652:	e7d2      	b.n	80045fa <_vfiprintf_r+0xc6>
 8004654:	9b03      	ldr	r3, [sp, #12]
 8004656:	1d19      	adds	r1, r3, #4
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	9103      	str	r1, [sp, #12]
 800465c:	2b00      	cmp	r3, #0
 800465e:	bfbb      	ittet	lt
 8004660:	425b      	neglt	r3, r3
 8004662:	f042 0202 	orrlt.w	r2, r2, #2
 8004666:	9307      	strge	r3, [sp, #28]
 8004668:	9307      	strlt	r3, [sp, #28]
 800466a:	bfb8      	it	lt
 800466c:	9204      	strlt	r2, [sp, #16]
 800466e:	7823      	ldrb	r3, [r4, #0]
 8004670:	2b2e      	cmp	r3, #46	@ 0x2e
 8004672:	d10a      	bne.n	800468a <_vfiprintf_r+0x156>
 8004674:	7863      	ldrb	r3, [r4, #1]
 8004676:	2b2a      	cmp	r3, #42	@ 0x2a
 8004678:	d132      	bne.n	80046e0 <_vfiprintf_r+0x1ac>
 800467a:	9b03      	ldr	r3, [sp, #12]
 800467c:	1d1a      	adds	r2, r3, #4
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	9203      	str	r2, [sp, #12]
 8004682:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004686:	3402      	adds	r4, #2
 8004688:	9305      	str	r3, [sp, #20]
 800468a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004760 <_vfiprintf_r+0x22c>
 800468e:	7821      	ldrb	r1, [r4, #0]
 8004690:	2203      	movs	r2, #3
 8004692:	4650      	mov	r0, sl
 8004694:	f7fb fdc4 	bl	8000220 <memchr>
 8004698:	b138      	cbz	r0, 80046aa <_vfiprintf_r+0x176>
 800469a:	9b04      	ldr	r3, [sp, #16]
 800469c:	eba0 000a 	sub.w	r0, r0, sl
 80046a0:	2240      	movs	r2, #64	@ 0x40
 80046a2:	4082      	lsls	r2, r0
 80046a4:	4313      	orrs	r3, r2
 80046a6:	3401      	adds	r4, #1
 80046a8:	9304      	str	r3, [sp, #16]
 80046aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046ae:	4829      	ldr	r0, [pc, #164]	@ (8004754 <_vfiprintf_r+0x220>)
 80046b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80046b4:	2206      	movs	r2, #6
 80046b6:	f7fb fdb3 	bl	8000220 <memchr>
 80046ba:	2800      	cmp	r0, #0
 80046bc:	d03f      	beq.n	800473e <_vfiprintf_r+0x20a>
 80046be:	4b26      	ldr	r3, [pc, #152]	@ (8004758 <_vfiprintf_r+0x224>)
 80046c0:	bb1b      	cbnz	r3, 800470a <_vfiprintf_r+0x1d6>
 80046c2:	9b03      	ldr	r3, [sp, #12]
 80046c4:	3307      	adds	r3, #7
 80046c6:	f023 0307 	bic.w	r3, r3, #7
 80046ca:	3308      	adds	r3, #8
 80046cc:	9303      	str	r3, [sp, #12]
 80046ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046d0:	443b      	add	r3, r7
 80046d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80046d4:	e76a      	b.n	80045ac <_vfiprintf_r+0x78>
 80046d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80046da:	460c      	mov	r4, r1
 80046dc:	2001      	movs	r0, #1
 80046de:	e7a8      	b.n	8004632 <_vfiprintf_r+0xfe>
 80046e0:	2300      	movs	r3, #0
 80046e2:	3401      	adds	r4, #1
 80046e4:	9305      	str	r3, [sp, #20]
 80046e6:	4619      	mov	r1, r3
 80046e8:	f04f 0c0a 	mov.w	ip, #10
 80046ec:	4620      	mov	r0, r4
 80046ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046f2:	3a30      	subs	r2, #48	@ 0x30
 80046f4:	2a09      	cmp	r2, #9
 80046f6:	d903      	bls.n	8004700 <_vfiprintf_r+0x1cc>
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d0c6      	beq.n	800468a <_vfiprintf_r+0x156>
 80046fc:	9105      	str	r1, [sp, #20]
 80046fe:	e7c4      	b.n	800468a <_vfiprintf_r+0x156>
 8004700:	fb0c 2101 	mla	r1, ip, r1, r2
 8004704:	4604      	mov	r4, r0
 8004706:	2301      	movs	r3, #1
 8004708:	e7f0      	b.n	80046ec <_vfiprintf_r+0x1b8>
 800470a:	ab03      	add	r3, sp, #12
 800470c:	9300      	str	r3, [sp, #0]
 800470e:	462a      	mov	r2, r5
 8004710:	4b12      	ldr	r3, [pc, #72]	@ (800475c <_vfiprintf_r+0x228>)
 8004712:	a904      	add	r1, sp, #16
 8004714:	4630      	mov	r0, r6
 8004716:	f3af 8000 	nop.w
 800471a:	4607      	mov	r7, r0
 800471c:	1c78      	adds	r0, r7, #1
 800471e:	d1d6      	bne.n	80046ce <_vfiprintf_r+0x19a>
 8004720:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004722:	07d9      	lsls	r1, r3, #31
 8004724:	d405      	bmi.n	8004732 <_vfiprintf_r+0x1fe>
 8004726:	89ab      	ldrh	r3, [r5, #12]
 8004728:	059a      	lsls	r2, r3, #22
 800472a:	d402      	bmi.n	8004732 <_vfiprintf_r+0x1fe>
 800472c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800472e:	f7ff fdd5 	bl	80042dc <__retarget_lock_release_recursive>
 8004732:	89ab      	ldrh	r3, [r5, #12]
 8004734:	065b      	lsls	r3, r3, #25
 8004736:	f53f af1f 	bmi.w	8004578 <_vfiprintf_r+0x44>
 800473a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800473c:	e71e      	b.n	800457c <_vfiprintf_r+0x48>
 800473e:	ab03      	add	r3, sp, #12
 8004740:	9300      	str	r3, [sp, #0]
 8004742:	462a      	mov	r2, r5
 8004744:	4b05      	ldr	r3, [pc, #20]	@ (800475c <_vfiprintf_r+0x228>)
 8004746:	a904      	add	r1, sp, #16
 8004748:	4630      	mov	r0, r6
 800474a:	f000 f879 	bl	8004840 <_printf_i>
 800474e:	e7e4      	b.n	800471a <_vfiprintf_r+0x1e6>
 8004750:	08004d90 	.word	0x08004d90
 8004754:	08004d9a 	.word	0x08004d9a
 8004758:	00000000 	.word	0x00000000
 800475c:	0800450f 	.word	0x0800450f
 8004760:	08004d96 	.word	0x08004d96

08004764 <_printf_common>:
 8004764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004768:	4616      	mov	r6, r2
 800476a:	4698      	mov	r8, r3
 800476c:	688a      	ldr	r2, [r1, #8]
 800476e:	690b      	ldr	r3, [r1, #16]
 8004770:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004774:	4293      	cmp	r3, r2
 8004776:	bfb8      	it	lt
 8004778:	4613      	movlt	r3, r2
 800477a:	6033      	str	r3, [r6, #0]
 800477c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004780:	4607      	mov	r7, r0
 8004782:	460c      	mov	r4, r1
 8004784:	b10a      	cbz	r2, 800478a <_printf_common+0x26>
 8004786:	3301      	adds	r3, #1
 8004788:	6033      	str	r3, [r6, #0]
 800478a:	6823      	ldr	r3, [r4, #0]
 800478c:	0699      	lsls	r1, r3, #26
 800478e:	bf42      	ittt	mi
 8004790:	6833      	ldrmi	r3, [r6, #0]
 8004792:	3302      	addmi	r3, #2
 8004794:	6033      	strmi	r3, [r6, #0]
 8004796:	6825      	ldr	r5, [r4, #0]
 8004798:	f015 0506 	ands.w	r5, r5, #6
 800479c:	d106      	bne.n	80047ac <_printf_common+0x48>
 800479e:	f104 0a19 	add.w	sl, r4, #25
 80047a2:	68e3      	ldr	r3, [r4, #12]
 80047a4:	6832      	ldr	r2, [r6, #0]
 80047a6:	1a9b      	subs	r3, r3, r2
 80047a8:	42ab      	cmp	r3, r5
 80047aa:	dc26      	bgt.n	80047fa <_printf_common+0x96>
 80047ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80047b0:	6822      	ldr	r2, [r4, #0]
 80047b2:	3b00      	subs	r3, #0
 80047b4:	bf18      	it	ne
 80047b6:	2301      	movne	r3, #1
 80047b8:	0692      	lsls	r2, r2, #26
 80047ba:	d42b      	bmi.n	8004814 <_printf_common+0xb0>
 80047bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80047c0:	4641      	mov	r1, r8
 80047c2:	4638      	mov	r0, r7
 80047c4:	47c8      	blx	r9
 80047c6:	3001      	adds	r0, #1
 80047c8:	d01e      	beq.n	8004808 <_printf_common+0xa4>
 80047ca:	6823      	ldr	r3, [r4, #0]
 80047cc:	6922      	ldr	r2, [r4, #16]
 80047ce:	f003 0306 	and.w	r3, r3, #6
 80047d2:	2b04      	cmp	r3, #4
 80047d4:	bf02      	ittt	eq
 80047d6:	68e5      	ldreq	r5, [r4, #12]
 80047d8:	6833      	ldreq	r3, [r6, #0]
 80047da:	1aed      	subeq	r5, r5, r3
 80047dc:	68a3      	ldr	r3, [r4, #8]
 80047de:	bf0c      	ite	eq
 80047e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047e4:	2500      	movne	r5, #0
 80047e6:	4293      	cmp	r3, r2
 80047e8:	bfc4      	itt	gt
 80047ea:	1a9b      	subgt	r3, r3, r2
 80047ec:	18ed      	addgt	r5, r5, r3
 80047ee:	2600      	movs	r6, #0
 80047f0:	341a      	adds	r4, #26
 80047f2:	42b5      	cmp	r5, r6
 80047f4:	d11a      	bne.n	800482c <_printf_common+0xc8>
 80047f6:	2000      	movs	r0, #0
 80047f8:	e008      	b.n	800480c <_printf_common+0xa8>
 80047fa:	2301      	movs	r3, #1
 80047fc:	4652      	mov	r2, sl
 80047fe:	4641      	mov	r1, r8
 8004800:	4638      	mov	r0, r7
 8004802:	47c8      	blx	r9
 8004804:	3001      	adds	r0, #1
 8004806:	d103      	bne.n	8004810 <_printf_common+0xac>
 8004808:	f04f 30ff 	mov.w	r0, #4294967295
 800480c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004810:	3501      	adds	r5, #1
 8004812:	e7c6      	b.n	80047a2 <_printf_common+0x3e>
 8004814:	18e1      	adds	r1, r4, r3
 8004816:	1c5a      	adds	r2, r3, #1
 8004818:	2030      	movs	r0, #48	@ 0x30
 800481a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800481e:	4422      	add	r2, r4
 8004820:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004824:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004828:	3302      	adds	r3, #2
 800482a:	e7c7      	b.n	80047bc <_printf_common+0x58>
 800482c:	2301      	movs	r3, #1
 800482e:	4622      	mov	r2, r4
 8004830:	4641      	mov	r1, r8
 8004832:	4638      	mov	r0, r7
 8004834:	47c8      	blx	r9
 8004836:	3001      	adds	r0, #1
 8004838:	d0e6      	beq.n	8004808 <_printf_common+0xa4>
 800483a:	3601      	adds	r6, #1
 800483c:	e7d9      	b.n	80047f2 <_printf_common+0x8e>
	...

08004840 <_printf_i>:
 8004840:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004844:	7e0f      	ldrb	r7, [r1, #24]
 8004846:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004848:	2f78      	cmp	r7, #120	@ 0x78
 800484a:	4691      	mov	r9, r2
 800484c:	4680      	mov	r8, r0
 800484e:	460c      	mov	r4, r1
 8004850:	469a      	mov	sl, r3
 8004852:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004856:	d807      	bhi.n	8004868 <_printf_i+0x28>
 8004858:	2f62      	cmp	r7, #98	@ 0x62
 800485a:	d80a      	bhi.n	8004872 <_printf_i+0x32>
 800485c:	2f00      	cmp	r7, #0
 800485e:	f000 80d1 	beq.w	8004a04 <_printf_i+0x1c4>
 8004862:	2f58      	cmp	r7, #88	@ 0x58
 8004864:	f000 80b8 	beq.w	80049d8 <_printf_i+0x198>
 8004868:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800486c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004870:	e03a      	b.n	80048e8 <_printf_i+0xa8>
 8004872:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004876:	2b15      	cmp	r3, #21
 8004878:	d8f6      	bhi.n	8004868 <_printf_i+0x28>
 800487a:	a101      	add	r1, pc, #4	@ (adr r1, 8004880 <_printf_i+0x40>)
 800487c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004880:	080048d9 	.word	0x080048d9
 8004884:	080048ed 	.word	0x080048ed
 8004888:	08004869 	.word	0x08004869
 800488c:	08004869 	.word	0x08004869
 8004890:	08004869 	.word	0x08004869
 8004894:	08004869 	.word	0x08004869
 8004898:	080048ed 	.word	0x080048ed
 800489c:	08004869 	.word	0x08004869
 80048a0:	08004869 	.word	0x08004869
 80048a4:	08004869 	.word	0x08004869
 80048a8:	08004869 	.word	0x08004869
 80048ac:	080049eb 	.word	0x080049eb
 80048b0:	08004917 	.word	0x08004917
 80048b4:	080049a5 	.word	0x080049a5
 80048b8:	08004869 	.word	0x08004869
 80048bc:	08004869 	.word	0x08004869
 80048c0:	08004a0d 	.word	0x08004a0d
 80048c4:	08004869 	.word	0x08004869
 80048c8:	08004917 	.word	0x08004917
 80048cc:	08004869 	.word	0x08004869
 80048d0:	08004869 	.word	0x08004869
 80048d4:	080049ad 	.word	0x080049ad
 80048d8:	6833      	ldr	r3, [r6, #0]
 80048da:	1d1a      	adds	r2, r3, #4
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	6032      	str	r2, [r6, #0]
 80048e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80048e8:	2301      	movs	r3, #1
 80048ea:	e09c      	b.n	8004a26 <_printf_i+0x1e6>
 80048ec:	6833      	ldr	r3, [r6, #0]
 80048ee:	6820      	ldr	r0, [r4, #0]
 80048f0:	1d19      	adds	r1, r3, #4
 80048f2:	6031      	str	r1, [r6, #0]
 80048f4:	0606      	lsls	r6, r0, #24
 80048f6:	d501      	bpl.n	80048fc <_printf_i+0xbc>
 80048f8:	681d      	ldr	r5, [r3, #0]
 80048fa:	e003      	b.n	8004904 <_printf_i+0xc4>
 80048fc:	0645      	lsls	r5, r0, #25
 80048fe:	d5fb      	bpl.n	80048f8 <_printf_i+0xb8>
 8004900:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004904:	2d00      	cmp	r5, #0
 8004906:	da03      	bge.n	8004910 <_printf_i+0xd0>
 8004908:	232d      	movs	r3, #45	@ 0x2d
 800490a:	426d      	negs	r5, r5
 800490c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004910:	4858      	ldr	r0, [pc, #352]	@ (8004a74 <_printf_i+0x234>)
 8004912:	230a      	movs	r3, #10
 8004914:	e011      	b.n	800493a <_printf_i+0xfa>
 8004916:	6821      	ldr	r1, [r4, #0]
 8004918:	6833      	ldr	r3, [r6, #0]
 800491a:	0608      	lsls	r0, r1, #24
 800491c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004920:	d402      	bmi.n	8004928 <_printf_i+0xe8>
 8004922:	0649      	lsls	r1, r1, #25
 8004924:	bf48      	it	mi
 8004926:	b2ad      	uxthmi	r5, r5
 8004928:	2f6f      	cmp	r7, #111	@ 0x6f
 800492a:	4852      	ldr	r0, [pc, #328]	@ (8004a74 <_printf_i+0x234>)
 800492c:	6033      	str	r3, [r6, #0]
 800492e:	bf14      	ite	ne
 8004930:	230a      	movne	r3, #10
 8004932:	2308      	moveq	r3, #8
 8004934:	2100      	movs	r1, #0
 8004936:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800493a:	6866      	ldr	r6, [r4, #4]
 800493c:	60a6      	str	r6, [r4, #8]
 800493e:	2e00      	cmp	r6, #0
 8004940:	db05      	blt.n	800494e <_printf_i+0x10e>
 8004942:	6821      	ldr	r1, [r4, #0]
 8004944:	432e      	orrs	r6, r5
 8004946:	f021 0104 	bic.w	r1, r1, #4
 800494a:	6021      	str	r1, [r4, #0]
 800494c:	d04b      	beq.n	80049e6 <_printf_i+0x1a6>
 800494e:	4616      	mov	r6, r2
 8004950:	fbb5 f1f3 	udiv	r1, r5, r3
 8004954:	fb03 5711 	mls	r7, r3, r1, r5
 8004958:	5dc7      	ldrb	r7, [r0, r7]
 800495a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800495e:	462f      	mov	r7, r5
 8004960:	42bb      	cmp	r3, r7
 8004962:	460d      	mov	r5, r1
 8004964:	d9f4      	bls.n	8004950 <_printf_i+0x110>
 8004966:	2b08      	cmp	r3, #8
 8004968:	d10b      	bne.n	8004982 <_printf_i+0x142>
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	07df      	lsls	r7, r3, #31
 800496e:	d508      	bpl.n	8004982 <_printf_i+0x142>
 8004970:	6923      	ldr	r3, [r4, #16]
 8004972:	6861      	ldr	r1, [r4, #4]
 8004974:	4299      	cmp	r1, r3
 8004976:	bfde      	ittt	le
 8004978:	2330      	movle	r3, #48	@ 0x30
 800497a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800497e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004982:	1b92      	subs	r2, r2, r6
 8004984:	6122      	str	r2, [r4, #16]
 8004986:	f8cd a000 	str.w	sl, [sp]
 800498a:	464b      	mov	r3, r9
 800498c:	aa03      	add	r2, sp, #12
 800498e:	4621      	mov	r1, r4
 8004990:	4640      	mov	r0, r8
 8004992:	f7ff fee7 	bl	8004764 <_printf_common>
 8004996:	3001      	adds	r0, #1
 8004998:	d14a      	bne.n	8004a30 <_printf_i+0x1f0>
 800499a:	f04f 30ff 	mov.w	r0, #4294967295
 800499e:	b004      	add	sp, #16
 80049a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	f043 0320 	orr.w	r3, r3, #32
 80049aa:	6023      	str	r3, [r4, #0]
 80049ac:	4832      	ldr	r0, [pc, #200]	@ (8004a78 <_printf_i+0x238>)
 80049ae:	2778      	movs	r7, #120	@ 0x78
 80049b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80049b4:	6823      	ldr	r3, [r4, #0]
 80049b6:	6831      	ldr	r1, [r6, #0]
 80049b8:	061f      	lsls	r7, r3, #24
 80049ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80049be:	d402      	bmi.n	80049c6 <_printf_i+0x186>
 80049c0:	065f      	lsls	r7, r3, #25
 80049c2:	bf48      	it	mi
 80049c4:	b2ad      	uxthmi	r5, r5
 80049c6:	6031      	str	r1, [r6, #0]
 80049c8:	07d9      	lsls	r1, r3, #31
 80049ca:	bf44      	itt	mi
 80049cc:	f043 0320 	orrmi.w	r3, r3, #32
 80049d0:	6023      	strmi	r3, [r4, #0]
 80049d2:	b11d      	cbz	r5, 80049dc <_printf_i+0x19c>
 80049d4:	2310      	movs	r3, #16
 80049d6:	e7ad      	b.n	8004934 <_printf_i+0xf4>
 80049d8:	4826      	ldr	r0, [pc, #152]	@ (8004a74 <_printf_i+0x234>)
 80049da:	e7e9      	b.n	80049b0 <_printf_i+0x170>
 80049dc:	6823      	ldr	r3, [r4, #0]
 80049de:	f023 0320 	bic.w	r3, r3, #32
 80049e2:	6023      	str	r3, [r4, #0]
 80049e4:	e7f6      	b.n	80049d4 <_printf_i+0x194>
 80049e6:	4616      	mov	r6, r2
 80049e8:	e7bd      	b.n	8004966 <_printf_i+0x126>
 80049ea:	6833      	ldr	r3, [r6, #0]
 80049ec:	6825      	ldr	r5, [r4, #0]
 80049ee:	6961      	ldr	r1, [r4, #20]
 80049f0:	1d18      	adds	r0, r3, #4
 80049f2:	6030      	str	r0, [r6, #0]
 80049f4:	062e      	lsls	r6, r5, #24
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	d501      	bpl.n	80049fe <_printf_i+0x1be>
 80049fa:	6019      	str	r1, [r3, #0]
 80049fc:	e002      	b.n	8004a04 <_printf_i+0x1c4>
 80049fe:	0668      	lsls	r0, r5, #25
 8004a00:	d5fb      	bpl.n	80049fa <_printf_i+0x1ba>
 8004a02:	8019      	strh	r1, [r3, #0]
 8004a04:	2300      	movs	r3, #0
 8004a06:	6123      	str	r3, [r4, #16]
 8004a08:	4616      	mov	r6, r2
 8004a0a:	e7bc      	b.n	8004986 <_printf_i+0x146>
 8004a0c:	6833      	ldr	r3, [r6, #0]
 8004a0e:	1d1a      	adds	r2, r3, #4
 8004a10:	6032      	str	r2, [r6, #0]
 8004a12:	681e      	ldr	r6, [r3, #0]
 8004a14:	6862      	ldr	r2, [r4, #4]
 8004a16:	2100      	movs	r1, #0
 8004a18:	4630      	mov	r0, r6
 8004a1a:	f7fb fc01 	bl	8000220 <memchr>
 8004a1e:	b108      	cbz	r0, 8004a24 <_printf_i+0x1e4>
 8004a20:	1b80      	subs	r0, r0, r6
 8004a22:	6060      	str	r0, [r4, #4]
 8004a24:	6863      	ldr	r3, [r4, #4]
 8004a26:	6123      	str	r3, [r4, #16]
 8004a28:	2300      	movs	r3, #0
 8004a2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a2e:	e7aa      	b.n	8004986 <_printf_i+0x146>
 8004a30:	6923      	ldr	r3, [r4, #16]
 8004a32:	4632      	mov	r2, r6
 8004a34:	4649      	mov	r1, r9
 8004a36:	4640      	mov	r0, r8
 8004a38:	47d0      	blx	sl
 8004a3a:	3001      	adds	r0, #1
 8004a3c:	d0ad      	beq.n	800499a <_printf_i+0x15a>
 8004a3e:	6823      	ldr	r3, [r4, #0]
 8004a40:	079b      	lsls	r3, r3, #30
 8004a42:	d413      	bmi.n	8004a6c <_printf_i+0x22c>
 8004a44:	68e0      	ldr	r0, [r4, #12]
 8004a46:	9b03      	ldr	r3, [sp, #12]
 8004a48:	4298      	cmp	r0, r3
 8004a4a:	bfb8      	it	lt
 8004a4c:	4618      	movlt	r0, r3
 8004a4e:	e7a6      	b.n	800499e <_printf_i+0x15e>
 8004a50:	2301      	movs	r3, #1
 8004a52:	4632      	mov	r2, r6
 8004a54:	4649      	mov	r1, r9
 8004a56:	4640      	mov	r0, r8
 8004a58:	47d0      	blx	sl
 8004a5a:	3001      	adds	r0, #1
 8004a5c:	d09d      	beq.n	800499a <_printf_i+0x15a>
 8004a5e:	3501      	adds	r5, #1
 8004a60:	68e3      	ldr	r3, [r4, #12]
 8004a62:	9903      	ldr	r1, [sp, #12]
 8004a64:	1a5b      	subs	r3, r3, r1
 8004a66:	42ab      	cmp	r3, r5
 8004a68:	dcf2      	bgt.n	8004a50 <_printf_i+0x210>
 8004a6a:	e7eb      	b.n	8004a44 <_printf_i+0x204>
 8004a6c:	2500      	movs	r5, #0
 8004a6e:	f104 0619 	add.w	r6, r4, #25
 8004a72:	e7f5      	b.n	8004a60 <_printf_i+0x220>
 8004a74:	08004da1 	.word	0x08004da1
 8004a78:	08004db2 	.word	0x08004db2

08004a7c <__sflush_r>:
 8004a7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a84:	0716      	lsls	r6, r2, #28
 8004a86:	4605      	mov	r5, r0
 8004a88:	460c      	mov	r4, r1
 8004a8a:	d454      	bmi.n	8004b36 <__sflush_r+0xba>
 8004a8c:	684b      	ldr	r3, [r1, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	dc02      	bgt.n	8004a98 <__sflush_r+0x1c>
 8004a92:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	dd48      	ble.n	8004b2a <__sflush_r+0xae>
 8004a98:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004a9a:	2e00      	cmp	r6, #0
 8004a9c:	d045      	beq.n	8004b2a <__sflush_r+0xae>
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004aa4:	682f      	ldr	r7, [r5, #0]
 8004aa6:	6a21      	ldr	r1, [r4, #32]
 8004aa8:	602b      	str	r3, [r5, #0]
 8004aaa:	d030      	beq.n	8004b0e <__sflush_r+0x92>
 8004aac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004aae:	89a3      	ldrh	r3, [r4, #12]
 8004ab0:	0759      	lsls	r1, r3, #29
 8004ab2:	d505      	bpl.n	8004ac0 <__sflush_r+0x44>
 8004ab4:	6863      	ldr	r3, [r4, #4]
 8004ab6:	1ad2      	subs	r2, r2, r3
 8004ab8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004aba:	b10b      	cbz	r3, 8004ac0 <__sflush_r+0x44>
 8004abc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004abe:	1ad2      	subs	r2, r2, r3
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004ac4:	6a21      	ldr	r1, [r4, #32]
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	47b0      	blx	r6
 8004aca:	1c43      	adds	r3, r0, #1
 8004acc:	89a3      	ldrh	r3, [r4, #12]
 8004ace:	d106      	bne.n	8004ade <__sflush_r+0x62>
 8004ad0:	6829      	ldr	r1, [r5, #0]
 8004ad2:	291d      	cmp	r1, #29
 8004ad4:	d82b      	bhi.n	8004b2e <__sflush_r+0xb2>
 8004ad6:	4a2a      	ldr	r2, [pc, #168]	@ (8004b80 <__sflush_r+0x104>)
 8004ad8:	40ca      	lsrs	r2, r1
 8004ada:	07d6      	lsls	r6, r2, #31
 8004adc:	d527      	bpl.n	8004b2e <__sflush_r+0xb2>
 8004ade:	2200      	movs	r2, #0
 8004ae0:	6062      	str	r2, [r4, #4]
 8004ae2:	04d9      	lsls	r1, r3, #19
 8004ae4:	6922      	ldr	r2, [r4, #16]
 8004ae6:	6022      	str	r2, [r4, #0]
 8004ae8:	d504      	bpl.n	8004af4 <__sflush_r+0x78>
 8004aea:	1c42      	adds	r2, r0, #1
 8004aec:	d101      	bne.n	8004af2 <__sflush_r+0x76>
 8004aee:	682b      	ldr	r3, [r5, #0]
 8004af0:	b903      	cbnz	r3, 8004af4 <__sflush_r+0x78>
 8004af2:	6560      	str	r0, [r4, #84]	@ 0x54
 8004af4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004af6:	602f      	str	r7, [r5, #0]
 8004af8:	b1b9      	cbz	r1, 8004b2a <__sflush_r+0xae>
 8004afa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004afe:	4299      	cmp	r1, r3
 8004b00:	d002      	beq.n	8004b08 <__sflush_r+0x8c>
 8004b02:	4628      	mov	r0, r5
 8004b04:	f7ff fbec 	bl	80042e0 <_free_r>
 8004b08:	2300      	movs	r3, #0
 8004b0a:	6363      	str	r3, [r4, #52]	@ 0x34
 8004b0c:	e00d      	b.n	8004b2a <__sflush_r+0xae>
 8004b0e:	2301      	movs	r3, #1
 8004b10:	4628      	mov	r0, r5
 8004b12:	47b0      	blx	r6
 8004b14:	4602      	mov	r2, r0
 8004b16:	1c50      	adds	r0, r2, #1
 8004b18:	d1c9      	bne.n	8004aae <__sflush_r+0x32>
 8004b1a:	682b      	ldr	r3, [r5, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d0c6      	beq.n	8004aae <__sflush_r+0x32>
 8004b20:	2b1d      	cmp	r3, #29
 8004b22:	d001      	beq.n	8004b28 <__sflush_r+0xac>
 8004b24:	2b16      	cmp	r3, #22
 8004b26:	d11e      	bne.n	8004b66 <__sflush_r+0xea>
 8004b28:	602f      	str	r7, [r5, #0]
 8004b2a:	2000      	movs	r0, #0
 8004b2c:	e022      	b.n	8004b74 <__sflush_r+0xf8>
 8004b2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b32:	b21b      	sxth	r3, r3
 8004b34:	e01b      	b.n	8004b6e <__sflush_r+0xf2>
 8004b36:	690f      	ldr	r7, [r1, #16]
 8004b38:	2f00      	cmp	r7, #0
 8004b3a:	d0f6      	beq.n	8004b2a <__sflush_r+0xae>
 8004b3c:	0793      	lsls	r3, r2, #30
 8004b3e:	680e      	ldr	r6, [r1, #0]
 8004b40:	bf08      	it	eq
 8004b42:	694b      	ldreq	r3, [r1, #20]
 8004b44:	600f      	str	r7, [r1, #0]
 8004b46:	bf18      	it	ne
 8004b48:	2300      	movne	r3, #0
 8004b4a:	eba6 0807 	sub.w	r8, r6, r7
 8004b4e:	608b      	str	r3, [r1, #8]
 8004b50:	f1b8 0f00 	cmp.w	r8, #0
 8004b54:	dde9      	ble.n	8004b2a <__sflush_r+0xae>
 8004b56:	6a21      	ldr	r1, [r4, #32]
 8004b58:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004b5a:	4643      	mov	r3, r8
 8004b5c:	463a      	mov	r2, r7
 8004b5e:	4628      	mov	r0, r5
 8004b60:	47b0      	blx	r6
 8004b62:	2800      	cmp	r0, #0
 8004b64:	dc08      	bgt.n	8004b78 <__sflush_r+0xfc>
 8004b66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b6e:	81a3      	strh	r3, [r4, #12]
 8004b70:	f04f 30ff 	mov.w	r0, #4294967295
 8004b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b78:	4407      	add	r7, r0
 8004b7a:	eba8 0800 	sub.w	r8, r8, r0
 8004b7e:	e7e7      	b.n	8004b50 <__sflush_r+0xd4>
 8004b80:	20400001 	.word	0x20400001

08004b84 <_fflush_r>:
 8004b84:	b538      	push	{r3, r4, r5, lr}
 8004b86:	690b      	ldr	r3, [r1, #16]
 8004b88:	4605      	mov	r5, r0
 8004b8a:	460c      	mov	r4, r1
 8004b8c:	b913      	cbnz	r3, 8004b94 <_fflush_r+0x10>
 8004b8e:	2500      	movs	r5, #0
 8004b90:	4628      	mov	r0, r5
 8004b92:	bd38      	pop	{r3, r4, r5, pc}
 8004b94:	b118      	cbz	r0, 8004b9e <_fflush_r+0x1a>
 8004b96:	6a03      	ldr	r3, [r0, #32]
 8004b98:	b90b      	cbnz	r3, 8004b9e <_fflush_r+0x1a>
 8004b9a:	f7ff f8f3 	bl	8003d84 <__sinit>
 8004b9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d0f3      	beq.n	8004b8e <_fflush_r+0xa>
 8004ba6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004ba8:	07d0      	lsls	r0, r2, #31
 8004baa:	d404      	bmi.n	8004bb6 <_fflush_r+0x32>
 8004bac:	0599      	lsls	r1, r3, #22
 8004bae:	d402      	bmi.n	8004bb6 <_fflush_r+0x32>
 8004bb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004bb2:	f7ff fb92 	bl	80042da <__retarget_lock_acquire_recursive>
 8004bb6:	4628      	mov	r0, r5
 8004bb8:	4621      	mov	r1, r4
 8004bba:	f7ff ff5f 	bl	8004a7c <__sflush_r>
 8004bbe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004bc0:	07da      	lsls	r2, r3, #31
 8004bc2:	4605      	mov	r5, r0
 8004bc4:	d4e4      	bmi.n	8004b90 <_fflush_r+0xc>
 8004bc6:	89a3      	ldrh	r3, [r4, #12]
 8004bc8:	059b      	lsls	r3, r3, #22
 8004bca:	d4e1      	bmi.n	8004b90 <_fflush_r+0xc>
 8004bcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004bce:	f7ff fb85 	bl	80042dc <__retarget_lock_release_recursive>
 8004bd2:	e7dd      	b.n	8004b90 <_fflush_r+0xc>

08004bd4 <__swhatbuf_r>:
 8004bd4:	b570      	push	{r4, r5, r6, lr}
 8004bd6:	460c      	mov	r4, r1
 8004bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bdc:	2900      	cmp	r1, #0
 8004bde:	b096      	sub	sp, #88	@ 0x58
 8004be0:	4615      	mov	r5, r2
 8004be2:	461e      	mov	r6, r3
 8004be4:	da0d      	bge.n	8004c02 <__swhatbuf_r+0x2e>
 8004be6:	89a3      	ldrh	r3, [r4, #12]
 8004be8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004bec:	f04f 0100 	mov.w	r1, #0
 8004bf0:	bf14      	ite	ne
 8004bf2:	2340      	movne	r3, #64	@ 0x40
 8004bf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004bf8:	2000      	movs	r0, #0
 8004bfa:	6031      	str	r1, [r6, #0]
 8004bfc:	602b      	str	r3, [r5, #0]
 8004bfe:	b016      	add	sp, #88	@ 0x58
 8004c00:	bd70      	pop	{r4, r5, r6, pc}
 8004c02:	466a      	mov	r2, sp
 8004c04:	f000 f848 	bl	8004c98 <_fstat_r>
 8004c08:	2800      	cmp	r0, #0
 8004c0a:	dbec      	blt.n	8004be6 <__swhatbuf_r+0x12>
 8004c0c:	9901      	ldr	r1, [sp, #4]
 8004c0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004c12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004c16:	4259      	negs	r1, r3
 8004c18:	4159      	adcs	r1, r3
 8004c1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c1e:	e7eb      	b.n	8004bf8 <__swhatbuf_r+0x24>

08004c20 <__smakebuf_r>:
 8004c20:	898b      	ldrh	r3, [r1, #12]
 8004c22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c24:	079d      	lsls	r5, r3, #30
 8004c26:	4606      	mov	r6, r0
 8004c28:	460c      	mov	r4, r1
 8004c2a:	d507      	bpl.n	8004c3c <__smakebuf_r+0x1c>
 8004c2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004c30:	6023      	str	r3, [r4, #0]
 8004c32:	6123      	str	r3, [r4, #16]
 8004c34:	2301      	movs	r3, #1
 8004c36:	6163      	str	r3, [r4, #20]
 8004c38:	b003      	add	sp, #12
 8004c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c3c:	ab01      	add	r3, sp, #4
 8004c3e:	466a      	mov	r2, sp
 8004c40:	f7ff ffc8 	bl	8004bd4 <__swhatbuf_r>
 8004c44:	9f00      	ldr	r7, [sp, #0]
 8004c46:	4605      	mov	r5, r0
 8004c48:	4639      	mov	r1, r7
 8004c4a:	4630      	mov	r0, r6
 8004c4c:	f7ff fbbc 	bl	80043c8 <_malloc_r>
 8004c50:	b948      	cbnz	r0, 8004c66 <__smakebuf_r+0x46>
 8004c52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c56:	059a      	lsls	r2, r3, #22
 8004c58:	d4ee      	bmi.n	8004c38 <__smakebuf_r+0x18>
 8004c5a:	f023 0303 	bic.w	r3, r3, #3
 8004c5e:	f043 0302 	orr.w	r3, r3, #2
 8004c62:	81a3      	strh	r3, [r4, #12]
 8004c64:	e7e2      	b.n	8004c2c <__smakebuf_r+0xc>
 8004c66:	89a3      	ldrh	r3, [r4, #12]
 8004c68:	6020      	str	r0, [r4, #0]
 8004c6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c6e:	81a3      	strh	r3, [r4, #12]
 8004c70:	9b01      	ldr	r3, [sp, #4]
 8004c72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004c76:	b15b      	cbz	r3, 8004c90 <__smakebuf_r+0x70>
 8004c78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c7c:	4630      	mov	r0, r6
 8004c7e:	f000 f81d 	bl	8004cbc <_isatty_r>
 8004c82:	b128      	cbz	r0, 8004c90 <__smakebuf_r+0x70>
 8004c84:	89a3      	ldrh	r3, [r4, #12]
 8004c86:	f023 0303 	bic.w	r3, r3, #3
 8004c8a:	f043 0301 	orr.w	r3, r3, #1
 8004c8e:	81a3      	strh	r3, [r4, #12]
 8004c90:	89a3      	ldrh	r3, [r4, #12]
 8004c92:	431d      	orrs	r5, r3
 8004c94:	81a5      	strh	r5, [r4, #12]
 8004c96:	e7cf      	b.n	8004c38 <__smakebuf_r+0x18>

08004c98 <_fstat_r>:
 8004c98:	b538      	push	{r3, r4, r5, lr}
 8004c9a:	4d07      	ldr	r5, [pc, #28]	@ (8004cb8 <_fstat_r+0x20>)
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	4604      	mov	r4, r0
 8004ca0:	4608      	mov	r0, r1
 8004ca2:	4611      	mov	r1, r2
 8004ca4:	602b      	str	r3, [r5, #0]
 8004ca6:	f7fb ffc9 	bl	8000c3c <_fstat>
 8004caa:	1c43      	adds	r3, r0, #1
 8004cac:	d102      	bne.n	8004cb4 <_fstat_r+0x1c>
 8004cae:	682b      	ldr	r3, [r5, #0]
 8004cb0:	b103      	cbz	r3, 8004cb4 <_fstat_r+0x1c>
 8004cb2:	6023      	str	r3, [r4, #0]
 8004cb4:	bd38      	pop	{r3, r4, r5, pc}
 8004cb6:	bf00      	nop
 8004cb8:	200002b4 	.word	0x200002b4

08004cbc <_isatty_r>:
 8004cbc:	b538      	push	{r3, r4, r5, lr}
 8004cbe:	4d06      	ldr	r5, [pc, #24]	@ (8004cd8 <_isatty_r+0x1c>)
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	4604      	mov	r4, r0
 8004cc4:	4608      	mov	r0, r1
 8004cc6:	602b      	str	r3, [r5, #0]
 8004cc8:	f7fb ffc8 	bl	8000c5c <_isatty>
 8004ccc:	1c43      	adds	r3, r0, #1
 8004cce:	d102      	bne.n	8004cd6 <_isatty_r+0x1a>
 8004cd0:	682b      	ldr	r3, [r5, #0]
 8004cd2:	b103      	cbz	r3, 8004cd6 <_isatty_r+0x1a>
 8004cd4:	6023      	str	r3, [r4, #0]
 8004cd6:	bd38      	pop	{r3, r4, r5, pc}
 8004cd8:	200002b4 	.word	0x200002b4

08004cdc <_sbrk_r>:
 8004cdc:	b538      	push	{r3, r4, r5, lr}
 8004cde:	4d06      	ldr	r5, [pc, #24]	@ (8004cf8 <_sbrk_r+0x1c>)
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	4604      	mov	r4, r0
 8004ce4:	4608      	mov	r0, r1
 8004ce6:	602b      	str	r3, [r5, #0]
 8004ce8:	f7fb ffd0 	bl	8000c8c <_sbrk>
 8004cec:	1c43      	adds	r3, r0, #1
 8004cee:	d102      	bne.n	8004cf6 <_sbrk_r+0x1a>
 8004cf0:	682b      	ldr	r3, [r5, #0]
 8004cf2:	b103      	cbz	r3, 8004cf6 <_sbrk_r+0x1a>
 8004cf4:	6023      	str	r3, [r4, #0]
 8004cf6:	bd38      	pop	{r3, r4, r5, pc}
 8004cf8:	200002b4 	.word	0x200002b4

08004cfc <_init>:
 8004cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cfe:	bf00      	nop
 8004d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d02:	bc08      	pop	{r3}
 8004d04:	469e      	mov	lr, r3
 8004d06:	4770      	bx	lr

08004d08 <_fini>:
 8004d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d0a:	bf00      	nop
 8004d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d0e:	bc08      	pop	{r3}
 8004d10:	469e      	mov	lr, r3
 8004d12:	4770      	bx	lr
