[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"output/"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decoder|Decoder>io_mantissa",
    "sources":[
      "~Decoder|Decoder>io_bits"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decoder|Decoder>io_sign",
    "sources":[
      "~Decoder|Decoder>io_bits"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decoder|Decoder>io_exp",
    "sources":[
      "~Decoder|Decoder>io_bits"
    ]
  }
]