

================================================================
== Vitis HLS Report for 'RFIFilter_0_2048_double_Pipeline_loop_1'
================================================================
* Date:           Thu Jul  6 01:41:45 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.438 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2053|     2053|  20.530 us|  20.530 us|  2053|  2053|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_1  |     2051|     2051|         5|          1|          1|  2048|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%av_threshold_i_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %av_threshold_i"   --->   Operation 9 'read' 'av_threshold_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_i_to_int_i_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sub_i_to_int_i"   --->   Operation 10 'read' 'sub_i_to_int_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_i_i_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sub_i_i"   --->   Operation 11 'read' 'sub_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%icmp_ln20_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln20_2"   --->   Operation 12 'read' 'icmp_ln20_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub_i_neg_i_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sub_i_neg_i"   --->   Operation 13 'read' 'sub_i_neg_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_11 = load i12 %i" [../include/rfiFilter.hpp:19]   --->   Operation 16 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.99ns)   --->   "%icmp_ln19 = icmp_eq  i12 %i_11, i12 2048" [../include/rfiFilter.hpp:19]   --->   Operation 18 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.54ns)   --->   "%add_ln19 = add i12 %i_11, i12 1" [../include/rfiFilter.hpp:19]   --->   Operation 20 'add' 'add_ln19' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split4.i_ifconv, void %_Z9madFilterPdidS_.exit.i.preheader.exitStub" [../include/rfiFilter.hpp:19]   --->   Operation 21 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_11_cast_i = zext i12 %i_11" [../include/rfiFilter.hpp:19]   --->   Operation 22 'zext' 'i_11_cast_i' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%RRi_addr = getelementptr i64 %RRi, i64 0, i64 %i_11_cast_i" [../include/rfiFilter.hpp:20]   --->   Operation 23 'getelementptr' 'RRi_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%RRi_load = load i11 %RRi_addr" [../include/rfiFilter.hpp:20]   --->   Operation 24 'load' 'RRi_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i63.i32.i32, i63 %sub_i_neg_i_read, i32 52, i32 62" [../include/rfiFilter.hpp:20]   --->   Operation 25 'partselect' 'tmp_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.88ns)   --->   "%icmp_ln20_3 = icmp_ne  i11 %tmp_2, i11 2047" [../include/rfiFilter.hpp:20]   --->   Operation 26 'icmp' 'icmp_ln20_3' <Predicate = (!icmp_ln19)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i63.i32.i32, i63 %sub_i_to_int_i_read, i32 52, i32 62" [../include/rfiFilter.hpp:22]   --->   Operation 27 'partselect' 'tmp_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.88ns)   --->   "%icmp_ln22 = icmp_ne  i11 %tmp_5, i11 2047" [../include/rfiFilter.hpp:22]   --->   Operation 28 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln19)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln19 = store i12 %add_ln19, i12 %i" [../include/rfiFilter.hpp:19]   --->   Operation 29 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%RRi_load = load i11 %RRi_addr" [../include/rfiFilter.hpp:20]   --->   Operation 30 'load' 'RRi_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 5.46>
ST_3 : Operation 31 [2/2] (5.46ns)   --->   "%tmp_1 = fcmp_olt  i64 %RRi_load, i64 0" [../include/rfiFilter.hpp:20]   --->   Operation 31 'dcmp' 'tmp_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [2/2] (5.46ns)   --->   "%tmp_3 = fcmp_olt  i64 %RRi_load, i64 %sub_i_i_read" [../include/rfiFilter.hpp:20]   --->   Operation 32 'dcmp' 'tmp_3' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp_ogt  i64 %RRi_load, i64 0" [../include/rfiFilter.hpp:22]   --->   Operation 33 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [2/2] (5.46ns)   --->   "%tmp_6 = fcmp_ogt  i64 %RRi_load, i64 %av_threshold_i_read" [../include/rfiFilter.hpp:22]   --->   Operation 34 'dcmp' 'tmp_6' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i64 %RRi_load" [../include/rfiFilter.hpp:20]   --->   Operation 35 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln20, i32 52, i32 62" [../include/rfiFilter.hpp:20]   --->   Operation 36 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i64 %bitcast_ln20" [../include/rfiFilter.hpp:20]   --->   Operation 37 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln20 = icmp_ne  i11 %tmp_s, i11 2047" [../include/rfiFilter.hpp:20]   --->   Operation 38 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.89ns)   --->   "%icmp_ln20_1 = icmp_eq  i52 %trunc_ln20, i52 0" [../include/rfiFilter.hpp:20]   --->   Operation 39 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.97ns)   --->   "%or_ln20 = or i1 %icmp_ln20_1, i1 %icmp_ln20" [../include/rfiFilter.hpp:20]   --->   Operation 40 'or' 'or_ln20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/2] (5.46ns)   --->   "%tmp_1 = fcmp_olt  i64 %RRi_load, i64 0" [../include/rfiFilter.hpp:20]   --->   Operation 41 'dcmp' 'tmp_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln20)   --->   "%or_ln20_1 = or i1 %icmp_ln20_2_read, i1 %icmp_ln20_3" [../include/rfiFilter.hpp:20]   --->   Operation 42 'or' 'or_ln20_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln20)   --->   "%and_ln20_2 = and i1 %or_ln20, i1 %or_ln20_1" [../include/rfiFilter.hpp:20]   --->   Operation 43 'and' 'and_ln20_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/2] (5.46ns)   --->   "%tmp_3 = fcmp_olt  i64 %RRi_load, i64 %sub_i_i_read" [../include/rfiFilter.hpp:20]   --->   Operation 44 'dcmp' 'tmp_3' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln20)   --->   "%and_ln20_3 = and i1 %and_ln20_2, i1 %tmp_3" [../include/rfiFilter.hpp:20]   --->   Operation 45 'and' 'and_ln20_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln20 = and i1 %and_ln20_3, i1 %tmp_1" [../include/rfiFilter.hpp:20]   --->   Operation 46 'and' 'and_ln20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp_ogt  i64 %RRi_load, i64 0" [../include/rfiFilter.hpp:22]   --->   Operation 47 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%or_ln22 = or i1 %icmp_ln20_2_read, i1 %icmp_ln22" [../include/rfiFilter.hpp:22]   --->   Operation 48 'or' 'or_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%and_ln22_2 = and i1 %or_ln20, i1 %or_ln22" [../include/rfiFilter.hpp:22]   --->   Operation 49 'and' 'and_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/2] (5.46ns)   --->   "%tmp_6 = fcmp_ogt  i64 %RRi_load, i64 %av_threshold_i_read" [../include/rfiFilter.hpp:22]   --->   Operation 50 'dcmp' 'tmp_6' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%and_ln22_3 = and i1 %and_ln22_2, i1 %tmp_6" [../include/rfiFilter.hpp:22]   --->   Operation 51 'and' 'and_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %and_ln22_3, i1 %tmp_4" [../include/rfiFilter.hpp:22]   --->   Operation 52 'and' 'and_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.73>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../include/rfiFilter.hpp:19]   --->   Operation 53 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%RRo_addr = getelementptr i64 %RRo, i64 0, i64 %i_11_cast_i" [../include/rfiFilter.hpp:21]   --->   Operation 54 'getelementptr' 'RRo_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%select_ln22 = select i1 %and_ln22, i64 %av_threshold_i_read, i64 %RRi_load" [../include/rfiFilter.hpp:22]   --->   Operation 55 'select' 'select_ln22' <Predicate = (!and_ln20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %and_ln20, i64 %sub_i_i_read, i64 %select_ln22" [../include/rfiFilter.hpp:20]   --->   Operation 56 'select' 'select_ln20' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln21 = store i64 %select_ln20, i11 %RRo_addr" [../include/rfiFilter.hpp:21]   --->   Operation 57 'store' 'store_ln21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.58ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', ../include/rfiFilter.hpp:19) on local variable 'i' [17]  (0 ns)
	'getelementptr' operation ('RRi_addr', ../include/rfiFilter.hpp:20) [26]  (0 ns)
	'load' operation ('RRi_load', ../include/rfiFilter.hpp:20) on array 'RRi' [27]  (3.25 ns)
	blocking operation 0.324 ns on control path)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('RRi_load', ../include/rfiFilter.hpp:20) on array 'RRi' [27]  (3.25 ns)

 <State 3>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_1', ../include/rfiFilter.hpp:20) [34]  (5.46 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'dcmp' operation ('tmp_1', ../include/rfiFilter.hpp:20) [34]  (5.46 ns)
	'and' operation ('and_ln20', ../include/rfiFilter.hpp:20) [41]  (0.978 ns)

 <State 5>: 4.74ns
The critical path consists of the following:
	'select' operation ('threshold', ../include/rfiFilter.hpp:22) [51]  (0 ns)
	'select' operation ('select_ln20', ../include/rfiFilter.hpp:20) [52]  (1.48 ns)
	'store' operation ('store_ln21', ../include/rfiFilter.hpp:21) of variable 'select_ln20', ../include/rfiFilter.hpp:20 on array 'RRo' [53]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
