// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        data_V_data_3_V_dout,
        data_V_data_3_V_empty_n,
        data_V_data_3_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_pp1_stage0 = 12'd1024;
parameter    ap_ST_fsm_state16 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [15:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [15:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
input  [15:0] data_V_data_3_V_dout;
input   data_V_data_3_V_empty_n;
output   data_V_data_3_V_read;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg data_V_data_3_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [15:0] kernel_data_V_1_8;
reg   [15:0] kernel_data_V_1_9;
reg   [15:0] kernel_data_V_1_10;
reg   [15:0] kernel_data_V_1_11;
reg   [15:0] kernel_data_V_1_20;
reg   [15:0] kernel_data_V_1_21;
reg   [15:0] kernel_data_V_1_22;
reg   [15:0] kernel_data_V_1_23;
reg   [15:0] kernel_data_V_1_32;
reg   [15:0] kernel_data_V_1_33;
reg   [15:0] kernel_data_V_1_34;
reg   [15:0] kernel_data_V_1_35;
reg   [15:0] kernel_data_V_1_4;
reg   [15:0] kernel_data_V_1_5;
reg   [15:0] kernel_data_V_1_6;
reg   [15:0] kernel_data_V_1_7;
reg   [15:0] kernel_data_V_1_16;
reg   [15:0] kernel_data_V_1_17;
reg   [15:0] kernel_data_V_1_18;
reg   [15:0] kernel_data_V_1_19;
reg   [15:0] kernel_data_V_1_28;
reg   [15:0] kernel_data_V_1_29;
reg   [15:0] kernel_data_V_1_30;
reg   [15:0] kernel_data_V_1_31;
reg   [31:0] sX_2;
reg   [31:0] sY_2;
reg   [31:0] pY_2;
reg   [31:0] pX_2;
wire   [1:0] w5_V_address0;
reg    w5_V_ce0;
wire   [1144:0] w5_V_q0;
reg   [15:0] kernel_data_V_1_24;
reg   [15:0] kernel_data_V_1_25;
reg   [15:0] kernel_data_V_1_26;
reg   [15:0] kernel_data_V_1_27;
reg   [15:0] kernel_data_V_1_12;
reg   [15:0] kernel_data_V_1_13;
reg   [15:0] kernel_data_V_1_14;
reg   [15:0] kernel_data_V_1_15;
reg   [15:0] kernel_data_V_1_0;
reg   [15:0] kernel_data_V_1_1;
reg   [15:0] kernel_data_V_1_2;
reg   [15:0] kernel_data_V_1_3;
reg    line_buffer_Array_V_1_0_0_ce0;
reg    line_buffer_Array_V_1_0_0_we0;
wire   [15:0] line_buffer_Array_V_1_0_0_q0;
reg    line_buffer_Array_V_1_0_1_ce0;
reg    line_buffer_Array_V_1_0_1_we0;
wire   [15:0] line_buffer_Array_V_1_0_1_q0;
reg    line_buffer_Array_V_1_0_2_ce0;
reg    line_buffer_Array_V_1_0_2_we0;
wire   [15:0] line_buffer_Array_V_1_0_2_q0;
reg    line_buffer_Array_V_1_0_3_ce0;
reg    line_buffer_Array_V_1_0_3_we0;
wire   [15:0] line_buffer_Array_V_1_0_3_q0;
reg    line_buffer_Array_V_1_1_0_ce0;
reg    line_buffer_Array_V_1_1_0_we0;
wire   [15:0] line_buffer_Array_V_1_1_0_q0;
reg    line_buffer_Array_V_1_1_1_ce0;
reg    line_buffer_Array_V_1_1_1_we0;
wire   [15:0] line_buffer_Array_V_1_1_1_q0;
reg    line_buffer_Array_V_1_1_2_ce0;
reg    line_buffer_Array_V_1_1_2_we0;
wire   [15:0] line_buffer_Array_V_1_1_2_q0;
reg    line_buffer_Array_V_1_1_3_ce0;
reg    line_buffer_Array_V_1_1_3_we0;
wire   [15:0] line_buffer_Array_V_1_1_3_q0;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_state2;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    data_V_data_3_V_blk_n;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_state16;
reg   [0:0] and_ln289_2_reg_6908;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg   [1:0] w_index132_reg_870;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state11_pp1_stage0_iter0;
wire    ap_block_state12_pp1_stage0_iter1;
wire    ap_block_state13_pp1_stage0_iter2;
wire    ap_block_state14_pp1_stage0_iter3;
wire    ap_block_state15_pp1_stage0_iter4;
wire    ap_block_pp1_stage0_11001;
reg   [15:0] tmp_data_0_V_7130_reg_1818;
reg   [15:0] tmp_data_1_V_7128_reg_1829;
reg   [15:0] tmp_data_2_V_7126_reg_1840;
reg   [15:0] tmp_data_3_V_7124_reg_1851;
reg   [15:0] tmp_data_4_V_5122_reg_1862;
reg   [15:0] tmp_data_5_V_5120_reg_1873;
reg   [15:0] tmp_data_6_V_5118_reg_1884;
reg   [15:0] tmp_data_7_V_5116_reg_1895;
reg   [15:0] tmp_data_0_V_reg_6686;
wire    io_acc_block_signal_op43;
reg   [15:0] tmp_data_1_V_reg_6692;
reg   [15:0] tmp_data_2_V_reg_6698;
reg   [15:0] tmp_data_3_V_reg_6704;
wire   [5:0] add_ln79_fu_2028_p2;
reg   [5:0] add_ln79_reg_6710;
wire   [0:0] icmp_ln241_fu_2034_p2;
wire    ap_CS_fsm_state3;
wire   [2:0] i_ic_fu_2040_p2;
reg   [2:0] i_ic_reg_6719;
wire   [1:0] trunc_ln246_fu_2046_p1;
reg   [1:0] trunc_ln246_reg_6724;
reg   [15:0] kernel_data_V_1_8_load_reg_6748;
reg   [15:0] kernel_data_V_1_9_load_reg_6753;
reg   [15:0] kernel_data_V_1_10_load_reg_6758;
reg   [15:0] kernel_data_V_1_11_load_reg_6763;
reg   [15:0] kernel_data_V_1_20_load_reg_6768;
reg   [15:0] kernel_data_V_1_21_load_reg_6773;
reg   [15:0] kernel_data_V_1_22_load_reg_6778;
reg   [15:0] kernel_data_V_1_23_load_reg_6783;
reg   [15:0] kernel_data_V_1_32_load_reg_6788;
reg   [15:0] kernel_data_V_1_33_load_reg_6793;
reg   [15:0] kernel_data_V_1_34_load_reg_6798;
reg   [15:0] kernel_data_V_1_35_load_reg_6803;
wire    ap_CS_fsm_state4;
wire   [1:0] i_iw_fu_2186_p2;
wire    ap_CS_fsm_state6;
wire   [2:0] add_ln213_fu_2480_p2;
wire    ap_CS_fsm_state8;
wire   [2:0] add_ln213_1_fu_2546_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln213_2_fu_2606_p2;
wire    ap_CS_fsm_state10;
wire   [2:0] add_ln213_2_fu_2612_p2;
reg   [31:0] sX_2_load_reg_6876;
wire   [0:0] icmp_ln289_fu_2668_p2;
reg   [0:0] icmp_ln289_reg_6881;
reg   [31:0] sY_2_load_reg_6886;
wire   [0:0] icmp_ln289_1_fu_2678_p2;
reg   [0:0] icmp_ln289_1_reg_6891;
reg   [31:0] pY_2_load_reg_6896;
reg   [31:0] pX_2_load_reg_6902;
wire   [0:0] and_ln289_2_fu_2736_p2;
wire   [1:0] w_index_fu_2746_p2;
reg   [1:0] w_index_reg_6912;
reg    ap_enable_reg_pp1_iter0;
wire   [5:0] or_ln_fu_2757_p3;
reg   [5:0] or_ln_reg_6922;
wire   [0:0] icmp_ln43_fu_2765_p2;
reg   [0:0] icmp_ln43_reg_6926;
reg   [0:0] icmp_ln43_reg_6926_pp1_iter1_reg;
reg   [0:0] icmp_ln43_reg_6926_pp1_iter2_reg;
reg   [0:0] icmp_ln43_reg_6926_pp1_iter3_reg;
wire   [15:0] trunc_ln56_fu_2787_p1;
reg  signed [15:0] trunc_ln56_reg_6950;
reg    ap_enable_reg_pp1_iter1;
reg  signed [15:0] tmp_88_reg_6975;
reg  signed [15:0] tmp_89_reg_7000;
reg  signed [15:0] tmp_90_reg_7025;
reg  signed [15:0] tmp_91_reg_7050;
reg  signed [15:0] tmp_92_reg_7075;
reg  signed [15:0] tmp_93_reg_7100;
reg  signed [15:0] tmp_94_reg_7125;
reg  signed [15:0] tmp_95_reg_7150;
reg  signed [15:0] tmp_96_reg_7175;
reg  signed [15:0] tmp_97_reg_7200;
reg  signed [15:0] tmp_98_reg_7225;
reg  signed [15:0] tmp_99_reg_7250;
reg  signed [15:0] tmp_100_reg_7275;
reg  signed [15:0] tmp_101_reg_7300;
reg  signed [15:0] tmp_102_reg_7325;
reg  signed [15:0] tmp_103_reg_7350;
reg  signed [15:0] tmp_104_reg_7375;
reg  signed [15:0] tmp_105_reg_7400;
reg  signed [15:0] tmp_106_reg_7425;
reg  signed [15:0] tmp_107_reg_7450;
reg  signed [15:0] tmp_108_reg_7475;
reg  signed [15:0] tmp_109_reg_7500;
reg  signed [15:0] tmp_110_reg_7525;
reg  signed [15:0] tmp_111_reg_7550;
reg  signed [15:0] tmp_112_reg_7575;
reg  signed [15:0] tmp_113_reg_7600;
reg  signed [15:0] tmp_114_reg_7625;
reg  signed [15:0] tmp_115_reg_7650;
reg  signed [15:0] tmp_116_reg_7675;
reg  signed [15:0] tmp_117_reg_7700;
reg  signed [15:0] tmp_118_reg_7725;
reg  signed [15:0] tmp_119_reg_7750;
reg  signed [15:0] tmp_120_reg_7775;
reg  signed [15:0] tmp_121_reg_7800;
reg  signed [15:0] tmp_122_reg_7825;
reg  signed [15:0] tmp_123_reg_7850;
reg  signed [15:0] tmp_124_reg_7875;
reg  signed [15:0] tmp_125_reg_7900;
reg  signed [15:0] tmp_126_reg_7925;
reg  signed [15:0] tmp_127_reg_7950;
reg  signed [15:0] tmp_128_reg_7975;
reg  signed [15:0] tmp_129_reg_8000;
reg  signed [15:0] tmp_130_reg_8025;
reg  signed [15:0] tmp_131_reg_8050;
reg  signed [15:0] tmp_132_reg_8075;
reg  signed [15:0] tmp_133_reg_8100;
reg  signed [15:0] tmp_134_reg_8125;
reg  signed [15:0] tmp_135_reg_8150;
reg  signed [15:0] tmp_136_reg_8175;
reg  signed [15:0] tmp_137_reg_8200;
reg  signed [15:0] tmp_138_reg_8225;
reg  signed [15:0] tmp_139_reg_8250;
reg  signed [15:0] tmp_140_reg_8275;
reg  signed [15:0] tmp_141_reg_8300;
reg  signed [15:0] tmp_142_reg_8325;
reg  signed [15:0] tmp_143_reg_8350;
reg  signed [15:0] tmp_144_reg_8375;
reg  signed [15:0] tmp_145_reg_8400;
reg  signed [15:0] tmp_146_reg_8425;
reg  signed [15:0] tmp_147_reg_8450;
reg  signed [15:0] tmp_148_reg_8475;
reg  signed [15:0] tmp_149_reg_8500;
reg  signed [15:0] tmp_150_reg_8525;
reg  signed [15:0] tmp_151_reg_8550;
reg  signed [15:0] tmp_152_reg_8575;
reg  signed [15:0] tmp_153_reg_8600;
reg  signed [15:0] tmp_154_reg_8625;
reg  signed [15:0] tmp_155_reg_8650;
reg  signed [15:0] tmp_156_reg_8675;
reg  signed [15:0] tmp_157_reg_8700;
reg  signed [8:0] tmp_158_reg_8725;
reg   [15:0] trunc_ln2_reg_8730;
reg   [15:0] trunc_ln708_s_reg_8735;
reg   [15:0] trunc_ln708_79_reg_8740;
reg   [15:0] trunc_ln708_80_reg_8745;
reg   [15:0] trunc_ln708_81_reg_8750;
reg   [15:0] trunc_ln708_82_reg_8755;
reg   [15:0] trunc_ln708_83_reg_8760;
reg   [15:0] trunc_ln708_84_reg_8765;
reg   [15:0] trunc_ln708_85_reg_8770;
reg   [15:0] trunc_ln708_86_reg_8775;
reg   [15:0] trunc_ln708_87_reg_8780;
reg   [15:0] trunc_ln708_88_reg_8785;
reg   [15:0] trunc_ln708_89_reg_8790;
reg   [15:0] trunc_ln708_90_reg_8795;
reg   [15:0] trunc_ln708_91_reg_8800;
reg   [15:0] trunc_ln708_92_reg_8805;
reg   [15:0] trunc_ln708_93_reg_8810;
reg   [15:0] trunc_ln708_94_reg_8815;
reg   [15:0] trunc_ln708_95_reg_8820;
reg   [15:0] trunc_ln708_96_reg_8825;
reg   [15:0] trunc_ln708_97_reg_8830;
reg   [15:0] trunc_ln708_98_reg_8835;
reg   [15:0] trunc_ln708_99_reg_8840;
reg   [15:0] trunc_ln708_100_reg_8845;
reg   [15:0] trunc_ln708_101_reg_8850;
reg   [15:0] trunc_ln708_102_reg_8855;
reg   [15:0] trunc_ln708_103_reg_8860;
reg   [15:0] trunc_ln708_104_reg_8865;
reg   [15:0] trunc_ln708_105_reg_8870;
reg   [15:0] trunc_ln708_106_reg_8875;
reg   [15:0] trunc_ln708_107_reg_8880;
reg   [15:0] trunc_ln708_108_reg_8885;
reg   [15:0] trunc_ln708_109_reg_8890;
reg   [15:0] trunc_ln708_110_reg_8895;
reg   [15:0] trunc_ln708_111_reg_8900;
reg   [15:0] trunc_ln708_112_reg_8905;
reg   [15:0] trunc_ln708_113_reg_8910;
reg   [15:0] trunc_ln708_114_reg_8915;
reg   [15:0] trunc_ln708_115_reg_8920;
reg   [15:0] trunc_ln708_116_reg_8925;
reg   [15:0] trunc_ln708_117_reg_8930;
reg   [15:0] trunc_ln708_118_reg_8935;
reg   [15:0] trunc_ln708_119_reg_8940;
reg   [15:0] trunc_ln708_120_reg_8945;
reg   [15:0] trunc_ln708_121_reg_8950;
reg   [15:0] trunc_ln708_122_reg_8955;
reg   [15:0] trunc_ln708_123_reg_8960;
reg   [15:0] trunc_ln708_124_reg_8965;
reg   [15:0] trunc_ln708_125_reg_8970;
reg   [15:0] trunc_ln708_126_reg_8975;
reg   [15:0] trunc_ln708_127_reg_8980;
reg   [15:0] trunc_ln708_128_reg_8985;
reg   [15:0] trunc_ln708_129_reg_8990;
reg   [15:0] trunc_ln708_130_reg_8995;
reg   [15:0] trunc_ln708_131_reg_9000;
reg   [15:0] trunc_ln708_132_reg_9005;
reg   [15:0] trunc_ln708_133_reg_9010;
reg   [15:0] trunc_ln708_134_reg_9015;
reg   [15:0] trunc_ln708_135_reg_9020;
reg   [15:0] trunc_ln708_136_reg_9025;
reg   [15:0] trunc_ln708_137_reg_9030;
reg   [15:0] trunc_ln708_138_reg_9035;
reg   [15:0] trunc_ln708_139_reg_9040;
reg   [15:0] trunc_ln708_140_reg_9045;
reg   [15:0] trunc_ln708_141_reg_9050;
reg   [15:0] trunc_ln708_142_reg_9055;
reg   [15:0] trunc_ln708_143_reg_9060;
reg   [15:0] trunc_ln708_144_reg_9065;
reg   [15:0] trunc_ln708_145_reg_9070;
reg   [15:0] trunc_ln708_146_reg_9075;
reg   [15:0] trunc_ln708_147_reg_9080;
reg   [14:0] trunc_ln708_148_reg_9085;
wire   [15:0] add_ln703_81_fu_5701_p2;
reg   [15:0] add_ln703_81_reg_9090;
wire   [15:0] add_ln703_85_fu_5720_p2;
reg   [15:0] add_ln703_85_reg_9095;
wire   [15:0] add_ln703_90_fu_5734_p2;
reg   [15:0] add_ln703_90_reg_9100;
wire   [15:0] add_ln703_94_fu_5753_p2;
reg   [15:0] add_ln703_94_reg_9105;
wire   [15:0] add_ln703_99_fu_5767_p2;
reg   [15:0] add_ln703_99_reg_9110;
wire   [15:0] add_ln703_103_fu_5786_p2;
reg   [15:0] add_ln703_103_reg_9115;
wire   [15:0] add_ln703_108_fu_5800_p2;
reg   [15:0] add_ln703_108_reg_9120;
wire   [15:0] add_ln703_112_fu_5819_p2;
reg   [15:0] add_ln703_112_reg_9125;
wire   [15:0] add_ln703_117_fu_5833_p2;
reg   [15:0] add_ln703_117_reg_9130;
wire   [15:0] add_ln703_121_fu_5852_p2;
reg   [15:0] add_ln703_121_reg_9135;
wire   [15:0] add_ln703_126_fu_5866_p2;
reg   [15:0] add_ln703_126_reg_9140;
wire   [15:0] add_ln703_130_fu_5885_p2;
reg   [15:0] add_ln703_130_reg_9145;
wire   [15:0] add_ln703_135_fu_5899_p2;
reg   [15:0] add_ln703_135_reg_9150;
wire   [15:0] add_ln703_139_fu_5918_p2;
reg   [15:0] add_ln703_139_reg_9155;
wire   [15:0] add_ln703_144_fu_5935_p2;
reg   [15:0] add_ln703_144_reg_9160;
wire   [15:0] add_ln703_148_fu_5955_p2;
reg   [15:0] add_ln703_148_reg_9165;
wire   [15:0] acc_0_V_fu_5965_p2;
reg   [15:0] acc_0_V_reg_9170;
reg    ap_enable_reg_pp1_iter4;
wire   [15:0] acc_1_V_fu_5975_p2;
reg   [15:0] acc_1_V_reg_9176;
wire   [15:0] acc_2_V_fu_5985_p2;
reg   [15:0] acc_2_V_reg_9182;
wire   [15:0] acc_3_V_fu_5995_p2;
reg   [15:0] acc_3_V_reg_9188;
wire   [15:0] acc_4_V_fu_6005_p2;
reg   [15:0] acc_4_V_reg_9194;
wire   [15:0] acc_5_V_fu_6015_p2;
reg   [15:0] acc_5_V_reg_9200;
wire   [15:0] acc_6_V_fu_6025_p2;
reg   [15:0] acc_6_V_reg_9206;
wire   [15:0] acc_7_V_fu_6035_p2;
reg   [15:0] acc_7_V_reg_9212;
wire    ap_block_pp1_stage0_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg   [5:0] indvar_flatten133_reg_777;
reg    ap_block_state1;
wire    io_acc_block_signal_op1477;
reg    ap_block_state16;
wire   [0:0] icmp_ln79_fu_6128_p2;
reg   [2:0] i_ic4_0_i_i_i_reg_789;
wire    ap_CS_fsm_state5;
reg   [15:0] shift_buffer_1_0_V_reg_800;
reg   [15:0] shift_buffer_0_0_V_reg_813;
reg   [1:0] i_iw_0_i_i_i_i_reg_826;
wire   [0:0] icmp_ln194_fu_2180_p2;
wire   [2:0] ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_841_p4;
reg   [2:0] i_ic2_0_i_i_i_i_0_reg_837;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln213_fu_2474_p2;
wire   [2:0] ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_852_p4;
reg   [2:0] i_ic2_0_i_i_i_i_1_reg_848;
wire   [0:0] icmp_ln213_1_fu_2540_p2;
reg   [2:0] i_ic2_0_i_i_i_i_2_reg_859;
reg   [1:0] ap_phi_mux_w_index132_phi_fu_874_p4;
wire    ap_block_pp1_stage0;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_reg_882;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_reg_882;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_reg_882;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_1_reg_895;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_1_reg_895;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_1_reg_895;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_2_reg_908;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_2_reg_908;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_2_reg_908;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_3_reg_921;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_3_reg_921;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_3_reg_921;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_4_reg_934;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_4_reg_934;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_4_reg_934;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_5_reg_947;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_5_reg_947;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_5_reg_947;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_6_reg_960;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_6_reg_960;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_6_reg_960;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_7_reg_973;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_7_reg_973;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_7_reg_973;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_8_reg_986;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_8_reg_986;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_8_reg_986;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_9_reg_999;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_9_reg_999;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_9_reg_999;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_10_reg_1012;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_10_reg_1012;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_11_reg_1025;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_11_reg_1025;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_12_reg_1038;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_12_reg_1038;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_13_reg_1051;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_13_reg_1051;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_14_reg_1064;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_14_reg_1064;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_15_reg_1077;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_15_reg_1077;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_16_reg_1090;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_16_reg_1090;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_17_reg_1103;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_17_reg_1103;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_18_reg_1116;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_18_reg_1116;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_19_reg_1129;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_19_reg_1129;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1129;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_20_reg_1142;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_20_reg_1142;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1142;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_21_reg_1155;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_21_reg_1155;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1155;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_22_reg_1168;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_22_reg_1168;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1168;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_23_reg_1181;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_23_reg_1181;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1181;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_24_reg_1194;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_24_reg_1194;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1194;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_25_reg_1207;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_25_reg_1207;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1207;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_26_reg_1220;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_26_reg_1220;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1220;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_27_reg_1233;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_27_reg_1233;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1233;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_28_reg_1246;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_28_reg_1246;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1246;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_29_reg_1259;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_29_reg_1259;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1259;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_30_reg_1272;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_30_reg_1272;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1272;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_31_reg_1285;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_31_reg_1285;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1285;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_32_reg_1298;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_32_reg_1298;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1298;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_33_reg_1311;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_33_reg_1311;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1311;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_34_reg_1324;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_34_reg_1324;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1324;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_35_reg_1337;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_35_reg_1337;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1337;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_36_reg_1350;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_36_reg_1350;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1350;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_37_reg_1363;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_37_reg_1363;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1363;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_38_reg_1376;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_38_reg_1376;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1376;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_39_reg_1389;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_39_reg_1389;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1389;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_40_reg_1402;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_40_reg_1402;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1402;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_41_reg_1415;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_41_reg_1415;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1415;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_42_reg_1428;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_42_reg_1428;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1428;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_43_reg_1441;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_43_reg_1441;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1441;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_44_reg_1454;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_44_reg_1454;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1454;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_45_reg_1467;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_45_reg_1467;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1467;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_46_reg_1480;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_46_reg_1480;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1480;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_47_reg_1493;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_47_reg_1493;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1493;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_48_reg_1506;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_48_reg_1506;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1506;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_49_reg_1519;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_49_reg_1519;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1519;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_50_reg_1532;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_50_reg_1532;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1532;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_51_reg_1545;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_51_reg_1545;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1545;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_52_reg_1558;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_52_reg_1558;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1558;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_53_reg_1571;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_53_reg_1571;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1571;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_54_reg_1584;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_54_reg_1584;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1584;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_55_reg_1597;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_55_reg_1597;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1597;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_56_reg_1610;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_56_reg_1610;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1610;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_57_reg_1623;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_57_reg_1623;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1623;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_58_reg_1636;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_58_reg_1636;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1636;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_59_reg_1649;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_59_reg_1649;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1649;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_60_reg_1662;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_60_reg_1662;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1662;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_61_reg_1675;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_61_reg_1675;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1675;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_62_reg_1688;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_62_reg_1688;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1688;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_63_reg_1701;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_63_reg_1701;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1701;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_64_reg_1714;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_64_reg_1714;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1714;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_65_reg_1727;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_65_reg_1727;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1727;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_66_reg_1740;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_66_reg_1740;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1740;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_67_reg_1753;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_67_reg_1753;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1753;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_68_reg_1766;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_68_reg_1766;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1766;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_69_reg_1779;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_69_reg_1779;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1779;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_70_reg_1792;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_70_reg_1792;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1792;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_71_reg_1805;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_71_reg_1805;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1805;
wire   [31:0] select_ln323_fu_6108_p3;
reg   [31:0] ap_phi_mux_storemerge_i_i_phi_fu_1909_p4;
wire   [0:0] icmp_ln313_fu_6041_p2;
wire   [0:0] icmp_ln317_fu_6087_p2;
wire   [63:0] zext_ln56_fu_2752_p1;
wire   [15:0] tmp_82_fu_2502_p6;
wire   [15:0] tmp_84_fu_2568_p6;
wire   [15:0] tmp_85_fu_2622_p6;
wire   [5:0] or_ln203_2_fu_2632_p3;
wire   [15:0] select_ln203_fu_2210_p3;
wire   [0:0] icmp_ln203_fu_2204_p2;
wire   [15:0] select_ln203_1_fu_2229_p3;
wire   [0:0] icmp_ln203_1_fu_2242_p2;
wire   [15:0] select_ln203_2_fu_2260_p3;
wire   [0:0] icmp_ln203_2_fu_2273_p2;
wire   [15:0] select_ln203_3_fu_2291_p3;
wire   [0:0] icmp_ln203_3_fu_2304_p2;
wire   [15:0] select_ln203_4_fu_2322_p3;
wire   [15:0] select_ln203_5_fu_2341_p3;
wire   [15:0] select_ln203_6_fu_2360_p3;
wire   [15:0] select_ln203_7_fu_2379_p3;
wire   [15:0] select_ln203_8_fu_2398_p3;
wire   [15:0] select_ln203_9_fu_2417_p3;
wire   [15:0] select_ln203_10_fu_2436_p3;
wire   [15:0] select_ln203_11_fu_2455_p3;
wire   [31:0] select_ln328_fu_6062_p3;
wire   [31:0] add_ln321_fu_6092_p2;
wire   [31:0] add_ln326_fu_6046_p2;
reg   [15:0] shift_buffer_1_3_V_fu_692;
reg   [15:0] shift_buffer_1_3_V_1_fu_696;
reg   [15:0] shift_buffer_1_3_V_2_fu_700;
reg   [15:0] shift_buffer_1_3_V_3_fu_704;
reg   [15:0] shift_buffer_0_3_V_fu_708;
reg   [15:0] shift_buffer_0_3_V_1_fu_712;
reg   [15:0] shift_buffer_0_3_V_2_fu_716;
reg   [15:0] shift_buffer_0_3_V_3_fu_720;
wire   [15:0] DataIn_V_assign_fu_2050_p6;
wire   [1:0] DataIn_V_assign_fu_2050_p5;
wire   [0:0] trunc_ln201_fu_2192_p1;
wire   [2:0] shl_ln_fu_2196_p3;
wire   [2:0] or_ln203_fu_2236_p2;
wire   [2:0] or_ln203_1_fu_2267_p2;
wire   [2:0] or_ln203_3_fu_2298_p2;
wire   [1:0] tmp_82_fu_2502_p5;
wire   [1:0] tmp_84_fu_2568_p5;
wire   [1:0] tmp_85_fu_2622_p5;
wire   [30:0] tmp_fu_2688_p4;
wire   [30:0] tmp_1_fu_2708_p4;
wire   [0:0] icmp_ln289_2_fu_2698_p2;
wire   [0:0] icmp_ln289_3_fu_2718_p2;
wire   [0:0] and_ln289_1_fu_2730_p2;
wire   [0:0] and_ln289_fu_2724_p2;
wire   [2:0] zext_ln43_fu_2742_p1;
wire  signed [25:0] mul_ln1118_fu_6134_p2;
wire  signed [25:0] mul_ln1118_80_fu_6141_p2;
wire  signed [25:0] mul_ln1118_81_fu_6148_p2;
wire  signed [25:0] mul_ln1118_82_fu_6155_p2;
wire  signed [25:0] mul_ln1118_83_fu_6162_p2;
wire  signed [25:0] mul_ln1118_84_fu_6169_p2;
wire  signed [25:0] mul_ln1118_85_fu_6176_p2;
wire  signed [25:0] mul_ln1118_86_fu_6183_p2;
wire  signed [25:0] mul_ln1118_87_fu_6190_p2;
wire  signed [25:0] mul_ln1118_88_fu_6197_p2;
wire  signed [25:0] mul_ln1118_89_fu_6204_p2;
wire  signed [25:0] mul_ln1118_90_fu_6211_p2;
wire  signed [25:0] mul_ln1118_91_fu_6218_p2;
wire  signed [25:0] mul_ln1118_92_fu_6225_p2;
wire  signed [25:0] mul_ln1118_93_fu_6232_p2;
wire  signed [25:0] mul_ln1118_94_fu_6239_p2;
wire  signed [25:0] mul_ln1118_95_fu_6246_p2;
wire  signed [25:0] mul_ln1118_96_fu_6253_p2;
wire  signed [25:0] mul_ln1118_97_fu_6260_p2;
wire  signed [25:0] mul_ln1118_98_fu_6267_p2;
wire  signed [25:0] mul_ln1118_99_fu_6274_p2;
wire  signed [25:0] mul_ln1118_100_fu_6281_p2;
wire  signed [25:0] mul_ln1118_101_fu_6288_p2;
wire  signed [25:0] mul_ln1118_102_fu_6295_p2;
wire  signed [25:0] mul_ln1118_103_fu_6302_p2;
wire  signed [25:0] mul_ln1118_104_fu_6309_p2;
wire  signed [25:0] mul_ln1118_105_fu_6316_p2;
wire  signed [25:0] mul_ln1118_106_fu_6323_p2;
wire  signed [25:0] mul_ln1118_107_fu_6330_p2;
wire  signed [25:0] mul_ln1118_108_fu_6337_p2;
wire  signed [25:0] mul_ln1118_109_fu_6344_p2;
wire  signed [25:0] mul_ln1118_110_fu_6351_p2;
wire  signed [25:0] mul_ln1118_111_fu_6358_p2;
wire  signed [25:0] mul_ln1118_112_fu_6365_p2;
wire  signed [25:0] mul_ln1118_113_fu_6372_p2;
wire  signed [25:0] mul_ln1118_114_fu_6379_p2;
wire  signed [25:0] mul_ln1118_115_fu_6386_p2;
wire  signed [25:0] mul_ln1118_116_fu_6393_p2;
wire  signed [25:0] mul_ln1118_117_fu_6400_p2;
wire  signed [25:0] mul_ln1118_118_fu_6407_p2;
wire  signed [25:0] mul_ln1118_119_fu_6414_p2;
wire  signed [25:0] mul_ln1118_120_fu_6421_p2;
wire  signed [25:0] mul_ln1118_121_fu_6428_p2;
wire  signed [25:0] mul_ln1118_122_fu_6435_p2;
wire  signed [25:0] mul_ln1118_123_fu_6442_p2;
wire  signed [25:0] mul_ln1118_124_fu_6449_p2;
wire  signed [25:0] mul_ln1118_125_fu_6456_p2;
wire  signed [25:0] mul_ln1118_126_fu_6463_p2;
wire  signed [25:0] mul_ln1118_127_fu_6470_p2;
wire  signed [25:0] mul_ln1118_128_fu_6477_p2;
wire  signed [25:0] mul_ln1118_129_fu_6484_p2;
wire  signed [25:0] mul_ln1118_130_fu_6491_p2;
wire  signed [25:0] mul_ln1118_131_fu_6498_p2;
wire  signed [25:0] mul_ln1118_132_fu_6505_p2;
wire  signed [25:0] mul_ln1118_133_fu_6512_p2;
wire  signed [25:0] mul_ln1118_134_fu_6519_p2;
wire  signed [25:0] mul_ln1118_135_fu_6526_p2;
wire  signed [25:0] mul_ln1118_136_fu_6533_p2;
wire  signed [25:0] mul_ln1118_137_fu_6540_p2;
wire  signed [25:0] mul_ln1118_138_fu_6547_p2;
wire  signed [25:0] mul_ln1118_139_fu_6554_p2;
wire  signed [25:0] mul_ln1118_140_fu_6561_p2;
wire  signed [25:0] mul_ln1118_141_fu_6568_p2;
wire  signed [25:0] mul_ln1118_142_fu_6575_p2;
wire  signed [25:0] mul_ln1118_143_fu_6582_p2;
wire  signed [25:0] mul_ln1118_144_fu_6589_p2;
wire  signed [25:0] mul_ln1118_145_fu_6596_p2;
wire  signed [25:0] mul_ln1118_146_fu_6603_p2;
wire  signed [25:0] mul_ln1118_147_fu_6610_p2;
wire  signed [25:0] mul_ln1118_148_fu_6617_p2;
wire  signed [25:0] mul_ln1118_149_fu_6624_p2;
wire  signed [24:0] mul_ln1118_150_fu_6631_p2;
wire   [15:0] add_ln703_fu_5693_p2;
wire   [15:0] add_ln703_80_fu_5697_p2;
wire   [15:0] add_ln703_83_fu_5711_p2;
wire   [15:0] add_ln703_82_fu_5707_p2;
wire   [15:0] add_ln703_84_fu_5715_p2;
wire   [15:0] add_ln703_88_fu_5726_p2;
wire   [15:0] add_ln703_89_fu_5730_p2;
wire   [15:0] add_ln703_92_fu_5744_p2;
wire   [15:0] add_ln703_91_fu_5740_p2;
wire   [15:0] add_ln703_93_fu_5748_p2;
wire   [15:0] add_ln703_97_fu_5759_p2;
wire   [15:0] add_ln703_98_fu_5763_p2;
wire   [15:0] add_ln703_101_fu_5777_p2;
wire   [15:0] add_ln703_100_fu_5773_p2;
wire   [15:0] add_ln703_102_fu_5781_p2;
wire   [15:0] add_ln703_106_fu_5792_p2;
wire   [15:0] add_ln703_107_fu_5796_p2;
wire   [15:0] add_ln703_110_fu_5810_p2;
wire   [15:0] add_ln703_109_fu_5806_p2;
wire   [15:0] add_ln703_111_fu_5814_p2;
wire   [15:0] add_ln703_115_fu_5825_p2;
wire   [15:0] add_ln703_116_fu_5829_p2;
wire   [15:0] add_ln703_119_fu_5843_p2;
wire   [15:0] add_ln703_118_fu_5839_p2;
wire   [15:0] add_ln703_120_fu_5847_p2;
wire   [15:0] add_ln703_124_fu_5858_p2;
wire   [15:0] add_ln703_125_fu_5862_p2;
wire   [15:0] add_ln703_128_fu_5876_p2;
wire   [15:0] add_ln703_127_fu_5872_p2;
wire   [15:0] add_ln703_129_fu_5880_p2;
wire   [15:0] add_ln703_133_fu_5891_p2;
wire   [15:0] add_ln703_134_fu_5895_p2;
wire   [15:0] add_ln703_137_fu_5909_p2;
wire   [15:0] add_ln703_136_fu_5905_p2;
wire   [15:0] add_ln703_138_fu_5913_p2;
wire   [15:0] add_ln703_143_fu_5931_p2;
wire   [15:0] add_ln703_142_fu_5927_p2;
wire  signed [15:0] sext_ln708_fu_5924_p1;
wire   [15:0] add_ln703_146_fu_5945_p2;
wire   [15:0] add_ln703_147_fu_5950_p2;
wire   [15:0] add_ln703_145_fu_5941_p2;
wire   [15:0] add_ln703_86_fu_5961_p2;
wire   [15:0] add_ln703_95_fu_5971_p2;
wire   [15:0] add_ln703_104_fu_5981_p2;
wire   [15:0] add_ln703_113_fu_5991_p2;
wire   [15:0] add_ln703_122_fu_6001_p2;
wire   [15:0] add_ln703_131_fu_6011_p2;
wire   [15:0] add_ln703_140_fu_6021_p2;
wire   [15:0] add_ln703_149_fu_6031_p2;
wire   [31:0] add_ln328_fu_6057_p2;
wire   [31:0] add_ln323_fu_6103_p2;
reg   [11:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_603;
reg    ap_condition_685;
reg    ap_condition_1543;
reg    ap_condition_2240;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 kernel_data_V_1_8 = 16'd0;
#0 kernel_data_V_1_9 = 16'd0;
#0 kernel_data_V_1_10 = 16'd0;
#0 kernel_data_V_1_11 = 16'd0;
#0 kernel_data_V_1_20 = 16'd0;
#0 kernel_data_V_1_21 = 16'd0;
#0 kernel_data_V_1_22 = 16'd0;
#0 kernel_data_V_1_23 = 16'd0;
#0 kernel_data_V_1_32 = 16'd0;
#0 kernel_data_V_1_33 = 16'd0;
#0 kernel_data_V_1_34 = 16'd0;
#0 kernel_data_V_1_35 = 16'd0;
#0 kernel_data_V_1_4 = 16'd0;
#0 kernel_data_V_1_5 = 16'd0;
#0 kernel_data_V_1_6 = 16'd0;
#0 kernel_data_V_1_7 = 16'd0;
#0 kernel_data_V_1_16 = 16'd0;
#0 kernel_data_V_1_17 = 16'd0;
#0 kernel_data_V_1_18 = 16'd0;
#0 kernel_data_V_1_19 = 16'd0;
#0 kernel_data_V_1_28 = 16'd0;
#0 kernel_data_V_1_29 = 16'd0;
#0 kernel_data_V_1_30 = 16'd0;
#0 kernel_data_V_1_31 = 16'd0;
#0 sX_2 = 32'd0;
#0 sY_2 = 32'd0;
#0 pY_2 = 32'd0;
#0 pX_2 = 32'd0;
#0 kernel_data_V_1_24 = 16'd0;
#0 kernel_data_V_1_25 = 16'd0;
#0 kernel_data_V_1_26 = 16'd0;
#0 kernel_data_V_1_27 = 16'd0;
#0 kernel_data_V_1_12 = 16'd0;
#0 kernel_data_V_1_13 = 16'd0;
#0 kernel_data_V_1_14 = 16'd0;
#0 kernel_data_V_1_15 = 16'd0;
#0 kernel_data_V_1_0 = 16'd0;
#0 kernel_data_V_1_1 = 16'd0;
#0 kernel_data_V_1_2 = 16'd0;
#0 kernel_data_V_1_3 = 16'd0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
end

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V #(
    .DataWidth( 1145 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
w5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w5_V_address0),
    .ce0(w5_V_ce0),
    .q0(w5_V_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_0_ce0),
    .we0(line_buffer_Array_V_1_0_0_we0),
    .d0(DataIn_V_assign_fu_2050_p6),
    .q0(line_buffer_Array_V_1_0_0_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_1_ce0),
    .we0(line_buffer_Array_V_1_0_1_we0),
    .d0(DataIn_V_assign_fu_2050_p6),
    .q0(line_buffer_Array_V_1_0_1_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_2_ce0),
    .we0(line_buffer_Array_V_1_0_2_we0),
    .d0(DataIn_V_assign_fu_2050_p6),
    .q0(line_buffer_Array_V_1_0_2_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_3_ce0),
    .we0(line_buffer_Array_V_1_0_3_we0),
    .d0(DataIn_V_assign_fu_2050_p6),
    .q0(line_buffer_Array_V_1_0_3_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_0_ce0),
    .we0(line_buffer_Array_V_1_1_0_we0),
    .d0(shift_buffer_1_0_V_reg_800),
    .q0(line_buffer_Array_V_1_1_0_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_1_ce0),
    .we0(line_buffer_Array_V_1_1_1_we0),
    .d0(shift_buffer_1_0_V_reg_800),
    .q0(line_buffer_Array_V_1_1_1_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_2_ce0),
    .we0(line_buffer_Array_V_1_1_2_we0),
    .d0(shift_buffer_1_0_V_reg_800),
    .q0(line_buffer_Array_V_1_1_2_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_3_ce0),
    .we0(line_buffer_Array_V_1_1_3_we0),
    .d0(shift_buffer_1_0_V_reg_800),
    .q0(line_buffer_Array_V_1_1_3_q0)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U70(
    .din0(tmp_data_0_V_reg_6686),
    .din1(tmp_data_1_V_reg_6692),
    .din2(tmp_data_2_V_reg_6698),
    .din3(tmp_data_3_V_reg_6704),
    .din4(DataIn_V_assign_fu_2050_p5),
    .dout(DataIn_V_assign_fu_2050_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U71(
    .din0(shift_buffer_0_3_V_3_fu_720),
    .din1(shift_buffer_0_3_V_2_fu_716),
    .din2(shift_buffer_0_3_V_1_fu_712),
    .din3(shift_buffer_0_3_V_fu_708),
    .din4(tmp_82_fu_2502_p5),
    .dout(tmp_82_fu_2502_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U72(
    .din0(shift_buffer_1_3_V_3_fu_704),
    .din1(shift_buffer_1_3_V_2_fu_700),
    .din2(shift_buffer_1_3_V_1_fu_696),
    .din3(shift_buffer_1_3_V_fu_692),
    .din4(tmp_84_fu_2568_p5),
    .dout(tmp_84_fu_2568_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U73(
    .din0(tmp_data_0_V_reg_6686),
    .din1(tmp_data_1_V_reg_6692),
    .din2(tmp_data_2_V_reg_6698),
    .din3(tmp_data_3_V_reg_6704),
    .din4(tmp_85_fu_2622_p5),
    .dout(tmp_85_fu_2622_p6)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U74(
    .din0(trunc_ln56_reg_6950),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_reg_882),
    .dout(mul_ln1118_fu_6134_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U75(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_1_reg_895),
    .din1(tmp_88_reg_6975),
    .dout(mul_ln1118_80_fu_6141_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U76(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_2_reg_908),
    .din1(tmp_89_reg_7000),
    .dout(mul_ln1118_81_fu_6148_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U77(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_3_reg_921),
    .din1(tmp_90_reg_7025),
    .dout(mul_ln1118_82_fu_6155_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U78(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_4_reg_934),
    .din1(tmp_91_reg_7050),
    .dout(mul_ln1118_83_fu_6162_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U79(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_5_reg_947),
    .din1(tmp_92_reg_7075),
    .dout(mul_ln1118_84_fu_6169_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U80(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_6_reg_960),
    .din1(tmp_93_reg_7100),
    .dout(mul_ln1118_85_fu_6176_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U81(
    .din0(tmp_94_reg_7125),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_7_reg_973),
    .dout(mul_ln1118_86_fu_6183_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U82(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_8_reg_986),
    .din1(tmp_95_reg_7150),
    .dout(mul_ln1118_87_fu_6190_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U83(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_9_reg_999),
    .din1(tmp_96_reg_7175),
    .dout(mul_ln1118_88_fu_6197_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U84(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012),
    .din1(tmp_97_reg_7200),
    .dout(mul_ln1118_89_fu_6204_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U85(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025),
    .din1(tmp_98_reg_7225),
    .dout(mul_ln1118_90_fu_6211_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U86(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038),
    .din1(tmp_99_reg_7250),
    .dout(mul_ln1118_91_fu_6218_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U87(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051),
    .din1(tmp_100_reg_7275),
    .dout(mul_ln1118_92_fu_6225_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U88(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064),
    .din1(tmp_101_reg_7300),
    .dout(mul_ln1118_93_fu_6232_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U89(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077),
    .din1(tmp_102_reg_7325),
    .dout(mul_ln1118_94_fu_6239_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U90(
    .din0(tmp_103_reg_7350),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090),
    .dout(mul_ln1118_95_fu_6246_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U91(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103),
    .din1(tmp_104_reg_7375),
    .dout(mul_ln1118_96_fu_6253_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U92(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116),
    .din1(tmp_105_reg_7400),
    .dout(mul_ln1118_97_fu_6260_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U93(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1129),
    .din1(tmp_106_reg_7425),
    .dout(mul_ln1118_98_fu_6267_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U94(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1142),
    .din1(tmp_107_reg_7450),
    .dout(mul_ln1118_99_fu_6274_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U95(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1155),
    .din1(tmp_108_reg_7475),
    .dout(mul_ln1118_100_fu_6281_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U96(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1168),
    .din1(tmp_109_reg_7500),
    .dout(mul_ln1118_101_fu_6288_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U97(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1181),
    .din1(tmp_110_reg_7525),
    .dout(mul_ln1118_102_fu_6295_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U98(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1194),
    .din1(tmp_111_reg_7550),
    .dout(mul_ln1118_103_fu_6302_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U99(
    .din0(tmp_112_reg_7575),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1207),
    .dout(mul_ln1118_104_fu_6309_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U100(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1220),
    .din1(tmp_113_reg_7600),
    .dout(mul_ln1118_105_fu_6316_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U101(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1233),
    .din1(tmp_114_reg_7625),
    .dout(mul_ln1118_106_fu_6323_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U102(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1246),
    .din1(tmp_115_reg_7650),
    .dout(mul_ln1118_107_fu_6330_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U103(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1259),
    .din1(tmp_116_reg_7675),
    .dout(mul_ln1118_108_fu_6337_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U104(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1272),
    .din1(tmp_117_reg_7700),
    .dout(mul_ln1118_109_fu_6344_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U105(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1285),
    .din1(tmp_118_reg_7725),
    .dout(mul_ln1118_110_fu_6351_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U106(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1298),
    .din1(tmp_119_reg_7750),
    .dout(mul_ln1118_111_fu_6358_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U107(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1311),
    .din1(tmp_120_reg_7775),
    .dout(mul_ln1118_112_fu_6365_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U108(
    .din0(tmp_121_reg_7800),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1324),
    .dout(mul_ln1118_113_fu_6372_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U109(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1337),
    .din1(tmp_122_reg_7825),
    .dout(mul_ln1118_114_fu_6379_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U110(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1350),
    .din1(tmp_123_reg_7850),
    .dout(mul_ln1118_115_fu_6386_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U111(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1363),
    .din1(tmp_124_reg_7875),
    .dout(mul_ln1118_116_fu_6393_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U112(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1376),
    .din1(tmp_125_reg_7900),
    .dout(mul_ln1118_117_fu_6400_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U113(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1389),
    .din1(tmp_126_reg_7925),
    .dout(mul_ln1118_118_fu_6407_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U114(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1402),
    .din1(tmp_127_reg_7950),
    .dout(mul_ln1118_119_fu_6414_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U115(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1415),
    .din1(tmp_128_reg_7975),
    .dout(mul_ln1118_120_fu_6421_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U116(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1428),
    .din1(tmp_129_reg_8000),
    .dout(mul_ln1118_121_fu_6428_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U117(
    .din0(tmp_130_reg_8025),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1441),
    .dout(mul_ln1118_122_fu_6435_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U118(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1454),
    .din1(tmp_131_reg_8050),
    .dout(mul_ln1118_123_fu_6442_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U119(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1467),
    .din1(tmp_132_reg_8075),
    .dout(mul_ln1118_124_fu_6449_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U120(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1480),
    .din1(tmp_133_reg_8100),
    .dout(mul_ln1118_125_fu_6456_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U121(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1493),
    .din1(tmp_134_reg_8125),
    .dout(mul_ln1118_126_fu_6463_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U122(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1506),
    .din1(tmp_135_reg_8150),
    .dout(mul_ln1118_127_fu_6470_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U123(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1519),
    .din1(tmp_136_reg_8175),
    .dout(mul_ln1118_128_fu_6477_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U124(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1532),
    .din1(tmp_137_reg_8200),
    .dout(mul_ln1118_129_fu_6484_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U125(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1545),
    .din1(tmp_138_reg_8225),
    .dout(mul_ln1118_130_fu_6491_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U126(
    .din0(tmp_139_reg_8250),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1558),
    .dout(mul_ln1118_131_fu_6498_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U127(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1571),
    .din1(tmp_140_reg_8275),
    .dout(mul_ln1118_132_fu_6505_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U128(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1584),
    .din1(tmp_141_reg_8300),
    .dout(mul_ln1118_133_fu_6512_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U129(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1597),
    .din1(tmp_142_reg_8325),
    .dout(mul_ln1118_134_fu_6519_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U130(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1610),
    .din1(tmp_143_reg_8350),
    .dout(mul_ln1118_135_fu_6526_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U131(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1623),
    .din1(tmp_144_reg_8375),
    .dout(mul_ln1118_136_fu_6533_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U132(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1636),
    .din1(tmp_145_reg_8400),
    .dout(mul_ln1118_137_fu_6540_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U133(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1649),
    .din1(tmp_146_reg_8425),
    .dout(mul_ln1118_138_fu_6547_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U134(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1662),
    .din1(tmp_147_reg_8450),
    .dout(mul_ln1118_139_fu_6554_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U135(
    .din0(tmp_148_reg_8475),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1675),
    .dout(mul_ln1118_140_fu_6561_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U136(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1688),
    .din1(tmp_149_reg_8500),
    .dout(mul_ln1118_141_fu_6568_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U137(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1701),
    .din1(tmp_150_reg_8525),
    .dout(mul_ln1118_142_fu_6575_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U138(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1714),
    .din1(tmp_151_reg_8550),
    .dout(mul_ln1118_143_fu_6582_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U139(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1727),
    .din1(tmp_152_reg_8575),
    .dout(mul_ln1118_144_fu_6589_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U140(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1740),
    .din1(tmp_153_reg_8600),
    .dout(mul_ln1118_145_fu_6596_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U141(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1753),
    .din1(tmp_154_reg_8625),
    .dout(mul_ln1118_146_fu_6603_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U142(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1766),
    .din1(tmp_155_reg_8650),
    .dout(mul_ln1118_147_fu_6610_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U143(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1779),
    .din1(tmp_156_reg_8675),
    .dout(mul_ln1118_148_fu_6617_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U144(
    .din0(tmp_157_reg_8700),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1792),
    .dout(mul_ln1118_149_fu_6624_p2)
);

myproject_mul_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_16s_9s_25_1_1_U145(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1805),
    .din1(tmp_158_reg_8725),
    .dout(mul_ln1118_150_fu_6631_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (icmp_ln79_fu_6128_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln43_fu_2765_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln289_2_fu_2736_p2) & (icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end else if (((1'd1 == and_ln289_2_fu_2736_p2) & (icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1012 <= ap_phi_reg_pp1_iter1_phi_ln56_10_reg_1012;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1025 <= ap_phi_reg_pp1_iter1_phi_ln56_11_reg_1025;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1038 <= ap_phi_reg_pp1_iter1_phi_ln56_12_reg_1038;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1051 <= ap_phi_reg_pp1_iter1_phi_ln56_13_reg_1051;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1064 <= ap_phi_reg_pp1_iter1_phi_ln56_14_reg_1064;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1077 <= ap_phi_reg_pp1_iter1_phi_ln56_15_reg_1077;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1090 <= ap_phi_reg_pp1_iter1_phi_ln56_16_reg_1090;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6922 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6922 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6922 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1103 <= ap_phi_reg_pp1_iter1_phi_ln56_17_reg_1103;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1116 <= ap_phi_reg_pp1_iter1_phi_ln56_18_reg_1116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1129 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1129 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1129 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1129 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1129 <= ap_phi_reg_pp1_iter1_phi_ln56_19_reg_1129;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_895 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_895 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_895 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_895 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_895 <= ap_phi_reg_pp1_iter1_phi_ln56_1_reg_895;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1142 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1142 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1142 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1142 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1142 <= ap_phi_reg_pp1_iter1_phi_ln56_20_reg_1142;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1155 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1155 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1155 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1155 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1155 <= ap_phi_reg_pp1_iter1_phi_ln56_21_reg_1155;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1168 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1168 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1168 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1168 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1168 <= ap_phi_reg_pp1_iter1_phi_ln56_22_reg_1168;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1181 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1181 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1181 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1181 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1181 <= ap_phi_reg_pp1_iter1_phi_ln56_23_reg_1181;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1194 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1194 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1194 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1194 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1194 <= ap_phi_reg_pp1_iter1_phi_ln56_24_reg_1194;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1207 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1207 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1207 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1207 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1207 <= ap_phi_reg_pp1_iter1_phi_ln56_25_reg_1207;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1220 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6922 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1220 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6922 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1220 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6922 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1220 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1220 <= ap_phi_reg_pp1_iter1_phi_ln56_26_reg_1220;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1233 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1233 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1233 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1233 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1233 <= ap_phi_reg_pp1_iter1_phi_ln56_27_reg_1233;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1246 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1246 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1246 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1246 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1246 <= ap_phi_reg_pp1_iter1_phi_ln56_28_reg_1246;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1259 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1259 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1259 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1259 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1259 <= ap_phi_reg_pp1_iter1_phi_ln56_29_reg_1259;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_908 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_908 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_908 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_908 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_908 <= ap_phi_reg_pp1_iter1_phi_ln56_2_reg_908;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1272 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1272 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1272 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1272 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1272 <= ap_phi_reg_pp1_iter1_phi_ln56_30_reg_1272;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1285 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1285 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1285 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1285 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1285 <= ap_phi_reg_pp1_iter1_phi_ln56_31_reg_1285;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1298 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1298 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1298 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1298 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1298 <= ap_phi_reg_pp1_iter1_phi_ln56_32_reg_1298;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1311 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1311 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1311 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1311 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1311 <= ap_phi_reg_pp1_iter1_phi_ln56_33_reg_1311;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1324 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1324 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1324 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1324 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1324 <= ap_phi_reg_pp1_iter1_phi_ln56_34_reg_1324;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1337 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6922 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1337 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6922 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1337 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6922 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1337 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1337 <= ap_phi_reg_pp1_iter1_phi_ln56_35_reg_1337;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1350 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1350 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1350 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1350 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1350 <= ap_phi_reg_pp1_iter1_phi_ln56_36_reg_1350;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1363 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1363 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1363 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1363 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1363 <= ap_phi_reg_pp1_iter1_phi_ln56_37_reg_1363;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1376 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1376 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1376 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1376 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1376 <= ap_phi_reg_pp1_iter1_phi_ln56_38_reg_1376;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1389 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1389 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1389 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1389 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1389 <= ap_phi_reg_pp1_iter1_phi_ln56_39_reg_1389;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_921 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_921 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_921 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_921 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_921 <= ap_phi_reg_pp1_iter1_phi_ln56_3_reg_921;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1402 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1402 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1402 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1402 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1402 <= ap_phi_reg_pp1_iter1_phi_ln56_40_reg_1402;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1415 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1415 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1415 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1415 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1415 <= ap_phi_reg_pp1_iter1_phi_ln56_41_reg_1415;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1428 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1428 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1428 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1428 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1428 <= ap_phi_reg_pp1_iter1_phi_ln56_42_reg_1428;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1441 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1441 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1441 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1441 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1441 <= ap_phi_reg_pp1_iter1_phi_ln56_43_reg_1441;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1454 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6922 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1454 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6922 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1454 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6922 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1454 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1454 <= ap_phi_reg_pp1_iter1_phi_ln56_44_reg_1454;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1467 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1467 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1467 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1467 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1467 <= ap_phi_reg_pp1_iter1_phi_ln56_45_reg_1467;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1480 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1480 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1480 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1480 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1480 <= ap_phi_reg_pp1_iter1_phi_ln56_46_reg_1480;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1493 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1493 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1493 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1493 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1493 <= ap_phi_reg_pp1_iter1_phi_ln56_47_reg_1493;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1506 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1506 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1506 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1506 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1506 <= ap_phi_reg_pp1_iter1_phi_ln56_48_reg_1506;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1519 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1519 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1519 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1519 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1519 <= ap_phi_reg_pp1_iter1_phi_ln56_49_reg_1519;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_934 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_934 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_934 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_934 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_934 <= ap_phi_reg_pp1_iter1_phi_ln56_4_reg_934;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1532 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1532 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1532 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1532 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1532 <= ap_phi_reg_pp1_iter1_phi_ln56_50_reg_1532;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1545 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1545 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1545 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1545 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1545 <= ap_phi_reg_pp1_iter1_phi_ln56_51_reg_1545;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1558 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1558 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1558 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1558 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1558 <= ap_phi_reg_pp1_iter1_phi_ln56_52_reg_1558;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1571 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6922 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1571 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6922 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1571 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6922 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1571 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1571 <= ap_phi_reg_pp1_iter1_phi_ln56_53_reg_1571;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1584 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1584 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1584 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1584 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1584 <= ap_phi_reg_pp1_iter1_phi_ln56_54_reg_1584;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1597 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1597 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1597 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1597 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1597 <= ap_phi_reg_pp1_iter1_phi_ln56_55_reg_1597;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1610 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1610 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1610 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1610 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1610 <= ap_phi_reg_pp1_iter1_phi_ln56_56_reg_1610;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1623 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1623 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1623 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1623 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1623 <= ap_phi_reg_pp1_iter1_phi_ln56_57_reg_1623;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1636 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1636 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1636 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1636 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1636 <= ap_phi_reg_pp1_iter1_phi_ln56_58_reg_1636;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1649 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1649 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1649 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1649 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1649 <= ap_phi_reg_pp1_iter1_phi_ln56_59_reg_1649;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_947 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_947 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_947 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_947 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_947 <= ap_phi_reg_pp1_iter1_phi_ln56_5_reg_947;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1662 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1662 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1662 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1662 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1662 <= ap_phi_reg_pp1_iter1_phi_ln56_60_reg_1662;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1675 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1675 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1675 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1675 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1675 <= ap_phi_reg_pp1_iter1_phi_ln56_61_reg_1675;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1688 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6922 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1688 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6922 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1688 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6922 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1688 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1688 <= ap_phi_reg_pp1_iter1_phi_ln56_62_reg_1688;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1701 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1701 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1701 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1701 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1701 <= ap_phi_reg_pp1_iter1_phi_ln56_63_reg_1701;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1714 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1714 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1714 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1714 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1714 <= ap_phi_reg_pp1_iter1_phi_ln56_64_reg_1714;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1727 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1727 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1727 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1727 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1727 <= ap_phi_reg_pp1_iter1_phi_ln56_65_reg_1727;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1740 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1740 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1740 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1740 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1740 <= ap_phi_reg_pp1_iter1_phi_ln56_66_reg_1740;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1753 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1753 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1753 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1753 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1753 <= ap_phi_reg_pp1_iter1_phi_ln56_67_reg_1753;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1766 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1766 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1766 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1766 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1766 <= ap_phi_reg_pp1_iter1_phi_ln56_68_reg_1766;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1779 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1779 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1779 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1779 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1779 <= ap_phi_reg_pp1_iter1_phi_ln56_69_reg_1779;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_960 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_960 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_960 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_960 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_960 <= ap_phi_reg_pp1_iter1_phi_ln56_6_reg_960;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1792 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1792 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1792 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1792 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1792 <= ap_phi_reg_pp1_iter1_phi_ln56_70_reg_1792;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1805 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6922 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1805 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6922 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1805 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6922 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1805 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1805 <= ap_phi_reg_pp1_iter1_phi_ln56_71_reg_1805;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_973 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_973 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_973 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_973 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_973 <= ap_phi_reg_pp1_iter1_phi_ln56_7_reg_973;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_986 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6922 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_986 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6922 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_986 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6922 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_986 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_986 <= ap_phi_reg_pp1_iter1_phi_ln56_8_reg_986;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_999 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_999 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_999 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_999 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_999 <= ap_phi_reg_pp1_iter1_phi_ln56_9_reg_999;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_870 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_882 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_870 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_882 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_870 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_882 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_870 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_882 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_882 <= ap_phi_reg_pp1_iter1_phi_ln56_reg_882;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_2474_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_ic2_0_i_i_i_i_0_reg_837 <= add_ln213_fu_2480_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        i_ic2_0_i_i_i_i_0_reg_837 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_2540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        i_ic2_0_i_i_i_i_1_reg_848 <= add_ln213_1_fu_2546_p2;
    end else if (((icmp_ln213_fu_2474_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_ic2_0_i_i_i_i_1_reg_848 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_2_fu_2606_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        i_ic2_0_i_i_i_i_2_reg_859 <= add_ln213_2_fu_2612_p2;
    end else if (((icmp_ln213_1_fu_2540_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        i_ic2_0_i_i_i_i_2_reg_859 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_ic4_0_i_i_i_reg_789 <= i_ic_reg_6719;
    end else if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_ic4_0_i_i_i_reg_789 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_2034_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_iw_0_i_i_i_i_reg_826 <= 2'd0;
    end else if (((icmp_ln194_fu_2180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_iw_0_i_i_i_i_reg_826 <= i_iw_fu_2186_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (icmp_ln79_fu_6128_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        indvar_flatten133_reg_777 <= add_ln79_reg_6710;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten133_reg_777 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1543)) begin
        if ((icmp_ln313_fu_6041_p2 == 1'd1)) begin
            pX_2 <= 32'd0;
        end else if ((icmp_ln313_fu_6041_p2 == 1'd0)) begin
            pX_2 <= add_ln326_fu_6046_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2240)) begin
        if ((icmp_ln317_fu_6087_p2 == 1'd1)) begin
            pY_2 <= 32'd0;
        end else if ((icmp_ln317_fu_6087_p2 == 1'd0)) begin
            pY_2 <= add_ln321_fu_6092_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1543)) begin
        if ((icmp_ln313_fu_6041_p2 == 1'd1)) begin
            sX_2 <= 32'd0;
        end else if ((icmp_ln313_fu_6041_p2 == 1'd0)) begin
            sX_2 <= select_ln328_fu_6062_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((trunc_ln246_reg_6724 == 2'd0)) begin
            shift_buffer_0_0_V_reg_813 <= line_buffer_Array_V_1_1_0_q0;
        end else if ((trunc_ln246_reg_6724 == 2'd1)) begin
            shift_buffer_0_0_V_reg_813 <= line_buffer_Array_V_1_1_1_q0;
        end else if ((trunc_ln246_reg_6724 == 2'd2)) begin
            shift_buffer_0_0_V_reg_813 <= line_buffer_Array_V_1_1_2_q0;
        end else if ((trunc_ln246_reg_6724 == 2'd3)) begin
            shift_buffer_0_0_V_reg_813 <= line_buffer_Array_V_1_1_3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_2034_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        if ((trunc_ln246_fu_2046_p1 == 2'd0)) begin
            shift_buffer_1_0_V_reg_800 <= line_buffer_Array_V_1_0_0_q0;
        end else if ((trunc_ln246_fu_2046_p1 == 2'd1)) begin
            shift_buffer_1_0_V_reg_800 <= line_buffer_Array_V_1_0_1_q0;
        end else if ((trunc_ln246_fu_2046_p1 == 2'd2)) begin
            shift_buffer_1_0_V_reg_800 <= line_buffer_Array_V_1_0_2_q0;
        end else if ((trunc_ln246_fu_2046_p1 == 2'd3)) begin
            shift_buffer_1_0_V_reg_800 <= line_buffer_Array_V_1_0_3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6926_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_0_V_7130_reg_1818 <= acc_0_V_fu_5965_p2;
    end else if (((1'd1 == and_ln289_2_fu_2736_p2) & (icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_0_V_7130_reg_1818 <= 16'd219;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6926_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_1_V_7128_reg_1829 <= acc_1_V_fu_5975_p2;
    end else if (((1'd1 == and_ln289_2_fu_2736_p2) & (icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_1_V_7128_reg_1829 <= 16'd677;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6926_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_2_V_7126_reg_1840 <= acc_2_V_fu_5985_p2;
    end else if (((1'd1 == and_ln289_2_fu_2736_p2) & (icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_2_V_7126_reg_1840 <= 16'd28;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6926_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_3_V_7124_reg_1851 <= acc_3_V_fu_5995_p2;
    end else if (((1'd1 == and_ln289_2_fu_2736_p2) & (icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_3_V_7124_reg_1851 <= 16'd151;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6926_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_4_V_5122_reg_1862 <= acc_4_V_fu_6005_p2;
    end else if (((1'd1 == and_ln289_2_fu_2736_p2) & (icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_4_V_5122_reg_1862 <= 16'd65174;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6926_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_5_V_5120_reg_1873 <= acc_5_V_fu_6015_p2;
    end else if (((1'd1 == and_ln289_2_fu_2736_p2) & (icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_5_V_5120_reg_1873 <= 16'd65472;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6926_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_6_V_5118_reg_1884 <= acc_6_V_fu_6025_p2;
    end else if (((1'd1 == and_ln289_2_fu_2736_p2) & (icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_6_V_5118_reg_1884 <= 16'd43;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6926_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_7_V_5116_reg_1895 <= acc_7_V_fu_6035_p2;
    end else if (((1'd1 == and_ln289_2_fu_2736_p2) & (icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_7_V_5116_reg_1895 <= 16'd65481;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6926 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        w_index132_reg_870 <= w_index_reg_6912;
    end else if (((1'd1 == and_ln289_2_fu_2736_p2) & (icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        w_index132_reg_870 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        acc_0_V_reg_9170 <= acc_0_V_fu_5965_p2;
        acc_1_V_reg_9176 <= acc_1_V_fu_5975_p2;
        acc_2_V_reg_9182 <= acc_2_V_fu_5985_p2;
        acc_3_V_reg_9188 <= acc_3_V_fu_5995_p2;
        acc_4_V_reg_9194 <= acc_4_V_fu_6005_p2;
        acc_5_V_reg_9200 <= acc_5_V_fu_6015_p2;
        acc_6_V_reg_9206 <= acc_6_V_fu_6025_p2;
        acc_7_V_reg_9212 <= acc_7_V_fu_6035_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        add_ln703_103_reg_9115 <= add_ln703_103_fu_5786_p2;
        add_ln703_108_reg_9120 <= add_ln703_108_fu_5800_p2;
        add_ln703_112_reg_9125 <= add_ln703_112_fu_5819_p2;
        add_ln703_117_reg_9130 <= add_ln703_117_fu_5833_p2;
        add_ln703_121_reg_9135 <= add_ln703_121_fu_5852_p2;
        add_ln703_126_reg_9140 <= add_ln703_126_fu_5866_p2;
        add_ln703_130_reg_9145 <= add_ln703_130_fu_5885_p2;
        add_ln703_135_reg_9150 <= add_ln703_135_fu_5899_p2;
        add_ln703_139_reg_9155 <= add_ln703_139_fu_5918_p2;
        add_ln703_144_reg_9160 <= add_ln703_144_fu_5935_p2;
        add_ln703_148_reg_9165 <= add_ln703_148_fu_5955_p2;
        add_ln703_81_reg_9090 <= add_ln703_81_fu_5701_p2;
        add_ln703_85_reg_9095 <= add_ln703_85_fu_5720_p2;
        add_ln703_90_reg_9100 <= add_ln703_90_fu_5734_p2;
        add_ln703_94_reg_9105 <= add_ln703_94_fu_5753_p2;
        add_ln703_99_reg_9110 <= add_ln703_99_fu_5767_p2;
        icmp_ln43_reg_6926_pp1_iter2_reg <= icmp_ln43_reg_6926_pp1_iter1_reg;
        icmp_ln43_reg_6926_pp1_iter3_reg <= icmp_ln43_reg_6926_pp1_iter2_reg;
        trunc_ln2_reg_8730 <= {{mul_ln1118_fu_6134_p2[25:10]}};
        trunc_ln708_100_reg_8845 <= {{mul_ln1118_102_fu_6295_p2[25:10]}};
        trunc_ln708_101_reg_8850 <= {{mul_ln1118_103_fu_6302_p2[25:10]}};
        trunc_ln708_102_reg_8855 <= {{mul_ln1118_104_fu_6309_p2[25:10]}};
        trunc_ln708_103_reg_8860 <= {{mul_ln1118_105_fu_6316_p2[25:10]}};
        trunc_ln708_104_reg_8865 <= {{mul_ln1118_106_fu_6323_p2[25:10]}};
        trunc_ln708_105_reg_8870 <= {{mul_ln1118_107_fu_6330_p2[25:10]}};
        trunc_ln708_106_reg_8875 <= {{mul_ln1118_108_fu_6337_p2[25:10]}};
        trunc_ln708_107_reg_8880 <= {{mul_ln1118_109_fu_6344_p2[25:10]}};
        trunc_ln708_108_reg_8885 <= {{mul_ln1118_110_fu_6351_p2[25:10]}};
        trunc_ln708_109_reg_8890 <= {{mul_ln1118_111_fu_6358_p2[25:10]}};
        trunc_ln708_110_reg_8895 <= {{mul_ln1118_112_fu_6365_p2[25:10]}};
        trunc_ln708_111_reg_8900 <= {{mul_ln1118_113_fu_6372_p2[25:10]}};
        trunc_ln708_112_reg_8905 <= {{mul_ln1118_114_fu_6379_p2[25:10]}};
        trunc_ln708_113_reg_8910 <= {{mul_ln1118_115_fu_6386_p2[25:10]}};
        trunc_ln708_114_reg_8915 <= {{mul_ln1118_116_fu_6393_p2[25:10]}};
        trunc_ln708_115_reg_8920 <= {{mul_ln1118_117_fu_6400_p2[25:10]}};
        trunc_ln708_116_reg_8925 <= {{mul_ln1118_118_fu_6407_p2[25:10]}};
        trunc_ln708_117_reg_8930 <= {{mul_ln1118_119_fu_6414_p2[25:10]}};
        trunc_ln708_118_reg_8935 <= {{mul_ln1118_120_fu_6421_p2[25:10]}};
        trunc_ln708_119_reg_8940 <= {{mul_ln1118_121_fu_6428_p2[25:10]}};
        trunc_ln708_120_reg_8945 <= {{mul_ln1118_122_fu_6435_p2[25:10]}};
        trunc_ln708_121_reg_8950 <= {{mul_ln1118_123_fu_6442_p2[25:10]}};
        trunc_ln708_122_reg_8955 <= {{mul_ln1118_124_fu_6449_p2[25:10]}};
        trunc_ln708_123_reg_8960 <= {{mul_ln1118_125_fu_6456_p2[25:10]}};
        trunc_ln708_124_reg_8965 <= {{mul_ln1118_126_fu_6463_p2[25:10]}};
        trunc_ln708_125_reg_8970 <= {{mul_ln1118_127_fu_6470_p2[25:10]}};
        trunc_ln708_126_reg_8975 <= {{mul_ln1118_128_fu_6477_p2[25:10]}};
        trunc_ln708_127_reg_8980 <= {{mul_ln1118_129_fu_6484_p2[25:10]}};
        trunc_ln708_128_reg_8985 <= {{mul_ln1118_130_fu_6491_p2[25:10]}};
        trunc_ln708_129_reg_8990 <= {{mul_ln1118_131_fu_6498_p2[25:10]}};
        trunc_ln708_130_reg_8995 <= {{mul_ln1118_132_fu_6505_p2[25:10]}};
        trunc_ln708_131_reg_9000 <= {{mul_ln1118_133_fu_6512_p2[25:10]}};
        trunc_ln708_132_reg_9005 <= {{mul_ln1118_134_fu_6519_p2[25:10]}};
        trunc_ln708_133_reg_9010 <= {{mul_ln1118_135_fu_6526_p2[25:10]}};
        trunc_ln708_134_reg_9015 <= {{mul_ln1118_136_fu_6533_p2[25:10]}};
        trunc_ln708_135_reg_9020 <= {{mul_ln1118_137_fu_6540_p2[25:10]}};
        trunc_ln708_136_reg_9025 <= {{mul_ln1118_138_fu_6547_p2[25:10]}};
        trunc_ln708_137_reg_9030 <= {{mul_ln1118_139_fu_6554_p2[25:10]}};
        trunc_ln708_138_reg_9035 <= {{mul_ln1118_140_fu_6561_p2[25:10]}};
        trunc_ln708_139_reg_9040 <= {{mul_ln1118_141_fu_6568_p2[25:10]}};
        trunc_ln708_140_reg_9045 <= {{mul_ln1118_142_fu_6575_p2[25:10]}};
        trunc_ln708_141_reg_9050 <= {{mul_ln1118_143_fu_6582_p2[25:10]}};
        trunc_ln708_142_reg_9055 <= {{mul_ln1118_144_fu_6589_p2[25:10]}};
        trunc_ln708_143_reg_9060 <= {{mul_ln1118_145_fu_6596_p2[25:10]}};
        trunc_ln708_144_reg_9065 <= {{mul_ln1118_146_fu_6603_p2[25:10]}};
        trunc_ln708_145_reg_9070 <= {{mul_ln1118_147_fu_6610_p2[25:10]}};
        trunc_ln708_146_reg_9075 <= {{mul_ln1118_148_fu_6617_p2[25:10]}};
        trunc_ln708_147_reg_9080 <= {{mul_ln1118_149_fu_6624_p2[25:10]}};
        trunc_ln708_148_reg_9085 <= {{mul_ln1118_150_fu_6631_p2[24:10]}};
        trunc_ln708_79_reg_8740 <= {{mul_ln1118_81_fu_6148_p2[25:10]}};
        trunc_ln708_80_reg_8745 <= {{mul_ln1118_82_fu_6155_p2[25:10]}};
        trunc_ln708_81_reg_8750 <= {{mul_ln1118_83_fu_6162_p2[25:10]}};
        trunc_ln708_82_reg_8755 <= {{mul_ln1118_84_fu_6169_p2[25:10]}};
        trunc_ln708_83_reg_8760 <= {{mul_ln1118_85_fu_6176_p2[25:10]}};
        trunc_ln708_84_reg_8765 <= {{mul_ln1118_86_fu_6183_p2[25:10]}};
        trunc_ln708_85_reg_8770 <= {{mul_ln1118_87_fu_6190_p2[25:10]}};
        trunc_ln708_86_reg_8775 <= {{mul_ln1118_88_fu_6197_p2[25:10]}};
        trunc_ln708_87_reg_8780 <= {{mul_ln1118_89_fu_6204_p2[25:10]}};
        trunc_ln708_88_reg_8785 <= {{mul_ln1118_90_fu_6211_p2[25:10]}};
        trunc_ln708_89_reg_8790 <= {{mul_ln1118_91_fu_6218_p2[25:10]}};
        trunc_ln708_90_reg_8795 <= {{mul_ln1118_92_fu_6225_p2[25:10]}};
        trunc_ln708_91_reg_8800 <= {{mul_ln1118_93_fu_6232_p2[25:10]}};
        trunc_ln708_92_reg_8805 <= {{mul_ln1118_94_fu_6239_p2[25:10]}};
        trunc_ln708_93_reg_8810 <= {{mul_ln1118_95_fu_6246_p2[25:10]}};
        trunc_ln708_94_reg_8815 <= {{mul_ln1118_96_fu_6253_p2[25:10]}};
        trunc_ln708_95_reg_8820 <= {{mul_ln1118_97_fu_6260_p2[25:10]}};
        trunc_ln708_96_reg_8825 <= {{mul_ln1118_98_fu_6267_p2[25:10]}};
        trunc_ln708_97_reg_8830 <= {{mul_ln1118_99_fu_6274_p2[25:10]}};
        trunc_ln708_98_reg_8835 <= {{mul_ln1118_100_fu_6281_p2[25:10]}};
        trunc_ln708_99_reg_8840 <= {{mul_ln1118_101_fu_6288_p2[25:10]}};
        trunc_ln708_s_reg_8735 <= {{mul_ln1118_80_fu_6141_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln79_reg_6710 <= add_ln79_fu_2028_p2;
        tmp_data_0_V_reg_6686 <= data_V_data_0_V_dout;
        tmp_data_1_V_reg_6692 <= data_V_data_1_V_dout;
        tmp_data_2_V_reg_6698 <= data_V_data_2_V_dout;
        tmp_data_3_V_reg_6704 <= data_V_data_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        and_ln289_2_reg_6908 <= and_ln289_2_fu_2736_p2;
        icmp_ln289_1_reg_6891 <= icmp_ln289_1_fu_2678_p2;
        icmp_ln289_reg_6881 <= icmp_ln289_fu_2668_p2;
        pX_2_load_reg_6902 <= pX_2;
        pY_2_load_reg_6896 <= pY_2;
        sX_2_load_reg_6876 <= sX_2;
        sY_2_load_reg_6886 <= sY_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_phi_ln56_10_reg_1012 <= ap_phi_reg_pp1_iter0_phi_ln56_10_reg_1012;
        ap_phi_reg_pp1_iter1_phi_ln56_11_reg_1025 <= ap_phi_reg_pp1_iter0_phi_ln56_11_reg_1025;
        ap_phi_reg_pp1_iter1_phi_ln56_12_reg_1038 <= ap_phi_reg_pp1_iter0_phi_ln56_12_reg_1038;
        ap_phi_reg_pp1_iter1_phi_ln56_13_reg_1051 <= ap_phi_reg_pp1_iter0_phi_ln56_13_reg_1051;
        ap_phi_reg_pp1_iter1_phi_ln56_14_reg_1064 <= ap_phi_reg_pp1_iter0_phi_ln56_14_reg_1064;
        ap_phi_reg_pp1_iter1_phi_ln56_15_reg_1077 <= ap_phi_reg_pp1_iter0_phi_ln56_15_reg_1077;
        ap_phi_reg_pp1_iter1_phi_ln56_16_reg_1090 <= ap_phi_reg_pp1_iter0_phi_ln56_16_reg_1090;
        ap_phi_reg_pp1_iter1_phi_ln56_17_reg_1103 <= ap_phi_reg_pp1_iter0_phi_ln56_17_reg_1103;
        ap_phi_reg_pp1_iter1_phi_ln56_18_reg_1116 <= ap_phi_reg_pp1_iter0_phi_ln56_18_reg_1116;
        ap_phi_reg_pp1_iter1_phi_ln56_19_reg_1129 <= ap_phi_reg_pp1_iter0_phi_ln56_19_reg_1129;
        ap_phi_reg_pp1_iter1_phi_ln56_1_reg_895 <= ap_phi_reg_pp1_iter0_phi_ln56_1_reg_895;
        ap_phi_reg_pp1_iter1_phi_ln56_20_reg_1142 <= ap_phi_reg_pp1_iter0_phi_ln56_20_reg_1142;
        ap_phi_reg_pp1_iter1_phi_ln56_21_reg_1155 <= ap_phi_reg_pp1_iter0_phi_ln56_21_reg_1155;
        ap_phi_reg_pp1_iter1_phi_ln56_22_reg_1168 <= ap_phi_reg_pp1_iter0_phi_ln56_22_reg_1168;
        ap_phi_reg_pp1_iter1_phi_ln56_23_reg_1181 <= ap_phi_reg_pp1_iter0_phi_ln56_23_reg_1181;
        ap_phi_reg_pp1_iter1_phi_ln56_24_reg_1194 <= ap_phi_reg_pp1_iter0_phi_ln56_24_reg_1194;
        ap_phi_reg_pp1_iter1_phi_ln56_25_reg_1207 <= ap_phi_reg_pp1_iter0_phi_ln56_25_reg_1207;
        ap_phi_reg_pp1_iter1_phi_ln56_26_reg_1220 <= ap_phi_reg_pp1_iter0_phi_ln56_26_reg_1220;
        ap_phi_reg_pp1_iter1_phi_ln56_27_reg_1233 <= ap_phi_reg_pp1_iter0_phi_ln56_27_reg_1233;
        ap_phi_reg_pp1_iter1_phi_ln56_28_reg_1246 <= ap_phi_reg_pp1_iter0_phi_ln56_28_reg_1246;
        ap_phi_reg_pp1_iter1_phi_ln56_29_reg_1259 <= ap_phi_reg_pp1_iter0_phi_ln56_29_reg_1259;
        ap_phi_reg_pp1_iter1_phi_ln56_2_reg_908 <= ap_phi_reg_pp1_iter0_phi_ln56_2_reg_908;
        ap_phi_reg_pp1_iter1_phi_ln56_30_reg_1272 <= ap_phi_reg_pp1_iter0_phi_ln56_30_reg_1272;
        ap_phi_reg_pp1_iter1_phi_ln56_31_reg_1285 <= ap_phi_reg_pp1_iter0_phi_ln56_31_reg_1285;
        ap_phi_reg_pp1_iter1_phi_ln56_32_reg_1298 <= ap_phi_reg_pp1_iter0_phi_ln56_32_reg_1298;
        ap_phi_reg_pp1_iter1_phi_ln56_33_reg_1311 <= ap_phi_reg_pp1_iter0_phi_ln56_33_reg_1311;
        ap_phi_reg_pp1_iter1_phi_ln56_34_reg_1324 <= ap_phi_reg_pp1_iter0_phi_ln56_34_reg_1324;
        ap_phi_reg_pp1_iter1_phi_ln56_35_reg_1337 <= ap_phi_reg_pp1_iter0_phi_ln56_35_reg_1337;
        ap_phi_reg_pp1_iter1_phi_ln56_36_reg_1350 <= ap_phi_reg_pp1_iter0_phi_ln56_36_reg_1350;
        ap_phi_reg_pp1_iter1_phi_ln56_37_reg_1363 <= ap_phi_reg_pp1_iter0_phi_ln56_37_reg_1363;
        ap_phi_reg_pp1_iter1_phi_ln56_38_reg_1376 <= ap_phi_reg_pp1_iter0_phi_ln56_38_reg_1376;
        ap_phi_reg_pp1_iter1_phi_ln56_39_reg_1389 <= ap_phi_reg_pp1_iter0_phi_ln56_39_reg_1389;
        ap_phi_reg_pp1_iter1_phi_ln56_3_reg_921 <= ap_phi_reg_pp1_iter0_phi_ln56_3_reg_921;
        ap_phi_reg_pp1_iter1_phi_ln56_40_reg_1402 <= ap_phi_reg_pp1_iter0_phi_ln56_40_reg_1402;
        ap_phi_reg_pp1_iter1_phi_ln56_41_reg_1415 <= ap_phi_reg_pp1_iter0_phi_ln56_41_reg_1415;
        ap_phi_reg_pp1_iter1_phi_ln56_42_reg_1428 <= ap_phi_reg_pp1_iter0_phi_ln56_42_reg_1428;
        ap_phi_reg_pp1_iter1_phi_ln56_43_reg_1441 <= ap_phi_reg_pp1_iter0_phi_ln56_43_reg_1441;
        ap_phi_reg_pp1_iter1_phi_ln56_44_reg_1454 <= ap_phi_reg_pp1_iter0_phi_ln56_44_reg_1454;
        ap_phi_reg_pp1_iter1_phi_ln56_45_reg_1467 <= ap_phi_reg_pp1_iter0_phi_ln56_45_reg_1467;
        ap_phi_reg_pp1_iter1_phi_ln56_46_reg_1480 <= ap_phi_reg_pp1_iter0_phi_ln56_46_reg_1480;
        ap_phi_reg_pp1_iter1_phi_ln56_47_reg_1493 <= ap_phi_reg_pp1_iter0_phi_ln56_47_reg_1493;
        ap_phi_reg_pp1_iter1_phi_ln56_48_reg_1506 <= ap_phi_reg_pp1_iter0_phi_ln56_48_reg_1506;
        ap_phi_reg_pp1_iter1_phi_ln56_49_reg_1519 <= ap_phi_reg_pp1_iter0_phi_ln56_49_reg_1519;
        ap_phi_reg_pp1_iter1_phi_ln56_4_reg_934 <= ap_phi_reg_pp1_iter0_phi_ln56_4_reg_934;
        ap_phi_reg_pp1_iter1_phi_ln56_50_reg_1532 <= ap_phi_reg_pp1_iter0_phi_ln56_50_reg_1532;
        ap_phi_reg_pp1_iter1_phi_ln56_51_reg_1545 <= ap_phi_reg_pp1_iter0_phi_ln56_51_reg_1545;
        ap_phi_reg_pp1_iter1_phi_ln56_52_reg_1558 <= ap_phi_reg_pp1_iter0_phi_ln56_52_reg_1558;
        ap_phi_reg_pp1_iter1_phi_ln56_53_reg_1571 <= ap_phi_reg_pp1_iter0_phi_ln56_53_reg_1571;
        ap_phi_reg_pp1_iter1_phi_ln56_54_reg_1584 <= ap_phi_reg_pp1_iter0_phi_ln56_54_reg_1584;
        ap_phi_reg_pp1_iter1_phi_ln56_55_reg_1597 <= ap_phi_reg_pp1_iter0_phi_ln56_55_reg_1597;
        ap_phi_reg_pp1_iter1_phi_ln56_56_reg_1610 <= ap_phi_reg_pp1_iter0_phi_ln56_56_reg_1610;
        ap_phi_reg_pp1_iter1_phi_ln56_57_reg_1623 <= ap_phi_reg_pp1_iter0_phi_ln56_57_reg_1623;
        ap_phi_reg_pp1_iter1_phi_ln56_58_reg_1636 <= ap_phi_reg_pp1_iter0_phi_ln56_58_reg_1636;
        ap_phi_reg_pp1_iter1_phi_ln56_59_reg_1649 <= ap_phi_reg_pp1_iter0_phi_ln56_59_reg_1649;
        ap_phi_reg_pp1_iter1_phi_ln56_5_reg_947 <= ap_phi_reg_pp1_iter0_phi_ln56_5_reg_947;
        ap_phi_reg_pp1_iter1_phi_ln56_60_reg_1662 <= ap_phi_reg_pp1_iter0_phi_ln56_60_reg_1662;
        ap_phi_reg_pp1_iter1_phi_ln56_61_reg_1675 <= ap_phi_reg_pp1_iter0_phi_ln56_61_reg_1675;
        ap_phi_reg_pp1_iter1_phi_ln56_62_reg_1688 <= ap_phi_reg_pp1_iter0_phi_ln56_62_reg_1688;
        ap_phi_reg_pp1_iter1_phi_ln56_63_reg_1701 <= ap_phi_reg_pp1_iter0_phi_ln56_63_reg_1701;
        ap_phi_reg_pp1_iter1_phi_ln56_64_reg_1714 <= ap_phi_reg_pp1_iter0_phi_ln56_64_reg_1714;
        ap_phi_reg_pp1_iter1_phi_ln56_65_reg_1727 <= ap_phi_reg_pp1_iter0_phi_ln56_65_reg_1727;
        ap_phi_reg_pp1_iter1_phi_ln56_66_reg_1740 <= ap_phi_reg_pp1_iter0_phi_ln56_66_reg_1740;
        ap_phi_reg_pp1_iter1_phi_ln56_67_reg_1753 <= ap_phi_reg_pp1_iter0_phi_ln56_67_reg_1753;
        ap_phi_reg_pp1_iter1_phi_ln56_68_reg_1766 <= ap_phi_reg_pp1_iter0_phi_ln56_68_reg_1766;
        ap_phi_reg_pp1_iter1_phi_ln56_69_reg_1779 <= ap_phi_reg_pp1_iter0_phi_ln56_69_reg_1779;
        ap_phi_reg_pp1_iter1_phi_ln56_6_reg_960 <= ap_phi_reg_pp1_iter0_phi_ln56_6_reg_960;
        ap_phi_reg_pp1_iter1_phi_ln56_70_reg_1792 <= ap_phi_reg_pp1_iter0_phi_ln56_70_reg_1792;
        ap_phi_reg_pp1_iter1_phi_ln56_71_reg_1805 <= ap_phi_reg_pp1_iter0_phi_ln56_71_reg_1805;
        ap_phi_reg_pp1_iter1_phi_ln56_7_reg_973 <= ap_phi_reg_pp1_iter0_phi_ln56_7_reg_973;
        ap_phi_reg_pp1_iter1_phi_ln56_8_reg_986 <= ap_phi_reg_pp1_iter0_phi_ln56_8_reg_986;
        ap_phi_reg_pp1_iter1_phi_ln56_9_reg_999 <= ap_phi_reg_pp1_iter0_phi_ln56_9_reg_999;
        ap_phi_reg_pp1_iter1_phi_ln56_reg_882 <= ap_phi_reg_pp1_iter0_phi_ln56_reg_882;
        w_index_reg_6912 <= w_index_fu_2746_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_ic_reg_6719 <= i_ic_fu_2040_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln43_reg_6926 <= icmp_ln43_fu_2765_p2;
        icmp_ln43_reg_6926_pp1_iter1_reg <= icmp_ln43_reg_6926;
        or_ln_reg_6922[1 : 0] <= or_ln_fu_2757_p3[1 : 0];
        tmp_100_reg_7275 <= {{w5_V_q0[223:208]}};
        tmp_101_reg_7300 <= {{w5_V_q0[239:224]}};
        tmp_102_reg_7325 <= {{w5_V_q0[255:240]}};
        tmp_103_reg_7350 <= {{w5_V_q0[271:256]}};
        tmp_104_reg_7375 <= {{w5_V_q0[287:272]}};
        tmp_105_reg_7400 <= {{w5_V_q0[303:288]}};
        tmp_106_reg_7425 <= {{w5_V_q0[319:304]}};
        tmp_107_reg_7450 <= {{w5_V_q0[335:320]}};
        tmp_108_reg_7475 <= {{w5_V_q0[351:336]}};
        tmp_109_reg_7500 <= {{w5_V_q0[367:352]}};
        tmp_110_reg_7525 <= {{w5_V_q0[383:368]}};
        tmp_111_reg_7550 <= {{w5_V_q0[399:384]}};
        tmp_112_reg_7575 <= {{w5_V_q0[415:400]}};
        tmp_113_reg_7600 <= {{w5_V_q0[431:416]}};
        tmp_114_reg_7625 <= {{w5_V_q0[447:432]}};
        tmp_115_reg_7650 <= {{w5_V_q0[463:448]}};
        tmp_116_reg_7675 <= {{w5_V_q0[479:464]}};
        tmp_117_reg_7700 <= {{w5_V_q0[495:480]}};
        tmp_118_reg_7725 <= {{w5_V_q0[511:496]}};
        tmp_119_reg_7750 <= {{w5_V_q0[527:512]}};
        tmp_120_reg_7775 <= {{w5_V_q0[543:528]}};
        tmp_121_reg_7800 <= {{w5_V_q0[559:544]}};
        tmp_122_reg_7825 <= {{w5_V_q0[575:560]}};
        tmp_123_reg_7850 <= {{w5_V_q0[591:576]}};
        tmp_124_reg_7875 <= {{w5_V_q0[607:592]}};
        tmp_125_reg_7900 <= {{w5_V_q0[623:608]}};
        tmp_126_reg_7925 <= {{w5_V_q0[639:624]}};
        tmp_127_reg_7950 <= {{w5_V_q0[655:640]}};
        tmp_128_reg_7975 <= {{w5_V_q0[671:656]}};
        tmp_129_reg_8000 <= {{w5_V_q0[687:672]}};
        tmp_130_reg_8025 <= {{w5_V_q0[703:688]}};
        tmp_131_reg_8050 <= {{w5_V_q0[719:704]}};
        tmp_132_reg_8075 <= {{w5_V_q0[735:720]}};
        tmp_133_reg_8100 <= {{w5_V_q0[751:736]}};
        tmp_134_reg_8125 <= {{w5_V_q0[767:752]}};
        tmp_135_reg_8150 <= {{w5_V_q0[783:768]}};
        tmp_136_reg_8175 <= {{w5_V_q0[799:784]}};
        tmp_137_reg_8200 <= {{w5_V_q0[815:800]}};
        tmp_138_reg_8225 <= {{w5_V_q0[831:816]}};
        tmp_139_reg_8250 <= {{w5_V_q0[847:832]}};
        tmp_140_reg_8275 <= {{w5_V_q0[863:848]}};
        tmp_141_reg_8300 <= {{w5_V_q0[879:864]}};
        tmp_142_reg_8325 <= {{w5_V_q0[895:880]}};
        tmp_143_reg_8350 <= {{w5_V_q0[911:896]}};
        tmp_144_reg_8375 <= {{w5_V_q0[927:912]}};
        tmp_145_reg_8400 <= {{w5_V_q0[943:928]}};
        tmp_146_reg_8425 <= {{w5_V_q0[959:944]}};
        tmp_147_reg_8450 <= {{w5_V_q0[975:960]}};
        tmp_148_reg_8475 <= {{w5_V_q0[991:976]}};
        tmp_149_reg_8500 <= {{w5_V_q0[1007:992]}};
        tmp_150_reg_8525 <= {{w5_V_q0[1023:1008]}};
        tmp_151_reg_8550 <= {{w5_V_q0[1039:1024]}};
        tmp_152_reg_8575 <= {{w5_V_q0[1055:1040]}};
        tmp_153_reg_8600 <= {{w5_V_q0[1071:1056]}};
        tmp_154_reg_8625 <= {{w5_V_q0[1087:1072]}};
        tmp_155_reg_8650 <= {{w5_V_q0[1103:1088]}};
        tmp_156_reg_8675 <= {{w5_V_q0[1119:1104]}};
        tmp_157_reg_8700 <= {{w5_V_q0[1135:1120]}};
        tmp_158_reg_8725 <= {{w5_V_q0[1144:1136]}};
        tmp_88_reg_6975 <= {{w5_V_q0[31:16]}};
        tmp_89_reg_7000 <= {{w5_V_q0[47:32]}};
        tmp_90_reg_7025 <= {{w5_V_q0[63:48]}};
        tmp_91_reg_7050 <= {{w5_V_q0[79:64]}};
        tmp_92_reg_7075 <= {{w5_V_q0[95:80]}};
        tmp_93_reg_7100 <= {{w5_V_q0[111:96]}};
        tmp_94_reg_7125 <= {{w5_V_q0[127:112]}};
        tmp_95_reg_7150 <= {{w5_V_q0[143:128]}};
        tmp_96_reg_7175 <= {{w5_V_q0[159:144]}};
        tmp_97_reg_7200 <= {{w5_V_q0[175:160]}};
        tmp_98_reg_7225 <= {{w5_V_q0[191:176]}};
        tmp_99_reg_7250 <= {{w5_V_q0[207:192]}};
        trunc_ln56_reg_6950 <= trunc_ln56_fu_2787_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2180_p2 == 1'd0) & (icmp_ln203_fu_2204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_0 <= select_ln203_fu_2210_p3;
        kernel_data_V_1_12 <= select_ln203_4_fu_2322_p3;
        kernel_data_V_1_13 <= select_ln203_5_fu_2341_p3;
        kernel_data_V_1_14 <= select_ln203_6_fu_2360_p3;
        kernel_data_V_1_15 <= select_ln203_7_fu_2379_p3;
        kernel_data_V_1_24 <= select_ln203_8_fu_2398_p3;
        kernel_data_V_1_25 <= select_ln203_9_fu_2417_p3;
        kernel_data_V_1_26 <= select_ln203_10_fu_2436_p3;
        kernel_data_V_1_27 <= select_ln203_11_fu_2455_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2180_p2 == 1'd0) & (icmp_ln203_1_fu_2242_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_1 <= select_ln203_1_fu_2229_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_2474_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_841_p4 == 3'd2))) begin
        kernel_data_V_1_10 <= tmp_82_fu_2502_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_2034_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        kernel_data_V_1_10_load_reg_6758 <= kernel_data_V_1_10;
        kernel_data_V_1_11_load_reg_6763 <= kernel_data_V_1_11;
        kernel_data_V_1_20_load_reg_6768 <= kernel_data_V_1_20;
        kernel_data_V_1_21_load_reg_6773 <= kernel_data_V_1_21;
        kernel_data_V_1_22_load_reg_6778 <= kernel_data_V_1_22;
        kernel_data_V_1_23_load_reg_6783 <= kernel_data_V_1_23;
        kernel_data_V_1_32_load_reg_6788 <= kernel_data_V_1_32;
        kernel_data_V_1_33_load_reg_6793 <= kernel_data_V_1_33;
        kernel_data_V_1_34_load_reg_6798 <= kernel_data_V_1_34;
        kernel_data_V_1_35_load_reg_6803 <= kernel_data_V_1_35;
        kernel_data_V_1_8_load_reg_6748 <= kernel_data_V_1_8;
        kernel_data_V_1_9_load_reg_6753 <= kernel_data_V_1_9;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_841_p4 == 3'd2) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_841_p4 == 3'd1) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_841_p4 == 3'd0) & (icmp_ln213_fu_2474_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kernel_data_V_1_11 <= tmp_82_fu_2502_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_fu_2204_p2 == 1'd0) & (icmp_ln194_fu_2180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_16 <= select_ln203_4_fu_2322_p3;
        kernel_data_V_1_17 <= select_ln203_5_fu_2341_p3;
        kernel_data_V_1_18 <= select_ln203_6_fu_2360_p3;
        kernel_data_V_1_19 <= select_ln203_7_fu_2379_p3;
        kernel_data_V_1_28 <= select_ln203_8_fu_2398_p3;
        kernel_data_V_1_29 <= select_ln203_9_fu_2417_p3;
        kernel_data_V_1_30 <= select_ln203_10_fu_2436_p3;
        kernel_data_V_1_31 <= select_ln203_11_fu_2455_p3;
        kernel_data_V_1_4 <= select_ln203_fu_2210_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2180_p2 == 1'd0) & (icmp_ln203_2_fu_2273_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_2 <= select_ln203_2_fu_2260_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_2540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_852_p4 == 3'd0))) begin
        kernel_data_V_1_20 <= tmp_84_fu_2568_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_2540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_852_p4 == 3'd1))) begin
        kernel_data_V_1_21 <= tmp_84_fu_2568_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_2540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_852_p4 == 3'd2))) begin
        kernel_data_V_1_22 <= tmp_84_fu_2568_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_852_p4 == 3'd2) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_852_p4 == 3'd1) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_852_p4 == 3'd0) & (icmp_ln213_1_fu_2540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        kernel_data_V_1_23 <= tmp_84_fu_2568_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2180_p2 == 1'd0) & (icmp_ln203_3_fu_2304_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_3 <= select_ln203_3_fu_2291_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_2_fu_2632_p3 == 6'd32) & (icmp_ln213_2_fu_2606_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_32 <= tmp_85_fu_2622_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_2_fu_2632_p3 == 6'd33) & (icmp_ln213_2_fu_2606_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_33 <= tmp_85_fu_2622_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_2_fu_2632_p3 == 6'd34) & (icmp_ln213_2_fu_2606_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_34 <= tmp_85_fu_2622_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(or_ln203_2_fu_2632_p3 == 6'd34) & ~(or_ln203_2_fu_2632_p3 == 6'd33) & ~(or_ln203_2_fu_2632_p3 == 6'd32) & (icmp_ln213_2_fu_2606_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_35 <= tmp_85_fu_2622_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_1_fu_2242_p2 == 1'd0) & (icmp_ln194_fu_2180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_5 <= select_ln203_1_fu_2229_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_2_fu_2273_p2 == 1'd0) & (icmp_ln194_fu_2180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_6 <= select_ln203_2_fu_2260_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_3_fu_2304_p2 == 1'd0) & (icmp_ln194_fu_2180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_7 <= select_ln203_3_fu_2291_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_2474_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_841_p4 == 3'd0))) begin
        kernel_data_V_1_8 <= tmp_82_fu_2502_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_2474_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_841_p4 == 3'd1))) begin
        kernel_data_V_1_9 <= tmp_82_fu_2502_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (icmp_ln313_fu_6041_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        sY_2 <= ap_phi_mux_storemerge_i_i_phi_fu_1909_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6724 == 2'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_1_fu_712 <= shift_buffer_0_0_V_reg_813;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6724 == 2'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_2_fu_716 <= shift_buffer_0_0_V_reg_813;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6724 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_3_fu_720 <= shift_buffer_0_0_V_reg_813;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6724 == 2'd3) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_fu_708 <= shift_buffer_0_0_V_reg_813;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6724 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_1_fu_696 <= shift_buffer_1_0_V_reg_800;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6724 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_2_fu_700 <= shift_buffer_1_0_V_reg_800;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6724 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_3_fu_704 <= shift_buffer_1_0_V_reg_800;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6724 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_fu_692 <= shift_buffer_1_0_V_reg_800;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_2034_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        trunc_ln246_reg_6724 <= trunc_ln246_fu_2046_p1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (icmp_ln79_fu_6128_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_6041_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        if ((icmp_ln317_fu_6087_p2 == 1'd1)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_1909_p4 = 32'd0;
        end else if ((icmp_ln317_fu_6087_p2 == 1'd0)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_1909_p4 = select_ln323_fu_6108_p3;
        end else begin
            ap_phi_mux_storemerge_i_i_phi_fu_1909_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_i_i_phi_fu_1909_p4 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln43_reg_6926 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_w_index132_phi_fu_874_p4 = w_index_reg_6912;
    end else begin
        ap_phi_mux_w_index132_phi_fu_874_p4 = w_index132_reg_870;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n;
    end else begin
        data_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_3_V_read = 1'b1;
    end else begin
        data_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (icmp_ln79_fu_6128_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2046_p1 == 2'd0) & (icmp_ln241_fu_2034_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2046_p1 == 2'd0) & (icmp_ln241_fu_2034_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2046_p1 == 2'd1) & (icmp_ln241_fu_2034_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_1_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2046_p1 == 2'd1) & (icmp_ln241_fu_2034_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_1_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2046_p1 == 2'd2) & (icmp_ln241_fu_2034_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_2_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2046_p1 == 2'd2) & (icmp_ln241_fu_2034_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_2_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2046_p1 == 2'd3) & (icmp_ln241_fu_2034_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_3_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2046_p1 == 2'd3) & (icmp_ln241_fu_2034_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_3_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6724 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6724 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6724 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_1_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6724 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_1_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6724 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_2_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6724 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_2_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6724 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_3_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6724 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_3_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (1'd1 == and_ln289_2_reg_6908) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        w5_V_ce0 = 1'b1;
    end else begin
        w5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln241_fu_2034_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln194_fu_2180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln213_fu_2474_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln213_1_fu_2540_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'd1 == and_ln289_2_fu_2736_p2) & (icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'd0 == and_ln289_2_fu_2736_p2) & (icmp_ln213_2_fu_2606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((ap_enable_reg_pp1_iter4 == 1'b1) & (ap_enable_reg_pp1_iter3 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (ap_enable_reg_pp1_iter3 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (icmp_ln79_fu_6128_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (icmp_ln79_fu_6128_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DataIn_V_assign_fu_2050_p5 = i_ic4_0_i_i_i_reg_789[1:0];

assign acc_0_V_fu_5965_p2 = (add_ln703_86_fu_5961_p2 + tmp_data_0_V_7130_reg_1818);

assign acc_1_V_fu_5975_p2 = (add_ln703_95_fu_5971_p2 + tmp_data_1_V_7128_reg_1829);

assign acc_2_V_fu_5985_p2 = (add_ln703_104_fu_5981_p2 + tmp_data_2_V_7126_reg_1840);

assign acc_3_V_fu_5995_p2 = (add_ln703_113_fu_5991_p2 + tmp_data_3_V_7124_reg_1851);

assign acc_4_V_fu_6005_p2 = (add_ln703_122_fu_6001_p2 + tmp_data_4_V_5122_reg_1862);

assign acc_5_V_fu_6015_p2 = (add_ln703_131_fu_6011_p2 + tmp_data_5_V_5120_reg_1873);

assign acc_6_V_fu_6025_p2 = (add_ln703_140_fu_6021_p2 + tmp_data_6_V_5118_reg_1884);

assign acc_7_V_fu_6035_p2 = (tmp_data_7_V_5116_reg_1895 + add_ln703_149_fu_6031_p2);

assign add_ln213_1_fu_2546_p2 = (i_ic2_0_i_i_i_i_1_reg_848 + 3'd1);

assign add_ln213_2_fu_2612_p2 = (i_ic2_0_i_i_i_i_2_reg_859 + 3'd1);

assign add_ln213_fu_2480_p2 = (i_ic2_0_i_i_i_i_0_reg_837 + 3'd1);

assign add_ln321_fu_6092_p2 = (pY_2_load_reg_6896 + 32'd1);

assign add_ln323_fu_6103_p2 = (sY_2_load_reg_6886 + 32'd1);

assign add_ln326_fu_6046_p2 = (pX_2_load_reg_6902 + 32'd1);

assign add_ln328_fu_6057_p2 = (sX_2_load_reg_6876 + 32'd1);

assign add_ln703_100_fu_5773_p2 = (trunc_ln708_100_reg_8845 + trunc_ln708_99_reg_8840);

assign add_ln703_101_fu_5777_p2 = (trunc_ln708_103_reg_8860 + trunc_ln708_102_reg_8855);

assign add_ln703_102_fu_5781_p2 = (trunc_ln708_101_reg_8850 + add_ln703_101_fu_5777_p2);

assign add_ln703_103_fu_5786_p2 = (add_ln703_100_fu_5773_p2 + add_ln703_102_fu_5781_p2);

assign add_ln703_104_fu_5981_p2 = (add_ln703_99_reg_9110 + add_ln703_103_reg_9115);

assign add_ln703_106_fu_5792_p2 = (trunc_ln708_105_reg_8870 + trunc_ln708_104_reg_8865);

assign add_ln703_107_fu_5796_p2 = (trunc_ln708_107_reg_8880 + trunc_ln708_106_reg_8875);

assign add_ln703_108_fu_5800_p2 = (add_ln703_106_fu_5792_p2 + add_ln703_107_fu_5796_p2);

assign add_ln703_109_fu_5806_p2 = (trunc_ln708_109_reg_8890 + trunc_ln708_108_reg_8885);

assign add_ln703_110_fu_5810_p2 = (trunc_ln708_112_reg_8905 + trunc_ln708_111_reg_8900);

assign add_ln703_111_fu_5814_p2 = (trunc_ln708_110_reg_8895 + add_ln703_110_fu_5810_p2);

assign add_ln703_112_fu_5819_p2 = (add_ln703_109_fu_5806_p2 + add_ln703_111_fu_5814_p2);

assign add_ln703_113_fu_5991_p2 = (add_ln703_108_reg_9120 + add_ln703_112_reg_9125);

assign add_ln703_115_fu_5825_p2 = (trunc_ln708_114_reg_8915 + trunc_ln708_113_reg_8910);

assign add_ln703_116_fu_5829_p2 = (trunc_ln708_116_reg_8925 + trunc_ln708_115_reg_8920);

assign add_ln703_117_fu_5833_p2 = (add_ln703_115_fu_5825_p2 + add_ln703_116_fu_5829_p2);

assign add_ln703_118_fu_5839_p2 = (trunc_ln708_118_reg_8935 + trunc_ln708_117_reg_8930);

assign add_ln703_119_fu_5843_p2 = (trunc_ln708_121_reg_8950 + trunc_ln708_120_reg_8945);

assign add_ln703_120_fu_5847_p2 = (trunc_ln708_119_reg_8940 + add_ln703_119_fu_5843_p2);

assign add_ln703_121_fu_5852_p2 = (add_ln703_118_fu_5839_p2 + add_ln703_120_fu_5847_p2);

assign add_ln703_122_fu_6001_p2 = (add_ln703_117_reg_9130 + add_ln703_121_reg_9135);

assign add_ln703_124_fu_5858_p2 = (trunc_ln708_123_reg_8960 + trunc_ln708_122_reg_8955);

assign add_ln703_125_fu_5862_p2 = (trunc_ln708_125_reg_8970 + trunc_ln708_124_reg_8965);

assign add_ln703_126_fu_5866_p2 = (add_ln703_124_fu_5858_p2 + add_ln703_125_fu_5862_p2);

assign add_ln703_127_fu_5872_p2 = (trunc_ln708_127_reg_8980 + trunc_ln708_126_reg_8975);

assign add_ln703_128_fu_5876_p2 = (trunc_ln708_130_reg_8995 + trunc_ln708_129_reg_8990);

assign add_ln703_129_fu_5880_p2 = (trunc_ln708_128_reg_8985 + add_ln703_128_fu_5876_p2);

assign add_ln703_130_fu_5885_p2 = (add_ln703_127_fu_5872_p2 + add_ln703_129_fu_5880_p2);

assign add_ln703_131_fu_6011_p2 = (add_ln703_126_reg_9140 + add_ln703_130_reg_9145);

assign add_ln703_133_fu_5891_p2 = (trunc_ln708_132_reg_9005 + trunc_ln708_131_reg_9000);

assign add_ln703_134_fu_5895_p2 = (trunc_ln708_134_reg_9015 + trunc_ln708_133_reg_9010);

assign add_ln703_135_fu_5899_p2 = (add_ln703_133_fu_5891_p2 + add_ln703_134_fu_5895_p2);

assign add_ln703_136_fu_5905_p2 = (trunc_ln708_136_reg_9025 + trunc_ln708_135_reg_9020);

assign add_ln703_137_fu_5909_p2 = (trunc_ln708_139_reg_9040 + trunc_ln708_138_reg_9035);

assign add_ln703_138_fu_5913_p2 = (trunc_ln708_137_reg_9030 + add_ln703_137_fu_5909_p2);

assign add_ln703_139_fu_5918_p2 = (add_ln703_136_fu_5905_p2 + add_ln703_138_fu_5913_p2);

assign add_ln703_140_fu_6021_p2 = (add_ln703_135_reg_9150 + add_ln703_139_reg_9155);

assign add_ln703_142_fu_5927_p2 = (trunc_ln708_140_reg_9045 + trunc_ln708_141_reg_9050);

assign add_ln703_143_fu_5931_p2 = (trunc_ln708_142_reg_9055 + trunc_ln708_143_reg_9060);

assign add_ln703_144_fu_5935_p2 = (add_ln703_143_fu_5931_p2 + add_ln703_142_fu_5927_p2);

assign add_ln703_145_fu_5941_p2 = (trunc_ln708_144_reg_9065 + trunc_ln708_145_reg_9070);

assign add_ln703_146_fu_5945_p2 = ($signed(trunc_ln708_147_reg_9080) + $signed(sext_ln708_fu_5924_p1));

assign add_ln703_147_fu_5950_p2 = (add_ln703_146_fu_5945_p2 + trunc_ln708_146_reg_9075);

assign add_ln703_148_fu_5955_p2 = (add_ln703_147_fu_5950_p2 + add_ln703_145_fu_5941_p2);

assign add_ln703_149_fu_6031_p2 = (add_ln703_148_reg_9165 + add_ln703_144_reg_9160);

assign add_ln703_80_fu_5697_p2 = (trunc_ln708_80_reg_8745 + trunc_ln708_79_reg_8740);

assign add_ln703_81_fu_5701_p2 = (add_ln703_fu_5693_p2 + add_ln703_80_fu_5697_p2);

assign add_ln703_82_fu_5707_p2 = (trunc_ln708_82_reg_8755 + trunc_ln708_81_reg_8750);

assign add_ln703_83_fu_5711_p2 = (trunc_ln708_85_reg_8770 + trunc_ln708_84_reg_8765);

assign add_ln703_84_fu_5715_p2 = (trunc_ln708_83_reg_8760 + add_ln703_83_fu_5711_p2);

assign add_ln703_85_fu_5720_p2 = (add_ln703_82_fu_5707_p2 + add_ln703_84_fu_5715_p2);

assign add_ln703_86_fu_5961_p2 = (add_ln703_81_reg_9090 + add_ln703_85_reg_9095);

assign add_ln703_88_fu_5726_p2 = (trunc_ln708_87_reg_8780 + trunc_ln708_86_reg_8775);

assign add_ln703_89_fu_5730_p2 = (trunc_ln708_89_reg_8790 + trunc_ln708_88_reg_8785);

assign add_ln703_90_fu_5734_p2 = (add_ln703_88_fu_5726_p2 + add_ln703_89_fu_5730_p2);

assign add_ln703_91_fu_5740_p2 = (trunc_ln708_91_reg_8800 + trunc_ln708_90_reg_8795);

assign add_ln703_92_fu_5744_p2 = (trunc_ln708_94_reg_8815 + trunc_ln708_93_reg_8810);

assign add_ln703_93_fu_5748_p2 = (trunc_ln708_92_reg_8805 + add_ln703_92_fu_5744_p2);

assign add_ln703_94_fu_5753_p2 = (add_ln703_91_fu_5740_p2 + add_ln703_93_fu_5748_p2);

assign add_ln703_95_fu_5971_p2 = (add_ln703_90_reg_9100 + add_ln703_94_reg_9105);

assign add_ln703_97_fu_5759_p2 = (trunc_ln708_96_reg_8825 + trunc_ln708_95_reg_8820);

assign add_ln703_98_fu_5763_p2 = (trunc_ln708_98_reg_8835 + trunc_ln708_97_reg_8830);

assign add_ln703_99_fu_5767_p2 = (add_ln703_97_fu_5759_p2 + add_ln703_98_fu_5763_p2);

assign add_ln703_fu_5693_p2 = (trunc_ln708_s_reg_8735 + trunc_ln2_reg_8730);

assign add_ln79_fu_2028_p2 = (indvar_flatten133_reg_777 + 6'd1);

assign and_ln289_1_fu_2730_p2 = (icmp_ln289_3_fu_2718_p2 & icmp_ln289_2_fu_2698_p2);

assign and_ln289_2_fu_2736_p2 = (and_ln289_fu_2724_p2 & and_ln289_1_fu_2730_p2);

assign and_ln289_fu_2724_p2 = (icmp_ln289_fu_2668_p2 & icmp_ln289_1_fu_2678_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state11_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16 = ((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908));
end

always @ (*) begin
    ap_condition_1543 = (~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (1'b1 == ap_CS_fsm_state16));
end

always @ (*) begin
    ap_condition_2240 = (~((io_acc_block_signal_op1477 == 1'b0) & (1'd1 == and_ln289_2_reg_6908)) & (icmp_ln313_fu_6041_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16));
end

always @ (*) begin
    ap_condition_603 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_685 = (~(or_ln_reg_6922 == 6'd32) & ~(or_ln_reg_6922 == 6'd33) & ~(or_ln_reg_6922 == 6'd34));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_841_p4 = i_ic2_0_i_i_i_i_0_reg_837;

assign ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_852_p4 = i_ic2_0_i_i_i_i_1_reg_848;

assign ap_phi_reg_pp1_iter0_phi_ln56_10_reg_1012 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_11_reg_1025 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_12_reg_1038 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_13_reg_1051 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_14_reg_1064 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_15_reg_1077 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_16_reg_1090 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_17_reg_1103 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_18_reg_1116 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_19_reg_1129 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_1_reg_895 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_20_reg_1142 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_21_reg_1155 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_22_reg_1168 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_23_reg_1181 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_24_reg_1194 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_25_reg_1207 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_26_reg_1220 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_27_reg_1233 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_28_reg_1246 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_29_reg_1259 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_2_reg_908 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_30_reg_1272 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_31_reg_1285 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_32_reg_1298 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_33_reg_1311 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_34_reg_1324 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_35_reg_1337 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_36_reg_1350 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_37_reg_1363 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_38_reg_1376 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_39_reg_1389 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_3_reg_921 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_40_reg_1402 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_41_reg_1415 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_42_reg_1428 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_43_reg_1441 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_44_reg_1454 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_45_reg_1467 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_46_reg_1480 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_47_reg_1493 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_48_reg_1506 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_49_reg_1519 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_4_reg_934 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_50_reg_1532 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_51_reg_1545 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_52_reg_1558 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_53_reg_1571 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_54_reg_1584 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_55_reg_1597 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_56_reg_1610 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_57_reg_1623 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_58_reg_1636 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_59_reg_1649 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_5_reg_947 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_60_reg_1662 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_61_reg_1675 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_62_reg_1688 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_63_reg_1701 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_64_reg_1714 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_65_reg_1727 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_66_reg_1740 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_67_reg_1753 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_68_reg_1766 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_69_reg_1779 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_6_reg_960 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_70_reg_1792 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_71_reg_1805 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_7_reg_973 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_8_reg_986 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_9_reg_999 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_reg_882 = 'bx;

assign ap_ready = internal_ap_ready;

assign i_ic_fu_2040_p2 = (i_ic4_0_i_i_i_reg_789 + 3'd1);

assign i_iw_fu_2186_p2 = (i_iw_0_i_i_i_i_reg_826 + 2'd1);

assign icmp_ln194_fu_2180_p2 = ((i_iw_0_i_i_i_i_reg_826 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln203_1_fu_2242_p2 = ((or_ln203_fu_2236_p2 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln203_2_fu_2273_p2 = ((or_ln203_1_fu_2267_p2 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln203_3_fu_2304_p2 = ((or_ln203_3_fu_2298_p2 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_2204_p2 = ((shl_ln_fu_2196_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln213_1_fu_2540_p2 = ((i_ic2_0_i_i_i_i_1_reg_848 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln213_2_fu_2606_p2 = ((i_ic2_0_i_i_i_i_2_reg_859 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln213_fu_2474_p2 = ((i_ic2_0_i_i_i_i_0_reg_837 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_2034_p2 = ((i_ic4_0_i_i_i_reg_789 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln289_1_fu_2678_p2 = ((sY_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln289_2_fu_2698_p2 = (($signed(tmp_fu_2688_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_3_fu_2718_p2 = (($signed(tmp_1_fu_2708_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_2668_p2 = ((sX_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_6041_p2 = ((pX_2_load_reg_6902 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_6087_p2 = ((pY_2_load_reg_6896 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_2765_p2 = ((ap_phi_mux_w_index132_phi_fu_874_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_6128_p2 = ((indvar_flatten133_reg_777 == 6'd35) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op1477 = (res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_0_V_full_n);

assign io_acc_block_signal_op43 = (data_V_data_3_V_empty_n & data_V_data_2_V_empty_n & data_V_data_1_V_empty_n & data_V_data_0_V_empty_n);

assign or_ln203_1_fu_2267_p2 = (shl_ln_fu_2196_p3 | 3'd2);

assign or_ln203_2_fu_2632_p3 = {{3'd4}, {i_ic2_0_i_i_i_i_2_reg_859}};

assign or_ln203_3_fu_2298_p2 = (shl_ln_fu_2196_p3 | 3'd3);

assign or_ln203_fu_2236_p2 = (shl_ln_fu_2196_p3 | 3'd1);

assign or_ln_fu_2757_p3 = {{3'd4}, {zext_ln43_fu_2742_p1}};

assign res_V_data_0_V_din = acc_0_V_reg_9170;

assign res_V_data_1_V_din = acc_1_V_reg_9176;

assign res_V_data_2_V_din = acc_2_V_reg_9182;

assign res_V_data_3_V_din = acc_3_V_reg_9188;

assign res_V_data_4_V_din = acc_4_V_reg_9194;

assign res_V_data_5_V_din = acc_5_V_reg_9200;

assign res_V_data_6_V_din = acc_6_V_reg_9206;

assign res_V_data_7_V_din = acc_7_V_reg_9212;

assign select_ln203_10_fu_2436_p3 = ((icmp_ln203_fu_2204_p2[0:0] === 1'b1) ? kernel_data_V_1_30 : kernel_data_V_1_34_load_reg_6798);

assign select_ln203_11_fu_2455_p3 = ((icmp_ln203_fu_2204_p2[0:0] === 1'b1) ? kernel_data_V_1_31 : kernel_data_V_1_35_load_reg_6803);

assign select_ln203_1_fu_2229_p3 = ((icmp_ln203_fu_2204_p2[0:0] === 1'b1) ? kernel_data_V_1_5 : kernel_data_V_1_9_load_reg_6753);

assign select_ln203_2_fu_2260_p3 = ((icmp_ln203_fu_2204_p2[0:0] === 1'b1) ? kernel_data_V_1_6 : kernel_data_V_1_10_load_reg_6758);

assign select_ln203_3_fu_2291_p3 = ((icmp_ln203_fu_2204_p2[0:0] === 1'b1) ? kernel_data_V_1_7 : kernel_data_V_1_11_load_reg_6763);

assign select_ln203_4_fu_2322_p3 = ((icmp_ln203_fu_2204_p2[0:0] === 1'b1) ? kernel_data_V_1_16 : kernel_data_V_1_20_load_reg_6768);

assign select_ln203_5_fu_2341_p3 = ((icmp_ln203_fu_2204_p2[0:0] === 1'b1) ? kernel_data_V_1_17 : kernel_data_V_1_21_load_reg_6773);

assign select_ln203_6_fu_2360_p3 = ((icmp_ln203_fu_2204_p2[0:0] === 1'b1) ? kernel_data_V_1_18 : kernel_data_V_1_22_load_reg_6778);

assign select_ln203_7_fu_2379_p3 = ((icmp_ln203_fu_2204_p2[0:0] === 1'b1) ? kernel_data_V_1_19 : kernel_data_V_1_23_load_reg_6783);

assign select_ln203_8_fu_2398_p3 = ((icmp_ln203_fu_2204_p2[0:0] === 1'b1) ? kernel_data_V_1_28 : kernel_data_V_1_32_load_reg_6788);

assign select_ln203_9_fu_2417_p3 = ((icmp_ln203_fu_2204_p2[0:0] === 1'b1) ? kernel_data_V_1_29 : kernel_data_V_1_33_load_reg_6793);

assign select_ln203_fu_2210_p3 = ((icmp_ln203_fu_2204_p2[0:0] === 1'b1) ? kernel_data_V_1_4 : kernel_data_V_1_8_load_reg_6748);

assign select_ln323_fu_6108_p3 = ((icmp_ln289_1_reg_6891[0:0] === 1'b1) ? 32'd2 : add_ln323_fu_6103_p2);

assign select_ln328_fu_6062_p3 = ((icmp_ln289_reg_6881[0:0] === 1'b1) ? 32'd2 : add_ln328_fu_6057_p2);

assign sext_ln708_fu_5924_p1 = $signed(trunc_ln708_148_reg_9085);

assign shl_ln_fu_2196_p3 = {{trunc_ln201_fu_2192_p1}, {2'd0}};

assign start_out = real_start;

assign tmp_1_fu_2708_p4 = {{pX_2[31:1]}};

assign tmp_82_fu_2502_p5 = i_ic2_0_i_i_i_i_0_reg_837[1:0];

assign tmp_84_fu_2568_p5 = i_ic2_0_i_i_i_i_1_reg_848[1:0];

assign tmp_85_fu_2622_p5 = i_ic2_0_i_i_i_i_2_reg_859[1:0];

assign tmp_fu_2688_p4 = {{pY_2[31:1]}};

assign trunc_ln201_fu_2192_p1 = i_iw_0_i_i_i_i_reg_826[0:0];

assign trunc_ln246_fu_2046_p1 = i_ic4_0_i_i_i_reg_789[1:0];

assign trunc_ln56_fu_2787_p1 = w5_V_q0[15:0];

assign w5_V_address0 = zext_ln56_fu_2752_p1;

assign w_index_fu_2746_p2 = (ap_phi_mux_w_index132_phi_fu_874_p4 + 2'd1);

assign zext_ln43_fu_2742_p1 = ap_phi_mux_w_index132_phi_fu_874_p4;

assign zext_ln56_fu_2752_p1 = ap_phi_mux_w_index132_phi_fu_874_p4;

always @ (posedge ap_clk) begin
    or_ln_reg_6922[5:2] <= 4'b1000;
end

endmodule //conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
