Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 23 17:09:02 2020
| Host         : bs0309 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file interfaz_ps2_timing_summary_routed.rpt -pb interfaz_ps2_timing_summary_routed.pb -rpx interfaz_ps2_timing_summary_routed.rpx -warn_on_violation
| Design       : interfaz_ps2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.219        0.000                      0                   15        0.237        0.000                      0                   15        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.219        0.000                      0                   15        0.237        0.000                      0                   15        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.219ns  (required time - arrival time)
  Source:                 inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_detector_paridad/compro_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.996ns (35.593%)  route 1.802ns (64.407%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.722     5.325    inst_unidad_operativa/inst_detector_flancos/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518     5.843 f  inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg/Q
                         net (fo=6, routed)           0.977     6.820    inst_maquina_estados/entrada_s_aux
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.152     6.972 r  inst_maquina_estados/parity_err_ant_i_2/O
                         net (fo=2, routed)           0.825     7.797    inst_unidad_operativa/inst_reg_desplaza/compro_parity_reg_1
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.326     8.123 r  inst_unidad_operativa/inst_reg_desplaza/compro_parity_i_1/O
                         net (fo=1, routed)           0.000     8.123    inst_unidad_operativa/inst_detector_paridad/compro_parity_reg_0
    SLICE_X2Y59          FDRE                                         r  inst_unidad_operativa/inst_detector_paridad/compro_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603    15.026    inst_unidad_operativa/inst_detector_paridad/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  inst_unidad_operativa/inst_detector_paridad/compro_parity_reg/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          FDRE (Setup_fdre_C_D)        0.077    15.342    inst_unidad_operativa/inst_detector_paridad/compro_parity_reg
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  7.219    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.996ns (35.721%)  route 1.792ns (64.279%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.722     5.325    inst_unidad_operativa/inst_detector_flancos/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518     5.843 f  inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg/Q
                         net (fo=6, routed)           0.977     6.820    inst_maquina_estados/entrada_s_aux
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.152     6.972 r  inst_maquina_estados/parity_err_ant_i_2/O
                         net (fo=2, routed)           0.815     7.787    inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg_3
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.326     8.113 r  inst_unidad_operativa/inst_detector_paridad/parity_err_ant_i_1/O
                         net (fo=1, routed)           0.000     8.113    inst_unidad_operativa/inst_detector_paridad/parity_err_ant_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603    15.026    inst_unidad_operativa/inst_detector_paridad/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          FDRE (Setup_fdre_C_D)        0.081    15.346    inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_maquina_estados/t_estado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.075ns (46.112%)  route 1.256ns (53.888%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.723     5.326    inst_unidad_operativa/inst_detector_flancos/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg/Q
                         net (fo=4, routed)           0.697     6.442    inst_unidad_operativa/inst_contador_estados/entrada_t_1
    SLICE_X0Y60          LUT5 (Prop_lut5_I2_O)        0.329     6.771 f  inst_unidad_operativa/inst_contador_estados/busy_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.559     7.330    inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg_2
    SLICE_X1Y60          LUT6 (Prop_lut6_I1_O)        0.327     7.657 r  inst_unidad_operativa/inst_detector_paridad/t_estado[1]_i_1/O
                         net (fo=1, routed)           0.000     7.657    inst_maquina_estados/t_estado_reg[1]_1[1]
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603    15.026    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[1]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.031    15.321    inst_maquina_estados/t_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_maquina_estados/t_estado_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 1.075ns (46.211%)  route 1.251ns (53.789%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.723     5.326    inst_unidad_operativa/inst_detector_flancos/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.419     5.745 f  inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg/Q
                         net (fo=4, routed)           0.697     6.442    inst_unidad_operativa/inst_contador_estados/entrada_t_1
    SLICE_X0Y60          LUT5 (Prop_lut5_I2_O)        0.329     6.771 r  inst_unidad_operativa/inst_contador_estados/busy_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.554     7.325    inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg_2
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.327     7.652 r  inst_unidad_operativa/inst_detector_paridad/t_estado[0]_i_1/O
                         net (fo=1, routed)           0.000     7.652    inst_maquina_estados/t_estado_reg[1]_1[0]
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.603    15.026    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[0]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.029    15.319    inst_maquina_estados/t_estado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 inst_maquina_estados/t_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_reg/t_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.773%)  route 1.436ns (71.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.723     5.326    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  inst_maquina_estados/t_estado_reg[1]/Q
                         net (fo=10, routed)          0.882     6.664    inst_maquina_estados/Q[1]
    SLICE_X1Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  inst_maquina_estados/txd_data_valid_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.553     7.341    inst_unidad_operativa/inst_reg/t_q_reg[0]_0[0]
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.602    15.025    inst_unidad_operativa/inst_reg/clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[1]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDCE (Setup_fdce_C_CE)      -0.205    15.059    inst_unidad_operativa/inst_reg/t_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 inst_maquina_estados/t_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_reg/t_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.773%)  route 1.436ns (71.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.723     5.326    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  inst_maquina_estados/t_estado_reg[1]/Q
                         net (fo=10, routed)          0.882     6.664    inst_maquina_estados/Q[1]
    SLICE_X1Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  inst_maquina_estados/txd_data_valid_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.553     7.341    inst_unidad_operativa/inst_reg/t_q_reg[0]_0[0]
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.602    15.025    inst_unidad_operativa/inst_reg/clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[2]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDCE (Setup_fdce_C_CE)      -0.205    15.059    inst_unidad_operativa/inst_reg/t_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 inst_maquina_estados/t_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_reg/t_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.773%)  route 1.436ns (71.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.723     5.326    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  inst_maquina_estados/t_estado_reg[1]/Q
                         net (fo=10, routed)          0.882     6.664    inst_maquina_estados/Q[1]
    SLICE_X1Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  inst_maquina_estados/txd_data_valid_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.553     7.341    inst_unidad_operativa/inst_reg/t_q_reg[0]_0[0]
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.602    15.025    inst_unidad_operativa/inst_reg/clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[3]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDCE (Setup_fdce_C_CE)      -0.205    15.059    inst_unidad_operativa/inst_reg/t_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 inst_maquina_estados/t_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_reg/t_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.773%)  route 1.436ns (71.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.723     5.326    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  inst_maquina_estados/t_estado_reg[1]/Q
                         net (fo=10, routed)          0.882     6.664    inst_maquina_estados/Q[1]
    SLICE_X1Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  inst_maquina_estados/txd_data_valid_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.553     7.341    inst_unidad_operativa/inst_reg/t_q_reg[0]_0[0]
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.602    15.025    inst_unidad_operativa/inst_reg/clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[4]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDCE (Setup_fdce_C_CE)      -0.205    15.059    inst_unidad_operativa/inst_reg/t_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 inst_maquina_estados/t_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_reg/t_q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.773%)  route 1.436ns (71.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.723     5.326    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  inst_maquina_estados/t_estado_reg[1]/Q
                         net (fo=10, routed)          0.882     6.664    inst_maquina_estados/Q[1]
    SLICE_X1Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  inst_maquina_estados/txd_data_valid_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.553     7.341    inst_unidad_operativa/inst_reg/t_q_reg[0]_0[0]
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.602    15.025    inst_unidad_operativa/inst_reg/clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[6]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDCE (Setup_fdce_C_CE)      -0.205    15.059    inst_unidad_operativa/inst_reg/t_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 inst_maquina_estados/t_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_reg/t_q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.773%)  route 1.436ns (71.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.723     5.326    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  inst_maquina_estados/t_estado_reg[1]/Q
                         net (fo=10, routed)          0.882     6.664    inst_maquina_estados/Q[1]
    SLICE_X1Y59          LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  inst_maquina_estados/txd_data_valid_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.553     7.341    inst_unidad_operativa/inst_reg/t_q_reg[0]_0[0]
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.602    15.025    inst_unidad_operativa/inst_reg/clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[7]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDCE (Setup_fdce_C_CE)      -0.205    15.059    inst_unidad_operativa/inst_reg/t_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  7.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.029%)  route 0.164ns (49.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.602     1.521    inst_unidad_operativa/inst_detector_flancos/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg/Q
                         net (fo=6, routed)           0.164     1.849    inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg_0
    SLICE_X1Y60          FDCE                                         r  inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.875     2.040    inst_unidad_operativa/inst_detector_flancos/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y60          FDCE (Hold_fdce_C_D)         0.075     1.612    inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.080%)  route 0.151ns (41.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.603     1.522    inst_unidad_operativa/inst_detector_paridad/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/Q
                         net (fo=5, routed)           0.151     1.837    inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  inst_unidad_operativa/inst_detector_paridad/parity_err_ant_i_1/O
                         net (fo=1, routed)           0.000     1.882    inst_unidad_operativa/inst_detector_paridad/parity_err_ant_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.876     2.041    inst_unidad_operativa/inst_detector_paridad/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121     1.643    inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_unidad_operativa/inst_detector_paridad/compro_parity_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_detector_paridad/compro_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.603     1.522    inst_unidad_operativa/inst_detector_paridad/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  inst_unidad_operativa/inst_detector_paridad/compro_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  inst_unidad_operativa/inst_detector_paridad/compro_parity_reg/Q
                         net (fo=2, routed)           0.174     1.861    inst_unidad_operativa/inst_reg_desplaza/compro_parity
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.045     1.906 r  inst_unidad_operativa/inst_reg_desplaza/compro_parity_i_1/O
                         net (fo=1, routed)           0.000     1.906    inst_unidad_operativa/inst_detector_paridad/compro_parity_reg_0
    SLICE_X2Y59          FDRE                                         r  inst_unidad_operativa/inst_detector_paridad/compro_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.876     2.041    inst_unidad_operativa/inst_detector_paridad/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  inst_unidad_operativa/inst_detector_paridad/compro_parity_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.120     1.642    inst_unidad_operativa/inst_detector_paridad/compro_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_maquina_estados/t_estado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.874%)  route 0.186ns (47.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.603     1.522    inst_unidad_operativa/inst_detector_paridad/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/Q
                         net (fo=5, routed)           0.186     1.873    inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I0_O)        0.045     1.918 r  inst_unidad_operativa/inst_detector_paridad/t_estado[1]_i_1/O
                         net (fo=1, routed)           0.000     1.918    inst_maquina_estados/t_estado_reg[1]_1[1]
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.875     2.040    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y60          FDCE (Hold_fdce_C_D)         0.092     1.629    inst_maquina_estados/t_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 inst_maquina_estados/t_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_maquina_estados/t_estado_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.722%)  route 0.212ns (53.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.603     1.522    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  inst_maquina_estados/t_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  inst_maquina_estados/t_estado_reg[2]/Q
                         net (fo=10, routed)          0.212     1.875    inst_unidad_operativa/inst_detector_paridad/Q[2]
    SLICE_X1Y60          LUT6 (Prop_lut6_I5_O)        0.045     1.920 r  inst_unidad_operativa/inst_detector_paridad/t_estado[0]_i_1/O
                         net (fo=1, routed)           0.000     1.920    inst_maquina_estados/t_estado_reg[1]_1[0]
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.875     2.040    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_maquina_estados/t_estado_reg[0]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y60          FDCE (Hold_fdce_C_D)         0.091     1.628    inst_maquina_estados/t_estado_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 inst_maquina_estados/t_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_maquina_estados/t_estado_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.392%)  route 0.215ns (53.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.603     1.522    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  inst_maquina_estados/t_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  inst_maquina_estados/t_estado_reg[2]/Q
                         net (fo=10, routed)          0.120     1.783    inst_maquina_estados/Q[2]
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  inst_maquina_estados/txd_data_valid_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.095     1.923    inst_maquina_estados/E[0]
    SLICE_X0Y59          FDCE                                         r  inst_maquina_estados/t_estado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.876     2.041    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  inst_maquina_estados/t_estado_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y59          FDCE (Hold_fdce_C_D)         0.070     1.592    inst_maquina_estados/t_estado_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 inst_maquina_estados/t_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_reg/t_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.339%)  route 0.264ns (58.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.603     1.522    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  inst_maquina_estados/t_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  inst_maquina_estados/t_estado_reg[2]/Q
                         net (fo=10, routed)          0.120     1.783    inst_maquina_estados/Q[2]
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  inst_maquina_estados/txd_data_valid_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.144     1.972    inst_unidad_operativa/inst_reg/t_q_reg[0]_0[0]
    SLICE_X0Y58          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.876     2.041    inst_unidad_operativa/inst_reg/clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[0]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y58          FDCE (Hold_fdce_C_CE)       -0.039     1.499    inst_unidad_operativa/inst_reg/t_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 inst_maquina_estados/t_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_reg/t_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.339%)  route 0.264ns (58.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.603     1.522    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  inst_maquina_estados/t_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  inst_maquina_estados/t_estado_reg[2]/Q
                         net (fo=10, routed)          0.120     1.783    inst_maquina_estados/Q[2]
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  inst_maquina_estados/txd_data_valid_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.144     1.972    inst_unidad_operativa/inst_reg/t_q_reg[0]_0[0]
    SLICE_X0Y58          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.876     2.041    inst_unidad_operativa/inst_reg/clk_IBUF_BUFG
    SLICE_X0Y58          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[5]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y58          FDCE (Hold_fdce_C_CE)       -0.039     1.499    inst_unidad_operativa/inst_reg/t_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 inst_maquina_estados/t_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_reg_parity/t_q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.414%)  route 0.406ns (68.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.603     1.522    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  inst_maquina_estados/t_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  inst_maquina_estados/t_estado_reg[2]/Q
                         net (fo=10, routed)          0.207     1.870    inst_maquina_estados/Q[2]
    SLICE_X0Y59          LUT4 (Prop_lut4_I0_O)        0.045     1.915 r  inst_maquina_estados/t_q_i_1/O
                         net (fo=1, routed)           0.199     2.114    inst_unidad_operativa/inst_reg_parity/t_q
    SLICE_X0Y59          FDCE                                         r  inst_unidad_operativa/inst_reg_parity/t_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.876     2.041    inst_unidad_operativa/inst_reg_parity/clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  inst_unidad_operativa/inst_reg_parity/t_q_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y59          FDCE (Hold_fdce_C_D)         0.066     1.588    inst_unidad_operativa/inst_reg_parity/t_q_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 inst_maquina_estados/t_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_unidad_operativa/inst_reg/t_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.160%)  route 0.328ns (63.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.603     1.522    inst_maquina_estados/clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  inst_maquina_estados/t_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  inst_maquina_estados/t_estado_reg[2]/Q
                         net (fo=10, routed)          0.120     1.783    inst_maquina_estados/Q[2]
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  inst_maquina_estados/txd_data_valid_OBUF_inst_i_1/O
                         net (fo=10, routed)          0.208     2.037    inst_unidad_operativa/inst_reg/t_q_reg[0]_0[0]
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.875     2.040    inst_unidad_operativa/inst_reg/clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  inst_unidad_operativa/inst_reg/t_q_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y61          FDCE (Hold_fdce_C_CE)       -0.039     1.498    inst_unidad_operativa/inst_reg/t_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.538    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     inst_maquina_estados/t_estado_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     inst_maquina_estados/t_estado_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     inst_maquina_estados/t_estado_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y61     inst_unidad_operativa/inst_biestable_ps2_data/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y61     inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59     inst_unidad_operativa/inst_detector_paridad/compro_parity_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59     inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     inst_unidad_operativa/inst_reg/t_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     inst_maquina_estados/t_estado_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     inst_maquina_estados/t_estado_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     inst_maquina_estados/t_estado_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     inst_unidad_operativa/inst_detector_paridad/compro_parity_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     inst_unidad_operativa/inst_detector_paridad/parity_err_ant_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     inst_unidad_operativa/inst_reg_parity/t_q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     inst_maquina_estados/t_estado_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     inst_maquina_estados/t_estado_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     inst_maquina_estados/t_estado_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     inst_maquina_estados/t_estado_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     inst_maquina_estados/t_estado_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     inst_maquina_estados/t_estado_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     inst_maquina_estados/t_estado_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     inst_maquina_estados/t_estado_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61     inst_unidad_operativa/inst_biestable_ps2_data/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61     inst_unidad_operativa/inst_biestable_ps2_data/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61     inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61     inst_unidad_operativa/inst_detector_flancos/entrada_s_aux_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     inst_unidad_operativa/inst_detector_flancos/entrada_t_1_reg/C



