{
  "content": "technology, 22.5 billion transistors, and a core that is running at 5.2 GHz (designed with 8 cores per chip, 16 cores per PU DCM). \u0002 Memory plugging: \u2013 Six memory controllers per drawer (two each on DCM2/DCM1; one each on DCM3/DCM0 \u2013 Each memory controller supports eight DIMM slots \u2013 All eight DIMMs on one memory controller are the same size \u2013 4 - 6 memory controllers per drawer are populated (up to 48 DIMMs) \u2013 Different memory controllers can have different size DIMMs 24 IBM z16 (3931) Technical Guide \u0002 Up to 12 PCIe+ Gen3 fan-out slots that can host: \u2013 2-port PCIe+ Gen3 I/O fan-out for PCIe+ I/O drawers (ordered in pairs and connected for availability) \u2013 ICA SR 1.1 and ICA SR PCIe fan-out for coupling (two ports per feature) \u0002 Management elements: Two dual function base management controllers (BMC) and oscillator cards (OSC) for system control and to provide system clock (N+1 redundancy). \u0002 CPC drawer power infrastructure consists of the following components: \u2013 Three or four Power",
  "metadata": {
    "title": "IBM z16 (3931) Technical Guide",
    "author": "IBM",
    "date": "D:20241025140729Z",
    "abstract": null,
    "keywords": [
      "Resource Link Sterling System z System z10 System z9 VTAM WebSphere z Systems z/Architecture z/OS z/VM z/VSE z13 z13s z15 z16 z9 zEnterprise Linux Evolution Windows Microsoft Java Red Hat UNIX VMware AIX CICS Connect:Direct"
    ],
    "file_name": "sg248951.pdf",
    "file_size": 23877593,
    "page_count": 564,
    "processed_date": "2025-03-17T13:37:10.587687",
    "chunk_number": 114,
    "word_count": 172
  }
}