Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Jan  9 18:09:28 2022
| Host         : UBUNTU01 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.767        0.000                      0                  668        0.158        0.000                      0                  668        3.750        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              0.767        0.000                      0                  668        0.158        0.000                      0                  668        3.750        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 program_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 2.456ns (27.042%)  route 6.626ns (72.957%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.969    sys_clk
                         FDRE                                         r  program_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  program_counter_reg[2]/Q
                         net (fo=119, unplaced)       0.845     4.270    program_counter_reg_rep[2]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.565 r  scratchpad2_reg_0_31_0_5_i_11/O
                         net (fo=33, unplaced)        1.183     5.748    scratchpad2_reg_0_31_18_23/ADDRC1
                         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     5.872 r  scratchpad2_reg_0_31_18_23/RAMC_D1/O
                         net (fo=2, unplaced)         1.122     6.994    alu_op2_mux_input0[23]
                         LUT5 (Prop_lut5_I0_O)        0.124     7.118 r  scratchpad2_reg_0_31_18_23_i_25/O
                         net (fo=3, unplaced)         0.920     8.038    alu_op2_mux_output[23]
                         LUT4 (Prop_lut4_I1_O)        0.124     8.162 r  scratchpad2_reg_0_31_0_5_i_76/O
                         net (fo=1, unplaced)         0.449     8.611    scratchpad2_reg_0_31_0_5_i_76_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     8.735 r  scratchpad2_reg_0_31_0_5_i_62/O
                         net (fo=1, unplaced)         0.000     8.735    scratchpad2_reg_0_31_0_5_i_62_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.136 r  scratchpad2_reg_0_31_0_5_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     9.136    scratchpad2_reg_0_31_0_5_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     9.386 f  scratchpad2_reg_0_31_0_5_i_29/CO[2]
                         net (fo=1, unplaced)         0.452     9.838    scratchpad2_reg_0_31_0_5_i_29_n_1
                         LUT6 (Prop_lut6_I0_O)        0.310    10.148 f  scratchpad2_reg_0_31_0_5_i_19/O
                         net (fo=4, unplaced)         0.473    10.621    scratchpad2_reg_0_31_0_5_i_19_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.745 r  program_counter[31]_i_5/O
                         net (fo=32, unplaced)        1.182    11.927    program_counter[31]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.051 r  program_counter[29]_i_1/O
                         net (fo=1, unplaced)         0.000    12.051    pc_input_mux_output__0[29]
                         FDRE                                         r  program_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.708    sys_clk
                         FDRE                                         r  program_counter_reg[29]/C
                         clock pessimism              0.116    12.824    
                         clock uncertainty           -0.035    12.788    
                         FDRE (Setup_fdre_C_D)        0.029    12.817    program_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  0.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 led1_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_led0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.228%)  route 0.145ns (50.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.734    sys_clk
                         FDRE                                         r  led1_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.875 r  led1_output_reg[0]/Q
                         net (fo=2, unplaced)         0.145     1.020    led1_output_reg_n_0_[0]
                         FDRE                                         r  user_led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  clk100_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.087    sys_clk
                         FDRE                                         r  user_led0_reg/C
                         clock pessimism             -0.209     0.879    
                         FDRE (Hold_fdre_C_D)        -0.017     0.862    user_led0_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845                clk100_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                scratchpad1_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                scratchpad1_reg_0_31_0_5/RAMA/CLK



