// Seed: 4207026204
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    output supply0 id_5,
    output supply1 id_6,
    output wor id_7
    , id_15,
    output wire id_8,
    input tri id_9,
    input supply1 id_10,
    output wand id_11,
    input tri0 id_12,
    output tri1 id_13
);
  wire id_16, id_17 = 1'b0;
  wire id_18;
  module_0(
      id_16, id_17, id_18
  );
  wire id_19;
  always_latch @(1) id_7 = 1;
  wire id_20;
  wire id_21, id_22;
  assign id_11 = 1'b0;
  wire id_23;
  assign id_15 = 1;
endmodule
