// Seed: 3937730692
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @* id_3 = 1;
  assign id_3 = id_1;
  id_4(
      .id_0(id_2), .id_1(1)
  );
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    input uwire id_5,
    output wire id_6,
    input tri0 id_7,
    input tri id_8,
    output supply0 id_9,
    output supply0 id_10,
    input supply0 id_11,
    output wor id_12
);
  wire id_14;
  or primCall (id_12, id_7, id_3, id_0, id_5, id_8, id_14, id_2);
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15
  );
endmodule
