{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531206093238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531206093246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 10 16:01:33 2018 " "Processing started: Tue Jul 10 16:01:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531206093246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206093246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dmb1test -c dmb1test " "Command: quartus_map --read_settings_files=on --write_settings_files=off dmb1test -c dmb1test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206093246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531206094303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531206094319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset top.v(54) " "Verilog HDL Declaration information at top.v(54): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531206101864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_gclk/synthesis/sys_gclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_gclk/synthesis/sys_gclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYS_GCLK " "Found entity 1: SYS_GCLK" {  } { { "SYS_GCLK/synthesis/SYS_GCLK.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/SYS_GCLK.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_gclk/synthesis/submodules/sys_gclk_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file sys_gclk/synthesis/submodules/sys_gclk_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYS_GCLK_altclkctrl_0_sub " "Found entity 1: SYS_GCLK_altclkctrl_0_sub" {  } { { "SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101895 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYS_GCLK_altclkctrl_0 " "Found entity 2: SYS_GCLK_altclkctrl_0" {  } { { "SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYS_PLL " "Found entity 1: SYS_PLL" {  } { { "SYS_PLL.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_pll/sys_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_pll/sys_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYS_PLL_0002 " "Found entity 1: SYS_PLL_0002" {  } { { "SYS_PLL/SYS_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL/SYS_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file cmd_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD_DEC " "Found entity 1: CMD_DEC" {  } { { "Cmd_dec.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/Cmd_dec.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlm_ans.v 1 1 " "Found 1 design units, including 1 entities, in source file tlm_ans.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLM_SEQ " "Found entity 1: TLM_SEQ" {  } { { "Tlm_ans.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/Tlm_ans.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dat_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dat_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAT_FIFO " "Found entity 1: DAT_FIFO" {  } { { "DAT_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/DAT_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/testro.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/testro.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO " "Found entity 1: TestRO" {  } { { "TestRO/synthesis/TestRO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "TestRO/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "TestRO/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_irq_mapper " "Found entity 1: TestRO_irq_mapper" {  } { { "TestRO/synthesis/submodules/TestRO_irq_mapper.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0 " "Found entity 1: TestRO_mm_interconnect_0" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: TestRO_mm_interconnect_0_avalon_st_adapter_004" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_avalon_st_adapter " "Found entity 1: TestRO_mm_interconnect_0_avalon_st_adapter" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "TestRO/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "TestRO/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "TestRO/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_rsp_mux_001 " "Found entity 1: TestRO_mm_interconnect_0_rsp_mux_001" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101942 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_rsp_mux " "Found entity 1: TestRO_mm_interconnect_0_rsp_mux" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_rsp_demux_002 " "Found entity 1: TestRO_mm_interconnect_0_rsp_demux_002" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_rsp_demux " "Found entity 1: TestRO_mm_interconnect_0_rsp_demux" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_cmd_mux_002 " "Found entity 1: TestRO_mm_interconnect_0_cmd_mux_002" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_cmd_mux " "Found entity 1: TestRO_mm_interconnect_0_cmd_mux" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_cmd_demux_001 " "Found entity 1: TestRO_mm_interconnect_0_cmd_demux_001" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_cmd_demux " "Found entity 1: TestRO_mm_interconnect_0_cmd_demux" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TestRO_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TestRO_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_router_012_default_decode " "Found entity 1: TestRO_mm_interconnect_0_router_012_default_decode" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_mm_interconnect_0_router_012 " "Found entity 2: TestRO_mm_interconnect_0_router_012" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TestRO_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TestRO_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_router_006_default_decode " "Found entity 1: TestRO_mm_interconnect_0_router_006_default_decode" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_mm_interconnect_0_router_006 " "Found entity 2: TestRO_mm_interconnect_0_router_006" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TestRO_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TestRO_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_router_004_default_decode " "Found entity 1: TestRO_mm_interconnect_0_router_004_default_decode" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_mm_interconnect_0_router_004 " "Found entity 2: TestRO_mm_interconnect_0_router_004" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TestRO_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TestRO_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_router_002_default_decode " "Found entity 1: TestRO_mm_interconnect_0_router_002_default_decode" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_mm_interconnect_0_router_002 " "Found entity 2: TestRO_mm_interconnect_0_router_002" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TestRO_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TestRO_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_router_001_default_decode " "Found entity 1: TestRO_mm_interconnect_0_router_001_default_decode" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_mm_interconnect_0_router_001 " "Found entity 2: TestRO_mm_interconnect_0_router_001" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TestRO_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TestRO_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_router_default_decode " "Found entity 1: TestRO_mm_interconnect_0_router_default_decode" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_mm_interconnect_0_router " "Found entity 2: TestRO_mm_interconnect_0_router" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "TestRO/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "TestRO/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "TestRO/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "TestRO/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "TestRO/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_version_info.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_version_info.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_version_info " "Found entity 1: TestRO_version_info" {  } { { "TestRO/synthesis/submodules/TestRO_version_info.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_version_info.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_onchip_memory2_0 " "Found entity 1: TestRO_onchip_memory2_0" {  } { { "TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_nios2_gen2_0 " "Found entity 1: TestRO_nios2_gen2_0" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: TestRO_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: TestRO_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "3 TestRO_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: TestRO_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "4 TestRO_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: TestRO_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "5 TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "6 TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "7 TestRO_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: TestRO_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "8 TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "9 TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "10 TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "11 TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "12 TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "13 TestRO_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: TestRO_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "14 TestRO_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: TestRO_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "15 TestRO_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: TestRO_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "16 TestRO_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: TestRO_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "17 TestRO_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: TestRO_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "18 TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "19 TestRO_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: TestRO_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "20 TestRO_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: TestRO_nios2_gen2_0_cpu_nios2_oci" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""} { "Info" "ISGN_ENTITY_NAME" "21 TestRO_nios2_gen2_0_cpu " "Found entity 21: TestRO_nios2_gen2_0_cpu" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: TestRO_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: TestRO_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: TestRO_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206101989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206101989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_nios2_gen2_0_cpu_test_bench " "Found entity 1: TestRO_nios2_gen2_0_cpu_test_bench" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file testro/synthesis/submodules/testro_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_jtag_uart_0_sim_scfifo_w " "Found entity 1: TestRO_jtag_uart_0_sim_scfifo_w" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_jtag_uart_0_scfifo_w " "Found entity 2: TestRO_jtag_uart_0_scfifo_w" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""} { "Info" "ISGN_ENTITY_NAME" "3 TestRO_jtag_uart_0_sim_scfifo_r " "Found entity 3: TestRO_jtag_uart_0_sim_scfifo_r" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""} { "Info" "ISGN_ENTITY_NAME" "4 TestRO_jtag_uart_0_scfifo_r " "Found entity 4: TestRO_jtag_uart_0_scfifo_r" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""} { "Info" "ISGN_ENTITY_NAME" "5 TestRO_jtag_uart_0 " "Found entity 5: TestRO_jtag_uart_0" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_fifo_0.v 3 3 " "Found 3 design units, including 3 entities, in source file testro/synthesis/submodules/testro_fifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_fifo_0_single_clock_fifo " "Found entity 1: TestRO_fifo_0_single_clock_fifo" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_fifo_0_scfifo_with_controls " "Found entity 2: TestRO_fifo_0_scfifo_with_controls" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""} { "Info" "ISGN_ENTITY_NAME" "3 TestRO_fifo_0 " "Found entity 3: TestRO_fifo_0" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_ext_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_ext_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_ext_rst " "Found entity 1: TestRO_ext_rst" {  } { { "TestRO/synthesis/submodules/TestRO_ext_rst.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_ext_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_dacctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_dacctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_dacctrl " "Found entity 1: TestRO_dacctrl" {  } { { "TestRO/synthesis/submodules/TestRO_dacctrl.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_dacctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_PLL " "Found entity 1: ADC_PLL" {  } { { "ADC_PLL.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_pll/adc_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_pll/adc_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_PLL_0002 " "Found entity 1: ADC_PLL_0002" {  } { { "ADC_PLL/ADC_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinclkctrl/synthesis/adcinclkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinclkctrl/synthesis/adcinclkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCINCLKCTRL " "Found entity 1: ADCINCLKCTRL" {  } { { "ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinclkctrl/synthesis/submodules/adcinclkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file adcinclkctrl/synthesis/submodules/adcinclkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCINCLKCTRL_altclkctrl_0_sub " "Found entity 1: ADCINCLKCTRL_altclkctrl_0_sub" {  } { { "ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102036 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADCINCLKCTRL_altclkctrl_0 " "Found entity 2: ADCINCLKCTRL_altclkctrl_0" {  } { { "ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_SPI " "Found entity 1: DAC_SPI" {  } { { "dac_spi.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dac_spi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exttrig.v 1 1 " "Found 1 design units, including 1 entities, in source file exttrig.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXT_TRIG " "Found entity 1: EXT_TRIG" {  } { { "ExtTrig.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ExtTrig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inttrig.v 1 1 " "Found 1 design units, including 1 entities, in source file inttrig.v" { { "Info" "ISGN_ENTITY_NAME" "1 IntTrig " "Found entity 1: IntTrig" {  } { { "IntTrig.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/IntTrig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pline.v 1 1 " "Found 1 design units, including 1 entities, in source file pline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pline " "Found entity 1: pline" {  } { { "pline.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/pline.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spicmd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file spicmd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPICMD_FIFO " "Found entity 1: SPICMD_FIFO" {  } { { "SPICMD_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPICMD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_cmdgen.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_cmdgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_CMDGEN " "Found entity 1: SPI_CMDGEN" {  } { { "SPI_CMDGEN.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPI_CMDGEN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 RST_GEN " "Found entity 1: RST_GEN" {  } { { "RST_GEN.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/RST_GEN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_init.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_INIT " "Found entity 1: ADC_INIT" {  } { { "ADC_INIT.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_INIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_spi2.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_spi2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_spi2 " "Found entity 1: dac_spi2" {  } { { "dac_spi2.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dac_spi2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_commgen.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_commgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_COMMGEN " "Found entity 1: SPI_COMMGEN" {  } { { "SPI_COMMGEN.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPI_COMMGEN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531206102145 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd top.v(385) " "Verilog HDL or VHDL warning at top.v(385): object \"cmd\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531206102145 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCINCLKCTRL ADCINCLKCTRL:ADC1_CLKCTRL " "Elaborating entity \"ADCINCLKCTRL\" for hierarchy \"ADCINCLKCTRL:ADC1_CLKCTRL\"" {  } { { "top.v" "ADC1_CLKCTRL" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCINCLKCTRL_altclkctrl_0 ADCINCLKCTRL:ADC1_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"ADCINCLKCTRL_altclkctrl_0\" for hierarchy \"ADCINCLKCTRL:ADC1_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\"" {  } { { "ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v" "altclkctrl_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCINCLKCTRL_altclkctrl_0_sub ADCINCLKCTRL:ADC1_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component " "Elaborating entity \"ADCINCLKCTRL_altclkctrl_0_sub\" for hierarchy \"ADCINCLKCTRL:ADC1_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component\"" {  } { { "ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" "ADCINCLKCTRL_altclkctrl_0_sub_component" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102192 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect ADCINCLKCTRL_altclkctrl_0.v(47) " "Verilog HDL or VHDL warning at ADCINCLKCTRL_altclkctrl_0.v(47): object \"clkselect\" assigned a value but never read" {  } { { "ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531206102192 "|top|ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_PLL ADC_PLL:ADC_PLL1 " "Elaborating entity \"ADC_PLL\" for hierarchy \"ADC_PLL:ADC_PLL1\"" {  } { { "top.v" "ADC_PLL1" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_PLL_0002 ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst " "Elaborating entity \"ADC_PLL_0002\" for hierarchy \"ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\"" {  } { { "ADC_PLL.v" "adc_pll_inst" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ADC_PLL/ADC_PLL_0002.v" "altera_pll_i" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102239 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1531206102254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ADC_PLL/ADC_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.000000 MHz " "Parameter \"output_clock_frequency0\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102270 ""}  } { { "ADC_PLL/ADC_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531206102270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_GEN RST_GEN:rst_inst " "Elaborating entity \"RST_GEN\" for hierarchy \"RST_GEN:rst_inst\"" {  } { { "top.v" "rst_inst" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_INIT ADC_INIT:init_inst " "Elaborating entity \"ADC_INIT\" for hierarchy \"ADC_INIT:init_inst\"" {  } { { "top.v" "init_inst" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAT_FIFO DAT_FIFO:A1_3 " "Elaborating entity \"DAT_FIFO\" for hierarchy \"DAT_FIFO:A1_3\"" {  } { { "top.v" "A1_3" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DAT_FIFO:A1_3\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\"" {  } { { "DAT_FIFO.v" "dcfifo_component" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/DAT_FIFO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DAT_FIFO:A1_3\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\"" {  } { { "DAT_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/DAT_FIFO.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAT_FIFO:A1_3\|dcfifo:dcfifo_component " "Instantiated megafunction \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206102567 ""}  } { { "DAT_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/DAT_FIFO.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531206102567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_q7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_q7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_q7q1 " "Found entity 1: dcfifo_q7q1" {  } { { "db/dcfifo_q7q1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_q7q1 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated " "Elaborating entity \"dcfifo_q7q1\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_graycounter_ov6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_q7q1.tdf" "rdptr_g1p" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_graycounter_kdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_q7q1.tdf" "wrptr_g1p" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k8d1 " "Found entity 1: altsyncram_k8d1" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_k8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k8d1 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|altsyncram_k8d1:fifo_ram " "Elaborating entity \"altsyncram_k8d1\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|altsyncram_k8d1:fifo_ram\"" {  } { { "db/dcfifo_q7q1.tdf" "fifo_ram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_q7q1.tdf" "rdaclr" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_q7q1.tdf" "rs_dgwp" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe5 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe5\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe5" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_q7q1.tdf" "ws_dgrp" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe8 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe8\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe8" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_q7q1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cmpr_tu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_q7q1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206102989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206102989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_q7q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_q7q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_q7q1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206102989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO TestRO:test_A1 " "Elaborating entity \"TestRO\" for hierarchy \"TestRO:test_A1\"" {  } { { "top.v" "test_A1" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_dacctrl TestRO:test_A1\|TestRO_dacctrl:dacctrl " "Elaborating entity \"TestRO_dacctrl\" for hierarchy \"TestRO:test_A1\|TestRO_dacctrl:dacctrl\"" {  } { { "TestRO/synthesis/TestRO.v" "dacctrl" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_ext_rst TestRO:test_A1\|TestRO_ext_rst:ext_rst " "Elaborating entity \"TestRO_ext_rst\" for hierarchy \"TestRO:test_A1\|TestRO_ext_rst:ext_rst\"" {  } { { "TestRO/synthesis/TestRO.v" "ext_rst" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_fifo_0 TestRO:test_A1\|TestRO_fifo_0:fifo_0 " "Elaborating entity \"TestRO_fifo_0\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\"" {  } { { "TestRO/synthesis/TestRO.v" "fifo_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_fifo_0_scfifo_with_controls TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"TestRO_fifo_0_scfifo_with_controls\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "the_scfifo_with_controls" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_fifo_0_single_clock_fifo TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo " "Elaborating entity \"TestRO_fifo_0_single_clock_fifo\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "the_scfifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "single_clock_fifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206103504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206103504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206103504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206103504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206103504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206103504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206103504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206103504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206103504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206103504 ""}  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531206103504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q3a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q3a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q3a1 " "Found entity 1: scfifo_q3a1" {  } { { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_q3a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206103535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206103535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q3a1 TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated " "Elaborating entity \"scfifo_q3a1\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1aa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1aa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1aa1 " "Found entity 1: a_dpfifo_1aa1" {  } { { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_1aa1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206103551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206103551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1aa1 TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo " "Elaborating entity \"a_dpfifo_1aa1\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\"" {  } { { "db/scfifo_q3a1.tdf" "dpfifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_q3a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_s7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_s7f " "Found entity 1: a_fefifo_s7f" {  } { { "db/a_fefifo_s7f.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_fefifo_s7f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206103582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206103582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_s7f TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|a_fefifo_s7f:fifo_state " "Elaborating entity \"a_fefifo_s7f\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|a_fefifo_s7f:fifo_state\"" {  } { { "db/a_dpfifo_1aa1.tdf" "fifo_state" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_1aa1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2h7 " "Found entity 1: cntr_2h7" {  } { { "db/cntr_2h7.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_2h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206103629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206103629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2h7 TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_2h7:count_usedw " "Elaborating entity \"cntr_2h7\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_2h7:count_usedw\"" {  } { { "db/a_fefifo_s7f.tdf" "count_usedw" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_fefifo_s7f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uts1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uts1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uts1 " "Found entity 1: altsyncram_uts1" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_uts1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206103692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206103692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uts1 TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram " "Elaborating entity \"altsyncram_uts1\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\"" {  } { { "db/a_dpfifo_1aa1.tdf" "FIFOram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_1aa1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_mgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206103738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206103738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|cntr_mgb:rd_ptr_count " "Elaborating entity \"cntr_mgb\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|cntr_mgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_1aa1.tdf" "rd_ptr_count" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_1aa1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_jtag_uart_0 TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"TestRO_jtag_uart_0\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\"" {  } { { "TestRO/synthesis/TestRO.v" "jtag_uart_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_jtag_uart_0_scfifo_w TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w " "Elaborating entity \"TestRO_jtag_uart_0_scfifo_w\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\"" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "the_TestRO_jtag_uart_0_scfifo_w" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206103910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "wfifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206104067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206104067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206104067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206104067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206104067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206104067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206104067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206104067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206104067 ""}  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531206104067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206104098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206104098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206104113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206104113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206104145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206104145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206104176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206104176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206104254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206104254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206104301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206104301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_jtag_uart_0_scfifo_r TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r " "Elaborating entity \"TestRO_jtag_uart_0_scfifo_r\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r\"" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "the_TestRO_jtag_uart_0_scfifo_r" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "TestRO_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206104598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206104598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206104598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206104598 ""}  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531206104598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0 TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"TestRO_nios2_gen2_0\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\"" {  } { { "TestRO/synthesis/TestRO.v" "nios2_gen2_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206104994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu " "Elaborating entity \"TestRO_nios2_gen2_0_cpu\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0.v" "cpu" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_test_bench TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_test_bench:the_TestRO_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_test_bench\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_test_bench:the_TestRO_nios2_gen2_0_cpu_test_bench\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 3535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_register_bank_a_module TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "TestRO_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105197 ""}  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531206105197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206105244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206105244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_register_bank_b_module TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "TestRO_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 4070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 4566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_debug TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105353 ""}  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531206105353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_break TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_itrace TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_itrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_itrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace\|TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode:TestRO_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace\|TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode:TestRO_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "TestRO_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_fifo TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\|TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\|TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_pib TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_pib:the_TestRO_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_pib:the_TestRO_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_im TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_im:the_TestRO_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_im:the_TestRO_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_avalon_reg TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_ocimem TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "TestRO_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105681 ""}  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531206105681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206105728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206105728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_debug_slave_wrapper TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_debug_slave_tck TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_TestRO_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_debug_slave_sysclk TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "TestRO_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206105884 ""}  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531206105884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105884 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206105994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206106119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_onchip_memory2_0 TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"TestRO_onchip_memory2_0\" for hierarchy \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\"" {  } { { "TestRO/synthesis/TestRO.v" "onchip_memory2_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206106165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206106181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206106197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206106197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TestRO_onchip_memory2_0.hex " "Parameter \"init_file\" = \"TestRO_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206106197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206106197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 18750 " "Parameter \"maximum_depth\" = \"18750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206106197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 18750 " "Parameter \"numwords_a\" = \"18750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206106197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206106197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206106197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206106197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206106197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206106197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206106197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206106197 ""}  } { { "TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531206106197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdj1 " "Found entity 1: altsyncram_rdj1" {  } { { "db/altsyncram_rdj1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_rdj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206106275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206106275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rdj1 TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated " "Elaborating entity \"altsyncram_rdj1\" for hierarchy \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206106275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206109180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206109180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_rdj1.tdf" "decode3" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_rdj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206109180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qib " "Found entity 1: mux_qib" {  } { { "db/mux_qib.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/mux_qib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206109227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206109227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qib TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated\|mux_qib:mux2 " "Elaborating entity \"mux_qib\" for hierarchy \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated\|mux_qib:mux2\"" {  } { { "db/altsyncram_rdj1.tdf" "mux2" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_rdj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206109227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_version_info TestRO:test_A1\|TestRO_version_info:version_info " "Elaborating entity \"TestRO_version_info\" for hierarchy \"TestRO:test_A1\|TestRO_version_info:version_info\"" {  } { { "TestRO/synthesis/TestRO.v" "version_info" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206109618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"TestRO_mm_interconnect_0\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\"" {  } { { "TestRO/synthesis/TestRO.v" "mm_interconnect_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206109633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206109993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_out_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "fifo_0_out_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:write_en_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:write_en_pio_s1_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "write_en_pio_s1_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_csr_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "fifo_0_in_csr_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "TestRO/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "TestRO/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router:router " "Elaborating entity \"TestRO_mm_interconnect_0_router\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router:router\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "router" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_default_decode TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router:router\|TestRO_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"TestRO_mm_interconnect_0_router_default_decode\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router:router\|TestRO_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_001 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"TestRO_mm_interconnect_0_router_001\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_001:router_001\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "router_001" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_001_default_decode TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_001:router_001\|TestRO_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"TestRO_mm_interconnect_0_router_001_default_decode\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_001:router_001\|TestRO_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_002 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"TestRO_mm_interconnect_0_router_002\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_002:router_002\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "router_002" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_002_default_decode TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_002:router_002\|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"TestRO_mm_interconnect_0_router_002_default_decode\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_002:router_002\|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_004 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"TestRO_mm_interconnect_0_router_004\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_004:router_004\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "router_004" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_004_default_decode TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_004:router_004\|TestRO_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"TestRO_mm_interconnect_0_router_004_default_decode\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_004:router_004\|TestRO_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_006 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"TestRO_mm_interconnect_0_router_006\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_006:router_006\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "router_006" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_006_default_decode TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_006:router_006\|TestRO_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"TestRO_mm_interconnect_0_router_006_default_decode\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_006:router_006\|TestRO_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_012 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"TestRO_mm_interconnect_0_router_012\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_012:router_012\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "router_012" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_012_default_decode TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_012:router_012\|TestRO_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"TestRO_mm_interconnect_0_router_012_default_decode\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_012:router_012\|TestRO_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_012.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_cmd_demux TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"TestRO_mm_interconnect_0_cmd_demux\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_cmd_demux_001 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"TestRO_mm_interconnect_0_cmd_demux_001\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_cmd_mux TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"TestRO_mm_interconnect_0_cmd_mux\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_cmd_mux_002 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"TestRO_mm_interconnect_0_cmd_mux_002\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_rsp_demux TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"TestRO_mm_interconnect_0_rsp_demux\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 4005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_rsp_demux_002 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"TestRO_mm_interconnect_0_rsp_demux_002\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 4045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_rsp_mux TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"TestRO_mm_interconnect_0_rsp_mux\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 4275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_rsp_mux_001 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"TestRO_mm_interconnect_0_rsp_mux_001\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 4316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "onchip_memory2_0_s1_cmd_width_adapter" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 4382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206110992 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "TestRO/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531206110992 "|top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "onchip_memory2_0_s1_rsp_width_adapter" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 4448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_avalon_st_adapter TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"TestRO_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 4477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_avalon_st_adapter_004 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"TestRO_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_irq_mapper TestRO:test_A1\|TestRO_irq_mapper:irq_mapper " "Elaborating entity \"TestRO_irq_mapper\" for hierarchy \"TestRO:test_A1\|TestRO_irq_mapper:irq_mapper\"" {  } { { "TestRO/synthesis/TestRO.v" "irq_mapper" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TestRO:test_A1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TestRO:test_A1\|altera_reset_controller:rst_controller\"" {  } { { "TestRO/synthesis/TestRO.v" "rst_controller" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TestRO:test_A1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TestRO:test_A1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "TestRO/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TestRO:test_A1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TestRO:test_A1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "TestRO/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TestRO:test_A1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TestRO:test_A1\|altera_reset_controller:rst_controller_001\"" {  } { { "TestRO/synthesis/TestRO.v" "rst_controller_001" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYS_GCLK SYS_GCLK:A0 " "Elaborating entity \"SYS_GCLK\" for hierarchy \"SYS_GCLK:A0\"" {  } { { "top.v" "A0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYS_GCLK_altclkctrl_0 SYS_GCLK:A0\|SYS_GCLK_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"SYS_GCLK_altclkctrl_0\" for hierarchy \"SYS_GCLK:A0\|SYS_GCLK_altclkctrl_0:altclkctrl_0\"" {  } { { "SYS_GCLK/synthesis/SYS_GCLK.v" "altclkctrl_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/SYS_GCLK.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYS_GCLK_altclkctrl_0_sub SYS_GCLK:A0\|SYS_GCLK_altclkctrl_0:altclkctrl_0\|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component " "Elaborating entity \"SYS_GCLK_altclkctrl_0_sub\" for hierarchy \"SYS_GCLK:A0\|SYS_GCLK_altclkctrl_0:altclkctrl_0\|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component\"" {  } { { "SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" "SYS_GCLK_altclkctrl_0_sub_component" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111336 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect SYS_GCLK_altclkctrl_0.v(47) " "Verilog HDL or VHDL warning at SYS_GCLK_altclkctrl_0.v(47): object \"clkselect\" assigned a value but never read" {  } { { "SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531206111336 "|top|SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYS_PLL SYS_PLL:A1 " "Elaborating entity \"SYS_PLL\" for hierarchy \"SYS_PLL:A1\"" {  } { { "top.v" "A1" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYS_PLL_0002 SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst " "Elaborating entity \"SYS_PLL_0002\" for hierarchy \"SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\"" {  } { { "SYS_PLL.v" "sys_pll_inst" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "SYS_PLL/SYS_PLL_0002.v" "altera_pll_i" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL/SYS_PLL_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111367 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1531206111383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "SYS_PLL/SYS_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL/SYS_PLL_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 20.0 MHz " "Parameter \"reference_clock_frequency\" = \"20.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 125.000000 MHz " "Parameter \"output_clock_frequency1\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531206111399 ""}  } { { "SYS_PLL/SYS_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL/SYS_PLL_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531206111399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_COMMGEN SPI_COMMGEN:spi_gen_inst " "Elaborating entity \"SPI_COMMGEN\" for hierarchy \"SPI_COMMGEN:spi_gen_inst\"" {  } { { "top.v" "spi_gen_inst" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_spi2 dac_spi2:spi2_inst " "Elaborating entity \"dac_spi2\" for hierarchy \"dac_spi2:spi2_inst\"" {  } { { "top.v" "spi2_inst" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206111414 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "st_cnt dac_spi2.v(41) " "Verilog HDL or VHDL warning at dac_spi2.v(41): object \"st_cnt\" assigned a value but never read" {  } { { "dac_spi2.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dac_spi2.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531206111414 "|top|dac_spi2:spi2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fixsendd dac_spi2.v(47) " "Verilog HDL or VHDL warning at dac_spi2.v(47): object \"fixsendd\" assigned a value but never read" {  } { { "dac_spi2.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dac_spi2.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531206111414 "|top|dac_spi2:spi2_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1531206113429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.07.10.16:01:56 Progress: Loading slda87ce868/alt_sld_fab_wrapper_hw.tcl " "2018.07.10.16:01:56 Progress: Loading slda87ce868/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206116616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206118522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206118678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206119926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206120097 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206120238 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206120394 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206120410 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206120410 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1531206121113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ce868/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda87ce868/alt_sld_fab.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206121300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206121300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206121394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206121394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206121394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206121394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206121456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206121456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206121535 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206121535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206121535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531206121613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206121613 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1531206125081 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206126690 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "170 " "170 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1531206128111 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/output_files/dmb1test.map.smsg " "Generated suppressed messages file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/output_files/dmb1test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206128798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "26 0 4 0 0 " "Adding 26 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531206131157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531206131157 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1531206131329 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1531206131329 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1531206131360 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1531206131360 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1531206131360 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1531206131360 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ADC_PLL:ADC_PLL2\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance ADC_PLL:ADC_PLL2\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1531206131392 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1531206131392 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_RX " "No output dependent on input pin \"IF_RX\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531206131610 "|top|IF_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_SDOUT2 " "No output dependent on input pin \"IF_SAD_SDOUT2\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531206131610 "|top|IF_SAD_SDOUT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SLO_DAC1_MISO " "No output dependent on input pin \"SLO_DAC1_MISO\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531206131610 "|top|SLO_DAC1_MISO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1531206131610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3852 " "Implemented 3852 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531206131626 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531206131626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3201 " "Implemented 3201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531206131626 ""} { "Info" "ICUT_CUT_TM_RAMS" "588 " "Implemented 588 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1531206131626 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1531206131626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531206131626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5279 " "Peak virtual memory: 5279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531206131751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 10 16:02:11 2018 " "Processing ended: Tue Jul 10 16:02:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531206131751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531206131751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531206131751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531206131751 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1531206133172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531206133188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 10 16:02:12 2018 " "Processing started: Tue Jul 10 16:02:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531206133188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531206133188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dmb1test -c dmb1test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dmb1test -c dmb1test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531206133188 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1531206133297 ""}
{ "Info" "0" "" "Project  = dmb1test" {  } {  } 0 0 "Project  = dmb1test" 0 0 "Fitter" 0 0 1531206133297 ""}
{ "Info" "0" "" "Revision = dmb1test" {  } {  } 0 0 "Revision = dmb1test" 0 0 "Fitter" 0 0 1531206133297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1531206133532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1531206133532 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dmb1test 5CEFA7F23I7 " "Selected device 5CEFA7F23I7 for design \"dmb1test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531206133594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531206133641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531206133641 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1531206133719 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1531206133719 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1531206133735 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1531206133750 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1531206133750 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1531206133750 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ADC_PLL:ADC_PLL2\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance ADC_PLL:ADC_PLL2\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1531206133766 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1531206133766 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK ADC_PLL:ADC_PLL2\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"ADC_PLL:ADC_PLL2\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1531206133782 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531206134172 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1531206134203 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1531206134828 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1531206135016 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "3 " "3 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "IF_SAD_CLK1 IF_SAD_CLK1(n) " "differential I/O pin \"IF_SAD_CLK1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"IF_SAD_CLK1(n)\"." {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { IF_SAD_CLK1 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IF_SAD_CLK1" } } } } { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/" { { 0 { 0 ""} 0 351 14046 14942 0 0 ""} { 0 { 0 ""} 0 19928 14046 14942 0 0 ""}  }  } } { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { IF_SAD_CLK1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1531206141764 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "IF_SAD_CLK2 IF_SAD_CLK2(n) " "differential I/O pin \"IF_SAD_CLK2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"IF_SAD_CLK2(n)\"." {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { IF_SAD_CLK2 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IF_SAD_CLK2" } } } } { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/" { { 0 { 0 ""} 0 358 14046 14942 0 0 ""} { 0 { 0 ""} 0 19930 14046 14942 0 0 ""}  }  } } { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { IF_SAD_CLK2(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1531206141764 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "IF_TEST IF_TEST(n) " "differential I/O pin \"IF_TEST\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"IF_TEST(n)\"." {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { IF_TEST } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IF_TEST" } } } } { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/" { { 0 { 0 ""} 0 367 14046 14942 0 0 ""} { 0 { 0 ""} 0 19932 14046 14942 0 0 ""}  }  } } { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { IF_TEST(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1531206141764 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1531206141764 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1531206141889 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "7 s (7 global) " "Promoted 7 clocks (7 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SYS_GCLK:A0\|SYS_GCLK_altclkctrl_0:altclkctrl_0\|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component\|sd1 74 global CLKCTRL_G13 " "SYS_GCLK:A0\|SYS_GCLK_altclkctrl_0:altclkctrl_0\|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component\|sd1 with 74 fanout uses global clock CLKCTRL_G13" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1531206142186 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531206142186 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ADCINCLKCTRL:ADC1_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component\|sd1 1 global CLKCTRL_G14 " "ADCINCLKCTRL:ADC1_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component\|sd1 with 1 fanout uses global clock CLKCTRL_G14" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1531206142186 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531206142186 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ADCINCLKCTRL:ADC2_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component\|sd1 1 global CLKCTRL_G12 " "ADCINCLKCTRL:ADC2_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component\|sd1 with 1 fanout uses global clock CLKCTRL_G12" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1531206142186 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531206142186 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2239 global CLKCTRL_G9 " "SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2239 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531206142186 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 2 global CLKCTRL_G10 " "SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 2 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531206142186 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 76 global CLKCTRL_G5 " "ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 76 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531206142186 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ADC_PLL:ADC_PLL2\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 76 global CLKCTRL_G8 " "ADC_PLL:ADC_PLL2\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 76 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531206142186 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1531206142186 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "3 " "3 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver ADCINCLKCTRL:ADC2_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component\|sd1 CLKCTRL_G12 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver ADCINCLKCTRL:ADC2_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component\|sd1, placed at CLKCTRL_G12" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad IF_SAD_CKO2 PIN_A5 " "Refclk input I/O pad IF_SAD_CKO2 is placed onto PIN_A5" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1531206142186 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1531206142186 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver SYS_GCLK:A0\|SYS_GCLK_altclkctrl_0:altclkctrl_0\|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component\|sd1 CLKCTRL_G13 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver SYS_GCLK:A0\|SYS_GCLK_altclkctrl_0:altclkctrl_0\|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component\|sd1, placed at CLKCTRL_G13" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad IF_SYS_CLK PIN_F19 " "Refclk input I/O pad IF_SYS_CLK is placed onto PIN_F19" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1531206142186 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1531206142186 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver ADCINCLKCTRL:ADC1_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component\|sd1 CLKCTRL_G14 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver ADCINCLKCTRL:ADC1_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component\|sd1, placed at CLKCTRL_G14" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad IF_SAD_CKO1 PIN_F7 " "Refclk input I/O pad IF_SAD_CKO1 is placed onto PIN_F7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1531206142186 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1531206142186 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1531206142186 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531206142186 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q7q1 " "Entity dcfifo_q7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531206143233 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1531206143233 ""}
{ "Info" "ISTA_SDC_FOUND" "dmb1test.sdc " "Reading SDC File: 'dmb1test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531206143264 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1531206143264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dmb1test.sdc 186 *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a* keeper " "Ignored filter at dmb1test.sdc(186): *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a* could not be matched with a keeper" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 186 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531206143264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path dmb1test.sdc 186 Argument <to> is an empty collection " "Ignored set_false_path at dmb1test.sdc(186): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a*\}\]" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531206143264 ""}  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531206143264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dmb1test.sdc 187 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* keeper " "Ignored filter at dmb1test.sdc(187): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a keeper" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 187 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1531206143279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path dmb1test.sdc 187 Argument <to> is an empty collection " "Ignored set_false_path at dmb1test.sdc(187): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\]" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531206143279 ""}  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1531206143279 ""}
{ "Info" "ISTA_SDC_FOUND" "TestRO/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'TestRO/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531206143279 ""}
{ "Info" "ISTA_SDC_FOUND" "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531206143295 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_spi2:spi2_inst\|enbcnt\[0\] " "Node: dac_spi2:spi2_inst\|enbcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_spi2:spi2_inst\|sclksrc dac_spi2:spi2_inst\|enbcnt\[0\] " "Register dac_spi2:spi2_inst\|sclksrc is being clocked by dac_spi2:spi2_inst\|enbcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531206143342 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531206143342 "|top|dac_spi2:spi2_inst|enbcnt[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206143342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206143342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206143342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206143342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206143342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206143342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206143342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206143342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206143342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206143342 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1531206143342 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1531206143404 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 3, found: 1), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 3, found: 1), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206143404 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206143404 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 3, found: 1), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 3, found: 1), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206143404 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206143404 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1531206143404 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1531206143420 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531206143420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531206143420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        aclk1 " "   8.000        aclk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531206143420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        aclk2 " "   8.000        aclk2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531206143420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531206143420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        fdclk " "   8.000        fdclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531206143420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       gaclk1 " "   8.000       gaclk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531206143420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       gaclk2 " "   8.000       gaclk2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531206143420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000      gsysclk " "   2.000      gsysclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531206143420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000     in_aclk1 " "   8.000     in_aclk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531206143420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000     in_aclk2 " "   8.000     in_aclk2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531206143420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       lgcclk " "  10.000       lgcclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531206143420 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000       sysclk " "  50.000       sysclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531206143420 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1531206143420 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531206143545 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531206143545 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531206143561 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531206143561 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531206143576 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531206143576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531206144139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1531206144154 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531206144154 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531206144529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531206149325 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1531206150340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531206160385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531206174064 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531206182808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531206182808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531206184651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 12 { 0 ""} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1531206196008 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531206196008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1531206203803 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531206203803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531206203818 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.59 " "Total time spent on timing analysis during the Fitter is 14.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1531206207896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531206208005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531206210489 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531206210489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531206213847 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531206221549 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/output_files/dmb1test.fit.smsg " "Generated suppressed messages file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/output_files/dmb1test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531206222189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7192 " "Peak virtual memory: 7192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531206224282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 10 16:03:44 2018 " "Processing ended: Tue Jul 10 16:03:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531206224282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531206224282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:07 " "Total CPU time (on all processors): 00:04:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531206224282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531206224282 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531206225517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531206225532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 10 16:03:45 2018 " "Processing started: Tue Jul 10 16:03:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531206225532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531206225532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dmb1test -c dmb1test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dmb1test -c dmb1test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531206225532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1531206226782 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531206234930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5123 " "Peak virtual memory: 5123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531206235446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 10 16:03:55 2018 " "Processing ended: Tue Jul 10 16:03:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531206235446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531206235446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531206235446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531206235446 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1531206236211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1531206236836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531206236852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 10 16:03:56 2018 " "Processing started: Tue Jul 10 16:03:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531206236852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206236852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dmb1test -c dmb1test " "Command: quartus_sta dmb1test -c dmb1test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206236852 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1531206236977 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dcfifo_p7q1 2 " "Ignored 2 assignments for entity \"dcfifo_p7q1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a\" -entity dcfifo_p7q1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a\" -entity dcfifo_p7q1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1531206237914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a\" -entity dcfifo_p7q1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a\" -entity dcfifo_p7q1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1531206237914 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206237914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206238117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206238117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206238164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206238164 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q7q1 " "Entity dcfifo_q7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531206238992 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206238992 ""}
{ "Info" "ISTA_SDC_FOUND" "dmb1test.sdc " "Reading SDC File: 'dmb1test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239039 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239039 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dmb1test.sdc 186 *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a* keeper " "Ignored filter at dmb1test.sdc(186): *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a* could not be matched with a keeper" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 186 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path dmb1test.sdc 186 Argument <to> is an empty collection " "Ignored set_false_path at dmb1test.sdc(186): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a*\}\]" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531206239054 ""}  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dmb1test.sdc 187 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* keeper " "Ignored filter at dmb1test.sdc(187): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a keeper" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 187 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path dmb1test.sdc 187 Argument <to> is an empty collection " "Ignored set_false_path at dmb1test.sdc(187): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\]" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531206239054 ""}  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239054 ""}
{ "Info" "ISTA_SDC_FOUND" "TestRO/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'TestRO/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239070 ""}
{ "Info" "ISTA_SDC_FOUND" "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239070 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_spi2:spi2_inst\|enbcnt\[0\] " "Node: dac_spi2:spi2_inst\|enbcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_spi2:spi2_inst\|sclksrc dac_spi2:spi2_inst\|enbcnt\[0\] " "Register dac_spi2:spi2_inst\|sclksrc is being clocked by dac_spi2:spi2_inst\|enbcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531206239101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239101 "|top|dac_spi2:spi2_inst|enbcnt[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206239117 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206239117 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206239117 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206239117 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206239117 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206239117 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206239117 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206239117 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206239117 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206239117 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206239117 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239117 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239257 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206239257 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206239257 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206239257 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206239257 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239257 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1531206239507 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1531206239523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.890 " "Worst-case setup slack is 1.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.890               0.000 lgcclk  " "    1.890               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.265               0.000 aclk1  " "    4.265               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.553               0.000 aclk2  " "    4.553               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.618               0.000 altera_reserved_tck  " "   11.618               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.398               0.000 sysclk  " "   45.398               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.327 " "Worst-case hold slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 lgcclk  " "    0.327               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 sysclk  " "    0.338               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 aclk1  " "    0.346               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 aclk2  " "    0.368               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 altera_reserved_tck  " "    0.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.891 " "Worst-case recovery slack is 2.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.891               0.000 lgcclk  " "    2.891               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.541               0.000 altera_reserved_tck  " "   14.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.561               0.000 sysclk  " "   45.561               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.689 " "Worst-case removal slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 lgcclk  " "    0.689               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.866               0.000 altera_reserved_tck  " "    0.866               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.434               0.000 sysclk  " "    2.434               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 gsysclk  " "    1.000               0.000 gsysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.605               0.000 aclk1  " "    2.605               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.605               0.000 aclk2  " "    2.605               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.600               0.000 lgcclk  " "    3.600               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.736               0.000 in_aclk1  " "    3.736               0.000 in_aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.774               0.000 in_aclk2  " "    3.774               0.000 in_aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk1  " "    4.000               0.000 gaclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk2  " "    4.000               0.000 gaclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.496               0.000 altera_reserved_tck  " "   15.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.333               0.000 sysclk  " "   24.333               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206239945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239945 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 55 synchronizer chains. " "Report Metastability: Found 55 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206239992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206239992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 55 " "Number of Synchronizer Chains Found: 55" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206239992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206239992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.109 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.109" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206239992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.021 ns " "Worst Case Available Settling Time: 8.021 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206239992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206239992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206239992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206239992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206239992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206239992 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206239992 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1531206240007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206240054 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206244069 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_spi2:spi2_inst\|enbcnt\[0\] " "Node: dac_spi2:spi2_inst\|enbcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_spi2:spi2_inst\|sclksrc dac_spi2:spi2_inst\|enbcnt\[0\] " "Register dac_spi2:spi2_inst\|sclksrc is being clocked by dac_spi2:spi2_inst\|enbcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531206244475 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206244475 "|top|dac_spi2:spi2_inst|enbcnt[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206244490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206244490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206244490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206244490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206244490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206244490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206244490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206244490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206244490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206244490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206244490 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206244490 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206244584 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206244584 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206244584 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206244584 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206244584 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206244584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.095 " "Worst-case setup slack is 2.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.095               0.000 lgcclk  " "    2.095               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.258               0.000 aclk1  " "    4.258               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.411               0.000 aclk2  " "    4.411               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.815               0.000 altera_reserved_tck  " "   11.815               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.356               0.000 sysclk  " "   45.356               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206245006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 lgcclk  " "    0.309               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 aclk1  " "    0.334               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 sysclk  " "    0.338               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 aclk2  " "    0.350               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 altera_reserved_tck  " "    0.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206245068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.740 " "Worst-case recovery slack is 3.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.740               0.000 lgcclk  " "    3.740               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.692               0.000 altera_reserved_tck  " "   14.692               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.884               0.000 sysclk  " "   45.884               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206245100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.595 " "Worst-case removal slack is 0.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 lgcclk  " "    0.595               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 altera_reserved_tck  " "    0.792               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.273               0.000 sysclk  " "    2.273               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206245131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 gsysclk  " "    1.000               0.000 gsysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.576               0.000 aclk2  " "    2.576               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.579               0.000 aclk1  " "    2.579               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.574               0.000 lgcclk  " "    3.574               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.757               0.000 in_aclk1  " "    3.757               0.000 in_aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.788               0.000 in_aclk2  " "    3.788               0.000 in_aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk1  " "    4.000               0.000 gaclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk2  " "    4.000               0.000 gaclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.461               0.000 altera_reserved_tck  " "   15.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.329               0.000 sysclk  " "   24.329               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206245131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206245131 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 55 synchronizer chains. " "Report Metastability: Found 55 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206245193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206245193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 55 " "Number of Synchronizer Chains Found: 55" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206245193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206245193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.109 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.109" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206245193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.075 ns " "Worst Case Available Settling Time: 8.075 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206245193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206245193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206245193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206245193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206245193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206245193 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206245193 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1531206245193 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206245475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206248568 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_spi2:spi2_inst\|enbcnt\[0\] " "Node: dac_spi2:spi2_inst\|enbcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_spi2:spi2_inst\|sclksrc dac_spi2:spi2_inst\|enbcnt\[0\] " "Register dac_spi2:spi2_inst\|sclksrc is being clocked by dac_spi2:spi2_inst\|enbcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531206248864 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206248864 "|top|dac_spi2:spi2_inst|enbcnt[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206248880 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206248880 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206248880 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206248880 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206248880 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206248880 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206248880 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206248880 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206248880 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206248880 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206248880 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206248880 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206248958 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206248958 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206248958 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206248958 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206248958 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206248958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.010 " "Worst-case setup slack is 5.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.010               0.000 lgcclk  " "    5.010               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.082               0.000 aclk1  " "    6.082               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.292               0.000 aclk2  " "    6.292               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.522               0.000 altera_reserved_tck  " "   14.522               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.522               0.000 sysclk  " "   47.522               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206249271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 altera_reserved_tck  " "    0.145               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 lgcclk  " "    0.168               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 sysclk  " "    0.173               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 aclk2  " "    0.180               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 aclk1  " "    0.182               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206249333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.592 " "Worst-case recovery slack is 4.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.592               0.000 lgcclk  " "    4.592               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.991               0.000 altera_reserved_tck  " "   15.991               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.178               0.000 sysclk  " "   47.178               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206249364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.299 " "Worst-case removal slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 lgcclk  " "    0.299               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.378               0.000 sysclk  " "    1.378               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206249380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 gsysclk  " "    1.000               0.000 gsysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.890               0.000 aclk1  " "    2.890               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.893               0.000 aclk2  " "    2.893               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.430               0.000 in_aclk1  " "    3.430               0.000 in_aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.454               0.000 in_aclk2  " "    3.454               0.000 in_aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.895               0.000 lgcclk  " "    3.895               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk1  " "    4.000               0.000 gaclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk2  " "    4.000               0.000 gaclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.407               0.000 altera_reserved_tck  " "   15.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.233               0.000 sysclk  " "   24.233               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206249396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206249396 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 55 synchronizer chains. " "Report Metastability: Found 55 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206249442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206249442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 55 " "Number of Synchronizer Chains Found: 55" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206249442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206249442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.109 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.109" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206249442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.846 ns " "Worst Case Available Settling Time: 8.846 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206249442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206249442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206249442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206249442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206249442 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206249442 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206249442 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1531206249458 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_spi2:spi2_inst\|enbcnt\[0\] " "Node: dac_spi2:spi2_inst\|enbcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_spi2:spi2_inst\|sclksrc dac_spi2:spi2_inst\|enbcnt\[0\] " "Register dac_spi2:spi2_inst\|sclksrc is being clocked by dac_spi2:spi2_inst\|enbcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531206249755 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206249755 "|top|dac_spi2:spi2_inst|enbcnt[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206249771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206249771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206249771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206249771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206249771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206249771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206249771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206249771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206249771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206249771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531206249771 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206249771 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206249864 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206249864 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206249864 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206249864 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531206249864 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206249864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.059 " "Worst-case setup slack is 6.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.059               0.000 lgcclk  " "    6.059               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.321               0.000 aclk1  " "    6.321               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.492               0.000 aclk2  " "    6.492               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.958               0.000 altera_reserved_tck  " "   14.958               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.861               0.000 sysclk  " "   47.861               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206250161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 altera_reserved_tck  " "    0.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 lgcclk  " "    0.147               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 sysclk  " "    0.154               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 aclk2  " "    0.156               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 aclk1  " "    0.163               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206250224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.064 " "Worst-case recovery slack is 6.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.064               0.000 lgcclk  " "    6.064               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.235               0.000 altera_reserved_tck  " "   16.235               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.726               0.000 sysclk  " "   47.726               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206250239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.242 " "Worst-case removal slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 altera_reserved_tck  " "    0.242               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 lgcclk  " "    0.253               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.155               0.000 sysclk  " "    1.155               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206250255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 gsysclk  " "    1.000               0.000 gsysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.888               0.000 aclk1  " "    2.888               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.891               0.000 aclk2  " "    2.891               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.459               0.000 in_aclk1  " "    3.459               0.000 in_aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.474               0.000 in_aclk2  " "    3.474               0.000 in_aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.892               0.000 lgcclk  " "    3.892               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk1  " "    4.000               0.000 gaclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk2  " "    4.000               0.000 gaclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.367               0.000 altera_reserved_tck  " "   15.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.234               0.000 sysclk  " "   24.234               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531206250302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206250302 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 55 synchronizer chains. " "Report Metastability: Found 55 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206250364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206250364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 55 " "Number of Synchronizer Chains Found: 55" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206250364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206250364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.109 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.109" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206250364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.010 ns " "Worst Case Available Settling Time: 9.010 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206250364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206250364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206250364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206250364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206250364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531206250364 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206250364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206251661 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206251661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 33 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5665 " "Peak virtual memory: 5665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531206251817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 10 16:04:11 2018 " "Processing ended: Tue Jul 10 16:04:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531206251817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531206251817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531206251817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206251817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531206252989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531206252989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 10 16:04:12 2018 " "Processing started: Tue Jul 10 16:04:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531206252989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1531206252989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dmb1test -c dmb1test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off dmb1test -c dmb1test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1531206252989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1531206254317 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1531206254754 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1531206255144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dmb1test.vo C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/simulation/modelsim/ simulation " "Generated file dmb1test.vo in folder \"C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531206255878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5154 " "Peak virtual memory: 5154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531206256769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 10 16:04:16 2018 " "Processing ended: Tue Jul 10 16:04:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531206256769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531206256769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531206256769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1531206256769 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Quartus Prime Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1531206257487 ""}
