****************************************
Report : qor
Design : fifo1_sram
Version: Q-2019.12-SP4
Date   : Tue Apr 11 00:37:47 2023
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_slow'
Timing Path Group  'wclk'
----------------------------------------
Levels of Logic:                     11
Critical Path Length:              1.25
Critical Path Slack:              -0.31
Critical Path Clk Period:          1.18
Total Negative Slack:             -0.36
No. of Violating Paths:               4
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'rclk'
----------------------------------------
Levels of Logic:                     10
Critical Path Length:              1.20
Critical Path Slack:              -0.21
Critical Path Clk Period:          1.22
Total Negative Slack:             -0.21
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'INPUTS'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:             18.72
Critical Path Slack:              -0.44
Critical Path Clk Period:          1.22
Total Negative Slack:            -14.12
No. of Violating Paths:              62
Worst Hold Violation:             -0.14
Total Hold Violation:             -0.53
No. of Hold Violations:              11
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              2.19
Critical Path Slack:              -0.54
Critical Path Clk Period:          1.22
Total Negative Slack:             -4.08
No. of Violating Paths:              10
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              5
Hierarchical Port Count:            204
Leaf Cell Count:                    627
Buf/Inv Cell Count:                 222
Buf Cell Count:                     130
Inv Cell Count:                      92
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           523
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              104
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            8
   Single-bit Sequential Cell Count:                       96
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          8
----------------------------------------


Area
----------------------------------------
Combinational Area:           301586.37
Noncombinational Area:           842.23
Buf/Inv Area:                    859.26
Total Buffer Area:               624.94
Total Inverter Area:             234.32
Macro/Black Box Area:          69436.17
Net Area:                             0
Net XLength:                   33566.44
Net YLength:                   36595.09
----------------------------------------
Cell Area (netlist):                         371864.77
Cell Area (netlist and physical only):       373565.00
Net Length:                    70161.54


Design Rules
----------------------------------------
Total Number of Nets:               777
Nets with Violations:                13
Max Trans Violations:                 0
Max Cap Violations:                  13
----------------------------------------

1
