<?xml version="1.0" encoding="UTF-8"?>
<result>
<query id="14281">David Blaauw architecture*</query>
<status code="200">OK</status>
<time unit="msecs">7.85</time>
<completions total="2" computed="2" sent="2">
<c sc="8" dc="8" oc="8" id="20863738">architecture</c>
<c sc="2" dc="2" oc="2" id="20863746">architectures</c>
</completions>
<hits total="10" computed="10" sent="10" first="0">
<hit score="5" id="2030119">
<info><authors><author>Matthew Fojtik</author><author>David Fick</author><author>Yejoong Kim</author><author>Nathaniel Ross Pinckney</author><author>David Money Harris</author><author>David T. Blaauw</author><author>Dennis Sylvester</author></authors><title>Bubble Razor - An architecture-independent approach to timing-error detection and correction.</title><venue>ISSCC</venue><pages>488-490</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/isscc/FojtikFKPHBS12</key><doi>10.1109/ISSCC.2012.6177103</doi><ee>https://doi.org/10.1109/ISSCC.2012.6177103</ee><url>https://dblp.org/rec/conf/isscc/FojtikFKPHBS12</url></info>
<url>URL#2030119</url>
</hit>
<hit score="4" id="1636051">
<info><authors><author>David Fick</author><author>Ronald G. Dreslinski</author><author>Bharan Giridhar</author><author>Gyouho Kim</author><author>Sangwon Seo</author><author>Matthew Fojtik</author><author>Sudhir Satpathy</author><author>Yoonmyung Lee</author><author>Daeyeon Kim</author><author>Nurrachman Liu</author><author>Michael Wieckowski</author><author>Gregory K. Chen</author><author>Trevor N. Mudge</author><author>David T. Blaauw</author><author>Dennis Sylvester</author></authors><title>Centip3De - A Cluster-Based NTC Architecture With 64 ARM Cortex-M3 Cores in 3D Stacked 130 nm CMOS.</title><venue>J. Solid-State Circuits</venue><volume>48</volume><number>1</number><pages>104-117</pages><year>2013</year><type>Journal Articles</type><key>journals/jssc/FickDGKSFSLKLWCMBS13</key><doi>10.1109/JSSC.2012.2222814</doi><ee>https://doi.org/10.1109/JSSC.2012.2222814</ee><url>https://dblp.org/rec/journals/jssc/FickDGKSFSLKLWCMBS13</url></info>
<url>URL#1636051</url>
</hit>
<hit score="4" id="1925490">
<info><authors><author>Andrew DeOrio</author><author>David Fick</author><author>Valeria Bertacco</author><author>Dennis Sylvester</author><author>David T. Blaauw</author><author>Jin Hu</author><author>Gregory K. Chen</author></authors><title>A Reliable Routing Architecture and Algorithm for NoCs.</title><venue>IEEE Trans. on CAD of Integrated Circuits and Systems</venue><volume>31</volume><number>5</number><pages>726-739</pages><year>2012</year><type>Journal Articles</type><key>journals/tcad/DeOrioFBSBHC12</key><doi>10.1109/TCAD.2011.2181509</doi><ee>https://doi.org/10.1109/TCAD.2011.2181509</ee><url>https://dblp.org/rec/journals/tcad/DeOrioFBSBHC12</url></info>
<url>URL#1925490</url>
</hit>
<hit score="3" id="200162">
<info><authors><author>Mohit Shah</author><author>Sairam Arunachalam</author><author>Jingcheng Wang</author><author>David T. Blaauw</author><author>Dennis Sylvester</author><author>Hun-Seok Kim</author><author>Jae-sun Seo</author><author>Chaitali Chakrabarti</author></authors><title>A Fixed-Point Neural Network Architecture for Speech Applications on Resource Constrained Hardware.</title><venue>Signal Processing Systems</venue><volume>90</volume><number>5</number><pages>727-741</pages><year>2018</year><type>Journal Articles</type><key>journals/vlsisp/ShahAWBSKSC18</key><doi>10.1007/S11265-016-1202-X</doi><ee>https://doi.org/10.1007/s11265-016-1202-x</ee><url>https://dblp.org/rec/journals/vlsisp/ShahAWBSKSC18</url></info>
<url>URL#200162</url>
</hit>
<hit score="3" id="1497869">
<info><authors><author>Ihab Nahlus</author><author>Eric P. Kim</author><author>Naresh R. Shanbhag</author><author>David T. Blaauw</author></authors><title>Energy-efficient dot product computation using a switched analog circuit architecture.</title><venue>ISLPED</venue><pages>315-318</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/islped/NahlusKSB14</key><doi>10.1145/2627369.2627664</doi><ee>https://doi.org/10.1145/2627369.2627664</ee><url>https://dblp.org/rec/conf/islped/NahlusKSB14</url></info>
<url>URL#1497869</url>
</hit>
<hit score="3" id="1970435">
<info><authors><author>Sangwon Seo</author><author>Ronald G. Dreslinski</author><author>Mark Woh</author><author>Yongjun Park</author><author>Chaitali Chakrabarti</author><author>Scott A. Mahlke</author><author>David T. Blaauw</author><author>Trevor N. Mudge</author></authors><title>Process variation in near-threshold wide SIMD architectures.</title><venue>DAC</venue><pages>980-987</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/dac/SeoDWPCMBM12</key><doi>10.1145/2228360.2228536</doi><ee>https://doi.org/10.1145/2228360.2228536</ee><url>https://dblp.org/rec/conf/dac/SeoDWPCMBM12</url></info>
<url>URL#1970435</url>
</hit>
<hit score="3" id="2028466">
<info><authors><author>Daeyeon Kim</author><author>Vikas Chandra</author><author>Robert C. Aitken</author><author>David T. Blaauw</author><author>Dennis Sylvester</author></authors><title>An adaptive write word-line pulse width and voltage modulation architecture for bit-interleaved 8T SRAMs.</title><venue>ISLPED</venue><pages>91-96</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/islped/KimCABS12</key><doi>10.1145/2333660.2333684</doi><ee>https://doi.org/10.1145/2333660.2333684</ee><url>https://dblp.org/rec/conf/islped/KimCABS12</url></info>
<url>URL#2028466</url>
</hit>
<hit score="3" id="2930139">
<info><authors><author>Ronald G. Dreslinski</author><author>Gregory K. Chen</author><author>Trevor N. Mudge</author><author>David T. Blaauw</author><author>Dennis Sylvester</author><author>Kriszti√°n Flautner</author></authors><title>Reconfigurable energy efficient near threshold cache architectures.</title><venue>MICRO</venue><pages>459-470</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/micro/DreslinskiCMBSF08</key><doi>10.1109/MICRO.2008.4771813</doi><ee>https://doi.org/10.1109/MICRO.2008.4771813</ee><url>https://dblp.org/rec/conf/micro/DreslinskiCMBSF08</url></info>
<url>URL#2930139</url>
</hit>
<hit score="3" id="3041839">
<info><authors><author>Ronald G. Dreslinski</author><author>Bo Zhai</author><author>Trevor N. Mudge</author><author>David T. Blaauw</author><author>Dennis Sylvester</author></authors><title>An Energy Efficient Parallel Architecture Using Near Threshold Operation.</title><venue>PACT</venue><pages>175-188</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/IEEEpact/DreslinskiZMBS07</key><doi>10.1109/PACT.2007.14</doi><ee>http://doi.ieeecomputersociety.org/10.1109/PACT.2007.14</ee><url>https://dblp.org/rec/conf/IEEEpact/DreslinskiZMBS07</url></info>
<url>URL#3041839</url>
</hit>
<hit score="3" id="3170993">
<info><authors><author>Dennis Sylvester</author><author>David T. Blaauw</author><author>Eric Karl</author></authors><title>ElastIC - An Adaptive Self-Healing Architecture for Unpredictable Silicon.</title><venue>IEEE Design &amp; Test of Computers</venue><volume>23</volume><number>6</number><pages>484-490</pages><year>2006</year><type>Journal Articles</type><key>journals/dt/SylvesterBK06</key><doi>10.1109/MDT.2006.145</doi><ee>https://doi.org/10.1109/MDT.2006.145</ee><url>https://dblp.org/rec/journals/dt/SylvesterBK06</url></info>
<url>URL#3170993</url>
</hit>
</hits>
</result>
