Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c51ad4030a75428fbe7ba1f4ddd9658d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot frequency_divider_sim_behav xil_defaultlib.frequency_divider_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.T_flip_flop_behavioral [t_flip_flop_behavioral_default]
Compiling architecture behavioral of entity xil_defaultlib.frequency_divider [frequency_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.frequency_divider_sim
Built simulation snapshot frequency_divider_sim_behav
