// Seed: 1396412370
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_9;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output wire id_2,
    input wand id_3,
    input wor id_4,
    input tri id_5,
    input tri0 id_6
    , id_22,
    input tri id_7,
    input wor id_8,
    input supply1 id_9,
    input wand id_10,
    input wire id_11,
    input uwire id_12,
    input tri0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    output wor id_16,
    input wand id_17,
    output tri id_18,
    input tri0 id_19,
    output tri1 id_20
);
  always @(-1) begin : LABEL_0
    assign id_1 = 1 & id_12;
  end
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
endmodule
