{"Source Block": ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@141:151@HdlStmAssign", "assign s_wr_axi_bresp = m_axi_bresp;\nassign m_axi_bready = s_wr_axi_bready;\n\nassign m_axi_arvalid = s_rd_axi_arvalid;\nassign m_axi_araddr = s_rd_axi_araddr;\nassign m_axi_arlen = s_rd_axi_arlen;\nassign m_axi_arsize = s_rd_axi_arsize;\nassign m_axi_arburst = s_rd_axi_arburst;\nassign m_axi_arcache = s_rd_axi_arcache;\nassign m_axi_arprot = s_rd_axi_arprot;\nassign s_rd_axi_arready = m_axi_arready;\n"], "Clone Blocks": [["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@146:156", "assign m_axi_arlen = s_rd_axi_arlen;\nassign m_axi_arsize = s_rd_axi_arsize;\nassign m_axi_arburst = s_rd_axi_arburst;\nassign m_axi_arcache = s_rd_axi_arcache;\nassign m_axi_arprot = s_rd_axi_arprot;\nassign s_rd_axi_arready = m_axi_arready;\n\nassign s_rd_axi_rvalid = m_axi_rvalid;\nassign s_rd_axi_rresp = m_axi_rresp;\nassign s_rd_axi_rdata = m_axi_rdata;\nassign s_rd_axi_rlast = m_axi_rlast;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@142:152", "assign m_axi_bready = s_wr_axi_bready;\n\nassign m_axi_arvalid = s_rd_axi_arvalid;\nassign m_axi_araddr = s_rd_axi_araddr;\nassign m_axi_arlen = s_rd_axi_arlen;\nassign m_axi_arsize = s_rd_axi_arsize;\nassign m_axi_arburst = s_rd_axi_arburst;\nassign m_axi_arcache = s_rd_axi_arcache;\nassign m_axi_arprot = s_rd_axi_arprot;\nassign s_rd_axi_arready = m_axi_arready;\n\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@140:150", "assign s_wr_axi_bvalid = m_axi_bvalid;\nassign s_wr_axi_bresp = m_axi_bresp;\nassign m_axi_bready = s_wr_axi_bready;\n\nassign m_axi_arvalid = s_rd_axi_arvalid;\nassign m_axi_araddr = s_rd_axi_araddr;\nassign m_axi_arlen = s_rd_axi_arlen;\nassign m_axi_arsize = s_rd_axi_arsize;\nassign m_axi_arburst = s_rd_axi_arburst;\nassign m_axi_arcache = s_rd_axi_arcache;\nassign m_axi_arprot = s_rd_axi_arprot;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@144:154", "assign m_axi_arvalid = s_rd_axi_arvalid;\nassign m_axi_araddr = s_rd_axi_araddr;\nassign m_axi_arlen = s_rd_axi_arlen;\nassign m_axi_arsize = s_rd_axi_arsize;\nassign m_axi_arburst = s_rd_axi_arburst;\nassign m_axi_arcache = s_rd_axi_arcache;\nassign m_axi_arprot = s_rd_axi_arprot;\nassign s_rd_axi_arready = m_axi_arready;\n\nassign s_rd_axi_rvalid = m_axi_rvalid;\nassign s_rd_axi_rresp = m_axi_rresp;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@139:149", "\nassign s_wr_axi_bvalid = m_axi_bvalid;\nassign s_wr_axi_bresp = m_axi_bresp;\nassign m_axi_bready = s_wr_axi_bready;\n\nassign m_axi_arvalid = s_rd_axi_arvalid;\nassign m_axi_araddr = s_rd_axi_araddr;\nassign m_axi_arlen = s_rd_axi_arlen;\nassign m_axi_arsize = s_rd_axi_arsize;\nassign m_axi_arburst = s_rd_axi_arburst;\nassign m_axi_arcache = s_rd_axi_arcache;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@143:153", "\nassign m_axi_arvalid = s_rd_axi_arvalid;\nassign m_axi_araddr = s_rd_axi_araddr;\nassign m_axi_arlen = s_rd_axi_arlen;\nassign m_axi_arsize = s_rd_axi_arsize;\nassign m_axi_arburst = s_rd_axi_arburst;\nassign m_axi_arcache = s_rd_axi_arcache;\nassign m_axi_arprot = s_rd_axi_arprot;\nassign s_rd_axi_arready = m_axi_arready;\n\nassign s_rd_axi_rvalid = m_axi_rvalid;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@145:155", "assign m_axi_araddr = s_rd_axi_araddr;\nassign m_axi_arlen = s_rd_axi_arlen;\nassign m_axi_arsize = s_rd_axi_arsize;\nassign m_axi_arburst = s_rd_axi_arburst;\nassign m_axi_arcache = s_rd_axi_arcache;\nassign m_axi_arprot = s_rd_axi_arprot;\nassign s_rd_axi_arready = m_axi_arready;\n\nassign s_rd_axi_rvalid = m_axi_rvalid;\nassign s_rd_axi_rresp = m_axi_rresp;\nassign s_rd_axi_rdata = m_axi_rdata;\n"]], "Diff Content": {"Delete": [[146, "assign m_axi_arlen = s_rd_axi_arlen;\n"]], "Add": []}}