Analysis & Synthesis report for RISC
Sat Dec 23 02:12:35 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "Execute_Cycle:Execute|ALU:ALU_E"
 10. Port Connectivity Checks: "Fetch_Cycle:Fetch|PC_Adder:PCAdder"
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 23 02:12:35 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; RISC                                            ;
; Top-level Entity Name              ; Pipeline_top                                    ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 2                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Pipeline_top       ; RISC               ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; Writeback_Cycle.v                ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/Writeback_Cycle.v    ;         ;
; Sign_Extend.v                    ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/Sign_Extend.v        ;         ;
; Register_File.v                  ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/Register_File.v      ;         ;
; Pipeline_top.v                   ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/Pipeline_top.v       ;         ;
; PC_Adder.v                       ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/PC_Adder.v           ;         ;
; PC.v                             ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/PC.v                 ;         ;
; Mux.v                            ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/Mux.v                ;         ;
; Memory_Cycle.v                   ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/Memory_Cycle.v       ;         ;
; Main_Decoder.v                   ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/Main_Decoder.v       ;         ;
; Instruction_Memory.v             ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/Instruction_Memory.v ;         ;
; Fetch_Cycle.v                    ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/Fetch_Cycle.v        ;         ;
; Execute_Cycle.v                  ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/Execute_Cycle.v      ;         ;
; Decode_Cycle.v                   ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/Decode_Cycle.v       ;         ;
; Data_Memory.v                    ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/Data_Memory.v        ;         ;
; Control_Unit_Top.v               ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/Control_Unit_Top.v   ;         ;
; ALU_Decoder.v                    ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/ALU_Decoder.v        ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; M:/Projects/RISCV_Pipeline_Core-main/Quartus/ALU.v                ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 2                ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk              ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 2                ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |Pipeline_top              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 2    ; 0            ; |Pipeline_top       ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Execute_Cycle:Execute|ALU:ALU_E" ;
+----------+--------+----------+------------------------------+
; Port     ; Type   ; Severity ; Details                      ;
+----------+--------+----------+------------------------------+
; OverFlow ; Output ; Info     ; Explicitly unconnected       ;
; Carry    ; Output ; Info     ; Explicitly unconnected       ;
; Negative ; Output ; Info     ; Explicitly unconnected       ;
+----------+--------+----------+------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Fetch_Cycle:Fetch|PC_Adder:PCAdder" ;
+----------+-------+----------+----------------------------------+
; Port     ; Type  ; Severity ; Details                          ;
+----------+-------+----------+----------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                     ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                     ;
; b[2]     ; Input ; Info     ; Stuck at VCC                     ;
+----------+-------+----------+----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 23 02:12:32 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file writeback_cycle.v
    Info (12023): Found entity 1: Writeback_Cycle
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: Sign_Extend
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: Register_File
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_top.v
    Info (12023): Found entity 1: Pipeline_top
Info (12021): Found 1 design units, including 1 entities, in source file pc_adder.v
    Info (12023): Found entity 1: PC_Adder
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC_Module
Warning (12090): Entity "Mux" obtained from "Mux.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: Mux
Info (12021): Found 1 design units, including 1 entities, in source file memory_cycle.v
    Info (12023): Found entity 1: Memory_Cycle
Info (12021): Found 1 design units, including 1 entities, in source file main_decoder.v
    Info (12023): Found entity 1: Main_Decoder
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: Instruction_Memory
Info (12021): Found 1 design units, including 1 entities, in source file fetch_cycle.v
    Info (12023): Found entity 1: Fetch_Cycle
Info (12021): Found 1 design units, including 1 entities, in source file execute_cycle.v
    Info (12023): Found entity 1: Execute_Cycle
Info (12021): Found 1 design units, including 1 entities, in source file decode_cycle.v
    Info (12023): Found entity 1: Decode_Cycle
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: Data_Memory
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_top.v
    Info (12023): Found entity 1: Control_Unit_Top
Info (12021): Found 1 design units, including 1 entities, in source file alu_decoder.v
    Info (12023): Found entity 1: ALU_Decoder
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12127): Elaborating entity "Pipeline_top" for the top level hierarchy
Info (12128): Elaborating entity "Fetch_Cycle" for hierarchy "Fetch_Cycle:Fetch"
Info (12128): Elaborating entity "Mux" for hierarchy "Fetch_Cycle:Fetch|Mux:MUX_FETCH"
Info (12128): Elaborating entity "PC_Module" for hierarchy "Fetch_Cycle:Fetch|PC_Module:Program_Counter"
Info (12128): Elaborating entity "PC_Adder" for hierarchy "Fetch_Cycle:Fetch|PC_Adder:PCAdder"
Info (12128): Elaborating entity "Instruction_Memory" for hierarchy "Fetch_Cycle:Fetch|Instruction_Memory:I_MEM"
Warning (10858): Verilog HDL warning at Instruction_Memory.v(7): object mem used but never assigned
Info (12128): Elaborating entity "Decode_Cycle" for hierarchy "Decode_Cycle:Decode"
Warning (10230): Verilog HDL assignment warning at Decode_Cycle.v(77): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Decode_Cycle.v(112): truncated value with size 2 to match size of target (1)
Info (12128): Elaborating entity "Control_Unit_Top" for hierarchy "Decode_Cycle:Decode|Control_Unit_Top:ctrl_unit"
Info (12128): Elaborating entity "Main_Decoder" for hierarchy "Decode_Cycle:Decode|Control_Unit_Top:ctrl_unit|Main_Decoder:Main_Decoder"
Info (12128): Elaborating entity "ALU_Decoder" for hierarchy "Decode_Cycle:Decode|Control_Unit_Top:ctrl_unit|ALU_Decoder:ALU_Decoder"
Info (12128): Elaborating entity "Register_File" for hierarchy "Decode_Cycle:Decode|Register_File:RegFile"
Info (12128): Elaborating entity "Sign_Extend" for hierarchy "Decode_Cycle:Decode|Sign_Extend:SignExtend"
Info (12128): Elaborating entity "Execute_Cycle" for hierarchy "Execute_Cycle:Execute"
Info (12128): Elaborating entity "ALU" for hierarchy "Execute_Cycle:Execute|ALU:ALU_E"
Info (12128): Elaborating entity "Memory_Cycle" for hierarchy "Memory_Cycle:Memory"
Warning (10230): Verilog HDL assignment warning at Memory_Cycle.v(52): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "Data_Memory" for hierarchy "Memory_Cycle:Memory|Data_Memory:DataMem"
Info (12128): Elaborating entity "Writeback_Cycle" for hierarchy "Writeback_Cycle:WriteBack"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "rst"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4646 megabytes
    Info: Processing ended: Sat Dec 23 02:12:35 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


