<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_l2c_cop0_mapx Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_l2c_cop0_mapx Union Reference</h1><!-- doxytag: class="cvmx_l2c_cop0_mapx" -->
<p>cvmx_l2c_cop0_map#  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cvmx-l2c-defs_8h_source.html">cvmx-l2c-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a></td></tr>
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__l2c__cop0__mapx.html#a32d2024bd1f78e143eb469cddeccd26b">u64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx::cvmx_l2c_cop0_mapx_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__l2c__cop0__mapx.html#afe83474590de938ae87658649be021d3">s</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__l2c__cop0__mapx.html#a59160ac5daef7fc1c806c7218de2e892">cn61xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__l2c__cop0__mapx.html#a330fd46e872f46849223c3d1cdf5c0d7">cn63xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__l2c__cop0__mapx.html#acbd81b855247a56f8066fc5b56848c4f">cn63xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__l2c__cop0__mapx.html#a97ff7ad73986621c848fda0a25b8f8f1">cn66xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__l2c__cop0__mapx.html#a431ffa4679e1318a7a72cf107516b837">cn68xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__l2c__cop0__mapx.html#a3f1f61d4f153b20097ac9a1c63a13947">cn68xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__l2c__cop0__mapx.html#a05d6411b909e28e8c956efeab966619b">cnf71xx</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>cvmx_l2c_cop0_map# </p>
<p>L2C_COP0_MAP = PP COP0 register memory mapped region</p>
<p>Description: PP COP0 register mapped region.</p>
<p>NOTE: for 63xx, if the PPID is outside the range of 0-3,63 the write will be ignored and reads will return 0x2bad2bad2bad2bad</p>
<p>Notes: (1) There are 256 COP0 registers per PP. Registers 0-255 map to PP0's COP0 registers, 256-511 are mapped to PP1's, etc. A special set X PP63 (registers 16128-16383) are for broadcast writes. Any write done to these registers will take effect in ALL PPs. Note the means the L2C_COP0_MAP register to access can be gotten by:</p>
<p>REGNUM = [ PPID[5:0], rd[4:0], sel[2:0] ]</p>
<p>where rd and sel are as defined in the HRM description of Core Coprocessor 0 registers and note 4 below.</p>
<p>(2) if a COP0 register cannot be accessed by this mechanism the write be silently ignored and the read data will be 0xBADDEED.</p>
<p>(3) for 61xx, if the PPID is outside the range of 0-3,63 or if the PP in question is in reset a write will be ignored and reads will timeout the RSL bus.</p>
<p>(4) Referring to note (1) above, the following rd/sel values are supported:</p>
<p>NOTE: Put only the "Customer type" in HRM. do not put the "Real type" in HRM.</p>
<p>Customer Real rd sel type Description type ======+=======+==========+==============================================+========= 4 2 RO COP0 UserLocal RW 7 0 RO COP0 HWREna RW 9 0 RO COP0 Count RW 9 6 RO COP0 CvmCount RW 9 7 RO COP0 CvmCtl RW 11 0 RO COP0 Compare RW 11 6 RW COP0 PowThrottle RW 12 0 RO COP0 Status RW 12 1 RO COP0 IntCtl RO 12 2 RO COP0 SRSCtl RO 13 0 RO COP0 Cause RW 14 0 RO COP0 EPC RW 15 0 RO COP0 PrID RO 15 1 RO COP0 EBase RW 16 0 RO PC Issue Debug Info (see details below) RO 16 1 RO PC Fetch Debug Info (see details below) RO 16 2 RO PC Fill Debug Info (see details below) RO 16 3 RO PC Misc Debug Info (see details below) RO 18 0 RO COP0 WatchLo0 RW 19 0 RO COP0 WatchHi0 RW 22 0 RO COP0 MultiCoreDebug RW 22 1 COP0 VoltageMonitor RW 23 0 RO COP0 Debug RW 23 6 RO COP0 Debug2 RO 24 0 RO COP0 DEPC RW 25 0 RO COP0 PerfCnt Control0 RW 25 1 RO COP0 PerfCnt Counter0 RW 25 2 RO COP0 PerfCnt Control1 RW 25 3 RO COP0 PerfCnt Counter1 RW 27 0 RO COP0 CacheErr (icache) RW 28 0 RO COP0 TagLo (icache) RW 28 1 RO COP0 DataLo (icache) RW 29 1 RO COP0 DataHi (icache) RW 30 0 RO COP0 ErrorEPC RW 31 0 RO COP0 DESAVE RW 31 2 RO COP0 Scratch RW 31 3 RO COP0 Scratch1 RW 31 4 RO COP0 Scratch2 RW</p>
<ul>
<li>PC Issue Debug Info</li>
</ul>
<ul>
<li>63:2 pc0_5a&lt;63:2&gt; // often VA&lt;63:2&gt; of the next instruction to issue // but can also be the VA of an instruction executing/replaying on pipe 0 // or can also be a VA being filled into the instruction cache // or can also be unpredictable // &lt;61:49&gt; RAZ 1 illegal // set when illegal VA 0 delayslot // set when VA is delayslot (prior branch may be either taken or not taken)</li>
</ul>
<ul>
<li>PC Fetch Debug Info</li>
</ul>
<ul>
<li>63:0 fetch_address_3a // VA being fetched from the instruction cache // &lt;61:49&gt;, &lt;1:0&gt; RAZ</li>
</ul>
<ul>
<li>PC Fill Debug Info</li>
</ul>
<ul>
<li>63:0 fill_address_4a&lt;63:2&gt; // VA&lt;63:2&gt; being filled into instruction cache // valid when waiting_for_ifill_4a is set (see PC Misc Debug Info below) // &lt;61:49&gt; RAZ 1 illegal // set when illegal VA 0 RAZ</li>
</ul>
<ul>
<li>PC Misc Debug Info</li>
</ul>
<ul>
<li>63:3 RAZ 2 mem_stall_3a // stall term from L1 memory system 1 waiting_for_pfill_4a // when waiting_for_ifill_4a is set, indicates whether instruction cache fill is due to a prefetch 0 waiting_for_ifill_4a // set when there is an outstanding instruction cache fill </li>
</ul>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a59160ac5daef7fc1c806c7218de2e892"></a><!-- doxytag: member="cvmx_l2c_cop0_mapx::cn61xx" ref="a59160ac5daef7fc1c806c7218de2e892" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a> <a class="el" href="unioncvmx__l2c__cop0__mapx.html#a59160ac5daef7fc1c806c7218de2e892">cvmx_l2c_cop0_mapx::cn61xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a330fd46e872f46849223c3d1cdf5c0d7"></a><!-- doxytag: member="cvmx_l2c_cop0_mapx::cn63xx" ref="a330fd46e872f46849223c3d1cdf5c0d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a> <a class="el" href="unioncvmx__l2c__cop0__mapx.html#a330fd46e872f46849223c3d1cdf5c0d7">cvmx_l2c_cop0_mapx::cn63xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acbd81b855247a56f8066fc5b56848c4f"></a><!-- doxytag: member="cvmx_l2c_cop0_mapx::cn63xxp1" ref="acbd81b855247a56f8066fc5b56848c4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a> <a class="el" href="unioncvmx__l2c__cop0__mapx.html#acbd81b855247a56f8066fc5b56848c4f">cvmx_l2c_cop0_mapx::cn63xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a97ff7ad73986621c848fda0a25b8f8f1"></a><!-- doxytag: member="cvmx_l2c_cop0_mapx::cn66xx" ref="a97ff7ad73986621c848fda0a25b8f8f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a> <a class="el" href="unioncvmx__l2c__cop0__mapx.html#a97ff7ad73986621c848fda0a25b8f8f1">cvmx_l2c_cop0_mapx::cn66xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a431ffa4679e1318a7a72cf107516b837"></a><!-- doxytag: member="cvmx_l2c_cop0_mapx::cn68xx" ref="a431ffa4679e1318a7a72cf107516b837" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a> <a class="el" href="unioncvmx__l2c__cop0__mapx.html#a431ffa4679e1318a7a72cf107516b837">cvmx_l2c_cop0_mapx::cn68xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f1f61d4f153b20097ac9a1c63a13947"></a><!-- doxytag: member="cvmx_l2c_cop0_mapx::cn68xxp1" ref="a3f1f61d4f153b20097ac9a1c63a13947" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a> <a class="el" href="unioncvmx__l2c__cop0__mapx.html#a3f1f61d4f153b20097ac9a1c63a13947">cvmx_l2c_cop0_mapx::cn68xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a05d6411b909e28e8c956efeab966619b"></a><!-- doxytag: member="cvmx_l2c_cop0_mapx::cnf71xx" ref="a05d6411b909e28e8c956efeab966619b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a> <a class="el" href="unioncvmx__l2c__cop0__mapx.html#a05d6411b909e28e8c956efeab966619b">cvmx_l2c_cop0_mapx::cnf71xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afe83474590de938ae87658649be021d3"></a><!-- doxytag: member="cvmx_l2c_cop0_mapx::s" ref="afe83474590de938ae87658649be021d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx::cvmx_l2c_cop0_mapx_s</a>  <a class="el" href="unioncvmx__l2c__cop0__mapx.html#afe83474590de938ae87658649be021d3">cvmx_l2c_cop0_mapx::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a32d2024bd1f78e143eb469cddeccd26b"></a><!-- doxytag: member="cvmx_l2c_cop0_mapx::u64" ref="a32d2024bd1f78e143eb469cddeccd26b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__l2c__cop0__mapx.html#a32d2024bd1f78e143eb469cddeccd26b">cvmx_l2c_cop0_mapx::u64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-l2c-defs_8h_source.html">cvmx-l2c-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
