v 20110115 2
C 44800 41600 1 0 0 WM8988.sym
{
T 47100 48900 5 10 1 1 0 6 1
refdes=U401
T 45000 48950 5 10 1 1 0 0 1
device=WM8998
T 47800 42750 5 10 0 0 0 0 1
footprint=QFN28_5
T 46400 41600 5 10 1 1 0 0 1
value=wm8988
}
C 40800 49000 1 0 0 generic-power.sym
{
T 41000 49250 5 10 1 1 0 3 1
net=+3V:1
}
C 44400 41200 1 0 0 gnd-1.sym
N 44500 41500 44500 42400 4
N 44500 42400 44800 42400 4
N 44800 42100 44500 42100 4
N 44800 41800 44500 41800 4
C 39800 49000 1 0 0 generic-power.sym
{
T 40000 49250 5 10 1 1 0 3 1
net=+3V:1
}
C 39900 46100 1 0 0 gnd-1.sym
C 41700 46600 1 90 0 capacitor-1.sym
{
T 41000 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 41200 46800 5 10 1 1 90 0 1
refdes=C401
T 40800 46800 5 10 0 0 90 0 1
symversion=0.1
T 41400 47200 5 10 1 1 90 0 1
value=c-4u7
T 41700 46600 5 10 0 1 0 0 1
footprint=0805
}
C 41200 46600 1 90 0 capacitor-1.sym
{
T 40500 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 40700 46800 5 10 1 1 90 0 1
refdes=C402
T 40300 46800 5 10 0 0 90 0 1
symversion=0.1
T 40900 47200 5 10 1 1 90 0 1
value=c-4u7
T 41200 46600 5 10 0 1 0 0 1
footprint=0805
}
C 40200 46600 1 90 0 capacitor-1.sym
{
T 39500 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 39700 46800 5 10 1 1 90 0 1
refdes=C403
T 39300 46800 5 10 0 0 90 0 1
symversion=0.1
T 39900 47200 5 10 1 1 90 0 1
value=c-0u1
T 40200 46600 5 10 0 0 0 0 1
footprint=0603
}
C 40700 46600 1 90 0 capacitor-1.sym
{
T 40000 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 40200 46800 5 10 1 1 90 0 1
refdes=C404
T 39800 46800 5 10 0 0 90 0 1
symversion=0.1
T 40400 47200 5 10 1 1 90 0 1
value=c-0u1
T 40700 46600 5 10 0 1 0 0 1
footprint=0603
}
N 41500 46600 41500 46500 4
N 41500 46500 40000 46500 4
N 40000 46400 40000 46600 4
N 40500 46600 40500 46500 4
N 41000 46600 41000 46500 4
N 41500 47500 41500 47800 4
N 41000 47800 44800 47800 4
N 41000 47500 41000 49000 4
N 41000 48100 44800 48100 4
N 40500 47500 40500 48400 4
N 40000 48400 44800 48400 4
N 40000 47500 40000 49000 4
N 40000 48700 44800 48700 4
C 41500 43000 1 90 0 capacitor-1.sym
{
T 40800 43200 5 10 0 0 90 0 1
device=CAPACITOR
T 41200 43000 5 10 1 1 90 0 1
refdes=C405
T 40600 43200 5 10 0 0 90 0 1
symversion=0.1
T 41200 43600 5 10 1 1 90 0 1
value=c-4u7
T 41500 43000 5 10 0 1 0 0 1
footprint=0805
}
C 42000 43000 1 90 0 capacitor-1.sym
{
T 41300 43200 5 10 0 0 90 0 1
device=CAPACITOR
T 41700 43000 5 10 1 1 90 0 1
refdes=C406
T 41100 43200 5 10 0 0 90 0 1
symversion=0.1
T 41700 43600 5 10 1 1 90 0 1
value=c-4u7
T 42000 43000 5 10 0 1 0 0 1
footprint=0805
}
N 41300 44200 44800 44200 4
N 44800 43900 41800 43900 4
N 41300 44200 41300 43900 4
C 41200 42500 1 0 0 gnd-1.sym
N 41800 43000 41800 42900 4
N 41800 42900 41300 42900 4
N 41300 42800 41300 43000 4
N 43400 43300 44800 43300 4
N 44800 43000 43400 43000 4
C 43800 47000 1 0 0 capacitor-1.sym
{
T 44000 47700 5 10 0 0 0 0 1
device=CAPACITOR
T 43900 47200 5 10 1 1 0 0 1
refdes=C407
T 44000 47900 5 10 0 0 0 0 1
symversion=0.1
T 44400 47200 5 10 1 1 0 0 1
value=c-1u
T 43800 47000 5 10 0 1 0 0 1
footprint=0603
}
C 43800 46400 1 0 0 capacitor-1.sym
{
T 44000 47100 5 10 0 0 0 0 1
device=CAPACITOR
T 43900 46600 5 10 1 1 0 0 1
refdes=C408
T 44000 47300 5 10 0 0 0 0 1
symversion=0.1
T 44400 46600 5 10 1 1 0 0 1
value=c-1u
T 43800 46400 5 10 0 1 0 0 1
footprint=0603
}
C 43400 46700 1 0 0 capacitor-1.sym
{
T 43600 47400 5 10 0 0 0 0 1
device=CAPACITOR
T 43500 46900 5 10 1 1 0 0 1
refdes=C409
T 43600 47600 5 10 0 0 0 0 1
symversion=0.1
T 43400 46700 5 10 1 1 0 0 1
value=c-1u
T 43400 46700 5 10 0 1 0 0 1
footprint=0603
}
C 43400 46100 1 0 0 capacitor-1.sym
{
T 43600 46800 5 10 0 0 0 0 1
device=CAPACITOR
T 43500 46300 5 10 1 1 0 0 1
refdes=C410
T 43600 47000 5 10 0 0 0 0 1
symversion=0.1
T 43400 46100 5 10 1 1 0 0 1
value=c-1u
T 43400 46100 5 10 0 1 0 0 1
footprint=0603
}
N 43300 47200 43800 47200 4
N 43400 46900 43300 46900 4
N 43300 46600 43800 46600 4
N 43400 46300 43300 46300 4
N 44300 46300 44800 46300 4
N 44800 46600 44700 46600 4
N 44300 46900 44800 46900 4
N 44800 47200 44700 47200 4
C 44300 45600 1 180 0 capacitor-4.sym
{
T 44100 44900 5 10 0 0 180 0 1
device=POLARIZED_CAPACITOR
T 43600 45600 5 10 1 1 180 0 1
refdes=C411
T 44100 44700 5 10 0 0 180 0 1
symversion=0.1
T 44500 45600 5 10 1 1 180 0 1
value=c-220u
T 44300 45600 5 10 0 1 0 0 1
footprint=EIA3528
}
C 44700 45900 1 180 0 capacitor-4.sym
{
T 44500 45200 5 10 0 0 180 0 1
device=POLARIZED_CAPACITOR
T 44000 45900 5 10 1 1 180 0 1
refdes=C412
T 44500 45000 5 10 0 0 180 0 1
symversion=0.1
T 44900 45900 5 10 1 1 180 0 1
value=c-220u
T 44700 45900 5 10 0 1 180 0 1
footprint=EIA3528
}
N 47700 44600 47400 44600 4
N 47700 44300 47400 44300 4
N 47700 44000 47400 44000 4
N 47700 43700 47400 43700 4
N 47700 45200 47400 45200 4
N 47700 45500 47400 45500 4
N 47700 45800 47400 45800 4
N 47700 46100 47400 46100 4
N 48700 46700 47400 46700 4
{
T 48000 46700 5 10 1 1 0 0 1
netname=MCLK
}
N 43300 45400 43400 45400 4
N 43300 45700 43800 45700 4
N 44300 45400 44800 45400 4
N 44700 45700 44800 45700 4
C 44300 45000 1 180 0 capacitor-4.sym
{
T 44100 44300 5 10 0 0 180 0 1
device=POLARIZED_CAPACITOR
T 43600 45000 5 10 1 1 180 0 1
refdes=C413
T 44100 44100 5 10 0 0 180 0 1
symversion=0.1
T 44500 45000 5 10 1 1 180 0 1
value=c-10u
T 44300 45000 5 10 0 0 0 0 1
footprint=0805
}
C 44700 45300 1 180 0 capacitor-4.sym
{
T 44500 44600 5 10 0 0 180 0 1
device=POLARIZED_CAPACITOR
T 44000 45300 5 10 1 1 180 0 1
refdes=C414
T 44500 44400 5 10 0 0 180 0 1
symversion=0.1
T 44900 45300 5 10 1 1 180 0 1
value=c-10u
T 44700 45300 5 10 0 1 180 0 1
footprint=0805
}
N 43300 44800 43400 44800 4
N 43300 45100 43800 45100 4
N 44300 44800 44800 44800 4
N 44700 45100 44800 45100 4
C 42700 47100 1 0 0 in-1.sym
{
T 42700 47400 5 10 0 0 0 0 1
device=INPUT
T 41900 47100 5 10 1 1 0 0 1
refdes=LINPUT1
}
C 42700 46500 1 0 0 in-1.sym
{
T 42700 46800 5 10 0 0 0 0 1
device=INPUT
T 41900 46500 5 10 1 1 0 0 1
refdes=LINPUT2
}
C 42700 46200 1 0 0 in-1.sym
{
T 42700 46500 5 10 0 0 0 0 1
device=INPUT
T 41900 46200 5 10 1 1 0 0 1
refdes=RINPUT2
}
C 51100 48200 1 0 1 in-1.sym
{
T 51100 48500 5 10 0 0 0 6 1
device=INPUT
T 51000 48300 5 10 1 1 0 6 1
refdes=MCLK
}
C 42700 46800 1 0 0 in-1.sym
{
T 42700 47100 5 10 0 0 0 0 1
device=INPUT
T 41900 46800 5 10 1 1 0 0 1
refdes=RINPUT1
}
C 48300 46000 1 0 1 in-1.sym
{
T 48300 46300 5 10 0 0 0 6 1
device=INPUT
T 48200 46100 5 10 1 1 0 6 1
refdes=BCLK
}
C 48300 45700 1 0 1 in-1.sym
{
T 48300 46000 5 10 0 0 0 6 1
device=INPUT
T 48200 45800 5 10 1 1 0 6 1
refdes=LRC
}
C 48300 45400 1 0 1 in-1.sym
{
T 48300 45700 5 10 0 0 0 6 1
device=INPUT
T 48200 45500 5 10 1 1 0 6 1
refdes=DACDAT
}
C 48300 44500 1 0 1 in-1.sym
{
T 48300 44800 5 10 0 0 0 6 1
device=INPUT
T 48200 44600 5 10 1 1 0 6 1
refdes=MODE
}
C 48300 44200 1 0 1 in-1.sym
{
T 48300 44500 5 10 0 0 0 6 1
device=INPUT
T 48200 44300 5 10 1 1 0 6 1
refdes=CSB
}
C 48300 43600 1 0 1 in-1.sym
{
T 48300 43900 5 10 0 0 0 6 1
device=INPUT
T 48200 43700 5 10 1 1 0 6 1
refdes=SCLK
}
C 47700 43900 1 0 0 out-1.sym
{
T 47700 44200 5 10 0 0 0 0 1
device=OUTPUT
T 47800 44000 5 10 1 1 0 0 1
refdes=SDIN
}
C 47700 45100 1 0 0 out-1.sym
{
T 47700 45400 5 10 0 0 0 0 1
device=OUTPUT
T 47500 45200 5 10 1 1 0 0 1
refdes=ADCDAT
}
C 43300 44700 1 0 1 out-1.sym
{
T 43300 45000 5 10 0 0 0 6 1
device=OUTPUT
T 42500 44700 5 10 1 1 0 6 1
refdes=LOUT2
}
C 43300 45000 1 0 1 out-1.sym
{
T 43300 45300 5 10 0 0 0 6 1
device=OUTPUT
T 42500 45000 5 10 1 1 0 6 1
refdes=ROUT2
}
C 43300 45300 1 0 1 out-1.sym
{
T 43300 45600 5 10 0 0 0 6 1
device=OUTPUT
T 42500 45300 5 10 1 1 0 6 1
refdes=LOUT1
}
C 43300 45600 1 0 1 out-1.sym
{
T 43300 45900 5 10 0 0 0 6 1
device=OUTPUT
T 42500 45600 5 10 1 1 0 6 1
refdes=ROUT1
}
C 42800 43200 1 0 0 in-1.sym
{
T 42800 43500 5 10 0 0 0 0 1
device=INPUT
T 42100 43200 5 10 1 1 0 0 1
refdes=HPCOM
}
C 42800 42900 1 0 0 in-1.sym
{
T 42800 43200 5 10 0 0 0 0 1
device=INPUT
T 42100 42900 5 10 1 1 0 0 1
refdes=LCOM
}
C 38900 45400 1 0 0 in-1.sym
{
T 38900 45700 5 10 0 0 0 0 1
device=INPUT
T 38400 45400 5 10 1 1 0 0 1
refdes=VDD
}
C 38900 44900 1 0 0 in-1.sym
{
T 38900 45200 5 10 0 0 0 0 1
device=INPUT
T 38400 44900 5 10 1 1 0 0 1
refdes=GND
}
C 39600 45700 1 0 0 generic-power.sym
{
T 39800 45950 5 10 1 1 0 3 1
net=+3V:1
}
C 39700 44500 1 0 0 gnd-1.sym
N 39800 44800 39800 45000 4
N 39800 45000 39500 45000 4
N 39500 45500 39800 45500 4
N 39800 45500 39800 45700 4
C 55500 43800 1 0 0 BU2796.sym
{
T 58300 48300 5 10 1 1 0 6 1
refdes=U402
T 59000 44750 5 10 0 0 0 0 1
device=BU2796
T 59000 44950 5 10 0 0 0 0 1
footprint=QFN20_5
T 55800 48300 5 10 1 1 0 0 1
value=bu2796
}
C 55000 48300 1 0 0 generic-power.sym
{
T 55200 48550 5 10 1 1 0 3 1
net=+3V:1
}
C 55100 43500 1 0 0 gnd-1.sym
N 55200 43800 55200 44700 4
N 55200 44700 55500 44700 4
N 55500 44400 55200 44400 4
N 55500 44100 55200 44100 4
N 55500 46800 55200 46800 4
N 55200 46800 55200 48300 4
N 55500 47100 55200 47100 4
N 55500 47400 55200 47400 4
N 55500 47700 55200 47700 4
N 54300 48000 55200 48000 4
C 53400 46800 1 0 0 capacitor-1.sym
{
T 53600 47500 5 10 0 0 0 0 1
device=CAPACITOR
T 53400 47100 5 10 1 1 0 0 1
refdes=C415
T 53600 47700 5 10 0 0 0 0 1
symversion=0.1
T 54000 47100 5 10 1 1 0 0 1
value=c-0u1
T 53400 46800 5 10 0 1 0 0 1
footprint=0603
}
C 53400 47300 1 0 0 capacitor-1.sym
{
T 53600 48000 5 10 0 0 0 0 1
device=CAPACITOR
T 53400 47600 5 10 1 1 0 0 1
refdes=C416
T 53600 48200 5 10 0 0 0 0 1
symversion=0.1
T 54000 47600 5 10 1 1 0 0 1
value=c-0u1
T 53400 47300 5 10 0 1 0 0 1
footprint=0603
}
C 53400 47800 1 0 0 capacitor-1.sym
{
T 53600 48500 5 10 0 0 0 0 1
device=CAPACITOR
T 53400 48100 5 10 1 1 0 0 1
refdes=C417
T 53600 48700 5 10 0 0 0 0 1
symversion=0.1
T 54000 48100 5 10 1 1 0 0 1
value=c-0u1
T 53400 47800 5 10 0 1 0 0 1
footprint=0603
}
C 53000 46400 1 0 0 gnd-1.sym
N 53100 46700 53100 48000 4
N 53400 47000 53100 47000 4
N 53100 48000 53400 48000 4
N 54300 47500 54600 47500 4
N 54300 47000 54600 47000 4
N 50500 48300 49200 48300 4
{
T 49800 48300 5 10 1 1 0 0 1
netname=MCLK
}
N 59900 47900 58600 47900 4
{
T 58900 47900 5 10 1 1 0 0 1
netname=MCLK_GEN
}
C 54900 46400 1 270 0 crystal-1.sym
{
T 55400 46200 5 10 0 0 270 0 1
device=CRYSTAL
T 55200 46200 5 10 1 1 270 0 1
refdes=U403
T 55600 46200 5 10 0 0 270 0 1
symversion=0.1
T 54700 46400 5 10 1 1 270 0 1
value=xtal-12m
T 54900 46400 5 10 0 0 0 0 1
footprint=ABLS12MHZ
}
C 54000 46300 1 0 0 capacitor-1.sym
{
T 54200 47000 5 10 0 0 0 0 1
device=CAPACITOR
T 54000 46600 5 10 1 1 0 0 1
refdes=C418
T 54200 47200 5 10 0 0 0 0 1
symversion=0.1
T 54000 46300 5 10 1 1 0 0 1
value=c-8p
T 54000 46300 5 10 0 1 0 0 1
footprint=0603
}
C 54000 45400 1 0 0 capacitor-1.sym
{
T 54200 46100 5 10 0 0 0 0 1
device=CAPACITOR
T 54000 45700 5 10 1 1 0 0 1
refdes=C419
T 54200 46300 5 10 0 0 0 0 1
symversion=0.1
T 54000 45400 5 10 1 1 0 0 1
value=c-8p
T 54000 45400 5 10 0 1 0 0 1
footprint=0603
}
N 55200 48000 55500 48000 4
N 53400 47500 53100 47500 4
N 54600 47000 54600 48000 4
N 55500 46200 55300 46200 4
N 55300 46200 55300 46500 4
N 55300 46500 54900 46500 4
N 55000 46400 55000 46500 4
N 54900 45600 55300 45600 4
N 55300 45600 55300 45900 4
N 55300 45900 55500 45900 4
N 55000 45600 55000 45700 4
C 53600 45000 1 0 0 gnd-1.sym
N 53700 45300 53700 46500 4
N 53700 46500 54000 46500 4
N 53700 45600 54000 45600 4
C 49400 48900 1 0 0 connector2-1.sym
{
T 49600 49900 5 10 0 0 0 0 1
device=CONNECTOR_2
T 49400 49700 5 10 1 1 0 0 1
refdes=CONN401
T 50000 48900 5 10 0 1 0 0 1
footprint=JUMPER2
T 49300 48800 5 10 1 1 90 0 1
value=cn-header2
}
N 52400 49100 51100 49100 4
{
T 51700 49100 5 10 1 1 0 0 1
netname=MCLK
}
N 52400 49400 51100 49400 4
{
T 51400 49400 5 10 1 1 0 0 1
netname=MCLK_GEN
}
C 44400 41900 1 90 0 capacitor-1.sym
{
T 43700 42100 5 10 0 0 90 0 1
device=CAPACITOR
T 44100 41900 5 10 1 1 90 0 1
refdes=C420
T 43500 42100 5 10 0 0 90 0 1
symversion=0.1
T 44100 42500 5 10 1 1 90 0 1
value=c-4u7
T 44400 41900 5 10 0 1 0 0 1
footprint=0805
}
C 43900 41900 1 90 0 capacitor-1.sym
{
T 43200 42100 5 10 0 0 90 0 1
device=CAPACITOR
T 43600 41900 5 10 1 1 90 0 1
refdes=C421
T 43000 42100 5 10 0 0 90 0 1
symversion=0.1
T 43600 42500 5 10 1 1 90 0 1
value=c-4u7
T 43900 41900 5 10 0 1 0 0 1
footprint=0805
}
N 43700 42800 43700 43300 4
N 44200 42800 44200 43000 4
N 43700 41900 43700 41700 4
N 43700 41700 44500 41700 4
N 44200 41900 44200 41700 4
