$date
2023-11-08T06:46+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module Reg_1 $end
 $var wire 12 ! io_out $end
 $var wire 12 " io_in $end
 $var wire 1 # reset $end
 $var wire 1 $ clock $end
 $var wire 12 % myReg_1 $end
$upscope $end
$enddefinitions $end
$dumpvars
b000000000000 %
0#
b000000000000 "
0$
b000000000000 !
$end
#0
1#
#1
1$
#6
b000000000111 "
0#
0$
#11
b000000000111 !
1$
b000000000111 %
#16
b000000001010 "
0$
#21
b000000001010 !
1$
b000000001010 %
#26
b000000000110 "
0$
#31
b000000000110 !
1$
b000000000110 %
#36
b000000000010 "
0$
#41
b000000000010 !
1$
b000000000010 %
#46
b000000000000 "
0$
#51
b000000000000 !
1$
b000000000000 %
#56
b000000000011 "
0$
#61
b000000000011 !
1$
b000000000011 %
#66
b000000000100 "
0$
#71
b000000000100 !
1$
b000000000100 %
#76
b000000001001 "
0$
#81
b000000001001 !
1$
b000000001001 %
#86
b000000001000 "
0$
#91
b000000001000 !
1$
b000000001000 %
#96
b000000001011 "
0$
#101
b000000001011 !
1$
b000000001011 %
#106
b000000000000 "
0$
