## This is verilog project within my subject at school
### You can see detail at [here](https://drive.google.com/open?id=1Pk4yxfuNP-AJONXr8jvw-_-s9ZXwVnRJ)
