{
  "module_name": "nwl-dsi.h",
  "hash_id": "2e0beffd3e1b4ffe29b8b7fd108a93bffc97a2f4badb7c1f98f7ca024f0aa122",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/bridge/nwl-dsi.h",
  "human_readable_source": " \n \n#ifndef __NWL_DSI_H__\n#define __NWL_DSI_H__\n\n \n#define NWL_DSI_CFG_NUM_LANES\t\t\t0x0\n#define NWL_DSI_CFG_NONCONTINUOUS_CLK\t\t0x4\n#define NWL_DSI_CFG_T_PRE\t\t\t0x8\n#define NWL_DSI_CFG_T_POST\t\t\t0xc\n#define NWL_DSI_CFG_TX_GAP\t\t\t0x10\n#define NWL_DSI_CFG_AUTOINSERT_EOTP\t\t0x14\n#define NWL_DSI_CFG_EXTRA_CMDS_AFTER_EOTP\t0x18\n#define NWL_DSI_CFG_HTX_TO_COUNT\t\t0x1c\n#define NWL_DSI_CFG_LRX_H_TO_COUNT\t\t0x20\n#define NWL_DSI_CFG_BTA_H_TO_COUNT\t\t0x24\n#define NWL_DSI_CFG_TWAKEUP\t\t\t0x28\n#define NWL_DSI_CFG_STATUS_OUT\t\t\t0x2c\n#define NWL_DSI_RX_ERROR_STATUS\t\t\t0x30\n\n \n#define NWL_DSI_PIXEL_PAYLOAD_SIZE\t\t0x200\n#define NWL_DSI_PIXEL_FIFO_SEND_LEVEL\t\t0x204\n#define NWL_DSI_INTERFACE_COLOR_CODING\t\t0x208\n#define NWL_DSI_PIXEL_FORMAT\t\t\t0x20c\n#define NWL_DSI_VSYNC_POLARITY\t\t\t0x210\n#define NWL_DSI_VSYNC_POLARITY_ACTIVE_LOW\t0\n#define NWL_DSI_VSYNC_POLARITY_ACTIVE_HIGH\tBIT(1)\n\n#define NWL_DSI_HSYNC_POLARITY\t\t\t0x214\n#define NWL_DSI_HSYNC_POLARITY_ACTIVE_LOW\t0\n#define NWL_DSI_HSYNC_POLARITY_ACTIVE_HIGH\tBIT(1)\n\n#define NWL_DSI_VIDEO_MODE\t\t\t0x218\n#define NWL_DSI_HFP\t\t\t\t0x21c\n#define NWL_DSI_HBP\t\t\t\t0x220\n#define NWL_DSI_HSA\t\t\t\t0x224\n#define NWL_DSI_ENABLE_MULT_PKTS\t\t0x228\n#define NWL_DSI_VBP\t\t\t\t0x22c\n#define NWL_DSI_VFP\t\t\t\t0x230\n#define NWL_DSI_BLLP_MODE\t\t\t0x234\n#define NWL_DSI_USE_NULL_PKT_BLLP\t\t0x238\n#define NWL_DSI_VACTIVE\t\t\t\t0x23c\n#define NWL_DSI_VC\t\t\t\t0x240\n\n \n#define NWL_DSI_TX_PAYLOAD\t\t\t0x280\n#define NWL_DSI_PKT_CONTROL\t\t\t0x284\n#define NWL_DSI_SEND_PACKET\t\t\t0x288\n#define NWL_DSI_PKT_STATUS\t\t\t0x28c\n#define NWL_DSI_PKT_FIFO_WR_LEVEL\t\t0x290\n#define NWL_DSI_PKT_FIFO_RD_LEVEL\t\t0x294\n#define NWL_DSI_RX_PAYLOAD\t\t\t0x298\n#define NWL_DSI_RX_PKT_HEADER\t\t\t0x29c\n\n \n#define NWL_DSI_IRQ_STATUS\t\t\t0x2a0\n#define NWL_DSI_SM_NOT_IDLE\t\t\tBIT(0)\n#define NWL_DSI_TX_PKT_DONE\t\t\tBIT(1)\n#define NWL_DSI_DPHY_DIRECTION\t\t\tBIT(2)\n#define NWL_DSI_TX_FIFO_OVFLW\t\t\tBIT(3)\n#define NWL_DSI_TX_FIFO_UDFLW\t\t\tBIT(4)\n#define NWL_DSI_RX_FIFO_OVFLW\t\t\tBIT(5)\n#define NWL_DSI_RX_FIFO_UDFLW\t\t\tBIT(6)\n#define NWL_DSI_RX_PKT_HDR_RCVD\t\t\tBIT(7)\n#define NWL_DSI_RX_PKT_PAYLOAD_DATA_RCVD\tBIT(8)\n#define NWL_DSI_BTA_TIMEOUT\t\t\tBIT(29)\n#define NWL_DSI_LP_RX_TIMEOUT\t\t\tBIT(30)\n#define NWL_DSI_HS_TX_TIMEOUT\t\t\tBIT(31)\n\n#define NWL_DSI_IRQ_STATUS2\t\t\t0x2a4\n#define NWL_DSI_SINGLE_BIT_ECC_ERR\t\tBIT(0)\n#define NWL_DSI_MULTI_BIT_ECC_ERR\t\tBIT(1)\n#define NWL_DSI_CRC_ERR\t\t\t\tBIT(2)\n\n#define NWL_DSI_IRQ_MASK\t\t\t0x2a8\n#define NWL_DSI_SM_NOT_IDLE_MASK\t\tBIT(0)\n#define NWL_DSI_TX_PKT_DONE_MASK\t\tBIT(1)\n#define NWL_DSI_DPHY_DIRECTION_MASK\t\tBIT(2)\n#define NWL_DSI_TX_FIFO_OVFLW_MASK\t\tBIT(3)\n#define NWL_DSI_TX_FIFO_UDFLW_MASK\t\tBIT(4)\n#define NWL_DSI_RX_FIFO_OVFLW_MASK\t\tBIT(5)\n#define NWL_DSI_RX_FIFO_UDFLW_MASK\t\tBIT(6)\n#define NWL_DSI_RX_PKT_HDR_RCVD_MASK\t\tBIT(7)\n#define NWL_DSI_RX_PKT_PAYLOAD_DATA_RCVD_MASK\tBIT(8)\n#define NWL_DSI_BTA_TIMEOUT_MASK\t\tBIT(29)\n#define NWL_DSI_LP_RX_TIMEOUT_MASK\t\tBIT(30)\n#define NWL_DSI_HS_TX_TIMEOUT_MASK\t\tBIT(31)\n\n#define NWL_DSI_IRQ_MASK2\t\t\t0x2ac\n#define NWL_DSI_SINGLE_BIT_ECC_ERR_MASK\t\tBIT(0)\n#define NWL_DSI_MULTI_BIT_ECC_ERR_MASK\t\tBIT(1)\n#define NWL_DSI_CRC_ERR_MASK\t\t\tBIT(2)\n\n \n#define NWL_DSI_WC(x)\t\tFIELD_PREP(GENMASK(15, 0), (x))\n#define NWL_DSI_TX_VC(x)\tFIELD_PREP(GENMASK(17, 16), (x))\n#define NWL_DSI_TX_DT(x)\tFIELD_PREP(GENMASK(23, 18), (x))\n#define NWL_DSI_HS_SEL(x)\tFIELD_PREP(GENMASK(24, 24), (x))\n#define NWL_DSI_BTA_TX(x)\tFIELD_PREP(GENMASK(25, 25), (x))\n#define NWL_DSI_BTA_NO_TX(x)\tFIELD_PREP(GENMASK(26, 26), (x))\n\n \n#define NWL_DSI_RX_DT(x)\tFIELD_GET(GENMASK(21, 16), (x))\n#define NWL_DSI_RX_VC(x)\tFIELD_GET(GENMASK(23, 22), (x))\n\n \n#define NWL_DSI_VM_BURST_MODE_WITH_SYNC_PULSES\t\t0\n#define NWL_DSI_VM_NON_BURST_MODE_WITH_SYNC_EVENTS\tBIT(0)\n#define NWL_DSI_VM_BURST_MODE\t\t\t\tBIT(1)\n\n \n#define NWL_DSI_DPI_16_BIT_565_PACKED\t0\n#define NWL_DSI_DPI_16_BIT_565_ALIGNED\t1\n#define NWL_DSI_DPI_16_BIT_565_SHIFTED\t2\n#define NWL_DSI_DPI_18_BIT_PACKED\t3\n#define NWL_DSI_DPI_18_BIT_ALIGNED\t4\n#define NWL_DSI_DPI_24_BIT\t\t5\n\n \n#define NWL_DSI_PIXEL_FORMAT_16  0\n#define NWL_DSI_PIXEL_FORMAT_18  BIT(0)\n#define NWL_DSI_PIXEL_FORMAT_18L BIT(1)\n#define NWL_DSI_PIXEL_FORMAT_24  (BIT(0) | BIT(1))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}