\subsection{tx\+\_\+path\+\_\+top Entity Reference}
\label{classtx__path__top}\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}


Collaboration diagram for tx\+\_\+path\+\_\+top\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d9/db0/classtx__path__top__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf general\+\_\+pkg}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf dev\+\_\+family} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf iq\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\item 
{\bf pct\+\_\+size\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }}}
\item 
{\bf n\+\_\+buff} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }}}
\item 
{\bf in\+\_\+pct\+\_\+data\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}
\item 
{\bf out\+\_\+pct\+\_\+data\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{64} \textcolor{vhdlchar}{ }}}
\item 
{\bf decomp\+\_\+fifo\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf pct\+\_\+wrclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf iq\+\_\+rdclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+sample\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+sample\+\_\+nr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+sync\+\_\+mode}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+sync\+\_\+dis}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+sync\+\_\+pulse}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+sync\+\_\+size}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 03\+F\+C \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+loss\+\_\+flg}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+loss\+\_\+flg\+\_\+clr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf txant\+\_\+cyc\+\_\+before\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf txant\+\_\+cyc\+\_\+after\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf txant\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mode}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf trxiqpulse}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fidm}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+width}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+IQ}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fsync}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+I\+Q\+\_\+h}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+I\+Q\+\_\+l}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf in\+\_\+pct\+\_\+wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf in\+\_\+pct\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf in\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf in\+\_\+pct\+\_\+full}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 16} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a6494f316f504075c4ccf47146756d576}


Definition at line {\bf 53} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!ddr\+\_\+en@{ddr\+\_\+en}}
\index{ddr\+\_\+en@{ddr\+\_\+en}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{ddr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_adbfe05e6692f69f8e592df06c6055f0a}


Definition at line {\bf 51} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!decomp\+\_\+fifo\+\_\+size@{decomp\+\_\+fifo\+\_\+size}}
\index{decomp\+\_\+fifo\+\_\+size@{decomp\+\_\+fifo\+\_\+size}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{decomp\+\_\+fifo\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf decomp\+\_\+fifo\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classtx__path__top_a461d67b8d13cf91548bb3458b53b723e}


Definition at line {\bf 25} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!dev\+\_\+family@{dev\+\_\+family}}
\index{dev\+\_\+family@{dev\+\_\+family}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{dev\+\_\+family}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dev\+\_\+family} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classtx__path__top_a1314572919959082d23e5f98e64a0ce2}


Definition at line {\bf 18} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!D\+IQ@{D\+IQ}}
\index{D\+IQ@{D\+IQ}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{D\+IQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+IQ} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a79527327cf20fced996b5d1df593ee0a}


Definition at line {\bf 57} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!D\+I\+Q\+\_\+h@{D\+I\+Q\+\_\+h}}
\index{D\+I\+Q\+\_\+h@{D\+I\+Q\+\_\+h}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{D\+I\+Q\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+I\+Q\+\_\+h} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a35e13635c328fea16abe36d42f349f9a}


Definition at line {\bf 59} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!D\+I\+Q\+\_\+l@{D\+I\+Q\+\_\+l}}
\index{D\+I\+Q\+\_\+l@{D\+I\+Q\+\_\+l}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{D\+I\+Q\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+I\+Q\+\_\+l} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a777f2fdc7c32fafa88af2ebd0eae9fc3}


Definition at line {\bf 60} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!en@{en}}
\index{en@{en}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_adcf9c6f5161d039addbda5819bee64a3}


Definition at line {\bf 30} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!fidm@{fidm}}
\index{fidm@{fidm}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{fidm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fidm} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a97ae5ad9eee26d5f984f95d151f62ec0}


Definition at line {\bf 54} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!fsync@{fsync}}
\index{fsync@{fsync}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{fsync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fsync} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a2b82fb2251ed5f44aaa2daf192b34e42}


Definition at line {\bf 58} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!general\+\_\+pkg@{general\+\_\+pkg}}
\index{general\+\_\+pkg@{general\+\_\+pkg}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{general\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf general\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{classtx__path__top_ad215d9eaebfb6f0dce80b7247f44b24c}


Definition at line {\bf 11} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!ieee@{ieee}}
\index{ieee@{ieee}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classtx__path__top_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!in\+\_\+pct\+\_\+data@{in\+\_\+pct\+\_\+data}}
\index{in\+\_\+pct\+\_\+data@{in\+\_\+pct\+\_\+data}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{in\+\_\+pct\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+data} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf in\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_aedf5f7fe5cea9eafd5e8a7b477065c1c}


Definition at line {\bf 63} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!in\+\_\+pct\+\_\+data\+\_\+w@{in\+\_\+pct\+\_\+data\+\_\+w}}
\index{in\+\_\+pct\+\_\+data\+\_\+w@{in\+\_\+pct\+\_\+data\+\_\+w}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{in\+\_\+pct\+\_\+data\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+data\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classtx__path__top_a95676500d5b1dd663594499d9fcca396}


Definition at line {\bf 22} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!in\+\_\+pct\+\_\+full@{in\+\_\+pct\+\_\+full}}
\index{in\+\_\+pct\+\_\+full@{in\+\_\+pct\+\_\+full}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{in\+\_\+pct\+\_\+full}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+full} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a178b9d9b3d5e363493d32dbceb85b15a}


Definition at line {\bf 65} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!in\+\_\+pct\+\_\+wrreq@{in\+\_\+pct\+\_\+wrreq}}
\index{in\+\_\+pct\+\_\+wrreq@{in\+\_\+pct\+\_\+wrreq}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{in\+\_\+pct\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+wrreq} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_aa37a3c50e429b14602878ef5571e1903}


Definition at line {\bf 62} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!iq\+\_\+rdclk@{iq\+\_\+rdclk}}
\index{iq\+\_\+rdclk@{iq\+\_\+rdclk}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{iq\+\_\+rdclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iq\+\_\+rdclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a29e2502906a94090a9e1147ab97ddb1e}


Definition at line {\bf 28} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!iq\+\_\+width@{iq\+\_\+width}}
\index{iq\+\_\+width@{iq\+\_\+width}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{iq\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iq\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classtx__path__top_ad9eb9b875b008b241e3b7e7c8ff4b62a}


Definition at line {\bf 19} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 52} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!mode@{mode}}
\index{mode@{mode}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mode} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a219fe733f94bce997e904a6e45b1ac19}


Definition at line {\bf 49} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!n\+\_\+buff@{n\+\_\+buff}}
\index{n\+\_\+buff@{n\+\_\+buff}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{n\+\_\+buff}]{\setlength{\rightskip}{0pt plus 5cm}{\bf n\+\_\+buff} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classtx__path__top_a74ef544a10ab7244c6a066f8305f5e9c}


Definition at line {\bf 21} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classtx__path__top_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!out\+\_\+pct\+\_\+data\+\_\+w@{out\+\_\+pct\+\_\+data\+\_\+w}}
\index{out\+\_\+pct\+\_\+data\+\_\+w@{out\+\_\+pct\+\_\+data\+\_\+w}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{out\+\_\+pct\+\_\+data\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf out\+\_\+pct\+\_\+data\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{64} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classtx__path__top_ae8a8f0a2094a539e04e490059775b434}


Definition at line {\bf 23} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!pct\+\_\+loss\+\_\+flg@{pct\+\_\+loss\+\_\+flg}}
\index{pct\+\_\+loss\+\_\+flg@{pct\+\_\+loss\+\_\+flg}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{pct\+\_\+loss\+\_\+flg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+loss\+\_\+flg} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_ab16850735b15ed368ea7fb76306aca38}


Definition at line {\bf 40} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!pct\+\_\+loss\+\_\+flg\+\_\+clr@{pct\+\_\+loss\+\_\+flg\+\_\+clr}}
\index{pct\+\_\+loss\+\_\+flg\+\_\+clr@{pct\+\_\+loss\+\_\+flg\+\_\+clr}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{pct\+\_\+loss\+\_\+flg\+\_\+clr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+loss\+\_\+flg\+\_\+clr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a5d6bc76d7b9018710ef99661e20ae550}


Definition at line {\bf 41} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!pct\+\_\+size\+\_\+w@{pct\+\_\+size\+\_\+w}}
\index{pct\+\_\+size\+\_\+w@{pct\+\_\+size\+\_\+w}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{pct\+\_\+size\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+size\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classtx__path__top_a8b069a17d5abb8e45332ec4f70290ec5}


Definition at line {\bf 20} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!pct\+\_\+sync\+\_\+dis@{pct\+\_\+sync\+\_\+dis}}
\index{pct\+\_\+sync\+\_\+dis@{pct\+\_\+sync\+\_\+dis}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{pct\+\_\+sync\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+sync\+\_\+dis} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a5c679cc673022444a3781502a9232e5f}


Definition at line {\bf 36} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!pct\+\_\+sync\+\_\+mode@{pct\+\_\+sync\+\_\+mode}}
\index{pct\+\_\+sync\+\_\+mode@{pct\+\_\+sync\+\_\+mode}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{pct\+\_\+sync\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+sync\+\_\+mode} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_ab65281d8e0f838aef6d175c8b93fcaaa}


Definition at line {\bf 35} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!pct\+\_\+sync\+\_\+pulse@{pct\+\_\+sync\+\_\+pulse}}
\index{pct\+\_\+sync\+\_\+pulse@{pct\+\_\+sync\+\_\+pulse}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{pct\+\_\+sync\+\_\+pulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+sync\+\_\+pulse} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a2c9701133e84a11d18a67bef2ad7afa9}


Definition at line {\bf 37} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!pct\+\_\+sync\+\_\+size@{pct\+\_\+sync\+\_\+size}}
\index{pct\+\_\+sync\+\_\+size@{pct\+\_\+sync\+\_\+size}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{pct\+\_\+sync\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+sync\+\_\+size} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 03\+F\+C \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a699186ecef7af0b40fd157cabcee7ec7}


Definition at line {\bf 38} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!pct\+\_\+wrclk@{pct\+\_\+wrclk}}
\index{pct\+\_\+wrclk@{pct\+\_\+wrclk}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{pct\+\_\+wrclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+wrclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a894c109983cb6e2a6fcd58ba7fec95d2}


Definition at line {\bf 27} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 29} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!rx\+\_\+sample\+\_\+clk@{rx\+\_\+sample\+\_\+clk}}
\index{rx\+\_\+sample\+\_\+clk@{rx\+\_\+sample\+\_\+clk}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{rx\+\_\+sample\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+sample\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_ac119dd787ec62edf94cb8d2f85751651}


Definition at line {\bf 32} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!rx\+\_\+sample\+\_\+nr@{rx\+\_\+sample\+\_\+nr}}
\index{rx\+\_\+sample\+\_\+nr@{rx\+\_\+sample\+\_\+nr}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{rx\+\_\+sample\+\_\+nr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+sample\+\_\+nr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a8d5979d5d46b8c725e92f2aead507915}


Definition at line {\bf 33} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!sample\+\_\+width@{sample\+\_\+width}}
\index{sample\+\_\+width@{sample\+\_\+width}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{sample\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+width} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_aa4357f9a7d7e21fa49f9ce61eec07e23}


Definition at line {\bf 55} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classtx__path__top_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!trxiqpulse@{trxiqpulse}}
\index{trxiqpulse@{trxiqpulse}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{trxiqpulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trxiqpulse} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a808d6d382f3c6a02784a160f67d0f891}


Definition at line {\bf 50} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!txant\+\_\+cyc\+\_\+after\+\_\+en@{txant\+\_\+cyc\+\_\+after\+\_\+en}}
\index{txant\+\_\+cyc\+\_\+after\+\_\+en@{txant\+\_\+cyc\+\_\+after\+\_\+en}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{txant\+\_\+cyc\+\_\+after\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf txant\+\_\+cyc\+\_\+after\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a1fdecfd357680bfad77ef9a87b6b0ff0}


Definition at line {\bf 45} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!txant\+\_\+cyc\+\_\+before\+\_\+en@{txant\+\_\+cyc\+\_\+before\+\_\+en}}
\index{txant\+\_\+cyc\+\_\+before\+\_\+en@{txant\+\_\+cyc\+\_\+before\+\_\+en}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{txant\+\_\+cyc\+\_\+before\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf txant\+\_\+cyc\+\_\+before\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_a87750f01cd43ed3ab89b2394190d0185}


Definition at line {\bf 44} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}!txant\+\_\+en@{txant\+\_\+en}}
\index{txant\+\_\+en@{txant\+\_\+en}!tx\+\_\+path\+\_\+top@{tx\+\_\+path\+\_\+top}}
\paragraph[{txant\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf txant\+\_\+en} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classtx__path__top_aba43bfcb5d3126b6d305800a684bd902}


Definition at line {\bf 46} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/tx\+\_\+path/synth/{\bf tx\+\_\+path\+\_\+top.\+vhd}\end{DoxyCompactItemize}
