<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="1151" />
   <irq preferredWidth="34" />
   <name preferredWidth="272" />
   <export preferredWidth="228" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="445" />
   <clocksource preferredWidth="444" />
   <frequency preferredWidth="430" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Interface Protocols,Library/Bridges/Memory Mapped,Library/Verification,Library/Verification/Simulation,Library,Library/Qsys Interconnect,Library/Bridges,Library/Interface Protocols/Ethernet,Project,Library/Qsys Interconnect/Tri-State Components" />
 <window width="1865" height="1086" x="65" y="24" />
 <hdlexample language="VERILOG" />
</preferences>
