;;
;; Playstation 2 Emotion Engine Registers
;;
;; A part of the naken_asm assembler 
;;
;; For more information:
;; https://www.mikekohn.net/
;;

;; TIMER
T0_COUNT equ 0x1000_0000
T0_MODE equ 0x1000_0010
T0_COMP equ 0x1000_0020
T0_HOLD equ 0x1000_0030

T1_COUNT equ 0x1000_0800
T1_MODE equ 0x1000_0810
T1_COMP equ 0x1000_0820
T1_HOLD equ 0x1000_0830

T2_COUNT equ 0x1000_1000
T2_MODE equ 0x1000_1010
T2_COMP equ 0x1000_1020

T3_COUNT equ 0x1000_1800
T3_MODE equ 0x1000_1810
T3_COMP equ 0x1000_1820

;; IPU
IPU_CMD equ 0x1000_2000
IPU_CTRL equ 0x1000_2010
IPU_BP equ 0x1000_2020
IPU_TOP equ 0x1000_2030

;; GIF registers
GIF_CTRL equ 0x1000_3000
GIF_MODE equ 0x1000_3010
GIF_STAT equ 0x1000_3020
GIF_TAG0 equ 0x1000_3040
GIF_TAG1 equ 0x1000_3050
GIF_TAG2 equ 0x1000_3060
GIF_TAG3 equ 0x1000_3070
GIF_CNT equ 0x1000_3080
GIF_P3CNT equ 0x1000_3090
GIF_P3TAG equ 0x1000_30a0

;; VIF0
VIF0_STAT equ 0x1000_3800
VIF0_FBRST equ 0x1000_3810
VIF0_ERR equ 0x1000_3820
VIF0_MARK equ 0x1000_3830
VIF0_CYCLE equ 0x1000_3840
VIF0_MODE equ 0x1000_3850
VIF0_NUM equ 0x1000_3860
VIF0_MASK equ 0x1000_3870
VIF0_CODE equ 0x1000_3880
VIF0_ITOPS equ 0x1000_3890
VIF0_ITOP equ 0x1000_38d0
VIF0_R0 equ 0x1000_3900
VIF0_R1 equ 0x1000_3910
VIF0_R2 equ 0x1000_3920
VIF0_R3 equ 0x1000_3930
VIF0_C0 equ 0x1000_3940
VIF0_C1 equ 0x1000_3950
VIF0_C2 equ 0x1000_3960
VIF0_C3 equ 0x1000_3970

;; VIF1
VIF1_STAT equ 0x1000_3c00
VIF1_FBRST equ 0x1000_3c10
VIF1_ERR equ 0x1000_3c20
VIF1_MARK equ 0x1000_3c30
VIF1_CYCLE equ 0x1000_3c40
VIF1_MODE equ 0x1000_3c50
VIF1_NUM equ 0x1000_3c60
VIF1_MASK equ 0x1000_3c70
VIF1_CODE equ 0x1000_3c80
VIF1_ITOPS equ 0x1000_3c90
VIF1_BASE equ 0x1000_3ca0
VIF1_OFST equ 0x1000_3cb0
VIF1_TOPS equ 0x1000_3cc0
VIF1_ITOP equ 0x1000_3cd0
VIF1_TOP equ 0x1000_3ce0
VIF1_R0 equ 0x1000_3d00
VIF1_R1 equ 0x1000_3d10
VIF1_R2 equ 0x1000_3d20
VIF1_R3 equ 0x1000_3d30
VIF1_C0 equ 0x1000_3d40
VIF1_C1 equ 0x1000_3d50
VIF1_C2 equ 0x1000_3d60
VIF1_C3 equ 0x1000_3d70

;; FIFO
VIF0_FIFO equ 0x1000_4000
VIF1_FIFO equ 0x1000_5000
GIF_FIFO equ 0x1000_6000
IPU_OUT_FIFO equ 0x1000_7000
IPU_IN_FIFO equ 0x1000_7010

;; DMA To VIF0
D0_CHCR equ 0x1000_8000
D0_MADR equ 0x1000_8010
D0_QWC  equ 0x1000_8020
D0_TADR equ 0x1000_8030
D0_ASR0 equ 0x1000_8040
D0_ASR1 equ 0x1000_8050

;; DMA To VIF1
D1_CHCR equ 0x1000_9000
D1_MADR equ 0x1000_9010
D1_QWC  equ 0x1000_9020
D1_TADR equ 0x1000_9030
D1_ASR0 equ 0x1000_9040
D1_ASR1 equ 0x1000_9050

;; DMA To GIF
D2_CHCR equ 0x1000_a000
D2_MADR equ 0x1000_a010
D2_QWC  equ 0x1000_a020
D2_TADR equ 0x1000_a030
D2_ASR0 equ 0x1000_a040
D2_ASR1 equ 0x1000_a050

;; DMA from IPU
D3_CHCR equ 0x1000_b000
D3_MADR equ 0x1000_b010
D3_QWC  equ 0x1000_b020

;; DMA to IPU
D4_CHCR equ 0x1000_b400
D4_MADR equ 0x1000_b410
D4_QWC  equ 0x1000_b420
D4_TADR equ 0x1000_b430

;; DMA from SIF0
D5_CHCR equ 0x1000_c000
D5_MADR equ 0x1000_c010
D5_QWC  equ 0x1000_c020

;; DMA to SIF1
D6_CHCR equ 0x1000_c400
D6_MADR equ 0x1000_c410
D6_QWC  equ 0x1000_c420
D6_TADR equ 0x1000_c430

;; DMA to/from SIF2
D7_CHCR equ 0x1000_c800
D7_MADR equ 0x1000_c810
D7_QWC  equ 0x1000_c820

;; DMA from SPR
D8_CHCR equ 0x1000_d000
D8_MADR equ 0x1000_d010
D8_QWC  equ 0x1000_d020
D8_SADR equ 0x1000_d080

;; DMA to SPR
D9_CHCR equ 0x1000_d400
D9_MADR equ 0x1000_d410
D9_QWC  equ 0x1000_d420
D9_TADR equ 0x1000_d430
D9_SADR equ 0x1000_d480

D_CTRL equ 0x1000_e000
D_STAT equ 0x1000_e010
D_PCR equ 0x1000_e020
D_SQWC equ 0x1000_e030
D_RBSR equ 0x1000_e040
D_RBOR equ 0x1000_e050
D_STADR equ 0x1000_e060

;; Interrupt Control
I_STAT equ 0x1000_f000
I_MASK equ 0x1000_f010

;; SIF
SB_SMFLG equ 0x1000_f230

;; DMAC
D_ENABLER equ 0x1000_f520
D_ENABLEW equ 0x1000_f590

;; VU Memory (VU mem is for data, MICRO mem is for instructions)
VU0_MICRO_MEM equ 0x1100_0000
VU0_VU_MEM equ 0x1100_4000
VU1_MICRO_MEM equ 0x1100_8000
VU1_VU_MEM equ 0x1100_c000

;; Interrupt causes
INTC_GS equ 0
INTC_SBUS equ 1
INTC_VBLANK_S equ 2
INTC_VBLANK_E equ 3
INTC_VIF0 equ 4
INTC_VIF1 equ 5
INTC_VU0 equ 6
INTC_VU1 equ 7
INTC_IPU equ 8
INTC_TIM0 equ 9
INTC_TIM1 equ 10

