;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	MOV -7, <-24
	MOV -7, <20
	MOV -6, <20
	SUB 120, 103
	SUB 0, <0
	SUB 0, <0
	SUB @27, 106
	SUB 0, <0
	DJN -1, @-20
	SPL -7, @20
	ADD 30, 9
	SUB 0, <0
	DJN -1, @-20
	SUB @26, 106
	SUB @27, 106
	SUB 0, <0
	JMN 12, #10
	SUB @27, 106
	SPL -7, @20
	SUB 620, 0
	JMZ <327, 106
	SUB @27, 106
	JMP @72, <240
	SUB 620, 0
	SUB @27, 106
	SUB @27, 106
	SPL -100, -300
	SUB <0, @2
	SPL <121, 106
	SUB 262, 100
	SUB 262, 100
	SUB 620, 0
	SUB @0, @2
	SUB @0, @2
	DJN 10, @392
	DJN 10, @392
	SUB 0, <0
	MOV -1, <-20
	SUB 90, <0
	SPL 100, 610
	SUB 90, <0
	SUB @121, 103
	SPL 0, <402
	CMP -207, <-128
	ADD 30, 9
	MOV -1, <-20
