

================================================================
== Vitis HLS Report for 'MATMUL'
================================================================
* Date:           Sat Feb 28 01:58:35 2026

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        matmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2060|     2060|  20.600 us|  20.600 us|  2061|  2061|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_loop_col_loop  |     2058|     2058|        19|          8|          1|   256|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    844|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    6|     366|    140|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    609|    -|
|Register         |        -|    -|    1253|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|    1619|   1593|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|   36|  40|    0|
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U2  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   6|  366| 140|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_539_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln17_fu_548_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln20_fu_970_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln26_10_fu_895_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln26_11_fu_849_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln26_12_fu_901_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln26_13_fu_1032_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln26_14_fu_1041_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln26_15_fu_828_p2    |         +|   0|  0|  14|           6|           5|
    |add_ln26_16_fu_839_p2    |         +|   0|  0|  14|           7|           6|
    |add_ln26_17_fu_670_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln26_18_fu_884_p2    |         +|   0|  0|  15|           8|           7|
    |add_ln26_19_fu_945_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln26_1_fu_990_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln26_20_fu_955_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln26_2_fu_995_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln26_3_fu_1001_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln26_4_fu_1006_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln26_5_fu_1011_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln26_6_fu_1037_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln26_7_fu_1017_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln26_8_fu_1022_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln26_9_fu_1027_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln26_fu_985_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln29_fu_965_p2       |         +|   0|  0|  15|           8|           8|
    |ap_condition_1051        |       and|   0|  0|   2|           1|           1|
    |ap_condition_344         |       and|   0|  0|   2|           1|           1|
    |ap_condition_508         |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_533_p2      |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln20_fu_558_p2      |      icmp|   0|  0|  14|           5|           6|
    |or_ln17_10_fu_934_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln17_11_fu_584_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln17_12_fu_595_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln17_13_fu_645_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln17_14_fu_656_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln17_1_fu_723_p2      |        or|   0|  0|   8|           8|           2|
    |or_ln17_2_fu_734_p2      |        or|   0|  0|   8|           8|           2|
    |or_ln17_3_fu_757_p2      |        or|   0|  0|   8|           8|           3|
    |or_ln17_4_fu_768_p2      |        or|   0|  0|   8|           8|           3|
    |or_ln17_5_fu_803_p2      |        or|   0|  0|   8|           8|           3|
    |or_ln17_6_fu_814_p2      |        or|   0|  0|   8|           8|           3|
    |or_ln17_7_fu_855_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln17_8_fu_866_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln17_9_fu_923_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln17_fu_704_p2        |        or|   0|  0|   8|           8|           1|
    |grp_fu_423_p3            |    select|   0|  0|   8|           1|           8|
    |grp_fu_428_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln17_1_fu_906_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln17_fu_566_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln26_fu_685_p2       |       xor|   0|  0|   6|           5|           6|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 844|         698|         630|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |AB_WEN_A                              |   9|          2|    4|          8|
    |A_Addr_A_orig                         |  48|          9|   32|        288|
    |A_Addr_B_orig                         |  48|          9|   32|        288|
    |B_Addr_A_orig                         |  48|          9|   32|        288|
    |B_Addr_B_orig                         |  48|          9|   32|        288|
    |ap_NS_fsm                             |  48|          9|    1|          9|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                  |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |grp_fu_415_p0                         |  31|          6|   32|        192|
    |grp_fu_415_p1                         |  31|          6|   32|        192|
    |grp_fu_419_p0                         |  37|          7|   32|        224|
    |grp_fu_419_p1                         |  42|          8|   32|        256|
    |grp_fu_423_p0                         |  14|          3|    1|          3|
    |grp_fu_423_p1                         |  14|          3|    8|         24|
    |grp_fu_423_p2                         |  14|          3|    8|         24|
    |grp_fu_428_p0                         |  14|          3|    1|          3|
    |grp_fu_428_p1                         |  14|          3|    8|         24|
    |grp_fu_428_p2                         |  14|          3|    8|         24|
    |i_fu_120                              |   9|          2|    5|         10|
    |indvar_flatten_fu_124                 |   9|          2|    9|         18|
    |j_fu_116                              |   9|          2|    5|         10|
    |reg_439                               |   9|          2|   32|         64|
    |reg_451                               |   9|          2|   32|         64|
    |reg_469                               |   9|          2|   32|         64|
    |reg_480                               |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 609|        122|  466|       2477|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |A_load_11_reg_1359                  |  32|   0|   32|          0|
    |A_load_1_reg_1197                   |  32|   0|   32|          0|
    |A_load_5_reg_1242                   |  32|   0|   32|          0|
    |A_load_7_reg_1272                   |  32|   0|   32|          0|
    |A_load_9_reg_1314                   |  32|   0|   32|          0|
    |B_load_11_reg_1374                  |  32|   0|   32|          0|
    |B_load_3_reg_1304                   |  32|   0|   32|          0|
    |B_load_5_reg_1349                   |  32|   0|   32|          0|
    |B_load_7_reg_1354                   |  32|   0|   32|          0|
    |B_load_9_reg_1369                   |  32|   0|   32|          0|
    |add_ln17_reg_1086                   |   5|   0|    5|          0|
    |add_ln26_11_reg_1267                |  32|   0|   32|          0|
    |add_ln26_12_reg_1309                |  32|   0|   32|          0|
    |add_ln26_12_reg_1309_pp0_iter1_reg  |  32|   0|   32|          0|
    |add_ln26_13_reg_1414                |  32|   0|   32|          0|
    |add_ln26_14_reg_1419                |  32|   0|   32|          0|
    |add_ln26_17_reg_1162                |   7|   0|    7|          0|
    |add_ln26_2_reg_1394                 |  32|   0|   32|          0|
    |add_ln26_5_reg_1404                 |  32|   0|   32|          0|
    |add_ln26_7_reg_1409                 |  32|   0|   32|          0|
    |add_ln29_reg_1339                   |   8|   0|    8|          0|
    |add_ln29_reg_1339_pp0_iter1_reg     |   8|   0|    8|          0|
    |ap_CS_fsm                           |   8|   0|    8|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |i_1_reg_1071                        |   5|   0|    5|          0|
    |i_fu_120                            |   5|   0|    5|          0|
    |icmp_ln17_reg_1082                  |   1|   0|    1|          0|
    |icmp_ln17_reg_1082_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln20_reg_1091                  |   1|   0|    1|          0|
    |indvar_flatten_fu_124               |   9|   0|    9|          0|
    |j_fu_116                            |   5|   0|    5|          0|
    |mul_ln26_10_reg_1389                |  32|   0|   32|          0|
    |mul_ln26_1_reg_1364                 |  32|   0|   32|          0|
    |mul_ln26_3_reg_1379                 |  32|   0|   32|          0|
    |mul_ln26_4_reg_1344                 |  32|   0|   32|          0|
    |mul_ln26_7_reg_1399                 |  32|   0|   32|          0|
    |mul_ln26_8_reg_1384                 |  32|   0|   32|          0|
    |reg_433                             |  32|   0|   32|          0|
    |reg_439                             |  32|   0|   32|          0|
    |reg_445                             |  32|   0|   32|          0|
    |reg_451                             |  32|   0|   32|          0|
    |reg_457                             |  32|   0|   32|          0|
    |reg_463                             |  32|   0|   32|          0|
    |reg_469                             |  32|   0|   32|          0|
    |reg_475                             |  32|   0|   32|          0|
    |reg_480                             |  32|   0|   32|          0|
    |reg_486                             |  32|   0|   32|          0|
    |reg_490                             |  32|   0|   32|          0|
    |reg_494                             |  32|   0|   32|          0|
    |select_ln17_reg_1098                |   5|   0|    5|          0|
    |tmp_16_cast_reg_1110                |   4|   0|    8|          4|
    |tmp_33_cast_reg_1126                |   5|   0|    6|          1|
    |tmp_34_cast_reg_1132                |   5|   0|    7|          2|
    |tmp_cast_reg_1076                   |   4|   0|    8|          4|
    |zext_ln26_15_reg_1287               |   5|   0|    8|          3|
    |zext_ln26_16_reg_1157               |   5|   0|    7|          2|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1253|   0| 1269|         16|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        MATMUL|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        MATMUL|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        MATMUL|  return value|
|A_Addr_A               |  out|   32|        bram|             A|         array|
|A_EN_A                 |  out|    1|        bram|             A|         array|
|A_WEN_A                |  out|    4|        bram|             A|         array|
|A_Din_A                |  out|   32|        bram|             A|         array|
|A_Dout_A               |   in|   32|        bram|             A|         array|
|A_Clk_A                |  out|    1|        bram|             A|         array|
|A_Rst_A                |  out|    1|        bram|             A|         array|
|A_Addr_B               |  out|   32|        bram|             A|         array|
|A_EN_B                 |  out|    1|        bram|             A|         array|
|A_WEN_B                |  out|    4|        bram|             A|         array|
|A_Din_B                |  out|   32|        bram|             A|         array|
|A_Dout_B               |   in|   32|        bram|             A|         array|
|A_Clk_B                |  out|    1|        bram|             A|         array|
|A_Rst_B                |  out|    1|        bram|             A|         array|
|B_Addr_A               |  out|   32|        bram|             B|         array|
|B_EN_A                 |  out|    1|        bram|             B|         array|
|B_WEN_A                |  out|    4|        bram|             B|         array|
|B_Din_A                |  out|   32|        bram|             B|         array|
|B_Dout_A               |   in|   32|        bram|             B|         array|
|B_Clk_A                |  out|    1|        bram|             B|         array|
|B_Rst_A                |  out|    1|        bram|             B|         array|
|B_Addr_B               |  out|   32|        bram|             B|         array|
|B_EN_B                 |  out|    1|        bram|             B|         array|
|B_WEN_B                |  out|    4|        bram|             B|         array|
|B_Din_B                |  out|   32|        bram|             B|         array|
|B_Dout_B               |   in|   32|        bram|             B|         array|
|B_Clk_B                |  out|    1|        bram|             B|         array|
|B_Rst_B                |  out|    1|        bram|             B|         array|
|AB_Addr_A              |  out|   32|        bram|            AB|         array|
|AB_EN_A                |  out|    1|        bram|            AB|         array|
|AB_WEN_A               |  out|    4|        bram|            AB|         array|
|AB_Din_A               |  out|   32|        bram|            AB|         array|
|AB_Dout_A              |   in|   32|        bram|            AB|         array|
|AB_Clk_A               |  out|    1|        bram|            AB|         array|
|AB_Rst_A               |  out|    1|        bram|            AB|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

