
/** @file
  SB_PSF.h

  @copyright
  INTEL CONFIDENTIAL
  Copyright 2007 - 2020 Intel Corporation. <BR>
  
  The source code contained or described herein and all documents related to the
  source code ("Material") are owned by Intel Corporation or its suppliers or
  licensors. Title to the Material remains with Intel Corporation or its suppliers
  and licensors. The Material may contain trade secrets and proprietary    and
  confidential information of Intel Corporation and its suppliers and licensors,
  and is protected by worldwide copyright and trade secret laws and treaty
  provisions. No part of the Material may be used, copied, reproduced, modified,
  published, uploaded, posted, transmitted, distributed, or disclosed in any way
  without Intel's prior express written permission.
  
  No license under any patent, copyright, trade secret or other intellectual
  property right is granted to or conferred upon you by disclosure or delivery
  of the Materials, either expressly, by implication, inducement, estoppel or
  otherwise. Any license under such intellectual property rights must be
  express and approved by Intel in writing.
  
  Unless otherwise agreed by Intel in writing, you may not remove or alter
  this notice or any other notice embedded in Materials by Intel or
  Intel's suppliers or licensors in any way.
  
  This file contains Silicon register definitions.
  
  This is a generated file; please do not modify it directly.
  
**/

/* The following security policy groups are used by registers in this file:     */

/* SPRA0 Security Policy Groups:                                                */
/* PSF_1_SAI0                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    1                                                                         */
/* PSF_1_SAI1                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */
/* PSF_1_SAI2                                                                   */
/*  Security_ReadAccess_Str:                                                    */
/*    HOSTIA_POSTBOOT_SAI | HOSTIA_UCODE_SAI | HOSTIA_SMM_SAI |                 */
/*    HOSTIA_SUNPASS_SAI | HOSTIA_BOOT_SAI | PM_PCS_SAI |                       */
/*    DFX_INTEL_MANUFACTURING_SAI | DFX_INTEL_PRODUCTION_SAI |                  */
/*    DFX_UNTRUSTED_SAI | OOB_MSM_SAI | DFX_THIRDPARTY_SAI                      */
/*  Security_WriteAccess_Str:                                                   */
/*    HOSTIA_POSTBOOT_SAI | HOSTIA_UCODE_SAI | HOSTIA_SMM_SAI |                 */
/*    HOSTIA_SUNPASS_SAI | HOSTIA_BOOT_SAI | PM_PCS_SAI |                       */
/*    DFX_INTEL_MANUFACTURING_SAI | DFX_INTEL_PRODUCTION_SAI |                  */
/*    DFX_UNTRUSTED_SAI | OOB_MSM_SAI | DFX_THIRDPARTY_SAI                      */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */

/* SPRB0 Security Policy Groups:                                                */
/* PSF_1_SAI0                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    1                                                                         */
/* PSF_1_SAI1                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */
/* PSF_1_SAI2                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */
/* PSF_1_SAI3                                                                   */
/*  Security_ReadAccess_Str:                                                    */
/*    HOSTIA_UCODE_SAI | HOSTIA_SUNPASS_SAI | PM_PCS_SAI |                      */
/*    DFX_INTEL_MANUFACTURING_SAI | DFX_INTEL_PRODUCTION_SAI | HOSTIA _BOOT_SAI */
/*    | OOB_MSM_SAI                                                             */
/*  Security_WriteAccess_Str:                                                   */
/*    HOSTIA_UCODE_SAI | HOSTIA_SUNPASS_SAI | PM_PCS_SAI |                      */
/*    DFX_INTEL_MANUFACTURING_SAI | DFX_INTEL_PRODUCTION_SAI | HOSTIA _BOOT_SAI */
/*    | OOB_MSM_SAI                                                             */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */

/* SPRHBM Security Policy Groups:                                               */
/* PSF_1_SAI0                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    1                                                                         */
/* PSF_1_SAI1                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */
/* PSF_1_SAI2                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */
/* PSF_1_SAI3                                                                   */
/*  Security_ReadAccess_Str:                                                    */
/*    HOSTIA_UCODE_SAI | HOSTIA_SUNPASS_SAI | PM_PCS_SAI |                      */
/*    DFX_INTEL_MANUFACTURING_SAI | DFX_INTEL_PRODUCTION_SAI | HOSTIA _BOOT_SAI */
/*    | OOB_MSM_SAI                                                             */
/*  Security_WriteAccess_Str:                                                   */
/*    HOSTIA_UCODE_SAI | HOSTIA_SUNPASS_SAI | PM_PCS_SAI |                      */
/*    DFX_INTEL_MANUFACTURING_SAI | DFX_INTEL_PRODUCTION_SAI | HOSTIA _BOOT_SAI */
/*    | OOB_MSM_SAI                                                             */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */

/* SPRC0 Security Policy Groups:                                                */
/* PSF_1_SAI0                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    1                                                                         */
/* PSF_1_SAI1                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */
/* PSF_1_SAI2                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */
/* PSF_1_SAI3                                                                   */
/*  Security_ReadAccess_Str:                                                    */
/*    HOSTIA_UCODE_SAI | HOSTIA_SUNPASS_SAI | PM_PCS_SAI |                      */
/*    DFX_INTEL_MANUFACTURING_SAI | DFX_INTEL_PRODUCTION_SAI | HOSTIA _BOOT_SAI */
/*    | OOB_MSM_SAI                                                             */
/*  Security_WriteAccess_Str:                                                   */
/*    HOSTIA_UCODE_SAI | HOSTIA_SUNPASS_SAI | PM_PCS_SAI |                      */
/*    DFX_INTEL_MANUFACTURING_SAI | DFX_INTEL_PRODUCTION_SAI | HOSTIA _BOOT_SAI */
/*    | OOB_MSM_SAI                                                             */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */

/* SPRMCC Security Policy Groups:                                               */
/* PSF_1_SAI0                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    1                                                                         */
/* PSF_1_SAI1                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */
/* PSF_1_SAI2                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */
/* PSF_1_SAI3                                                                   */
/*  Security_ReadAccess_Str:                                                    */
/*    HOSTIA_UCODE_SAI | HOSTIA_SUNPASS_SAI | PM_PCS_SAI |                      */
/*    DFX_INTEL_MANUFACTURING_SAI | DFX_INTEL_PRODUCTION_SAI | HOSTIA _BOOT_SAI */
/*    | OOB_MSM_SAI                                                             */
/*  Security_WriteAccess_Str:                                                   */
/*    HOSTIA_UCODE_SAI | HOSTIA_SUNPASS_SAI | PM_PCS_SAI |                      */
/*    DFX_INTEL_MANUFACTURING_SAI | DFX_INTEL_PRODUCTION_SAI | HOSTIA _BOOT_SAI */
/*    | OOB_MSM_SAI                                                             */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */

/* SPRUCC Security Policy Groups:                                               */
/* PSF_1_SAI0                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    1                                                                         */
/* PSF_1_SAI1                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */
/* PSF_1_SAI2                                                                   */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */
/* PSF_1_SAI3                                                                   */
/*  Security_ReadAccess_Str:                                                    */
/*    HOSTIA_UCODE_SAI | HOSTIA_SUNPASS_SAI | PM_PCS_SAI |                      */
/*    DFX_INTEL_MANUFACTURING_SAI | DFX_INTEL_PRODUCTION_SAI | HOSTIA _BOOT_SAI */
/*    | OOB_MSM_SAI                                                             */
/*  Security_WriteAccess_Str:                                                   */
/*    HOSTIA_UCODE_SAI | HOSTIA_SUNPASS_SAI | PM_PCS_SAI |                      */
/*    DFX_INTEL_MANUFACTURING_SAI | DFX_INTEL_PRODUCTION_SAI | HOSTIA _BOOT_SAI */
/*    | OOB_MSM_SAI                                                             */
/*  Security_Read_CP_Secured:                                                   */
/*    0                                                                         */


#ifndef _SB_PSF_h
#define _SB_PSF_h
#include <Base.h>

/* PSF_1_BUS_SHADOW_RS0_SB_PSF_REG supported on:                                */
/*      SPRA0 (0x20000000)                                                      */
/*      SPRB0 (0x20000000)                                                      */
/*      SPRHBM (0x20000000)                                                     */
/*      SPRC0 (0x20000000)                                                      */
/*      SPRMCC (0x20000000)                                                     */
/*      SPRUCC (0x20000000)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* In Implicit/Substractive decode mode, this register contains the shadowed PCI busnumber where all agents on a PSF segment are enumerated on
        Details: InstName=psf_1, reg_name=psf_1_BUS_SHADOW_RS0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_shdw.i_psf20_shadow_wrapper.i_psf20_bus_num_shadow_reg_rs0, size=8, reset=0, address=0x00000000, mask=0xFFFFFFFF
*/


#define PSF_1_BUS_SHADOW_RS0_SB_PSF_REG 0x19420000

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 busnumber : 8;

                            /* Bits[7:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, Contains the bus number for a
                               particular root space. The bus number for a root
                               space is captured during each CFGWR0 on that
                               root space.
                            */
    UINT32 rsvd : 24;

                            /* Bits[31:8], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_BUS_SHADOW_RS0_SB_PSF_STRUCT;

/* PSF_1_BUS_SHADOW_RS3_SB_PSF_REG supported on:                                */
/*      SPRA0 (0x20000004)                                                      */
/*      SPRB0 (0x20000004)                                                      */
/*      SPRHBM (0x20000004)                                                     */
/*      SPRC0 (0x20000004)                                                      */
/*      SPRMCC (0x20000004)                                                     */
/*      SPRUCC (0x20000004)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* In Implicit/Substractive decode mode, this register contains the shadowed PCI busnumber where all agents on a PSF segment are enumerated on
        Details: InstName=psf_1, reg_name=psf_1_BUS_SHADOW_RS3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_shdw.i_psf20_shadow_wrapper.i_psf20_bus_num_shadow_reg_rs1, size=8, reset=0, address=0x00000004, mask=0xFFFFFFFF
*/


#define PSF_1_BUS_SHADOW_RS3_SB_PSF_REG 0x19420004

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 busnumber : 8;

                            /* Bits[7:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, Contains the bus number for a
                               particular root space. The bus number for a root
                               space is captured during each CFGWR0 on that
                               root space.
                            */
    UINT32 rsvd : 24;

                            /* Bits[31:8], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_BUS_SHADOW_RS3_SB_PSF_STRUCT;

/* PSF_1_PSF_GLOBAL_CONFIG_SB_PSF_REG supported on:                             */
/*      SPRA0 (0x20004000)                                                      */
/*      SPRB0 (0x20004000)                                                      */
/*      SPRHBM (0x20004000)                                                     */
/*      SPRC0 (0x20004000)                                                      */
/*      SPRMCC (0x20004000)                                                     */
/*      SPRUCC (0x20004000)                                                     */
/* Register default value on SPRA0: 0x00018360                                  */
/* Register default value on SPRB0: 0x00018360                                  */
/* Register default value on SPRHBM: 0x00018360                                 */
/* Register default value on SPRC0: 0x00018360                                  */
/* Register default value on SPRMCC: 0x00018360                                 */
/* Register default value on SPRUCC: 0x00018360                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Miscellaneous control bits for the global PSF segment
        Details: InstName=psf_1, reg_name=psf_1_PSF_GLOBAL_CONFIG : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_aon.i_psf20_pwrgt.i_psf20_reg_psf_global_cfg, size=32, reset=0x00018360, address=0x4000, mask=0x0001ffff
*/


#define PSF_1_PSF_GLOBAL_CONFIG_SB_PSF_REG 0x19424000

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 rbden : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /* Default value=0x0, 1 */
    UINT32 routetotam : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set, all transactions
                               entering the PSF on any segment will be source-
                               decoded directly to a fixed destination ID,
                               except for transactions originating from this
                               fixed destination ID. This ID can be associated
                               with a PSF port that hosts a Test Access Module
                               (TAM).
                            */
    UINT32 idlenak : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set, all fabric ports on
                               the PSF will NAK any IDLE_REQ from agents
                            */
    UINT32 enlcg : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set to 1, all PSF ports
                               will internally clock gate whenever the ISM is
                               idle, and the main PSF logic will internally
                               clock gate whenever all port ISMs are idle. If
                               set to 0, PSF internal clocks will be
                               permanently on, and any cg_en signal output will
                               remain asserted
                            */
    UINT32 entcg : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set, PSF will use its
                               clkreq/ack signals to request and maintain a
                               clock for a transaction. If set to 0, PSF will
                               permantently assert all clkreq signals.
                            */
    UINT32 enerrmsi : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set, anytime an error is
                               logged in an EHCR register by the Error Handler,
                               a Message with expanded header, with opcode
                               UNCORERCTABLE_ERROR (0x65) is send out from the
                               IOSF SB interface. The endpoint to which this
                               message is sent is compile time configurable
                            */
    UINT32 sleepenable : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set to 0, then PSF will
                               never asset Sleep to any retention flops (if
                               present). If set, then PSF may assert Sleep
                               during power gating.
                            */
    UINT32 eneei : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set to 0, none of the
                               ports on this PSF instance will do Early Exit
                               From Idle (EEI). In this case an egress port ISM
                               will only change from IDLE to ACTIVE_REQ when an
                               incoming transaction on any ingress port is
                               decoded and confirmed to go to this egress port.
                               Note that enabling EEI may cause the PSF port to
                               violate IOSF 1.1 section 4.1.2.2 rule 2, since
                               its ISM may remain ACTIVE indefinitely without
                               doing any transactions.
                            */
    UINT32 fastgnten : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set to 1, the fast
                               transaction grant feature is enabled, allowing
                               fast PSF ports (such as buffered PSF ports) to
                               receive a grant from the central arbiter as soon
                               as possible. If set to 0, all transaction grants
                               to fast PSF ports are always delayed to match
                               the cmd-to-grant delay of the slowest port on
                               the PSF segment.
                            */
    UINT32 enp2p : 1;

                            /* Bits[9:9], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set to 1, peer-to-peer
                               transactions (including all source decoded
                               transactions) will be routed to their intended
                               destination. If set to 0, peer-to-peer
                               transactions (including all source decoded
                               transactions) will be routed as follows: If
                               (SOURCE_DECODE) (Route to Error Handler( else if
                               (not downstream) (Route upstream( else (route to
                               Destination(
                            */
    UINT32 encmdpardetingress : 1;

                            /* Bits[10:10], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set to 0, command parity
                               detection is disabled. In this case, upon
                               handling a transaction with odd command parity,
                               PSF will not stall any arbiter, and the
                               transaction will not be sent to the Error
                               Handler. This field will only be present if PSF
                               is comfigured for parity functionality.
                            */
    UINT32 encmdpardetegress : 1;

                            /* Bits[11:11], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set to 0, command parity
                               detection is disabled. In this case, upon
                               handling a transaction with odd command parity,
                               PSF will not stall any arbiter, and the
                               transaction will not be sent to the Error
                               Handler. This field will only be present if PSF
                               is comfigured for parity functionality.
                            */
    UINT32 enpcg : 1;

                            /* Bits[12:12], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set, PSF ports will use
                               its cg_en signals to enable a remote interface
                               clock for a transaction. If set to 0, PSF will
                               permantently assert all cg_en signals.
                            */
    UINT32 disp2ptam : 1;

                            /* Bits[13:13], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set, routing of source-
                               decoded peer-2-peer transactions to TAM in
                               routeToTam mode is disabled. This means all
                               source-decoded transactions will always be
                               routed to the intended destination, regardless
                               of routeToTam mode
                            */
    UINT32 envcg : 1;

                            /* Bits[14:14], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set, PSF will internally
                               (locally) clock gate all VISa related logic when
                               not in use.
                            */
    UINT32 fabrichangenable : 1;

                            /* Bits[15:15], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set, PSF will freeze when
                               command parity error is detected.
                            */
    UINT32 sbparitydef : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, This register bit is
                               connected to the endpoints sb_parity_def strap.
                               If set, IOSF-SB parity checking is disabled. If
                               not set, IOSF-SB parity checking is enabled
                            */
    UINT32 rsvd : 15;

                            /* Bits[31:17], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_PSF_GLOBAL_CONFIG_SB_PSF_STRUCT;

/* PSF_1_PSF_CLKREQ_HYS_SB_PSF_REG supported on:                                */
/*      SPRA0 (0x20004004)                                                      */
/*      SPRB0 (0x20004004)                                                      */
/*      SPRHBM (0x20004004)                                                     */
/*      SPRC0 (0x20004004)                                                      */
/*      SPRMCC (0x20004004)                                                     */
/*      SPRUCC (0x20004004)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Controls the hysteresis value for trunk clock gating
        Details: InstName=psf_1, reg_name=psf_1_PSF_CLKREQ_HYS : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_aon.i_psf20_pwrgt.i_psf20_reg_psf_cg_hsyt, size=16, reset=0x0000, address=0x4004, mask=0xffff
*/


#define PSF_1_PSF_CLKREQ_HYS_SB_PSF_REG 0x19424004

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 clkreqhys : 16;

                            /* Bits[15:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, This field contains the
                               number of cycles for which a clkreq signal will
                               remain asserted after port ISMs have entered
                               IDLE. These bits are not synchronized, so they
                               should only be written when there are no IOSF
                               Primary transactions ongoing on PSF.
                            */
    UINT32 rsvd : 16;

                            /* Bits[31:16], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_PSF_CLKREQ_HYS_SB_PSF_STRUCT;

/* PSF_1_RC_OWNER_RS0_SB_PSF_REG supported on:                                  */
/*      SPRA0 (0x20004008)                                                      */
/*      SPRB0 (0x20004008)                                                      */
/*      SPRHBM (0x20004008)                                                     */
/*      SPRC0 (0x20004008)                                                      */
/*      SPRMCC (0x20004008)                                                     */
/*      SPRUCC (0x20004008)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register specifies a full PSF port destination ID in the format psf_id:port_group_id:port_id:channel_id.
        Details: InstName=psf_1, reg_name=psf_1_RC_OWNER_RS0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.psfcfg_rs[0].psfcfg_active_rs.i_psf20_reg_psf_rcown, size=32, reset=0x00000000, address=0x4008, mask=0x80ffffff
*/


#define PSF_1_RC_OWNER_RS0_SB_PSF_REG 0x19424008

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 channelid : 8;

                            /* Bits[7:0], Access Type=RW, default=0x00000000*/

                            /* Default value=0x0, */
    UINT32 portid : 7;

                            /* Bits[14:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, Since 1'b0 indicates source-
                               decode, the port ID needs to be larger than 0
                            */
    UINT32 portgroupid : 1;

                            /* Bits[15:15], Access Type=RW, default=0x00000000*/

                            /* Default value=0x0, 1'b1 */
    UINT32 psfid : 8;

                            /* Bits[23:16], Access Type=RW, default=0x00000000*/

                            /* Default value=0x0, */
    UINT32 rsvd : 7;

                            /* Bits[30:24], Access Type=RO, default=None*/

                            /* Reserved */
    UINT32 chanmap : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If this bit is set, the
                               ChannelID field is ignored and looked up in the
                               CHANMAP register set that belongs to
                               PortGroupID:PortID
                            */

  } Bits;
  UINT32 Data;

} PSF_1_RC_OWNER_RS0_SB_PSF_STRUCT;

/* PSF_1_RC_OWNER_RS3_SB_PSF_REG supported on:                                  */
/*      SPRA0 (0x2000400c)                                                      */
/*      SPRB0 (0x2000400c)                                                      */
/*      SPRHBM (0x2000400c)                                                     */
/*      SPRC0 (0x2000400c)                                                      */
/*      SPRMCC (0x2000400c)                                                     */
/*      SPRUCC (0x2000400c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register specifies a full PSF port destination ID in the format psf_id:port_group_id:port_id:channel_id.
        Details: InstName=psf_1, reg_name=psf_1_RC_OWNER_RS3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.psfcfg_rs[1].psfcfg_active_rs.i_psf20_reg_psf_rcown, size=32, reset=0x00000000, address=0x400c, mask=0x80ffffff
*/


#define PSF_1_RC_OWNER_RS3_SB_PSF_REG 0x1942400C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 channelid : 8;

                            /* Bits[7:0], Access Type=RW, default=0x00000000*/

                            /* Default value=0x0, */
    UINT32 portid : 7;

                            /* Bits[14:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, Since 1'b0 indicates source-
                               decode, the port ID needs to be larger than 0
                            */
    UINT32 portgroupid : 1;

                            /* Bits[15:15], Access Type=RW, default=0x00000000*/

                            /* Default value=0x0, 1'b1 */
    UINT32 psfid : 8;

                            /* Bits[23:16], Access Type=RW, default=0x00000000*/

                            /* Default value=0x0, */
    UINT32 rsvd : 7;

                            /* Bits[30:24], Access Type=RO, default=None*/

                            /* Reserved */
    UINT32 chanmap : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If this bit is set, the
                               ChannelID field is ignored and looked up in the
                               CHANMAP register set that belongs to
                               PortGroupID:PortID
                            */

  } Bits;
  UINT32 Data;

} PSF_1_RC_OWNER_RS3_SB_PSF_STRUCT;

/* PSF_1_ROOTSPACE_CONFIG_RS0_SB_PSF_REG supported on:                          */
/*      SPRA0 (0x20004010)                                                      */
/*      SPRB0 (0x20004010)                                                      */
/*      SPRHBM (0x20004010)                                                     */
/*      SPRC0 (0x20004010)                                                      */
/*      SPRMCC (0x20004010)                                                     */
/*      SPRUCC (0x20004010)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Miscellaneous control bits for a Root Space
        Details: InstName=psf_1, reg_name=psf_1_ROOTSPACE_CONFIG_RS0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.rscfg_num_rs[0].i_psf20_reg_psf_rscfg, size=2, reset=0x2, address=0x4010, mask=0x3
*/


#define PSF_1_ROOTSPACE_CONFIG_RS0_SB_PSF_REG 0x19424010

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 vtden : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set Intel Virtualization
                               Technology for Directed I/O is enabled for this
                               root space. This bit should reflect the system-
                               wide vt-d setting, and is typically maintained
                               by BIOS
                            */
    UINT32 enaddrp2p : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set, address-based p2p
                               transactions are allowed for this root space.
                            */
    UINT32 rsvd : 30;

                            /* Bits[31:2], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_ROOTSPACE_CONFIG_RS0_SB_PSF_STRUCT;

/* PSF_1_ROOTSPACE_CONFIG_RS3_SB_PSF_REG supported on:                          */
/*      SPRA0 (0x20004014)                                                      */
/*      SPRB0 (0x20004014)                                                      */
/*      SPRHBM (0x20004014)                                                     */
/*      SPRC0 (0x20004014)                                                      */
/*      SPRMCC (0x20004014)                                                     */
/*      SPRUCC (0x20004014)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Miscellaneous control bits for a Root Space
        Details: InstName=psf_1, reg_name=psf_1_ROOTSPACE_CONFIG_RS3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.rscfg_num_rs[1].i_psf20_reg_psf_rscfg, size=2, reset=0x2, address=0x4014, mask=0x3
*/


#define PSF_1_ROOTSPACE_CONFIG_RS3_SB_PSF_REG 0x19424014

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 vtden : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set Intel Virtualization
                               Technology for Directed I/O is enabled for this
                               root space. This bit should reflect the system-
                               wide vt-d setting, and is typically maintained
                               by BIOS
                            */
    UINT32 enaddrp2p : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set, address-based p2p
                               transactions are allowed for this root space.
                            */
    UINT32 rsvd : 30;

                            /* Bits[31:2], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_ROOTSPACE_CONFIG_RS3_SB_PSF_STRUCT;

/* PSF_1_PSF_PORT_CONFIG_PG0_PORT0_SB_PSF_REG supported on:                     */
/*      SPRA0 (0x20004018)                                                      */
/*      SPRB0 (0x20004018)                                                      */
/*      SPRHBM (0x20004018)                                                     */
/*      SPRC0 (0x20004018)                                                      */
/*      SPRMCC (0x20004018)                                                     */
/*      SPRUCC (0x20004018)                                                     */
/* Register default value on SPRA0: 0x00000038                                  */
/* Register default value on SPRB0: 0x00000038                                  */
/* Register default value on SPRHBM: 0x00000038                                 */
/* Register default value on SPRC0: 0x00000038                                  */
/* Register default value on SPRMCC: 0x00000038                                 */
/* Register default value on SPRUCC: 0x00000038                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Miscellaneous control bits for individual PSF ports on the segment
        Details: InstName=psf_1, reg_name=psf_1_PSF_PORT_CONFIG_PG0_PORT0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.portcfg_pg[0].port[0].gen.i_psf20_reg_psf_portcfg, size=9, reset=0x038, address=0x4018, mask=0x07e
*/


#define PSF_1_PSF_PORT_CONFIG_PG0_PORT0_SB_PSF_REG 0x19424018

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 cplpreallocen : 1;

                            /* Bits[0:0], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the port will not
                               send out a NP request unless there are
                               sufficient resources for completions that will
                               be returned
                            */
    UINT32 ingressfro : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set, IOSF relaxed ordering
                               will be forced for incoming transactions,
                               regardless of the relaxed ordering (RO)
                               attribute on the IOSF interface.
                            */
    UINT32 egressfro : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set, IOSF relaxed ordering
                               will be forced for outgoing transactions,
                               regardless of the relaxed ordering (RO)
                               attribute on the IOSF interface. Egress Force
                               Relax Ordering is only applicable for PSF port
                               types with buffering (agent port, buffered
                               fabric port). For other ports, ordering is
                               affecting only the ingress PSF port.
                            */
    UINT32 instfwd : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set to '1', an ingress
                               buffered PSF port use full store-and-forward.
                               The ingress port will wait until all the
                               required cmd and data for the transaction is
                               available in the port buffers, before initiating
                               a transaction to the PSF Central Arbiter. If set
                               to '0', the port will initiate a transaction
                               immediately when the cmd is received. This bit
                               can be set to 0 when an ingress port connects to
                               an interface on the same or faster clock domain
                            */
    UINT32 egstfwd : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set to '1', an egress
                               buffered PSF port use full store-and-forward.
                               The egress port will wait until all the required
                               cmd and data for the transaction is available in
                               the port buffers, before initiating a
                               transaction to an external agent. If set to '0',
                               the port will initiate a transaction immediately
                               when the cmd is received. This bit can be set to
                               0 when an egress port connects to an interface
                               on the same or faster clock domain
                            */
    UINT32 ismcpltracken : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set to '1', the PSF port
                               ISM(s) will not return to IDLE unless all
                               outstanding NP read transactions sent from an
                               egress port have been followed by their
                               corresponding CPL transactions on the ingress
                               port
                            */
    UINT32 earlcredrtrn : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set to '1', an ingress
                               target port will return cmd and data credit as
                               soon as the transaction is granted by the PSF
                               central arbiter. If set to '0', the credit is
                               returned only when the full transaction is done.
                               This bit can be set to 1 when an ingress target
                               port connects to an interface on the same or
                               slower clock domain
                            */
    UINT32 endatapardetingress : 1;

                            /* Bits[7:7], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, If set to '1', ingress data
                               parity detection is enabled, and the number of
                               ones on the data and dparity signals on an
                               fabric master interface or an agent target
                               interface is an odd number. PSF will flag a
                               dparity error to the error handler
                            */
    UINT32 endatapardetegress : 1;

                            /* Bits[8:8], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, If set to '1', egress data
                               parity detection is enabled, and the number of
                               ones on the data and dparity signals on an
                               fabric target interface or an agent master
                               interface is an odd number. PSF will flag a
                               dparity error to the error handler.
                            */
    UINT32 rsvd : 23;

                            /* Bits[31:9], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_PSF_PORT_CONFIG_PG0_PORT0_SB_PSF_STRUCT;

/* PSF_1_PSF_PORT_CONFIG_PG1_PORT0_SB_PSF_REG supported on:                     */
/*      SPRA0 (0x2000401c)                                                      */
/*      SPRB0 (0x2000401c)                                                      */
/*      SPRHBM (0x2000401c)                                                     */
/*      SPRC0 (0x2000401c)                                                      */
/*      SPRMCC (0x2000401c)                                                     */
/*      SPRUCC (0x2000401c)                                                     */
/* Register default value on SPRA0: 0x00000038                                  */
/* Register default value on SPRB0: 0x00000038                                  */
/* Register default value on SPRHBM: 0x00000038                                 */
/* Register default value on SPRC0: 0x00000038                                  */
/* Register default value on SPRMCC: 0x00000038                                 */
/* Register default value on SPRUCC: 0x00000038                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Miscellaneous control bits for individual PSF ports on the segment
        Details: InstName=psf_1, reg_name=psf_1_PSF_PORT_CONFIG_PG1_PORT0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.portcfg_pg[1].port[0].gen.i_psf20_reg_psf_portcfg, size=9, reset=0x038, address=0x401c, mask=0x07e
*/


#define PSF_1_PSF_PORT_CONFIG_PG1_PORT0_SB_PSF_REG 0x1942401C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 cplpreallocen : 1;

                            /* Bits[0:0], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the port will not
                               send out a NP request unless there are
                               sufficient resources for completions that will
                               be returned
                            */
    UINT32 ingressfro : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set, IOSF relaxed ordering
                               will be forced for incoming transactions,
                               regardless of the relaxed ordering (RO)
                               attribute on the IOSF interface.
                            */
    UINT32 egressfro : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set, IOSF relaxed ordering
                               will be forced for outgoing transactions,
                               regardless of the relaxed ordering (RO)
                               attribute on the IOSF interface. Egress Force
                               Relax Ordering is only applicable for PSF port
                               types with buffering (agent port, buffered
                               fabric port). For other ports, ordering is
                               affecting only the ingress PSF port.
                            */
    UINT32 instfwd : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set to '1', an ingress
                               buffered PSF port use full store-and-forward.
                               The ingress port will wait until all the
                               required cmd and data for the transaction is
                               available in the port buffers, before initiating
                               a transaction to the PSF Central Arbiter. If set
                               to '0', the port will initiate a transaction
                               immediately when the cmd is received. This bit
                               can be set to 0 when an ingress port connects to
                               an interface on the same or faster clock domain
                            */
    UINT32 egstfwd : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set to '1', an egress
                               buffered PSF port use full store-and-forward.
                               The egress port will wait until all the required
                               cmd and data for the transaction is available in
                               the port buffers, before initiating a
                               transaction to an external agent. If set to '0',
                               the port will initiate a transaction immediately
                               when the cmd is received. This bit can be set to
                               0 when an egress port connects to an interface
                               on the same or faster clock domain
                            */
    UINT32 ismcpltracken : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set to '1', the PSF port
                               ISM(s) will not return to IDLE unless all
                               outstanding NP read transactions sent from an
                               egress port have been followed by their
                               corresponding CPL transactions on the ingress
                               port
                            */
    UINT32 earlcredrtrn : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set to '1', an ingress
                               target port will return cmd and data credit as
                               soon as the transaction is granted by the PSF
                               central arbiter. If set to '0', the credit is
                               returned only when the full transaction is done.
                               This bit can be set to 1 when an ingress target
                               port connects to an interface on the same or
                               slower clock domain
                            */
    UINT32 endatapardetingress : 1;

                            /* Bits[7:7], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, If set to '1', ingress data
                               parity detection is enabled, and the number of
                               ones on the data and dparity signals on an
                               fabric master interface or an agent target
                               interface is an odd number. PSF will flag a
                               dparity error to the error handler
                            */
    UINT32 endatapardetegress : 1;

                            /* Bits[8:8], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, If set to '1', egress data
                               parity detection is enabled, and the number of
                               ones on the data and dparity signals on an
                               fabric target interface or an agent master
                               interface is an odd number. PSF will flag a
                               dparity error to the error handler.
                            */
    UINT32 rsvd : 23;

                            /* Bits[31:9], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_PSF_PORT_CONFIG_PG1_PORT0_SB_PSF_STRUCT;

/* PSF_1_PSF_PORT_CONFIG_PG1_PORT1_SB_PSF_REG supported on:                     */
/*      SPRA0 (0x20004020)                                                      */
/*      SPRB0 (0x20004020)                                                      */
/*      SPRHBM (0x20004020)                                                     */
/*      SPRC0 (0x20004020)                                                      */
/*      SPRMCC (0x20004020)                                                     */
/*      SPRUCC (0x20004020)                                                     */
/* Register default value on SPRA0: 0x00000038                                  */
/* Register default value on SPRB0: 0x00000038                                  */
/* Register default value on SPRHBM: 0x00000038                                 */
/* Register default value on SPRC0: 0x00000038                                  */
/* Register default value on SPRMCC: 0x00000038                                 */
/* Register default value on SPRUCC: 0x00000038                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Miscellaneous control bits for individual PSF ports on the segment
        Details: InstName=psf_1, reg_name=psf_1_PSF_PORT_CONFIG_PG1_PORT1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.portcfg_pg[1].port[1].gen.i_psf20_reg_psf_portcfg, size=9, reset=0x038, address=0x4020, mask=0x07e
*/


#define PSF_1_PSF_PORT_CONFIG_PG1_PORT1_SB_PSF_REG 0x19424020

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 cplpreallocen : 1;

                            /* Bits[0:0], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the port will not
                               send out a NP request unless there are
                               sufficient resources for completions that will
                               be returned
                            */
    UINT32 ingressfro : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set, IOSF relaxed ordering
                               will be forced for incoming transactions,
                               regardless of the relaxed ordering (RO)
                               attribute on the IOSF interface.
                            */
    UINT32 egressfro : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set, IOSF relaxed ordering
                               will be forced for outgoing transactions,
                               regardless of the relaxed ordering (RO)
                               attribute on the IOSF interface. Egress Force
                               Relax Ordering is only applicable for PSF port
                               types with buffering (agent port, buffered
                               fabric port). For other ports, ordering is
                               affecting only the ingress PSF port.
                            */
    UINT32 instfwd : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set to '1', an ingress
                               buffered PSF port use full store-and-forward.
                               The ingress port will wait until all the
                               required cmd and data for the transaction is
                               available in the port buffers, before initiating
                               a transaction to the PSF Central Arbiter. If set
                               to '0', the port will initiate a transaction
                               immediately when the cmd is received. This bit
                               can be set to 0 when an ingress port connects to
                               an interface on the same or faster clock domain
                            */
    UINT32 egstfwd : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set to '1', an egress
                               buffered PSF port use full store-and-forward.
                               The egress port will wait until all the required
                               cmd and data for the transaction is available in
                               the port buffers, before initiating a
                               transaction to an external agent. If set to '0',
                               the port will initiate a transaction immediately
                               when the cmd is received. This bit can be set to
                               0 when an egress port connects to an interface
                               on the same or faster clock domain
                            */
    UINT32 ismcpltracken : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, If set to '1', the PSF port
                               ISM(s) will not return to IDLE unless all
                               outstanding NP read transactions sent from an
                               egress port have been followed by their
                               corresponding CPL transactions on the ingress
                               port
                            */
    UINT32 earlcredrtrn : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, If set to '1', an ingress
                               target port will return cmd and data credit as
                               soon as the transaction is granted by the PSF
                               central arbiter. If set to '0', the credit is
                               returned only when the full transaction is done.
                               This bit can be set to 1 when an ingress target
                               port connects to an interface on the same or
                               slower clock domain
                            */
    UINT32 endatapardetingress : 1;

                            /* Bits[7:7], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, If set to '1', ingress data
                               parity detection is enabled, and the number of
                               ones on the data and dparity signals on an
                               fabric master interface or an agent target
                               interface is an odd number. PSF will flag a
                               dparity error to the error handler
                            */
    UINT32 endatapardetegress : 1;

                            /* Bits[8:8], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, If set to '1', egress data
                               parity detection is enabled, and the number of
                               ones on the data and dparity signals on an
                               fabric target interface or an agent master
                               interface is an odd number. PSF will flag a
                               dparity error to the error handler.
                            */
    UINT32 rsvd : 23;

                            /* Bits[31:9], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_PSF_PORT_CONFIG_PG1_PORT1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN0_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004024)                                                      */
/*      SPRB0 (0x20004024)                                                      */
/*      SPRHBM (0x20004024)                                                     */
/*      SPRC0 (0x20004024)                                                      */
/*      SPRMCC (0x20004024)                                                     */
/*      SPRUCC (0x20004024)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN0_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[0].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4024, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN0_RS0_CHMAP1_SB_PSF_REG 0x19424024

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN0_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN0_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004028)                                                      */
/*      SPRB0 (0x20004028)                                                      */
/*      SPRHBM (0x20004028)                                                     */
/*      SPRC0 (0x20004028)                                                      */
/*      SPRMCC (0x20004028)                                                     */
/*      SPRUCC (0x20004028)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN0_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[0].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4028, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN0_RS3_CHMAP1_SB_PSF_REG 0x19424028

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN0_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN1_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x2000402c)                                                      */
/*      SPRB0 (0x2000402c)                                                      */
/*      SPRHBM (0x2000402c)                                                     */
/*      SPRC0 (0x2000402c)                                                      */
/*      SPRMCC (0x2000402c)                                                     */
/*      SPRUCC (0x2000402c)                                                     */
/* Register default value on SPRA0: 0x02400000                                  */
/* Register default value on SPRB0: 0x02400000                                  */
/* Register default value on SPRHBM: 0x02400000                                 */
/* Register default value on SPRC0: 0x02400000                                  */
/* Register default value on SPRMCC: 0x02400000                                 */
/* Register default value on SPRUCC: 0x02400000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN1_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[1].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x02400000, address=0x402c, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN1_RS0_CHMAP1_SB_PSF_REG 0x1942402C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN1_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN1_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004030)                                                      */
/*      SPRB0 (0x20004030)                                                      */
/*      SPRHBM (0x20004030)                                                     */
/*      SPRC0 (0x20004030)                                                      */
/*      SPRMCC (0x20004030)                                                     */
/*      SPRUCC (0x20004030)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN1_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[1].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4030, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN1_RS3_CHMAP1_SB_PSF_REG 0x19424030

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN1_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN2_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004034)                                                      */
/*      SPRB0 (0x20004034)                                                      */
/*      SPRHBM (0x20004034)                                                     */
/*      SPRC0 (0x20004034)                                                      */
/*      SPRMCC (0x20004034)                                                     */
/*      SPRUCC (0x20004034)                                                     */
/* Register default value on SPRA0: 0x04000000                                  */
/* Register default value on SPRB0: 0x04000000                                  */
/* Register default value on SPRHBM: 0x04000000                                 */
/* Register default value on SPRC0: 0x04000000                                  */
/* Register default value on SPRMCC: 0x04000000                                 */
/* Register default value on SPRUCC: 0x04000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN2_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[2].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x04000000, address=0x4034, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN2_RS0_CHMAP1_SB_PSF_REG 0x19424034

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN2_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN2_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004038)                                                      */
/*      SPRB0 (0x20004038)                                                      */
/*      SPRHBM (0x20004038)                                                     */
/*      SPRC0 (0x20004038)                                                      */
/*      SPRMCC (0x20004038)                                                     */
/*      SPRUCC (0x20004038)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN2_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[2].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4038, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN2_RS3_CHMAP1_SB_PSF_REG 0x19424038

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN2_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN3_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x2000403c)                                                      */
/*      SPRB0 (0x2000403c)                                                      */
/*      SPRHBM (0x2000403c)                                                     */
/*      SPRC0 (0x2000403c)                                                      */
/*      SPRMCC (0x2000403c)                                                     */
/*      SPRUCC (0x2000403c)                                                     */
/* Register default value on SPRA0: 0x08100000                                  */
/* Register default value on SPRB0: 0x08100000                                  */
/* Register default value on SPRHBM: 0x08100000                                 */
/* Register default value on SPRC0: 0x08100000                                  */
/* Register default value on SPRMCC: 0x08100000                                 */
/* Register default value on SPRUCC: 0x08100000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN3_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[3].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x08100000, address=0x403c, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN3_RS0_CHMAP1_SB_PSF_REG 0x1942403C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN3_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN3_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004040)                                                      */
/*      SPRB0 (0x20004040)                                                      */
/*      SPRHBM (0x20004040)                                                     */
/*      SPRC0 (0x20004040)                                                      */
/*      SPRMCC (0x20004040)                                                     */
/*      SPRUCC (0x20004040)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN3_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[3].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4040, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN3_RS3_CHMAP1_SB_PSF_REG 0x19424040

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN3_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN4_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004044)                                                      */
/*      SPRB0 (0x20004044)                                                      */
/*      SPRHBM (0x20004044)                                                     */
/*      SPRC0 (0x20004044)                                                      */
/*      SPRMCC (0x20004044)                                                     */
/*      SPRUCC (0x20004044)                                                     */
/* Register default value on SPRA0: 0x10000000                                  */
/* Register default value on SPRB0: 0x10000000                                  */
/* Register default value on SPRHBM: 0x10000000                                 */
/* Register default value on SPRC0: 0x10000000                                  */
/* Register default value on SPRMCC: 0x10000000                                 */
/* Register default value on SPRUCC: 0x10000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN4_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[4].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x10000000, address=0x4044, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN4_RS0_CHMAP1_SB_PSF_REG 0x19424044

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN4_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN4_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004048)                                                      */
/*      SPRB0 (0x20004048)                                                      */
/*      SPRHBM (0x20004048)                                                     */
/*      SPRC0 (0x20004048)                                                      */
/*      SPRMCC (0x20004048)                                                     */
/*      SPRUCC (0x20004048)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN4_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[4].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4048, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN4_RS3_CHMAP1_SB_PSF_REG 0x19424048

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN4_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN5_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x2000404c)                                                      */
/*      SPRB0 (0x2000404c)                                                      */
/*      SPRHBM (0x2000404c)                                                     */
/*      SPRC0 (0x2000404c)                                                      */
/*      SPRMCC (0x2000404c)                                                     */
/*      SPRUCC (0x2000404c)                                                     */
/* Register default value on SPRA0: 0x20040000                                  */
/* Register default value on SPRB0: 0x20040000                                  */
/* Register default value on SPRHBM: 0x20040000                                 */
/* Register default value on SPRC0: 0x20040000                                  */
/* Register default value on SPRMCC: 0x20040000                                 */
/* Register default value on SPRUCC: 0x20040000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN5_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[5].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x20040000, address=0x404c, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN5_RS0_CHMAP1_SB_PSF_REG 0x1942404C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN5_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN5_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004050)                                                      */
/*      SPRB0 (0x20004050)                                                      */
/*      SPRHBM (0x20004050)                                                     */
/*      SPRC0 (0x20004050)                                                      */
/*      SPRMCC (0x20004050)                                                     */
/*      SPRUCC (0x20004050)                                                     */
/* Register default value on SPRA0: 0x00040000                                  */
/* Register default value on SPRB0: 0x00040000                                  */
/* Register default value on SPRHBM: 0x00040000                                 */
/* Register default value on SPRC0: 0x00040000                                  */
/* Register default value on SPRMCC: 0x00040000                                 */
/* Register default value on SPRUCC: 0x00040000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN5_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[5].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00040000, address=0x4050, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN5_RS3_CHMAP1_SB_PSF_REG 0x19424050

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN5_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN6_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004054)                                                      */
/*      SPRB0 (0x20004054)                                                      */
/*      SPRHBM (0x20004054)                                                     */
/*      SPRC0 (0x20004054)                                                      */
/*      SPRMCC (0x20004054)                                                     */
/*      SPRUCC (0x20004054)                                                     */
/* Register default value on SPRA0: 0x40020000                                  */
/* Register default value on SPRB0: 0x40020000                                  */
/* Register default value on SPRHBM: 0x40020000                                 */
/* Register default value on SPRC0: 0x40020000                                  */
/* Register default value on SPRMCC: 0x40020000                                 */
/* Register default value on SPRUCC: 0x40020000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN6_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[6].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x40020000, address=0x4054, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN6_RS0_CHMAP1_SB_PSF_REG 0x19424054

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN6_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN6_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004058)                                                      */
/*      SPRB0 (0x20004058)                                                      */
/*      SPRHBM (0x20004058)                                                     */
/*      SPRC0 (0x20004058)                                                      */
/*      SPRMCC (0x20004058)                                                     */
/*      SPRUCC (0x20004058)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN6_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[6].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4058, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN6_RS3_CHMAP1_SB_PSF_REG 0x19424058

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN6_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN7_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x2000405c)                                                      */
/*      SPRB0 (0x2000405c)                                                      */
/*      SPRHBM (0x2000405c)                                                     */
/*      SPRC0 (0x2000405c)                                                      */
/*      SPRMCC (0x2000405c)                                                     */
/*      SPRUCC (0x2000405c)                                                     */
/* Register default value on SPRA0: 0x80010000                                  */
/* Register default value on SPRB0: 0x80010000                                  */
/* Register default value on SPRHBM: 0x80010000                                 */
/* Register default value on SPRC0: 0x80010000                                  */
/* Register default value on SPRMCC: 0x80010000                                 */
/* Register default value on SPRUCC: 0x80010000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN7_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[7].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x80010000, address=0x405c, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN7_RS0_CHMAP1_SB_PSF_REG 0x1942405C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN7_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG0_PORT0_CHAN7_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004060)                                                      */
/*      SPRB0 (0x20004060)                                                      */
/*      SPRHBM (0x20004060)                                                     */
/*      SPRC0 (0x20004060)                                                      */
/*      SPRMCC (0x20004060)                                                     */
/*      SPRUCC (0x20004060)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG0_PORT0_CHAN7_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[0].port[0].pchmap.chan[7].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4060, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG0_PORT0_CHAN7_RS3_CHMAP1_SB_PSF_REG 0x19424060

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG0_PORT0_CHAN7_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN0_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004064)                                                      */
/*      SPRB0 (0x20004064)                                                      */
/*      SPRHBM (0x20004064)                                                     */
/*      SPRC0 (0x20004064)                                                      */
/*      SPRMCC (0x20004064)                                                     */
/*      SPRUCC (0x20004064)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN0_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[0].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4064, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN0_RS0_CHMAP1_SB_PSF_REG 0x19424064

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN0_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN0_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004068)                                                      */
/*      SPRB0 (0x20004068)                                                      */
/*      SPRHBM (0x20004068)                                                     */
/*      SPRC0 (0x20004068)                                                      */
/*      SPRMCC (0x20004068)                                                     */
/*      SPRUCC (0x20004068)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN0_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[0].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4068, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN0_RS3_CHMAP1_SB_PSF_REG 0x19424068

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN0_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN1_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x2000406c)                                                      */
/*      SPRB0 (0x2000406c)                                                      */
/*      SPRHBM (0x2000406c)                                                     */
/*      SPRC0 (0x2000406c)                                                      */
/*      SPRMCC (0x2000406c)                                                     */
/*      SPRUCC (0x2000406c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN1_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[1].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x406c, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN1_RS0_CHMAP1_SB_PSF_REG 0x1942406C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN1_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN1_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004070)                                                      */
/*      SPRB0 (0x20004070)                                                      */
/*      SPRHBM (0x20004070)                                                     */
/*      SPRC0 (0x20004070)                                                      */
/*      SPRMCC (0x20004070)                                                     */
/*      SPRUCC (0x20004070)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN1_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[1].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4070, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN1_RS3_CHMAP1_SB_PSF_REG 0x19424070

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN1_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN2_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004074)                                                      */
/*      SPRB0 (0x20004074)                                                      */
/*      SPRHBM (0x20004074)                                                     */
/*      SPRC0 (0x20004074)                                                      */
/*      SPRMCC (0x20004074)                                                     */
/*      SPRUCC (0x20004074)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN2_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[2].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4074, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN2_RS0_CHMAP1_SB_PSF_REG 0x19424074

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN2_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN2_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004078)                                                      */
/*      SPRB0 (0x20004078)                                                      */
/*      SPRHBM (0x20004078)                                                     */
/*      SPRC0 (0x20004078)                                                      */
/*      SPRMCC (0x20004078)                                                     */
/*      SPRUCC (0x20004078)                                                     */
/* Register default value on SPRA0: 0x00000020                                  */
/* Register default value on SPRB0: 0x00000020                                  */
/* Register default value on SPRHBM: 0x00000020                                 */
/* Register default value on SPRC0: 0x00000020                                  */
/* Register default value on SPRMCC: 0x00000020                                 */
/* Register default value on SPRUCC: 0x00000020                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN2_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[2].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000020, address=0x4078, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN2_RS3_CHMAP1_SB_PSF_REG 0x19424078

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN2_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN3_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x2000407c)                                                      */
/*      SPRB0 (0x2000407c)                                                      */
/*      SPRHBM (0x2000407c)                                                     */
/*      SPRC0 (0x2000407c)                                                      */
/*      SPRMCC (0x2000407c)                                                     */
/*      SPRUCC (0x2000407c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN3_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[3].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x407c, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN3_RS0_CHMAP1_SB_PSF_REG 0x1942407C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN3_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN3_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004080)                                                      */
/*      SPRB0 (0x20004080)                                                      */
/*      SPRHBM (0x20004080)                                                     */
/*      SPRC0 (0x20004080)                                                      */
/*      SPRMCC (0x20004080)                                                     */
/*      SPRUCC (0x20004080)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN3_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[3].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4080, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN3_RS3_CHMAP1_SB_PSF_REG 0x19424080

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN3_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN4_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004084)                                                      */
/*      SPRB0 (0x20004084)                                                      */
/*      SPRHBM (0x20004084)                                                     */
/*      SPRC0 (0x20004084)                                                      */
/*      SPRMCC (0x20004084)                                                     */
/*      SPRUCC (0x20004084)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN4_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[4].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4084, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN4_RS0_CHMAP1_SB_PSF_REG 0x19424084

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN4_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN4_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004088)                                                      */
/*      SPRB0 (0x20004088)                                                      */
/*      SPRHBM (0x20004088)                                                     */
/*      SPRC0 (0x20004088)                                                      */
/*      SPRMCC (0x20004088)                                                     */
/*      SPRUCC (0x20004088)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN4_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[4].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4088, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN4_RS3_CHMAP1_SB_PSF_REG 0x19424088

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN4_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN5_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x2000408c)                                                      */
/*      SPRB0 (0x2000408c)                                                      */
/*      SPRHBM (0x2000408c)                                                     */
/*      SPRC0 (0x2000408c)                                                      */
/*      SPRMCC (0x2000408c)                                                     */
/*      SPRUCC (0x2000408c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN5_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[5].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x408c, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN5_RS0_CHMAP1_SB_PSF_REG 0x1942408C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN5_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN5_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004090)                                                      */
/*      SPRB0 (0x20004090)                                                      */
/*      SPRHBM (0x20004090)                                                     */
/*      SPRC0 (0x20004090)                                                      */
/*      SPRMCC (0x20004090)                                                     */
/*      SPRUCC (0x20004090)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN5_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[5].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4090, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN5_RS3_CHMAP1_SB_PSF_REG 0x19424090

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN5_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN6_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004094)                                                      */
/*      SPRB0 (0x20004094)                                                      */
/*      SPRHBM (0x20004094)                                                     */
/*      SPRC0 (0x20004094)                                                      */
/*      SPRMCC (0x20004094)                                                     */
/*      SPRUCC (0x20004094)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN6_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[6].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000002, address=0x4094, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN6_RS0_CHMAP1_SB_PSF_REG 0x19424094

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN6_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT0_CHAN6_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x20004098)                                                      */
/*      SPRB0 (0x20004098)                                                      */
/*      SPRHBM (0x20004098)                                                     */
/*      SPRC0 (0x20004098)                                                      */
/*      SPRMCC (0x20004098)                                                     */
/*      SPRUCC (0x20004098)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT0_CHAN6_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[0].pchmap.chan[6].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x4098, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT0_CHAN6_RS3_CHMAP1_SB_PSF_REG 0x19424098

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT0_CHAN6_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN0_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x2000409c)                                                      */
/*      SPRB0 (0x2000409c)                                                      */
/*      SPRHBM (0x2000409c)                                                     */
/*      SPRC0 (0x2000409c)                                                      */
/*      SPRMCC (0x2000409c)                                                     */
/*      SPRUCC (0x2000409c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN0_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[0].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x409c, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN0_RS0_CHMAP1_SB_PSF_REG 0x1942409C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN0_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN0_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040a0)                                                      */
/*      SPRB0 (0x200040a0)                                                      */
/*      SPRHBM (0x200040a0)                                                     */
/*      SPRC0 (0x200040a0)                                                      */
/*      SPRMCC (0x200040a0)                                                     */
/*      SPRUCC (0x200040a0)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN0_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[0].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x40a0, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN0_RS3_CHMAP1_SB_PSF_REG 0x194240A0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN0_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN1_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040a4)                                                      */
/*      SPRB0 (0x200040a4)                                                      */
/*      SPRHBM (0x200040a4)                                                     */
/*      SPRC0 (0x200040a4)                                                      */
/*      SPRMCC (0x200040a4)                                                     */
/*      SPRUCC (0x200040a4)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN1_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[1].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000002, address=0x40a4, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN1_RS0_CHMAP1_SB_PSF_REG 0x194240A4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN1_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN1_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040a8)                                                      */
/*      SPRB0 (0x200040a8)                                                      */
/*      SPRHBM (0x200040a8)                                                     */
/*      SPRC0 (0x200040a8)                                                      */
/*      SPRMCC (0x200040a8)                                                     */
/*      SPRUCC (0x200040a8)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN1_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[1].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x40a8, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN1_RS3_CHMAP1_SB_PSF_REG 0x194240A8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN1_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN2_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040ac)                                                      */
/*      SPRB0 (0x200040ac)                                                      */
/*      SPRHBM (0x200040ac)                                                     */
/*      SPRC0 (0x200040ac)                                                      */
/*      SPRMCC (0x200040ac)                                                     */
/*      SPRUCC (0x200040ac)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN2_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[2].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000004, address=0x40ac, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN2_RS0_CHMAP1_SB_PSF_REG 0x194240AC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN2_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN2_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040b0)                                                      */
/*      SPRB0 (0x200040b0)                                                      */
/*      SPRHBM (0x200040b0)                                                     */
/*      SPRC0 (0x200040b0)                                                      */
/*      SPRMCC (0x200040b0)                                                     */
/*      SPRUCC (0x200040b0)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN2_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[2].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x40b0, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN2_RS3_CHMAP1_SB_PSF_REG 0x194240B0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN2_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN3_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040b4)                                                      */
/*      SPRB0 (0x200040b4)                                                      */
/*      SPRHBM (0x200040b4)                                                     */
/*      SPRC0 (0x200040b4)                                                      */
/*      SPRMCC (0x200040b4)                                                     */
/*      SPRUCC (0x200040b4)                                                     */
/* Register default value on SPRA0: 0x00000008                                  */
/* Register default value on SPRB0: 0x00000008                                  */
/* Register default value on SPRHBM: 0x00000008                                 */
/* Register default value on SPRC0: 0x00000008                                  */
/* Register default value on SPRMCC: 0x00000008                                 */
/* Register default value on SPRUCC: 0x00000008                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN3_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[3].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000008, address=0x40b4, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN3_RS0_CHMAP1_SB_PSF_REG 0x194240B4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN3_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN3_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040b8)                                                      */
/*      SPRB0 (0x200040b8)                                                      */
/*      SPRHBM (0x200040b8)                                                     */
/*      SPRC0 (0x200040b8)                                                      */
/*      SPRMCC (0x200040b8)                                                     */
/*      SPRUCC (0x200040b8)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN3_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[3].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x40b8, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN3_RS3_CHMAP1_SB_PSF_REG 0x194240B8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN3_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN4_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040bc)                                                      */
/*      SPRB0 (0x200040bc)                                                      */
/*      SPRHBM (0x200040bc)                                                     */
/*      SPRC0 (0x200040bc)                                                      */
/*      SPRMCC (0x200040bc)                                                     */
/*      SPRUCC (0x200040bc)                                                     */
/* Register default value on SPRA0: 0x00000010                                  */
/* Register default value on SPRB0: 0x00000010                                  */
/* Register default value on SPRHBM: 0x00000010                                 */
/* Register default value on SPRC0: 0x00000010                                  */
/* Register default value on SPRMCC: 0x00000010                                 */
/* Register default value on SPRUCC: 0x00000010                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN4_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[4].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000010, address=0x40bc, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN4_RS0_CHMAP1_SB_PSF_REG 0x194240BC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN4_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN4_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040c0)                                                      */
/*      SPRB0 (0x200040c0)                                                      */
/*      SPRHBM (0x200040c0)                                                     */
/*      SPRC0 (0x200040c0)                                                      */
/*      SPRMCC (0x200040c0)                                                     */
/*      SPRUCC (0x200040c0)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN4_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[4].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x40c0, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN4_RS3_CHMAP1_SB_PSF_REG 0x194240C0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN4_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN5_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040c4)                                                      */
/*      SPRB0 (0x200040c4)                                                      */
/*      SPRHBM (0x200040c4)                                                     */
/*      SPRC0 (0x200040c4)                                                      */
/*      SPRMCC (0x200040c4)                                                     */
/*      SPRUCC (0x200040c4)                                                     */
/* Register default value on SPRA0: 0x00000020                                  */
/* Register default value on SPRB0: 0x00000020                                  */
/* Register default value on SPRHBM: 0x00000020                                 */
/* Register default value on SPRC0: 0x00000020                                  */
/* Register default value on SPRMCC: 0x00000020                                 */
/* Register default value on SPRUCC: 0x00000020                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN5_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[5].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000020, address=0x40c4, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN5_RS0_CHMAP1_SB_PSF_REG 0x194240C4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN5_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN5_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040c8)                                                      */
/*      SPRB0 (0x200040c8)                                                      */
/*      SPRHBM (0x200040c8)                                                     */
/*      SPRC0 (0x200040c8)                                                      */
/*      SPRMCC (0x200040c8)                                                     */
/*      SPRUCC (0x200040c8)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN5_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[5].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x40c8, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN5_RS3_CHMAP1_SB_PSF_REG 0x194240C8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN5_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN6_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040cc)                                                      */
/*      SPRB0 (0x200040cc)                                                      */
/*      SPRHBM (0x200040cc)                                                     */
/*      SPRC0 (0x200040cc)                                                      */
/*      SPRMCC (0x200040cc)                                                     */
/*      SPRUCC (0x200040cc)                                                     */
/* Register default value on SPRA0: 0x00000040                                  */
/* Register default value on SPRB0: 0x00000040                                  */
/* Register default value on SPRHBM: 0x00000040                                 */
/* Register default value on SPRC0: 0x00000040                                  */
/* Register default value on SPRMCC: 0x00000040                                 */
/* Register default value on SPRUCC: 0x00000040                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN6_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[6].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000040, address=0x40cc, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN6_RS0_CHMAP1_SB_PSF_REG 0x194240CC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN6_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN6_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040d0)                                                      */
/*      SPRB0 (0x200040d0)                                                      */
/*      SPRHBM (0x200040d0)                                                     */
/*      SPRC0 (0x200040d0)                                                      */
/*      SPRMCC (0x200040d0)                                                     */
/*      SPRUCC (0x200040d0)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN6_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[6].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x40d0, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN6_RS3_CHMAP1_SB_PSF_REG 0x194240D0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN6_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN7_RS0_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040d4)                                                      */
/*      SPRB0 (0x200040d4)                                                      */
/*      SPRHBM (0x200040d4)                                                     */
/*      SPRC0 (0x200040d4)                                                      */
/*      SPRMCC (0x200040d4)                                                     */
/*      SPRUCC (0x200040d4)                                                     */
/* Register default value on SPRA0: 0x00000080                                  */
/* Register default value on SPRB0: 0x00000080                                  */
/* Register default value on SPRHBM: 0x00000080                                 */
/* Register default value on SPRC0: 0x00000080                                  */
/* Register default value on SPRMCC: 0x00000080                                 */
/* Register default value on SPRUCC: 0x00000080                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN7_RS0_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[7].gen.rsi[0].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000080, address=0x40d4, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN7_RS0_CHMAP1_SB_PSF_REG 0x194240D4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN7_RS0_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_CHANMAP_SC_PG1_PORT1_CHAN7_RS3_CHMAP1_SB_PSF_REG supported on:         */
/*      SPRA0 (0x200040d8)                                                      */
/*      SPRB0 (0x200040d8)                                                      */
/*      SPRHBM (0x200040d8)                                                     */
/*      SPRC0 (0x200040d8)                                                      */
/*      SPRMCC (0x200040d8)                                                     */
/*      SPRUCC (0x200040d8)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register can be used to map a source channel to a IOSF Channel.Each register maps a source channel to a unique IOSF channel in a specific root space. If a source channel is not mapped, the transaction will use TC-based channel mapping. This field width is variable, and dependent on PSF configuration parameters.
        Details: InstName=psf_1, reg_name=psf_1_CHANMAP_SC_PG1_PORT1_CHAN7_RS3_CHMAP1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.chmapregs.pchmap_pg[1].port[1].pchmap.chan[7].gen.rsi[1].chmap_num[1].chmaptcsc.i_psf20_reg_psf_port_chmap, size=32, reset=0x00000000, address=0x40d8, mask=0xff7f01ff
*/


#define PSF_1_CHANMAP_SC_PG1_PORT1_CHAN7_RS3_CHMAP1_SB_PSF_REG 0x194240D8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sc_pg0_p0_ch0 : 1;

                            /* Bits[0:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC0 that is mapped to SC [0]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch1 : 1;

                            /* Bits[1:1], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC1 that is mapped to SC [1]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch2 : 1;

                            /* Bits[2:2], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC2 that is mapped to SC [2]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch3 : 1;

                            /* Bits[3:3], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC3 that is mapped to SC [3]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch4 : 1;

                            /* Bits[4:4], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC4 that is mapped to SC [4]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch5 : 1;

                            /* Bits[5:5], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC5 that is mapped to SC [5]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch6 : 1;

                            /* Bits[6:6], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC6 that is mapped to SC [6]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p0_ch7 : 1;

                            /* Bits[7:7], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC7 that is mapped to SC [7]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch0 : 1;

                            /* Bits[8:8], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC8 that is mapped to SC [8]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch1 : 1;

                            /* Bits[9:9], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC9 that is mapped to SC [9]. This field
                               implementation is dependent on PSF configuration
                               parameters.
                            */
    UINT32 sc_pg0_p1_ch2 : 1;

                            /* Bits[10:10], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC10 that is mapped to SC [10]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch3 : 1;

                            /* Bits[11:11], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC11 that is mapped to SC [11]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch4 : 1;

                            /* Bits[12:12], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC12 that is mapped to SC [12]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch5 : 1;

                            /* Bits[13:13], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC13 that is mapped to SC [13]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch6 : 1;

                            /* Bits[14:14], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC14 that is mapped to SC [14]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg0_p1_ch7 : 1;

                            /* Bits[15:15], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC15 that is mapped to SC [15]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch0 : 1;

                            /* Bits[16:16], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC16 that is mapped to SC [16]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch1 : 1;

                            /* Bits[17:17], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC17 that is mapped to SC [17]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch2 : 1;

                            /* Bits[18:18], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC18 that is mapped to SC [18]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch3 : 1;

                            /* Bits[19:19], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC19 that is mapped to SC [19]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch4 : 1;

                            /* Bits[20:20], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC20 that is mapped to SC [20]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch5 : 1;

                            /* Bits[21:21], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC21 that is mapped to SC [21]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch6 : 1;

                            /* Bits[22:22], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC22 that is mapped to SC [22]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p0_ch7 : 1;

                            /* Bits[23:23], Access Type=RO, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC23 that is mapped to SC [23]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch0 : 1;

                            /* Bits[24:24], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC24 that is mapped to SC [24]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch1 : 1;

                            /* Bits[25:25], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC25 that is mapped to SC [25]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch2 : 1;

                            /* Bits[26:26], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC26 that is mapped to SC [26]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch3 : 1;

                            /* Bits[27:27], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC27 that is mapped to SC [27]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch4 : 1;

                            /* Bits[28:28], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC28 that is mapped to SC [28]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch5 : 1;

                            /* Bits[29:29], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC29 that is mapped to SC [29]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch6 : 1;

                            /* Bits[30:30], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC30 that is mapped to SC [30]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */
    UINT32 sc_pg1_p1_ch7 : 1;

                            /* Bits[31:31], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, One-hot encoded source
                               channel SC31 that is mapped to SC [31]. This
                               field implementation is dependent on PSF
                               configuration parameters.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CHANMAP_SC_PG1_PORT1_CHAN7_RS3_CHMAP1_SB_PSF_STRUCT;

/* PSF_1_DEV_GNTCNT_RELOAD_DGCR0_SB_PSF_REG supported on:                       */
/*      SPRA0 (0x200040dc)                                                      */
/*      SPRB0 (0x200040dc)                                                      */
/*      SPRHBM (0x200040dc)                                                     */
/*      SPRC0 (0x200040dc)                                                      */
/*      SPRMCC (0x200040dc)                                                     */
/*      SPRUCC (0x200040dc)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_DEV_GNTCNT_RELOAD_DGCR0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.dgcr[0].i_psf20_reg_devgcnt_p, size=6, reset=0x02, address=40dc, mask=0x3f
*/


#define PSF_1_DEV_GNTCNT_RELOAD_DGCR0_SB_PSF_REG 0x194240DC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_DEV_GNTCNT_RELOAD_DGCR0_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT0_SB_PSF_REG supported on:                */
/*      SPRA0 (0x200040e0)                                                      */
/*      SPRB0 (0x200040e0)                                                      */
/*      SPRHBM (0x200040e0)                                                     */
/*      SPRC0 (0x200040e0)                                                      */
/*      SPRMCC (0x200040e0)                                                     */
/*      SPRUCC (0x200040e0)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[0].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=40e0, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT0_SB_PSF_REG 0x194240E0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT0_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT0_SB_PSF_REG supported on:               */
/*      SPRA0 (0x200040e4)                                                      */
/*      SPRB0 (0x200040e4)                                                      */
/*      SPRHBM (0x200040e4)                                                     */
/*      SPRC0 (0x200040e4)                                                      */
/*      SPRMCC (0x200040e4)                                                     */
/*      SPRUCC (0x200040e4)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[0].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=40e4, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT0_SB_PSF_REG 0x194240E4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT0_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT0_SB_PSF_REG supported on:              */
/*      SPRA0 (0x200040e8)                                                      */
/*      SPRB0 (0x200040e8)                                                      */
/*      SPRHBM (0x200040e8)                                                     */
/*      SPRC0 (0x200040e8)                                                      */
/*      SPRMCC (0x200040e8)                                                     */
/*      SPRUCC (0x200040e8)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[0].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=40e8, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT0_SB_PSF_REG 0x194240E8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT0_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT1_SB_PSF_REG supported on:                */
/*      SPRA0 (0x200040ec)                                                      */
/*      SPRB0 (0x200040ec)                                                      */
/*      SPRHBM (0x200040ec)                                                     */
/*      SPRC0 (0x200040ec)                                                      */
/*      SPRMCC (0x200040ec)                                                     */
/*      SPRUCC (0x200040ec)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[1].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=40ec, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT1_SB_PSF_REG 0x194240EC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT1_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT1_SB_PSF_REG supported on:               */
/*      SPRA0 (0x200040f0)                                                      */
/*      SPRB0 (0x200040f0)                                                      */
/*      SPRHBM (0x200040f0)                                                     */
/*      SPRC0 (0x200040f0)                                                      */
/*      SPRMCC (0x200040f0)                                                     */
/*      SPRUCC (0x200040f0)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[1].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=40f0, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT1_SB_PSF_REG 0x194240F0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT1_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT1_SB_PSF_REG supported on:              */
/*      SPRA0 (0x200040f4)                                                      */
/*      SPRB0 (0x200040f4)                                                      */
/*      SPRHBM (0x200040f4)                                                     */
/*      SPRC0 (0x200040f4)                                                      */
/*      SPRMCC (0x200040f4)                                                     */
/*      SPRUCC (0x200040f4)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[1].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=40f4, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT1_SB_PSF_REG 0x194240F4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT1_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT2_SB_PSF_REG supported on:                */
/*      SPRA0 (0x200040f8)                                                      */
/*      SPRB0 (0x200040f8)                                                      */
/*      SPRHBM (0x200040f8)                                                     */
/*      SPRC0 (0x200040f8)                                                      */
/*      SPRMCC (0x200040f8)                                                     */
/*      SPRUCC (0x200040f8)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[2].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=40f8, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT2_SB_PSF_REG 0x194240F8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT2_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT2_SB_PSF_REG supported on:               */
/*      SPRA0 (0x200040fc)                                                      */
/*      SPRB0 (0x200040fc)                                                      */
/*      SPRHBM (0x200040fc)                                                     */
/*      SPRC0 (0x200040fc)                                                      */
/*      SPRMCC (0x200040fc)                                                     */
/*      SPRUCC (0x200040fc)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[2].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=40fc, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT2_SB_PSF_REG 0x194240FC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT2_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT2_SB_PSF_REG supported on:              */
/*      SPRA0 (0x20004100)                                                      */
/*      SPRB0 (0x20004100)                                                      */
/*      SPRHBM (0x20004100)                                                     */
/*      SPRC0 (0x20004100)                                                      */
/*      SPRMCC (0x20004100)                                                     */
/*      SPRUCC (0x20004100)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[2].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=4100, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT2_SB_PSF_REG 0x19424100

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT2_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT3_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004104)                                                      */
/*      SPRB0 (0x20004104)                                                      */
/*      SPRHBM (0x20004104)                                                     */
/*      SPRC0 (0x20004104)                                                      */
/*      SPRMCC (0x20004104)                                                     */
/*      SPRUCC (0x20004104)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[3].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=4104, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT3_SB_PSF_REG 0x19424104

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT3_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT3_SB_PSF_REG supported on:               */
/*      SPRA0 (0x20004108)                                                      */
/*      SPRB0 (0x20004108)                                                      */
/*      SPRHBM (0x20004108)                                                     */
/*      SPRC0 (0x20004108)                                                      */
/*      SPRMCC (0x20004108)                                                     */
/*      SPRUCC (0x20004108)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[3].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=4108, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT3_SB_PSF_REG 0x19424108

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT3_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT3_SB_PSF_REG supported on:              */
/*      SPRA0 (0x2000410c)                                                      */
/*      SPRB0 (0x2000410c)                                                      */
/*      SPRHBM (0x2000410c)                                                     */
/*      SPRC0 (0x2000410c)                                                      */
/*      SPRMCC (0x2000410c)                                                     */
/*      SPRUCC (0x2000410c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[3].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=410c, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT3_SB_PSF_REG 0x1942410C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT3_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT4_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004110)                                                      */
/*      SPRB0 (0x20004110)                                                      */
/*      SPRHBM (0x20004110)                                                     */
/*      SPRC0 (0x20004110)                                                      */
/*      SPRMCC (0x20004110)                                                     */
/*      SPRUCC (0x20004110)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT4 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[4].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=4110, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT4_SB_PSF_REG 0x19424110

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT4_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT4_SB_PSF_REG supported on:               */
/*      SPRA0 (0x20004114)                                                      */
/*      SPRB0 (0x20004114)                                                      */
/*      SPRHBM (0x20004114)                                                     */
/*      SPRC0 (0x20004114)                                                      */
/*      SPRMCC (0x20004114)                                                     */
/*      SPRUCC (0x20004114)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT4 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[4].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=4114, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT4_SB_PSF_REG 0x19424114

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT4_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT4_SB_PSF_REG supported on:              */
/*      SPRA0 (0x20004118)                                                      */
/*      SPRB0 (0x20004118)                                                      */
/*      SPRHBM (0x20004118)                                                     */
/*      SPRC0 (0x20004118)                                                      */
/*      SPRMCC (0x20004118)                                                     */
/*      SPRUCC (0x20004118)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT4 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[4].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=4118, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT4_SB_PSF_REG 0x19424118

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT4_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT5_SB_PSF_REG supported on:                */
/*      SPRA0 (0x2000411c)                                                      */
/*      SPRB0 (0x2000411c)                                                      */
/*      SPRHBM (0x2000411c)                                                     */
/*      SPRC0 (0x2000411c)                                                      */
/*      SPRMCC (0x2000411c)                                                     */
/*      SPRUCC (0x2000411c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT5 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[5].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=411c, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT5_SB_PSF_REG 0x1942411C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT5_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT5_SB_PSF_REG supported on:               */
/*      SPRA0 (0x20004120)                                                      */
/*      SPRB0 (0x20004120)                                                      */
/*      SPRHBM (0x20004120)                                                     */
/*      SPRC0 (0x20004120)                                                      */
/*      SPRMCC (0x20004120)                                                     */
/*      SPRUCC (0x20004120)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT5 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[5].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=4120, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT5_SB_PSF_REG 0x19424120

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT5_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT5_SB_PSF_REG supported on:              */
/*      SPRA0 (0x20004124)                                                      */
/*      SPRB0 (0x20004124)                                                      */
/*      SPRHBM (0x20004124)                                                     */
/*      SPRC0 (0x20004124)                                                      */
/*      SPRMCC (0x20004124)                                                     */
/*      SPRUCC (0x20004124)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT5 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[5].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=4124, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT5_SB_PSF_REG 0x19424124

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT5_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT6_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004128)                                                      */
/*      SPRB0 (0x20004128)                                                      */
/*      SPRHBM (0x20004128)                                                     */
/*      SPRC0 (0x20004128)                                                      */
/*      SPRMCC (0x20004128)                                                     */
/*      SPRUCC (0x20004128)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT6 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[6].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=4128, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT6_SB_PSF_REG 0x19424128

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT6_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT6_SB_PSF_REG supported on:               */
/*      SPRA0 (0x2000412c)                                                      */
/*      SPRB0 (0x2000412c)                                                      */
/*      SPRHBM (0x2000412c)                                                     */
/*      SPRC0 (0x2000412c)                                                      */
/*      SPRMCC (0x2000412c)                                                     */
/*      SPRUCC (0x2000412c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT6 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[6].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=412c, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT6_SB_PSF_REG 0x1942412C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT6_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT6_SB_PSF_REG supported on:              */
/*      SPRA0 (0x20004130)                                                      */
/*      SPRB0 (0x20004130)                                                      */
/*      SPRHBM (0x20004130)                                                     */
/*      SPRC0 (0x20004130)                                                      */
/*      SPRMCC (0x20004130)                                                     */
/*      SPRUCC (0x20004130)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT6 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[6].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=4130, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT6_SB_PSF_REG 0x19424130

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT6_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT7_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004134)                                                      */
/*      SPRB0 (0x20004134)                                                      */
/*      SPRHBM (0x20004134)                                                     */
/*      SPRC0 (0x20004134)                                                      */
/*      SPRMCC (0x20004134)                                                     */
/*      SPRUCC (0x20004134)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT7 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[7].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=4134, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT7_SB_PSF_REG 0x19424134

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT7_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT7_SB_PSF_REG supported on:               */
/*      SPRA0 (0x20004138)                                                      */
/*      SPRB0 (0x20004138)                                                      */
/*      SPRHBM (0x20004138)                                                     */
/*      SPRC0 (0x20004138)                                                      */
/*      SPRMCC (0x20004138)                                                     */
/*      SPRUCC (0x20004138)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT7 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[7].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=4138, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT7_SB_PSF_REG 0x19424138

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT7_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT7_SB_PSF_REG supported on:              */
/*      SPRA0 (0x2000413c)                                                      */
/*      SPRB0 (0x2000413c)                                                      */
/*      SPRHBM (0x2000413c)                                                     */
/*      SPRC0 (0x2000413c)                                                      */
/*      SPRMCC (0x2000413c)                                                     */
/*      SPRUCC (0x2000413c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT7 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[7].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=413c, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT7_SB_PSF_REG 0x1942413C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT7_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT8_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004140)                                                      */
/*      SPRB0 (0x20004140)                                                      */
/*      SPRHBM (0x20004140)                                                     */
/*      SPRC0 (0x20004140)                                                      */
/*      SPRMCC (0x20004140)                                                     */
/*      SPRUCC (0x20004140)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT8 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[8].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=4140, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT8_SB_PSF_REG 0x19424140

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG0_TGT8_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT8_SB_PSF_REG supported on:               */
/*      SPRA0 (0x20004144)                                                      */
/*      SPRB0 (0x20004144)                                                      */
/*      SPRHBM (0x20004144)                                                     */
/*      SPRC0 (0x20004144)                                                      */
/*      SPRMCC (0x20004144)                                                     */
/*      SPRUCC (0x20004144)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT8 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[8].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=4144, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT8_SB_PSF_REG 0x19424144

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG0_TGT8_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT8_SB_PSF_REG supported on:              */
/*      SPRA0 (0x20004148)                                                      */
/*      SPRB0 (0x20004148)                                                      */
/*      SPRHBM (0x20004148)                                                     */
/*      SPRC0 (0x20004148)                                                      */
/*      SPRMCC (0x20004148)                                                     */
/*      SPRUCC (0x20004148)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT8 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[0].max_tgt[8].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=4148, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT8_SB_PSF_REG 0x19424148

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG0_TGT8_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT0_SB_PSF_REG supported on:                */
/*      SPRA0 (0x2000414c)                                                      */
/*      SPRB0 (0x2000414c)                                                      */
/*      SPRHBM (0x2000414c)                                                     */
/*      SPRC0 (0x2000414c)                                                      */
/*      SPRMCC (0x2000414c)                                                     */
/*      SPRUCC (0x2000414c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[0].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=414c, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT0_SB_PSF_REG 0x1942414C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT0_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT0_SB_PSF_REG supported on:               */
/*      SPRA0 (0x20004150)                                                      */
/*      SPRB0 (0x20004150)                                                      */
/*      SPRHBM (0x20004150)                                                     */
/*      SPRC0 (0x20004150)                                                      */
/*      SPRMCC (0x20004150)                                                     */
/*      SPRUCC (0x20004150)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[0].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=4150, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT0_SB_PSF_REG 0x19424150

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT0_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT0_SB_PSF_REG supported on:              */
/*      SPRA0 (0x20004154)                                                      */
/*      SPRB0 (0x20004154)                                                      */
/*      SPRHBM (0x20004154)                                                     */
/*      SPRC0 (0x20004154)                                                      */
/*      SPRMCC (0x20004154)                                                     */
/*      SPRUCC (0x20004154)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[0].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=4154, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT0_SB_PSF_REG 0x19424154

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT0_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT1_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004158)                                                      */
/*      SPRB0 (0x20004158)                                                      */
/*      SPRHBM (0x20004158)                                                     */
/*      SPRC0 (0x20004158)                                                      */
/*      SPRMCC (0x20004158)                                                     */
/*      SPRUCC (0x20004158)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[1].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=4158, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT1_SB_PSF_REG 0x19424158

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT1_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT1_SB_PSF_REG supported on:               */
/*      SPRA0 (0x2000415c)                                                      */
/*      SPRB0 (0x2000415c)                                                      */
/*      SPRHBM (0x2000415c)                                                     */
/*      SPRC0 (0x2000415c)                                                      */
/*      SPRMCC (0x2000415c)                                                     */
/*      SPRUCC (0x2000415c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[1].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=415c, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT1_SB_PSF_REG 0x1942415C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT1_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT1_SB_PSF_REG supported on:              */
/*      SPRA0 (0x20004160)                                                      */
/*      SPRB0 (0x20004160)                                                      */
/*      SPRHBM (0x20004160)                                                     */
/*      SPRC0 (0x20004160)                                                      */
/*      SPRMCC (0x20004160)                                                     */
/*      SPRUCC (0x20004160)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[1].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=4160, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT1_SB_PSF_REG 0x19424160

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT1_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT2_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004164)                                                      */
/*      SPRB0 (0x20004164)                                                      */
/*      SPRHBM (0x20004164)                                                     */
/*      SPRC0 (0x20004164)                                                      */
/*      SPRMCC (0x20004164)                                                     */
/*      SPRUCC (0x20004164)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[2].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=4164, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT2_SB_PSF_REG 0x19424164

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT2_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT2_SB_PSF_REG supported on:               */
/*      SPRA0 (0x20004168)                                                      */
/*      SPRB0 (0x20004168)                                                      */
/*      SPRHBM (0x20004168)                                                     */
/*      SPRC0 (0x20004168)                                                      */
/*      SPRMCC (0x20004168)                                                     */
/*      SPRUCC (0x20004168)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[2].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=4168, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT2_SB_PSF_REG 0x19424168

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT2_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT2_SB_PSF_REG supported on:              */
/*      SPRA0 (0x2000416c)                                                      */
/*      SPRB0 (0x2000416c)                                                      */
/*      SPRHBM (0x2000416c)                                                     */
/*      SPRC0 (0x2000416c)                                                      */
/*      SPRMCC (0x2000416c)                                                     */
/*      SPRUCC (0x2000416c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[2].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=416c, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT2_SB_PSF_REG 0x1942416C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT2_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT3_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004170)                                                      */
/*      SPRB0 (0x20004170)                                                      */
/*      SPRHBM (0x20004170)                                                     */
/*      SPRC0 (0x20004170)                                                      */
/*      SPRMCC (0x20004170)                                                     */
/*      SPRUCC (0x20004170)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[3].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=4170, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT3_SB_PSF_REG 0x19424170

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT3_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT3_SB_PSF_REG supported on:               */
/*      SPRA0 (0x20004174)                                                      */
/*      SPRB0 (0x20004174)                                                      */
/*      SPRHBM (0x20004174)                                                     */
/*      SPRC0 (0x20004174)                                                      */
/*      SPRMCC (0x20004174)                                                     */
/*      SPRUCC (0x20004174)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[3].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=4174, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT3_SB_PSF_REG 0x19424174

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT3_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT3_SB_PSF_REG supported on:              */
/*      SPRA0 (0x20004178)                                                      */
/*      SPRB0 (0x20004178)                                                      */
/*      SPRHBM (0x20004178)                                                     */
/*      SPRC0 (0x20004178)                                                      */
/*      SPRMCC (0x20004178)                                                     */
/*      SPRUCC (0x20004178)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[3].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=4178, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT3_SB_PSF_REG 0x19424178

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT3_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT4_SB_PSF_REG supported on:                */
/*      SPRA0 (0x2000417c)                                                      */
/*      SPRB0 (0x2000417c)                                                      */
/*      SPRHBM (0x2000417c)                                                     */
/*      SPRC0 (0x2000417c)                                                      */
/*      SPRMCC (0x2000417c)                                                     */
/*      SPRUCC (0x2000417c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT4 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[4].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=417c, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT4_SB_PSF_REG 0x1942417C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT4_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT4_SB_PSF_REG supported on:               */
/*      SPRA0 (0x20004180)                                                      */
/*      SPRB0 (0x20004180)                                                      */
/*      SPRHBM (0x20004180)                                                     */
/*      SPRC0 (0x20004180)                                                      */
/*      SPRMCC (0x20004180)                                                     */
/*      SPRUCC (0x20004180)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT4 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[4].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=4180, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT4_SB_PSF_REG 0x19424180

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT4_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT4_SB_PSF_REG supported on:              */
/*      SPRA0 (0x20004184)                                                      */
/*      SPRB0 (0x20004184)                                                      */
/*      SPRHBM (0x20004184)                                                     */
/*      SPRC0 (0x20004184)                                                      */
/*      SPRMCC (0x20004184)                                                     */
/*      SPRUCC (0x20004184)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT4 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[4].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=4184, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT4_SB_PSF_REG 0x19424184

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT4_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT5_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004188)                                                      */
/*      SPRB0 (0x20004188)                                                      */
/*      SPRHBM (0x20004188)                                                     */
/*      SPRC0 (0x20004188)                                                      */
/*      SPRMCC (0x20004188)                                                     */
/*      SPRUCC (0x20004188)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT5 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[5].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=4188, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT5_SB_PSF_REG 0x19424188

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT5_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT5_SB_PSF_REG supported on:               */
/*      SPRA0 (0x2000418c)                                                      */
/*      SPRB0 (0x2000418c)                                                      */
/*      SPRHBM (0x2000418c)                                                     */
/*      SPRC0 (0x2000418c)                                                      */
/*      SPRMCC (0x2000418c)                                                     */
/*      SPRUCC (0x2000418c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT5 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[5].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=418c, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT5_SB_PSF_REG 0x1942418C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT5_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT5_SB_PSF_REG supported on:              */
/*      SPRA0 (0x20004190)                                                      */
/*      SPRB0 (0x20004190)                                                      */
/*      SPRHBM (0x20004190)                                                     */
/*      SPRC0 (0x20004190)                                                      */
/*      SPRMCC (0x20004190)                                                     */
/*      SPRUCC (0x20004190)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT5 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[5].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=4190, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT5_SB_PSF_REG 0x19424190

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT5_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT6_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004194)                                                      */
/*      SPRB0 (0x20004194)                                                      */
/*      SPRHBM (0x20004194)                                                     */
/*      SPRC0 (0x20004194)                                                      */
/*      SPRMCC (0x20004194)                                                     */
/*      SPRUCC (0x20004194)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT6 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[6].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=4194, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT6_SB_PSF_REG 0x19424194

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT6_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT6_SB_PSF_REG supported on:               */
/*      SPRA0 (0x20004198)                                                      */
/*      SPRB0 (0x20004198)                                                      */
/*      SPRHBM (0x20004198)                                                     */
/*      SPRC0 (0x20004198)                                                      */
/*      SPRMCC (0x20004198)                                                     */
/*      SPRUCC (0x20004198)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT6 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[6].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=4198, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT6_SB_PSF_REG 0x19424198

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT6_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT6_SB_PSF_REG supported on:              */
/*      SPRA0 (0x2000419c)                                                      */
/*      SPRB0 (0x2000419c)                                                      */
/*      SPRHBM (0x2000419c)                                                     */
/*      SPRC0 (0x2000419c)                                                      */
/*      SPRMCC (0x2000419c)                                                     */
/*      SPRUCC (0x2000419c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT6 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[6].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=419c, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT6_SB_PSF_REG 0x1942419C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT6_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT8_SB_PSF_REG supported on:                */
/*      SPRA0 (0x200041a0)                                                      */
/*      SPRB0 (0x200041a0)                                                      */
/*      SPRHBM (0x200041a0)                                                     */
/*      SPRC0 (0x200041a0)                                                      */
/*      SPRMCC (0x200041a0)                                                     */
/*      SPRUCC (0x200041a0)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT8 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[8].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=41a0, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT8_SB_PSF_REG 0x194241A0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT8_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT8_SB_PSF_REG supported on:               */
/*      SPRA0 (0x200041a4)                                                      */
/*      SPRB0 (0x200041a4)                                                      */
/*      SPRHBM (0x200041a4)                                                     */
/*      SPRC0 (0x200041a4)                                                      */
/*      SPRMCC (0x200041a4)                                                     */
/*      SPRUCC (0x200041a4)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT8 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[8].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=41a4, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT8_SB_PSF_REG 0x194241A4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT8_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT8_SB_PSF_REG supported on:              */
/*      SPRA0 (0x200041a8)                                                      */
/*      SPRB0 (0x200041a8)                                                      */
/*      SPRHBM (0x200041a8)                                                     */
/*      SPRC0 (0x200041a8)                                                      */
/*      SPRMCC (0x200041a8)                                                     */
/*      SPRUCC (0x200041a8)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT8 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[8].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=41a8, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT8_SB_PSF_REG 0x194241A8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT8_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT9_SB_PSF_REG supported on:                */
/*      SPRA0 (0x200041ac)                                                      */
/*      SPRB0 (0x200041ac)                                                      */
/*      SPRHBM (0x200041ac)                                                     */
/*      SPRC0 (0x200041ac)                                                      */
/*      SPRMCC (0x200041ac)                                                     */
/*      SPRUCC (0x200041ac)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT9 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[9].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=41ac, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT9_SB_PSF_REG 0x194241AC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT9_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT9_SB_PSF_REG supported on:               */
/*      SPRA0 (0x200041b0)                                                      */
/*      SPRB0 (0x200041b0)                                                      */
/*      SPRHBM (0x200041b0)                                                     */
/*      SPRC0 (0x200041b0)                                                      */
/*      SPRMCC (0x200041b0)                                                     */
/*      SPRUCC (0x200041b0)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT9 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[9].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=41b0, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT9_SB_PSF_REG 0x194241B0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT9_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT9_SB_PSF_REG supported on:              */
/*      SPRA0 (0x200041b4)                                                      */
/*      SPRB0 (0x200041b4)                                                      */
/*      SPRHBM (0x200041b4)                                                     */
/*      SPRC0 (0x200041b4)                                                      */
/*      SPRMCC (0x200041b4)                                                     */
/*      SPRUCC (0x200041b4)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT9 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[9].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=41b4, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT9_SB_PSF_REG 0x194241B4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT9_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT10_SB_PSF_REG supported on:               */
/*      SPRA0 (0x200041b8)                                                      */
/*      SPRB0 (0x200041b8)                                                      */
/*      SPRHBM (0x200041b8)                                                     */
/*      SPRC0 (0x200041b8)                                                      */
/*      SPRMCC (0x200041b8)                                                     */
/*      SPRUCC (0x200041b8)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT10 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[10].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=41b8, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT10_SB_PSF_REG 0x194241B8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT10_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT10_SB_PSF_REG supported on:              */
/*      SPRA0 (0x200041bc)                                                      */
/*      SPRB0 (0x200041bc)                                                      */
/*      SPRHBM (0x200041bc)                                                     */
/*      SPRC0 (0x200041bc)                                                      */
/*      SPRMCC (0x200041bc)                                                     */
/*      SPRUCC (0x200041bc)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT10 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[10].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=41bc, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT10_SB_PSF_REG 0x194241BC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT10_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT10_SB_PSF_REG supported on:             */
/*      SPRA0 (0x200041c0)                                                      */
/*      SPRB0 (0x200041c0)                                                      */
/*      SPRHBM (0x200041c0)                                                     */
/*      SPRC0 (0x200041c0)                                                      */
/*      SPRMCC (0x200041c0)                                                     */
/*      SPRUCC (0x200041c0)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT10 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[10].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=41c0, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT10_SB_PSF_REG 0x194241C0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT10_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT11_SB_PSF_REG supported on:               */
/*      SPRA0 (0x200041c4)                                                      */
/*      SPRB0 (0x200041c4)                                                      */
/*      SPRHBM (0x200041c4)                                                     */
/*      SPRC0 (0x200041c4)                                                      */
/*      SPRMCC (0x200041c4)                                                     */
/*      SPRUCC (0x200041c4)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT11 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[11].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=41c4, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT11_SB_PSF_REG 0x194241C4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT11_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT11_SB_PSF_REG supported on:              */
/*      SPRA0 (0x200041c8)                                                      */
/*      SPRB0 (0x200041c8)                                                      */
/*      SPRHBM (0x200041c8)                                                     */
/*      SPRC0 (0x200041c8)                                                      */
/*      SPRMCC (0x200041c8)                                                     */
/*      SPRUCC (0x200041c8)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT11 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[11].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=41c8, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT11_SB_PSF_REG 0x194241C8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT11_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT11_SB_PSF_REG supported on:             */
/*      SPRA0 (0x200041cc)                                                      */
/*      SPRB0 (0x200041cc)                                                      */
/*      SPRHBM (0x200041cc)                                                     */
/*      SPRC0 (0x200041cc)                                                      */
/*      SPRMCC (0x200041cc)                                                     */
/*      SPRUCC (0x200041cc)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT11 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[11].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=41cc, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT11_SB_PSF_REG 0x194241CC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT11_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT12_SB_PSF_REG supported on:               */
/*      SPRA0 (0x200041d0)                                                      */
/*      SPRB0 (0x200041d0)                                                      */
/*      SPRHBM (0x200041d0)                                                     */
/*      SPRC0 (0x200041d0)                                                      */
/*      SPRMCC (0x200041d0)                                                     */
/*      SPRUCC (0x200041d0)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT12 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[12].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=41d0, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT12_SB_PSF_REG 0x194241D0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT12_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT12_SB_PSF_REG supported on:              */
/*      SPRA0 (0x200041d4)                                                      */
/*      SPRB0 (0x200041d4)                                                      */
/*      SPRHBM (0x200041d4)                                                     */
/*      SPRC0 (0x200041d4)                                                      */
/*      SPRMCC (0x200041d4)                                                     */
/*      SPRUCC (0x200041d4)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT12 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[12].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=41d4, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT12_SB_PSF_REG 0x194241D4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT12_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT12_SB_PSF_REG supported on:             */
/*      SPRA0 (0x200041d8)                                                      */
/*      SPRB0 (0x200041d8)                                                      */
/*      SPRHBM (0x200041d8)                                                     */
/*      SPRC0 (0x200041d8)                                                      */
/*      SPRMCC (0x200041d8)                                                     */
/*      SPRUCC (0x200041d8)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT12 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[12].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=41d8, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT12_SB_PSF_REG 0x194241D8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT12_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT13_SB_PSF_REG supported on:               */
/*      SPRA0 (0x200041dc)                                                      */
/*      SPRB0 (0x200041dc)                                                      */
/*      SPRHBM (0x200041dc)                                                     */
/*      SPRC0 (0x200041dc)                                                      */
/*      SPRMCC (0x200041dc)                                                     */
/*      SPRUCC (0x200041dc)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT13 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[13].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=41dc, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT13_SB_PSF_REG 0x194241DC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT13_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT13_SB_PSF_REG supported on:              */
/*      SPRA0 (0x200041e0)                                                      */
/*      SPRB0 (0x200041e0)                                                      */
/*      SPRHBM (0x200041e0)                                                     */
/*      SPRC0 (0x200041e0)                                                      */
/*      SPRMCC (0x200041e0)                                                     */
/*      SPRUCC (0x200041e0)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT13 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[13].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=41e0, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT13_SB_PSF_REG 0x194241E0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT13_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT13_SB_PSF_REG supported on:             */
/*      SPRA0 (0x200041e4)                                                      */
/*      SPRB0 (0x200041e4)                                                      */
/*      SPRHBM (0x200041e4)                                                     */
/*      SPRC0 (0x200041e4)                                                      */
/*      SPRMCC (0x200041e4)                                                     */
/*      SPRUCC (0x200041e4)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT13 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[13].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=41e4, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT13_SB_PSF_REG 0x194241E4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT13_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT14_SB_PSF_REG supported on:               */
/*      SPRA0 (0x200041e8)                                                      */
/*      SPRB0 (0x200041e8)                                                      */
/*      SPRHBM (0x200041e8)                                                     */
/*      SPRC0 (0x200041e8)                                                      */
/*      SPRMCC (0x200041e8)                                                     */
/*      SPRUCC (0x200041e8)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT14 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[14].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=41e8, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT14_SB_PSF_REG 0x194241E8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT14_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT14_SB_PSF_REG supported on:              */
/*      SPRA0 (0x200041ec)                                                      */
/*      SPRB0 (0x200041ec)                                                      */
/*      SPRHBM (0x200041ec)                                                     */
/*      SPRC0 (0x200041ec)                                                      */
/*      SPRMCC (0x200041ec)                                                     */
/*      SPRUCC (0x200041ec)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT14 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[14].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=41ec, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT14_SB_PSF_REG 0x194241EC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT14_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT14_SB_PSF_REG supported on:             */
/*      SPRA0 (0x200041f0)                                                      */
/*      SPRB0 (0x200041f0)                                                      */
/*      SPRHBM (0x200041f0)                                                     */
/*      SPRC0 (0x200041f0)                                                      */
/*      SPRMCC (0x200041f0)                                                     */
/*      SPRUCC (0x200041f0)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT14 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[14].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=41f0, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT14_SB_PSF_REG 0x194241F0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT14_SB_PSF_STRUCT;

/* PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT15_SB_PSF_REG supported on:               */
/*      SPRA0 (0x200041f4)                                                      */
/*      SPRB0 (0x200041f4)                                                      */
/*      SPRHBM (0x200041f4)                                                     */
/*      SPRC0 (0x200041f4)                                                      */
/*      SPRMCC (0x200041f4)                                                     */
/*      SPRUCC (0x200041f4)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT15 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[15].cgcnt_rld_p.i_psf20_reg_classgcnt_p, size=6, reset=0x02, address=41f4, mask=0x3f
*/


#define PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT15_SB_PSF_REG 0x194241F4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_P_GNTCNT_RELOAD_PG1_TGT15_SB_PSF_STRUCT;

/* PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT15_SB_PSF_REG supported on:              */
/*      SPRA0 (0x200041f8)                                                      */
/*      SPRB0 (0x200041f8)                                                      */
/*      SPRHBM (0x200041f8)                                                     */
/*      SPRC0 (0x200041f8)                                                      */
/*      SPRMCC (0x200041f8)                                                     */
/*      SPRUCC (0x200041f8)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT15 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[15].cgcnt_rld_p_np.i_psf20_reg_classgcnt_np, size=6, reset=0x02, address=41f8, mask=0x3f
*/


#define PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT15_SB_PSF_REG 0x194241F8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_NP_GNTCNT_RELOAD_PG1_TGT15_SB_PSF_STRUCT;

/* PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT15_SB_PSF_REG supported on:             */
/*      SPRA0 (0x200041fc)                                                      */
/*      SPRB0 (0x200041fc)                                                      */
/*      SPRHBM (0x200041fc)                                                     */
/*      SPRC0 (0x200041fc)                                                      */
/*      SPRMCC (0x200041fc)                                                     */
/*      SPRUCC (0x200041fc)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT15 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.cgcnt_tgt_pg[1].max_tgt[15].cgcnt_rld_c.i_psf20_reg_classgcnt_c, size=6, reset=0x02, address=41fc, mask=0x3f
*/


#define PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT15_SB_PSF_REG 0x194241FC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_CLASS_CPL_GNTCNT_RELOAD_PG1_TGT15_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT0_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004200)                                                      */
/*      SPRB0 (0x20004200)                                                      */
/*      SPRHBM (0x20004200)                                                     */
/*      SPRC0 (0x20004200)                                                      */
/*      SPRMCC (0x20004200)                                                     */
/*      SPRUCC (0x20004200)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG0_TGT0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[0].max_tgt[0].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4200, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT0_SB_PSF_REG 0x19424200

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT0_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT1_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004204)                                                      */
/*      SPRB0 (0x20004204)                                                      */
/*      SPRHBM (0x20004204)                                                     */
/*      SPRC0 (0x20004204)                                                      */
/*      SPRMCC (0x20004204)                                                     */
/*      SPRUCC (0x20004204)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG0_TGT1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[0].max_tgt[1].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4204, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT1_SB_PSF_REG 0x19424204

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT1_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT2_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004208)                                                      */
/*      SPRB0 (0x20004208)                                                      */
/*      SPRHBM (0x20004208)                                                     */
/*      SPRC0 (0x20004208)                                                      */
/*      SPRMCC (0x20004208)                                                     */
/*      SPRUCC (0x20004208)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG0_TGT2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[0].max_tgt[2].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4208, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT2_SB_PSF_REG 0x19424208

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT2_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT3_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x2000420c)                                                      */
/*      SPRB0 (0x2000420c)                                                      */
/*      SPRHBM (0x2000420c)                                                     */
/*      SPRC0 (0x2000420c)                                                      */
/*      SPRMCC (0x2000420c)                                                     */
/*      SPRUCC (0x2000420c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG0_TGT3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[0].max_tgt[3].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=420c, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT3_SB_PSF_REG 0x1942420C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT3_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT4_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004210)                                                      */
/*      SPRB0 (0x20004210)                                                      */
/*      SPRHBM (0x20004210)                                                     */
/*      SPRC0 (0x20004210)                                                      */
/*      SPRMCC (0x20004210)                                                     */
/*      SPRUCC (0x20004210)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG0_TGT4 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[0].max_tgt[4].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4210, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT4_SB_PSF_REG 0x19424210

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT4_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT5_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004214)                                                      */
/*      SPRB0 (0x20004214)                                                      */
/*      SPRHBM (0x20004214)                                                     */
/*      SPRC0 (0x20004214)                                                      */
/*      SPRMCC (0x20004214)                                                     */
/*      SPRUCC (0x20004214)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG0_TGT5 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[0].max_tgt[5].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4214, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT5_SB_PSF_REG 0x19424214

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT5_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT6_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004218)                                                      */
/*      SPRB0 (0x20004218)                                                      */
/*      SPRHBM (0x20004218)                                                     */
/*      SPRC0 (0x20004218)                                                      */
/*      SPRMCC (0x20004218)                                                     */
/*      SPRUCC (0x20004218)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG0_TGT6 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[0].max_tgt[6].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4218, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT6_SB_PSF_REG 0x19424218

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT6_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT7_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x2000421c)                                                      */
/*      SPRB0 (0x2000421c)                                                      */
/*      SPRHBM (0x2000421c)                                                     */
/*      SPRC0 (0x2000421c)                                                      */
/*      SPRMCC (0x2000421c)                                                     */
/*      SPRUCC (0x2000421c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG0_TGT7 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[0].max_tgt[7].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=421c, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT7_SB_PSF_REG 0x1942421C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT7_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT8_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004220)                                                      */
/*      SPRB0 (0x20004220)                                                      */
/*      SPRHBM (0x20004220)                                                     */
/*      SPRC0 (0x20004220)                                                      */
/*      SPRMCC (0x20004220)                                                     */
/*      SPRUCC (0x20004220)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG0_TGT8 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[0].max_tgt[8].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4220, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT8_SB_PSF_REG 0x19424220

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG0_TGT8_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT0_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004224)                                                      */
/*      SPRB0 (0x20004224)                                                      */
/*      SPRHBM (0x20004224)                                                     */
/*      SPRC0 (0x20004224)                                                      */
/*      SPRMCC (0x20004224)                                                     */
/*      SPRUCC (0x20004224)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[0].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4224, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT0_SB_PSF_REG 0x19424224

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT0_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT1_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004228)                                                      */
/*      SPRB0 (0x20004228)                                                      */
/*      SPRHBM (0x20004228)                                                     */
/*      SPRC0 (0x20004228)                                                      */
/*      SPRMCC (0x20004228)                                                     */
/*      SPRUCC (0x20004228)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[1].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4228, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT1_SB_PSF_REG 0x19424228

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT1_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT2_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x2000422c)                                                      */
/*      SPRB0 (0x2000422c)                                                      */
/*      SPRHBM (0x2000422c)                                                     */
/*      SPRC0 (0x2000422c)                                                      */
/*      SPRMCC (0x2000422c)                                                     */
/*      SPRUCC (0x2000422c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[2].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=422c, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT2_SB_PSF_REG 0x1942422C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT2_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT3_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004230)                                                      */
/*      SPRB0 (0x20004230)                                                      */
/*      SPRHBM (0x20004230)                                                     */
/*      SPRC0 (0x20004230)                                                      */
/*      SPRMCC (0x20004230)                                                     */
/*      SPRUCC (0x20004230)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[3].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4230, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT3_SB_PSF_REG 0x19424230

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT3_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT4_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004234)                                                      */
/*      SPRB0 (0x20004234)                                                      */
/*      SPRHBM (0x20004234)                                                     */
/*      SPRC0 (0x20004234)                                                      */
/*      SPRMCC (0x20004234)                                                     */
/*      SPRUCC (0x20004234)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT4 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[4].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4234, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT4_SB_PSF_REG 0x19424234

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT4_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT5_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004238)                                                      */
/*      SPRB0 (0x20004238)                                                      */
/*      SPRHBM (0x20004238)                                                     */
/*      SPRC0 (0x20004238)                                                      */
/*      SPRMCC (0x20004238)                                                     */
/*      SPRUCC (0x20004238)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT5 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[5].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4238, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT5_SB_PSF_REG 0x19424238

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT5_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT6_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x2000423c)                                                      */
/*      SPRB0 (0x2000423c)                                                      */
/*      SPRHBM (0x2000423c)                                                     */
/*      SPRC0 (0x2000423c)                                                      */
/*      SPRMCC (0x2000423c)                                                     */
/*      SPRUCC (0x2000423c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT6 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[6].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=423c, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT6_SB_PSF_REG 0x1942423C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT6_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT8_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004240)                                                      */
/*      SPRB0 (0x20004240)                                                      */
/*      SPRHBM (0x20004240)                                                     */
/*      SPRC0 (0x20004240)                                                      */
/*      SPRMCC (0x20004240)                                                     */
/*      SPRUCC (0x20004240)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT8 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[8].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4240, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT8_SB_PSF_REG 0x19424240

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT8_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT9_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x20004244)                                                      */
/*      SPRB0 (0x20004244)                                                      */
/*      SPRHBM (0x20004244)                                                     */
/*      SPRC0 (0x20004244)                                                      */
/*      SPRMCC (0x20004244)                                                     */
/*      SPRUCC (0x20004244)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT9 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[9].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4244, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT9_SB_PSF_REG 0x19424244

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT9_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT10_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004248)                                                      */
/*      SPRB0 (0x20004248)                                                      */
/*      SPRHBM (0x20004248)                                                     */
/*      SPRC0 (0x20004248)                                                      */
/*      SPRMCC (0x20004248)                                                     */
/*      SPRUCC (0x20004248)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT10 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[10].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4248, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT10_SB_PSF_REG 0x19424248

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT10_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT11_SB_PSF_REG supported on:                */
/*      SPRA0 (0x2000424c)                                                      */
/*      SPRB0 (0x2000424c)                                                      */
/*      SPRHBM (0x2000424c)                                                     */
/*      SPRC0 (0x2000424c)                                                      */
/*      SPRMCC (0x2000424c)                                                     */
/*      SPRUCC (0x2000424c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT11 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[11].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=424c, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT11_SB_PSF_REG 0x1942424C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT11_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT12_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004250)                                                      */
/*      SPRB0 (0x20004250)                                                      */
/*      SPRHBM (0x20004250)                                                     */
/*      SPRC0 (0x20004250)                                                      */
/*      SPRMCC (0x20004250)                                                     */
/*      SPRUCC (0x20004250)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT12 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[12].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4250, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT12_SB_PSF_REG 0x19424250

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT12_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT13_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004254)                                                      */
/*      SPRB0 (0x20004254)                                                      */
/*      SPRHBM (0x20004254)                                                     */
/*      SPRC0 (0x20004254)                                                      */
/*      SPRMCC (0x20004254)                                                     */
/*      SPRUCC (0x20004254)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT13 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[13].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4254, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT13_SB_PSF_REG 0x19424254

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT13_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT14_SB_PSF_REG supported on:                */
/*      SPRA0 (0x20004258)                                                      */
/*      SPRB0 (0x20004258)                                                      */
/*      SPRHBM (0x20004258)                                                     */
/*      SPRC0 (0x20004258)                                                      */
/*      SPRMCC (0x20004258)                                                     */
/*      SPRUCC (0x20004258)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT14 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[14].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=4258, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT14_SB_PSF_REG 0x19424258

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT14_SB_PSF_STRUCT;

/* PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT15_SB_PSF_REG supported on:                */
/*      SPRA0 (0x2000425c)                                                      */
/*      SPRB0 (0x2000425c)                                                      */
/*      SPRHBM (0x2000425c)                                                     */
/*      SPRC0 (0x2000425c)                                                      */
/*      SPRMCC (0x2000425c)                                                     */
/*      SPRUCC (0x2000425c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_TARGET_GNTCNT_RELOAD_PG1_TGT15 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.tgcnt_tgt_pg[1].max_tgt[15].tgcnt_rld.i_psf20_reg_targetgcnt, size=6, reset=0x02, address=425c, mask=0x3f
*/


#define PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT15_SB_PSF_REG 0x1942425C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_TARGET_GNTCNT_RELOAD_PG1_TGT15_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_RLD0_SB_PSF_REG supported on:                       */
/*      SPRA0 (0x20004260)                                                      */
/*      SPRB0 (0x20004260)                                                      */
/*      SPRHBM (0x20004260)                                                     */
/*      SPRC0 (0x20004260)                                                      */
/*      SPRMCC (0x20004260)                                                     */
/*      SPRUCC (0x20004260)                                                     */
/* Register default value on SPRA0: 0x00000010                                  */
/* Register default value on SPRB0: 0x00000010                                  */
/* Register default value on SPRHBM: 0x00000010                                 */
/* Register default value on SPRC0: 0x00000010                                  */
/* Register default value on SPRMCC: 0x00000010                                 */
/* Register default value on SPRUCC: 0x00000010                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_RLD0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.lcnt_rld[0].i_psf20_reg_linkgcnt, size=6, reset=0x10, address=4260, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_RLD0_SB_PSF_REG 0x19424260

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000010*/

                            /*
                               Default value=0x10, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_RLD0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_RLD1_SB_PSF_REG supported on:                       */
/*      SPRA0 (0x20004264)                                                      */
/*      SPRB0 (0x20004264)                                                      */
/*      SPRHBM (0x20004264)                                                     */
/*      SPRC0 (0x20004264)                                                      */
/*      SPRMCC (0x20004264)                                                     */
/*      SPRUCC (0x20004264)                                                     */
/* Register default value on SPRA0: 0x00000010                                  */
/* Register default value on SPRB0: 0x00000010                                  */
/* Register default value on SPRHBM: 0x00000010                                 */
/* Register default value on SPRC0: 0x00000010                                  */
/* Register default value on SPRMCC: 0x00000010                                 */
/* Register default value on SPRUCC: 0x00000010                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_RLD1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.lcnt_rld[1].i_psf20_reg_linkgcnt, size=6, reset=0x10, address=4264, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_RLD1_SB_PSF_REG 0x19424264

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000010*/

                            /*
                               Default value=0x10, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_RLD1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_RLD2_SB_PSF_REG supported on:                       */
/*      SPRA0 (0x20004268)                                                      */
/*      SPRB0 (0x20004268)                                                      */
/*      SPRHBM (0x20004268)                                                     */
/*      SPRC0 (0x20004268)                                                      */
/*      SPRMCC (0x20004268)                                                     */
/*      SPRUCC (0x20004268)                                                     */
/* Register default value on SPRA0: 0x00000010                                  */
/* Register default value on SPRB0: 0x00000010                                  */
/* Register default value on SPRHBM: 0x00000010                                 */
/* Register default value on SPRC0: 0x00000010                                  */
/* Register default value on SPRMCC: 0x00000010                                 */
/* Register default value on SPRUCC: 0x00000010                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_RLD2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.lcnt_rld[2].i_psf20_reg_linkgcnt, size=6, reset=0x10, address=4268, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_RLD2_SB_PSF_REG 0x19424268

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000010*/

                            /*
                               Default value=0x10, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_RLD2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_RLD3_SB_PSF_REG supported on:                       */
/*      SPRA0 (0x2000426c)                                                      */
/*      SPRB0 (0x2000426c)                                                      */
/*      SPRHBM (0x2000426c)                                                     */
/*      SPRC0 (0x2000426c)                                                      */
/*      SPRMCC (0x2000426c)                                                     */
/*      SPRUCC (0x2000426c)                                                     */
/* Register default value on SPRA0: 0x00000010                                  */
/* Register default value on SPRB0: 0x00000010                                  */
/* Register default value on SPRHBM: 0x00000010                                 */
/* Register default value on SPRC0: 0x00000010                                  */
/* Register default value on SPRMCC: 0x00000010                                 */
/* Register default value on SPRUCC: 0x00000010                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_RLD3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.lcnt_rld[3].i_psf20_reg_linkgcnt, size=6, reset=0x10, address=426c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_RLD3_SB_PSF_REG 0x1942426C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000010*/

                            /*
                               Default value=0x10, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_RLD3_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_RLD4_SB_PSF_REG supported on:                       */
/*      SPRA0 (0x20004270)                                                      */
/*      SPRB0 (0x20004270)                                                      */
/*      SPRHBM (0x20004270)                                                     */
/*      SPRC0 (0x20004270)                                                      */
/*      SPRMCC (0x20004270)                                                     */
/*      SPRUCC (0x20004270)                                                     */
/* Register default value on SPRA0: 0x00000010                                  */
/* Register default value on SPRB0: 0x00000010                                  */
/* Register default value on SPRHBM: 0x00000010                                 */
/* Register default value on SPRC0: 0x00000010                                  */
/* Register default value on SPRMCC: 0x00000010                                 */
/* Register default value on SPRUCC: 0x00000010                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_RLD4 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.lcnt_rld[4].i_psf20_reg_linkgcnt, size=6, reset=0x10, address=4270, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_RLD4_SB_PSF_REG 0x19424270

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000010*/

                            /*
                               Default value=0x10, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_RLD4_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_RLD5_SB_PSF_REG supported on:                       */
/*      SPRA0 (0x20004274)                                                      */
/*      SPRB0 (0x20004274)                                                      */
/*      SPRHBM (0x20004274)                                                     */
/*      SPRC0 (0x20004274)                                                      */
/*      SPRMCC (0x20004274)                                                     */
/*      SPRUCC (0x20004274)                                                     */
/* Register default value on SPRA0: 0x00000010                                  */
/* Register default value on SPRB0: 0x00000010                                  */
/* Register default value on SPRHBM: 0x00000010                                 */
/* Register default value on SPRC0: 0x00000010                                  */
/* Register default value on SPRMCC: 0x00000010                                 */
/* Register default value on SPRUCC: 0x00000010                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_RLD5 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.lcnt_rld[5].i_psf20_reg_linkgcnt, size=6, reset=0x10, address=4274, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_RLD5_SB_PSF_REG 0x19424274

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000010*/

                            /*
                               Default value=0x10, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_RLD5_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T0_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004278)                                                      */
/*      SPRB0 (0x20004278)                                                      */
/*      SPRHBM (0x20004278)                                                     */
/*      SPRC0 (0x20004278)                                                      */
/*      SPRMCC (0x20004278)                                                     */
/*      SPRUCC (0x20004278)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T0_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[0].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4278, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T0_C0_SB_PSF_REG 0x19424278

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T0_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T0_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x2000427c)                                                      */
/*      SPRB0 (0x2000427c)                                                      */
/*      SPRHBM (0x2000427c)                                                     */
/*      SPRC0 (0x2000427c)                                                      */
/*      SPRMCC (0x2000427c)                                                     */
/*      SPRUCC (0x2000427c)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T0_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[0].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=427c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T0_C1_SB_PSF_REG 0x1942427C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T0_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T0_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004280)                                                      */
/*      SPRB0 (0x20004280)                                                      */
/*      SPRHBM (0x20004280)                                                     */
/*      SPRC0 (0x20004280)                                                      */
/*      SPRMCC (0x20004280)                                                     */
/*      SPRUCC (0x20004280)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T0_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[0].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4280, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T0_C2_SB_PSF_REG 0x19424280

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T0_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T1_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004284)                                                      */
/*      SPRB0 (0x20004284)                                                      */
/*      SPRHBM (0x20004284)                                                     */
/*      SPRC0 (0x20004284)                                                      */
/*      SPRMCC (0x20004284)                                                     */
/*      SPRUCC (0x20004284)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T1_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[1].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4284, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T1_C0_SB_PSF_REG 0x19424284

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T1_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T1_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004288)                                                      */
/*      SPRB0 (0x20004288)                                                      */
/*      SPRHBM (0x20004288)                                                     */
/*      SPRC0 (0x20004288)                                                      */
/*      SPRMCC (0x20004288)                                                     */
/*      SPRUCC (0x20004288)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T1_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[1].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4288, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T1_C1_SB_PSF_REG 0x19424288

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T1_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T2_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x2000428c)                                                      */
/*      SPRB0 (0x2000428c)                                                      */
/*      SPRHBM (0x2000428c)                                                     */
/*      SPRC0 (0x2000428c)                                                      */
/*      SPRMCC (0x2000428c)                                                     */
/*      SPRUCC (0x2000428c)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T2_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[2].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=428c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T2_C0_SB_PSF_REG 0x1942428C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T2_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T2_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004290)                                                      */
/*      SPRB0 (0x20004290)                                                      */
/*      SPRHBM (0x20004290)                                                     */
/*      SPRC0 (0x20004290)                                                      */
/*      SPRMCC (0x20004290)                                                     */
/*      SPRUCC (0x20004290)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T2_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[2].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4290, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T2_C1_SB_PSF_REG 0x19424290

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T2_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T2_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004294)                                                      */
/*      SPRB0 (0x20004294)                                                      */
/*      SPRHBM (0x20004294)                                                     */
/*      SPRC0 (0x20004294)                                                      */
/*      SPRMCC (0x20004294)                                                     */
/*      SPRUCC (0x20004294)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T2_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[2].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4294, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T2_C2_SB_PSF_REG 0x19424294

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T2_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T3_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004298)                                                      */
/*      SPRB0 (0x20004298)                                                      */
/*      SPRHBM (0x20004298)                                                     */
/*      SPRC0 (0x20004298)                                                      */
/*      SPRMCC (0x20004298)                                                     */
/*      SPRUCC (0x20004298)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T3_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[3].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x02, address=4298, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T3_C0_SB_PSF_REG 0x19424298

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T3_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T3_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x2000429c)                                                      */
/*      SPRB0 (0x2000429c)                                                      */
/*      SPRHBM (0x2000429c)                                                     */
/*      SPRC0 (0x2000429c)                                                      */
/*      SPRMCC (0x2000429c)                                                     */
/*      SPRUCC (0x2000429c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T3_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[3].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x02, address=429c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T3_C1_SB_PSF_REG 0x1942429C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T3_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T3_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042a0)                                                      */
/*      SPRB0 (0x200042a0)                                                      */
/*      SPRHBM (0x200042a0)                                                     */
/*      SPRC0 (0x200042a0)                                                      */
/*      SPRMCC (0x200042a0)                                                     */
/*      SPRUCC (0x200042a0)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T3_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[3].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x02, address=42a0, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T3_C2_SB_PSF_REG 0x194242A0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T3_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T4_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042a4)                                                      */
/*      SPRB0 (0x200042a4)                                                      */
/*      SPRHBM (0x200042a4)                                                     */
/*      SPRC0 (0x200042a4)                                                      */
/*      SPRMCC (0x200042a4)                                                     */
/*      SPRUCC (0x200042a4)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T4_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[4].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=42a4, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T4_C0_SB_PSF_REG 0x194242A4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T4_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T4_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042a8)                                                      */
/*      SPRB0 (0x200042a8)                                                      */
/*      SPRHBM (0x200042a8)                                                     */
/*      SPRC0 (0x200042a8)                                                      */
/*      SPRMCC (0x200042a8)                                                     */
/*      SPRUCC (0x200042a8)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T4_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[4].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=42a8, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T4_C1_SB_PSF_REG 0x194242A8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T4_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T4_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042ac)                                                      */
/*      SPRB0 (0x200042ac)                                                      */
/*      SPRHBM (0x200042ac)                                                     */
/*      SPRC0 (0x200042ac)                                                      */
/*      SPRMCC (0x200042ac)                                                     */
/*      SPRUCC (0x200042ac)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T4_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[4].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=42ac, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T4_C2_SB_PSF_REG 0x194242AC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T4_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T5_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042b0)                                                      */
/*      SPRB0 (0x200042b0)                                                      */
/*      SPRHBM (0x200042b0)                                                     */
/*      SPRC0 (0x200042b0)                                                      */
/*      SPRMCC (0x200042b0)                                                     */
/*      SPRUCC (0x200042b0)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T5_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[5].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x02, address=42b0, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T5_C0_SB_PSF_REG 0x194242B0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T5_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T5_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042b4)                                                      */
/*      SPRB0 (0x200042b4)                                                      */
/*      SPRHBM (0x200042b4)                                                     */
/*      SPRC0 (0x200042b4)                                                      */
/*      SPRMCC (0x200042b4)                                                     */
/*      SPRUCC (0x200042b4)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T5_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[5].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x02, address=42b4, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T5_C1_SB_PSF_REG 0x194242B4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T5_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T5_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042b8)                                                      */
/*      SPRB0 (0x200042b8)                                                      */
/*      SPRHBM (0x200042b8)                                                     */
/*      SPRC0 (0x200042b8)                                                      */
/*      SPRMCC (0x200042b8)                                                     */
/*      SPRUCC (0x200042b8)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T5_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[5].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x02, address=42b8, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T5_C2_SB_PSF_REG 0x194242B8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T5_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T6_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042bc)                                                      */
/*      SPRB0 (0x200042bc)                                                      */
/*      SPRHBM (0x200042bc)                                                     */
/*      SPRC0 (0x200042bc)                                                      */
/*      SPRMCC (0x200042bc)                                                     */
/*      SPRUCC (0x200042bc)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T6_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[6].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=42bc, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T6_C0_SB_PSF_REG 0x194242BC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T6_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T6_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042c0)                                                      */
/*      SPRB0 (0x200042c0)                                                      */
/*      SPRHBM (0x200042c0)                                                     */
/*      SPRC0 (0x200042c0)                                                      */
/*      SPRMCC (0x200042c0)                                                     */
/*      SPRUCC (0x200042c0)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T6_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[6].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=42c0, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T6_C1_SB_PSF_REG 0x194242C0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T6_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T6_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042c4)                                                      */
/*      SPRB0 (0x200042c4)                                                      */
/*      SPRHBM (0x200042c4)                                                     */
/*      SPRC0 (0x200042c4)                                                      */
/*      SPRMCC (0x200042c4)                                                     */
/*      SPRUCC (0x200042c4)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T6_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[0].port_cgcnt_pg[1].max_port_t[0].max_chan_t[6].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=42c4, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T6_C2_SB_PSF_REG 0x194242C4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS0_PG1_T0_T6_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T0_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042c8)                                                      */
/*      SPRB0 (0x200042c8)                                                      */
/*      SPRHBM (0x200042c8)                                                     */
/*      SPRC0 (0x200042c8)                                                      */
/*      SPRMCC (0x200042c8)                                                     */
/*      SPRUCC (0x200042c8)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T0_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[0].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42c8, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T0_C0_SB_PSF_REG 0x194242C8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T0_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T0_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042cc)                                                      */
/*      SPRB0 (0x200042cc)                                                      */
/*      SPRHBM (0x200042cc)                                                     */
/*      SPRC0 (0x200042cc)                                                      */
/*      SPRMCC (0x200042cc)                                                     */
/*      SPRUCC (0x200042cc)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T0_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[0].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42cc, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T0_C1_SB_PSF_REG 0x194242CC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T0_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T0_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042d0)                                                      */
/*      SPRB0 (0x200042d0)                                                      */
/*      SPRHBM (0x200042d0)                                                     */
/*      SPRC0 (0x200042d0)                                                      */
/*      SPRMCC (0x200042d0)                                                     */
/*      SPRUCC (0x200042d0)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T0_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[0].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42d0, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T0_C2_SB_PSF_REG 0x194242D0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T0_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T1_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042d4)                                                      */
/*      SPRB0 (0x200042d4)                                                      */
/*      SPRHBM (0x200042d4)                                                     */
/*      SPRC0 (0x200042d4)                                                      */
/*      SPRMCC (0x200042d4)                                                     */
/*      SPRUCC (0x200042d4)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T1_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[1].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42d4, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T1_C0_SB_PSF_REG 0x194242D4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T1_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T1_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042d8)                                                      */
/*      SPRB0 (0x200042d8)                                                      */
/*      SPRHBM (0x200042d8)                                                     */
/*      SPRC0 (0x200042d8)                                                      */
/*      SPRMCC (0x200042d8)                                                     */
/*      SPRUCC (0x200042d8)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T1_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[1].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42d8, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T1_C1_SB_PSF_REG 0x194242D8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T1_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T1_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042dc)                                                      */
/*      SPRB0 (0x200042dc)                                                      */
/*      SPRHBM (0x200042dc)                                                     */
/*      SPRC0 (0x200042dc)                                                      */
/*      SPRMCC (0x200042dc)                                                     */
/*      SPRUCC (0x200042dc)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T1_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[1].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42dc, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T1_C2_SB_PSF_REG 0x194242DC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T1_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T2_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042e0)                                                      */
/*      SPRB0 (0x200042e0)                                                      */
/*      SPRHBM (0x200042e0)                                                     */
/*      SPRC0 (0x200042e0)                                                      */
/*      SPRMCC (0x200042e0)                                                     */
/*      SPRUCC (0x200042e0)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T2_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[2].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42e0, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T2_C0_SB_PSF_REG 0x194242E0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T2_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T2_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042e4)                                                      */
/*      SPRB0 (0x200042e4)                                                      */
/*      SPRHBM (0x200042e4)                                                     */
/*      SPRC0 (0x200042e4)                                                      */
/*      SPRMCC (0x200042e4)                                                     */
/*      SPRUCC (0x200042e4)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T2_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[2].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42e4, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T2_C1_SB_PSF_REG 0x194242E4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T2_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T2_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042e8)                                                      */
/*      SPRB0 (0x200042e8)                                                      */
/*      SPRHBM (0x200042e8)                                                     */
/*      SPRC0 (0x200042e8)                                                      */
/*      SPRMCC (0x200042e8)                                                     */
/*      SPRUCC (0x200042e8)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T2_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[2].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42e8, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T2_C2_SB_PSF_REG 0x194242E8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T2_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T3_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042ec)                                                      */
/*      SPRB0 (0x200042ec)                                                      */
/*      SPRHBM (0x200042ec)                                                     */
/*      SPRC0 (0x200042ec)                                                      */
/*      SPRMCC (0x200042ec)                                                     */
/*      SPRUCC (0x200042ec)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T3_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[3].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42ec, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T3_C0_SB_PSF_REG 0x194242EC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T3_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T3_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042f0)                                                      */
/*      SPRB0 (0x200042f0)                                                      */
/*      SPRHBM (0x200042f0)                                                     */
/*      SPRC0 (0x200042f0)                                                      */
/*      SPRMCC (0x200042f0)                                                     */
/*      SPRUCC (0x200042f0)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T3_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[3].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42f0, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T3_C1_SB_PSF_REG 0x194242F0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T3_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T3_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042f4)                                                      */
/*      SPRB0 (0x200042f4)                                                      */
/*      SPRHBM (0x200042f4)                                                     */
/*      SPRC0 (0x200042f4)                                                      */
/*      SPRMCC (0x200042f4)                                                     */
/*      SPRUCC (0x200042f4)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T3_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[3].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42f4, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T3_C2_SB_PSF_REG 0x194242F4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T3_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T4_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042f8)                                                      */
/*      SPRB0 (0x200042f8)                                                      */
/*      SPRHBM (0x200042f8)                                                     */
/*      SPRC0 (0x200042f8)                                                      */
/*      SPRMCC (0x200042f8)                                                     */
/*      SPRUCC (0x200042f8)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T4_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[4].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42f8, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T4_C0_SB_PSF_REG 0x194242F8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T4_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T4_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200042fc)                                                      */
/*      SPRB0 (0x200042fc)                                                      */
/*      SPRHBM (0x200042fc)                                                     */
/*      SPRC0 (0x200042fc)                                                      */
/*      SPRMCC (0x200042fc)                                                     */
/*      SPRUCC (0x200042fc)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T4_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[4].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=42fc, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T4_C1_SB_PSF_REG 0x194242FC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T4_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T4_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004300)                                                      */
/*      SPRB0 (0x20004300)                                                      */
/*      SPRHBM (0x20004300)                                                     */
/*      SPRC0 (0x20004300)                                                      */
/*      SPRMCC (0x20004300)                                                     */
/*      SPRUCC (0x20004300)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T4_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[4].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=4300, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T4_C2_SB_PSF_REG 0x19424300

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T4_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T5_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004304)                                                      */
/*      SPRB0 (0x20004304)                                                      */
/*      SPRHBM (0x20004304)                                                     */
/*      SPRC0 (0x20004304)                                                      */
/*      SPRMCC (0x20004304)                                                     */
/*      SPRUCC (0x20004304)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T5_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[5].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=4304, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T5_C0_SB_PSF_REG 0x19424304

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T5_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T5_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004308)                                                      */
/*      SPRB0 (0x20004308)                                                      */
/*      SPRHBM (0x20004308)                                                     */
/*      SPRC0 (0x20004308)                                                      */
/*      SPRMCC (0x20004308)                                                     */
/*      SPRUCC (0x20004308)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T5_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[5].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=4308, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T5_C1_SB_PSF_REG 0x19424308

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T5_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T5_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x2000430c)                                                      */
/*      SPRB0 (0x2000430c)                                                      */
/*      SPRHBM (0x2000430c)                                                     */
/*      SPRC0 (0x2000430c)                                                      */
/*      SPRMCC (0x2000430c)                                                     */
/*      SPRUCC (0x2000430c)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T5_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[5].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=430c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T5_C2_SB_PSF_REG 0x1942430C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T5_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T6_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004310)                                                      */
/*      SPRB0 (0x20004310)                                                      */
/*      SPRHBM (0x20004310)                                                     */
/*      SPRC0 (0x20004310)                                                      */
/*      SPRMCC (0x20004310)                                                     */
/*      SPRUCC (0x20004310)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T6_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[6].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=4310, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T6_C0_SB_PSF_REG 0x19424310

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T6_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T6_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004314)                                                      */
/*      SPRB0 (0x20004314)                                                      */
/*      SPRHBM (0x20004314)                                                     */
/*      SPRC0 (0x20004314)                                                      */
/*      SPRMCC (0x20004314)                                                     */
/*      SPRUCC (0x20004314)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T6_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[6].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=4314, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T6_C1_SB_PSF_REG 0x19424314

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T6_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T6_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004318)                                                      */
/*      SPRB0 (0x20004318)                                                      */
/*      SPRHBM (0x20004318)                                                     */
/*      SPRC0 (0x20004318)                                                      */
/*      SPRMCC (0x20004318)                                                     */
/*      SPRUCC (0x20004318)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T6_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[6].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=4318, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T6_C2_SB_PSF_REG 0x19424318

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T6_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T7_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x2000431c)                                                      */
/*      SPRB0 (0x2000431c)                                                      */
/*      SPRHBM (0x2000431c)                                                     */
/*      SPRC0 (0x2000431c)                                                      */
/*      SPRMCC (0x2000431c)                                                     */
/*      SPRUCC (0x2000431c)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T7_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[7].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=431c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T7_C0_SB_PSF_REG 0x1942431C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T7_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T7_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004320)                                                      */
/*      SPRB0 (0x20004320)                                                      */
/*      SPRHBM (0x20004320)                                                     */
/*      SPRC0 (0x20004320)                                                      */
/*      SPRMCC (0x20004320)                                                     */
/*      SPRUCC (0x20004320)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T7_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[7].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=4320, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T7_C1_SB_PSF_REG 0x19424320

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T7_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T7_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004324)                                                      */
/*      SPRB0 (0x20004324)                                                      */
/*      SPRHBM (0x20004324)                                                     */
/*      SPRC0 (0x20004324)                                                      */
/*      SPRMCC (0x20004324)                                                     */
/*      SPRUCC (0x20004324)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T7_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[0].max_port_t[0].max_chan_t[7].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x01, address=4324, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T7_C2_SB_PSF_REG 0x19424324

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG0_T0_T7_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T0_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004328)                                                      */
/*      SPRB0 (0x20004328)                                                      */
/*      SPRHBM (0x20004328)                                                     */
/*      SPRC0 (0x20004328)                                                      */
/*      SPRMCC (0x20004328)                                                     */
/*      SPRUCC (0x20004328)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T0_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[0].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4328, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T0_C0_SB_PSF_REG 0x19424328

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T0_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T0_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x2000432c)                                                      */
/*      SPRB0 (0x2000432c)                                                      */
/*      SPRHBM (0x2000432c)                                                     */
/*      SPRC0 (0x2000432c)                                                      */
/*      SPRMCC (0x2000432c)                                                     */
/*      SPRUCC (0x2000432c)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T0_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[0].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=432c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T0_C1_SB_PSF_REG 0x1942432C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T0_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T0_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004330)                                                      */
/*      SPRB0 (0x20004330)                                                      */
/*      SPRHBM (0x20004330)                                                     */
/*      SPRC0 (0x20004330)                                                      */
/*      SPRMCC (0x20004330)                                                     */
/*      SPRUCC (0x20004330)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T0_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[0].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4330, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T0_C2_SB_PSF_REG 0x19424330

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T0_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T1_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004334)                                                      */
/*      SPRB0 (0x20004334)                                                      */
/*      SPRHBM (0x20004334)                                                     */
/*      SPRC0 (0x20004334)                                                      */
/*      SPRMCC (0x20004334)                                                     */
/*      SPRUCC (0x20004334)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T1_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[1].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4334, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T1_C2_SB_PSF_REG 0x19424334

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T1_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T2_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004338)                                                      */
/*      SPRB0 (0x20004338)                                                      */
/*      SPRHBM (0x20004338)                                                     */
/*      SPRC0 (0x20004338)                                                      */
/*      SPRMCC (0x20004338)                                                     */
/*      SPRUCC (0x20004338)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T2_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[2].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4338, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T2_C0_SB_PSF_REG 0x19424338

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T2_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T2_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x2000433c)                                                      */
/*      SPRB0 (0x2000433c)                                                      */
/*      SPRHBM (0x2000433c)                                                     */
/*      SPRC0 (0x2000433c)                                                      */
/*      SPRMCC (0x2000433c)                                                     */
/*      SPRUCC (0x2000433c)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T2_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[2].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=433c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T2_C1_SB_PSF_REG 0x1942433C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T2_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T2_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004340)                                                      */
/*      SPRB0 (0x20004340)                                                      */
/*      SPRHBM (0x20004340)                                                     */
/*      SPRC0 (0x20004340)                                                      */
/*      SPRMCC (0x20004340)                                                     */
/*      SPRUCC (0x20004340)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T2_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[2].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4340, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T2_C2_SB_PSF_REG 0x19424340

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T2_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T3_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004344)                                                      */
/*      SPRB0 (0x20004344)                                                      */
/*      SPRHBM (0x20004344)                                                     */
/*      SPRC0 (0x20004344)                                                      */
/*      SPRMCC (0x20004344)                                                     */
/*      SPRUCC (0x20004344)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T3_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[3].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x02, address=4344, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T3_C0_SB_PSF_REG 0x19424344

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T3_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T3_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004348)                                                      */
/*      SPRB0 (0x20004348)                                                      */
/*      SPRHBM (0x20004348)                                                     */
/*      SPRC0 (0x20004348)                                                      */
/*      SPRMCC (0x20004348)                                                     */
/*      SPRUCC (0x20004348)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T3_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[3].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x02, address=4348, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T3_C1_SB_PSF_REG 0x19424348

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T3_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T3_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x2000434c)                                                      */
/*      SPRB0 (0x2000434c)                                                      */
/*      SPRHBM (0x2000434c)                                                     */
/*      SPRC0 (0x2000434c)                                                      */
/*      SPRMCC (0x2000434c)                                                     */
/*      SPRUCC (0x2000434c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T3_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[3].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x02, address=434c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T3_C2_SB_PSF_REG 0x1942434C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T3_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T4_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004350)                                                      */
/*      SPRB0 (0x20004350)                                                      */
/*      SPRHBM (0x20004350)                                                     */
/*      SPRC0 (0x20004350)                                                      */
/*      SPRMCC (0x20004350)                                                     */
/*      SPRUCC (0x20004350)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T4_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[4].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4350, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T4_C0_SB_PSF_REG 0x19424350

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T4_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T4_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004354)                                                      */
/*      SPRB0 (0x20004354)                                                      */
/*      SPRHBM (0x20004354)                                                     */
/*      SPRC0 (0x20004354)                                                      */
/*      SPRMCC (0x20004354)                                                     */
/*      SPRUCC (0x20004354)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T4_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[4].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4354, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T4_C1_SB_PSF_REG 0x19424354

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T4_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T4_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004358)                                                      */
/*      SPRB0 (0x20004358)                                                      */
/*      SPRHBM (0x20004358)                                                     */
/*      SPRC0 (0x20004358)                                                      */
/*      SPRMCC (0x20004358)                                                     */
/*      SPRUCC (0x20004358)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T4_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[4].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4358, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T4_C2_SB_PSF_REG 0x19424358

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T4_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T5_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x2000435c)                                                      */
/*      SPRB0 (0x2000435c)                                                      */
/*      SPRHBM (0x2000435c)                                                     */
/*      SPRC0 (0x2000435c)                                                      */
/*      SPRMCC (0x2000435c)                                                     */
/*      SPRUCC (0x2000435c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T5_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[5].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x02, address=435c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T5_C0_SB_PSF_REG 0x1942435C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T5_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T5_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004360)                                                      */
/*      SPRB0 (0x20004360)                                                      */
/*      SPRHBM (0x20004360)                                                     */
/*      SPRC0 (0x20004360)                                                      */
/*      SPRMCC (0x20004360)                                                     */
/*      SPRUCC (0x20004360)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T5_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[5].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x02, address=4360, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T5_C1_SB_PSF_REG 0x19424360

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T5_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T5_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004364)                                                      */
/*      SPRB0 (0x20004364)                                                      */
/*      SPRHBM (0x20004364)                                                     */
/*      SPRC0 (0x20004364)                                                      */
/*      SPRMCC (0x20004364)                                                     */
/*      SPRUCC (0x20004364)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T5_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[5].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x02, address=4364, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T5_C2_SB_PSF_REG 0x19424364

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T5_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T6_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004368)                                                      */
/*      SPRB0 (0x20004368)                                                      */
/*      SPRHBM (0x20004368)                                                     */
/*      SPRC0 (0x20004368)                                                      */
/*      SPRMCC (0x20004368)                                                     */
/*      SPRUCC (0x20004368)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T6_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[6].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4368, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T6_C0_SB_PSF_REG 0x19424368

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T6_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T6_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x2000436c)                                                      */
/*      SPRB0 (0x2000436c)                                                      */
/*      SPRHBM (0x2000436c)                                                     */
/*      SPRC0 (0x2000436c)                                                      */
/*      SPRMCC (0x2000436c)                                                     */
/*      SPRUCC (0x2000436c)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T6_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[6].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=436c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T6_C1_SB_PSF_REG 0x1942436C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T6_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T6_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004370)                                                      */
/*      SPRB0 (0x20004370)                                                      */
/*      SPRHBM (0x20004370)                                                     */
/*      SPRC0 (0x20004370)                                                      */
/*      SPRMCC (0x20004370)                                                     */
/*      SPRUCC (0x20004370)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T6_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[0].max_chan_t[6].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4370, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T6_C2_SB_PSF_REG 0x19424370

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T0_T6_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T0_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004374)                                                      */
/*      SPRB0 (0x20004374)                                                      */
/*      SPRHBM (0x20004374)                                                     */
/*      SPRC0 (0x20004374)                                                      */
/*      SPRMCC (0x20004374)                                                     */
/*      SPRUCC (0x20004374)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T0_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[0].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4374, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T0_C0_SB_PSF_REG 0x19424374

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T0_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T0_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004378)                                                      */
/*      SPRB0 (0x20004378)                                                      */
/*      SPRHBM (0x20004378)                                                     */
/*      SPRC0 (0x20004378)                                                      */
/*      SPRMCC (0x20004378)                                                     */
/*      SPRUCC (0x20004378)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T0_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[0].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4378, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T0_C1_SB_PSF_REG 0x19424378

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T0_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T0_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x2000437c)                                                      */
/*      SPRB0 (0x2000437c)                                                      */
/*      SPRHBM (0x2000437c)                                                     */
/*      SPRC0 (0x2000437c)                                                      */
/*      SPRMCC (0x2000437c)                                                     */
/*      SPRUCC (0x2000437c)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T0_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[0].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=437c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T0_C2_SB_PSF_REG 0x1942437C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T0_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T1_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004380)                                                      */
/*      SPRB0 (0x20004380)                                                      */
/*      SPRHBM (0x20004380)                                                     */
/*      SPRC0 (0x20004380)                                                      */
/*      SPRMCC (0x20004380)                                                     */
/*      SPRUCC (0x20004380)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T1_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[1].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4380, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T1_C0_SB_PSF_REG 0x19424380

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T1_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T1_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004384)                                                      */
/*      SPRB0 (0x20004384)                                                      */
/*      SPRHBM (0x20004384)                                                     */
/*      SPRC0 (0x20004384)                                                      */
/*      SPRMCC (0x20004384)                                                     */
/*      SPRUCC (0x20004384)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T1_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[1].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4384, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T1_C1_SB_PSF_REG 0x19424384

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T1_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T2_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004388)                                                      */
/*      SPRB0 (0x20004388)                                                      */
/*      SPRHBM (0x20004388)                                                     */
/*      SPRC0 (0x20004388)                                                      */
/*      SPRMCC (0x20004388)                                                     */
/*      SPRUCC (0x20004388)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T2_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[2].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4388, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T2_C0_SB_PSF_REG 0x19424388

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T2_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T2_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x2000438c)                                                      */
/*      SPRB0 (0x2000438c)                                                      */
/*      SPRHBM (0x2000438c)                                                     */
/*      SPRC0 (0x2000438c)                                                      */
/*      SPRMCC (0x2000438c)                                                     */
/*      SPRUCC (0x2000438c)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T2_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[2].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=438c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T2_C1_SB_PSF_REG 0x1942438C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T2_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T2_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004390)                                                      */
/*      SPRB0 (0x20004390)                                                      */
/*      SPRHBM (0x20004390)                                                     */
/*      SPRC0 (0x20004390)                                                      */
/*      SPRMCC (0x20004390)                                                     */
/*      SPRUCC (0x20004390)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T2_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[2].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4390, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T2_C2_SB_PSF_REG 0x19424390

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T2_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T3_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004394)                                                      */
/*      SPRB0 (0x20004394)                                                      */
/*      SPRHBM (0x20004394)                                                     */
/*      SPRC0 (0x20004394)                                                      */
/*      SPRMCC (0x20004394)                                                     */
/*      SPRUCC (0x20004394)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T3_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[3].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4394, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T3_C0_SB_PSF_REG 0x19424394

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T3_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T3_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x20004398)                                                      */
/*      SPRB0 (0x20004398)                                                      */
/*      SPRHBM (0x20004398)                                                     */
/*      SPRC0 (0x20004398)                                                      */
/*      SPRMCC (0x20004398)                                                     */
/*      SPRUCC (0x20004398)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T3_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[3].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=4398, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T3_C1_SB_PSF_REG 0x19424398

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T3_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T4_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x2000439c)                                                      */
/*      SPRB0 (0x2000439c)                                                      */
/*      SPRHBM (0x2000439c)                                                     */
/*      SPRC0 (0x2000439c)                                                      */
/*      SPRMCC (0x2000439c)                                                     */
/*      SPRUCC (0x2000439c)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T4_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[4].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=439c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T4_C0_SB_PSF_REG 0x1942439C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T4_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T4_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200043a0)                                                      */
/*      SPRB0 (0x200043a0)                                                      */
/*      SPRHBM (0x200043a0)                                                     */
/*      SPRC0 (0x200043a0)                                                      */
/*      SPRMCC (0x200043a0)                                                     */
/*      SPRUCC (0x200043a0)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T4_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[4].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=43a0, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T4_C1_SB_PSF_REG 0x194243A0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T4_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T4_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200043a4)                                                      */
/*      SPRB0 (0x200043a4)                                                      */
/*      SPRHBM (0x200043a4)                                                     */
/*      SPRC0 (0x200043a4)                                                      */
/*      SPRMCC (0x200043a4)                                                     */
/*      SPRUCC (0x200043a4)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T4_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[4].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=43a4, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T4_C2_SB_PSF_REG 0x194243A4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T4_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T5_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200043a8)                                                      */
/*      SPRB0 (0x200043a8)                                                      */
/*      SPRHBM (0x200043a8)                                                     */
/*      SPRC0 (0x200043a8)                                                      */
/*      SPRMCC (0x200043a8)                                                     */
/*      SPRUCC (0x200043a8)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T5_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[5].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=43a8, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T5_C0_SB_PSF_REG 0x194243A8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T5_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T5_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200043ac)                                                      */
/*      SPRB0 (0x200043ac)                                                      */
/*      SPRHBM (0x200043ac)                                                     */
/*      SPRC0 (0x200043ac)                                                      */
/*      SPRMCC (0x200043ac)                                                     */
/*      SPRUCC (0x200043ac)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T5_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[5].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=43ac, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T5_C1_SB_PSF_REG 0x194243AC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T5_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T6_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200043b0)                                                      */
/*      SPRB0 (0x200043b0)                                                      */
/*      SPRHBM (0x200043b0)                                                     */
/*      SPRC0 (0x200043b0)                                                      */
/*      SPRMCC (0x200043b0)                                                     */
/*      SPRUCC (0x200043b0)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T6_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[6].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=43b0, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T6_C0_SB_PSF_REG 0x194243B0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T6_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T6_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200043b4)                                                      */
/*      SPRB0 (0x200043b4)                                                      */
/*      SPRHBM (0x200043b4)                                                     */
/*      SPRC0 (0x200043b4)                                                      */
/*      SPRMCC (0x200043b4)                                                     */
/*      SPRUCC (0x200043b4)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T6_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[6].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=43b4, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T6_C1_SB_PSF_REG 0x194243B4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T6_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T6_C2_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200043b8)                                                      */
/*      SPRB0 (0x200043b8)                                                      */
/*      SPRHBM (0x200043b8)                                                     */
/*      SPRC0 (0x200043b8)                                                      */
/*      SPRMCC (0x200043b8)                                                     */
/*      SPRUCC (0x200043b8)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T6_C2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[6].gress_p_np_c[2].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=43b8, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T6_C2_SB_PSF_REG 0x194243B8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T6_C2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T7_C0_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200043bc)                                                      */
/*      SPRB0 (0x200043bc)                                                      */
/*      SPRHBM (0x200043bc)                                                     */
/*      SPRC0 (0x200043bc)                                                      */
/*      SPRMCC (0x200043bc)                                                     */
/*      SPRUCC (0x200043bc)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T7_C0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[7].gress_p_np_c[0].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=43bc, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T7_C0_SB_PSF_REG 0x194243BC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T7_C0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T7_C1_SB_PSF_REG supported on:        */
/*      SPRA0 (0x200043c0)                                                      */
/*      SPRB0 (0x200043c0)                                                      */
/*      SPRHBM (0x200043c0)                                                     */
/*      SPRC0 (0x200043c0)                                                      */
/*      SPRMCC (0x200043c0)                                                     */
/*      SPRUCC (0x200043c0)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T7_C1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_cgcnt_gress[1].port_cgcnt_pg[1].max_port_t[1].max_chan_t[7].gress_p_np_c[1].port_cgcnt_gress_p_np_c.i_psf20_reg_port_cgcnt, size=6, reset=0x04, address=43c0, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T7_C1_SB_PSF_REG 0x194243C0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_GRESS1_PG1_T1_T7_C1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN0_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043c4)                                                      */
/*      SPRB0 (0x200043c4)                                                      */
/*      SPRHBM (0x200043c4)                                                     */
/*      SPRC0 (0x200043c4)                                                      */
/*      SPRMCC (0x200043c4)                                                     */
/*      SPRUCC (0x200043c4)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[0].num_grp[1].max_port[0].max_chan[0].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=43c4, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN0_SB_PSF_REG 0x194243C4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN1_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043c8)                                                      */
/*      SPRB0 (0x200043c8)                                                      */
/*      SPRHBM (0x200043c8)                                                     */
/*      SPRC0 (0x200043c8)                                                      */
/*      SPRMCC (0x200043c8)                                                     */
/*      SPRUCC (0x200043c8)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[0].num_grp[1].max_port[0].max_chan[1].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=43c8, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN1_SB_PSF_REG 0x194243C8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN2_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043cc)                                                      */
/*      SPRB0 (0x200043cc)                                                      */
/*      SPRHBM (0x200043cc)                                                     */
/*      SPRC0 (0x200043cc)                                                      */
/*      SPRMCC (0x200043cc)                                                     */
/*      SPRUCC (0x200043cc)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[0].num_grp[1].max_port[0].max_chan[2].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=43cc, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN2_SB_PSF_REG 0x194243CC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN3_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043d0)                                                      */
/*      SPRB0 (0x200043d0)                                                      */
/*      SPRHBM (0x200043d0)                                                     */
/*      SPRC0 (0x200043d0)                                                      */
/*      SPRMCC (0x200043d0)                                                     */
/*      SPRUCC (0x200043d0)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[0].num_grp[1].max_port[0].max_chan[3].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x02, address=43d0, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN3_SB_PSF_REG 0x194243D0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN3_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN4_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043d4)                                                      */
/*      SPRB0 (0x200043d4)                                                      */
/*      SPRHBM (0x200043d4)                                                     */
/*      SPRC0 (0x200043d4)                                                      */
/*      SPRMCC (0x200043d4)                                                     */
/*      SPRUCC (0x200043d4)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN4 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[0].num_grp[1].max_port[0].max_chan[4].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=43d4, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN4_SB_PSF_REG 0x194243D4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN4_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN5_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043d8)                                                      */
/*      SPRB0 (0x200043d8)                                                      */
/*      SPRHBM (0x200043d8)                                                     */
/*      SPRC0 (0x200043d8)                                                      */
/*      SPRMCC (0x200043d8)                                                     */
/*      SPRUCC (0x200043d8)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN5 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[0].num_grp[1].max_port[0].max_chan[5].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x02, address=43d8, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN5_SB_PSF_REG 0x194243D8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN5_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN6_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043dc)                                                      */
/*      SPRB0 (0x200043dc)                                                      */
/*      SPRHBM (0x200043dc)                                                     */
/*      SPRC0 (0x200043dc)                                                      */
/*      SPRMCC (0x200043dc)                                                     */
/*      SPRUCC (0x200043dc)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN6 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[0].num_grp[1].max_port[0].max_chan[6].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=43dc, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN6_SB_PSF_REG 0x194243DC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG0_GRP1_PORT0_CHAN6_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN0_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043e0)                                                      */
/*      SPRB0 (0x200043e0)                                                      */
/*      SPRHBM (0x200043e0)                                                     */
/*      SPRC0 (0x200043e0)                                                      */
/*      SPRMCC (0x200043e0)                                                     */
/*      SPRUCC (0x200043e0)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[0].max_port[0].max_chan[0].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x01, address=43e0, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN0_SB_PSF_REG 0x194243E0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN1_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043e4)                                                      */
/*      SPRB0 (0x200043e4)                                                      */
/*      SPRHBM (0x200043e4)                                                     */
/*      SPRC0 (0x200043e4)                                                      */
/*      SPRMCC (0x200043e4)                                                     */
/*      SPRUCC (0x200043e4)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[0].max_port[0].max_chan[1].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x01, address=43e4, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN1_SB_PSF_REG 0x194243E4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN2_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043e8)                                                      */
/*      SPRB0 (0x200043e8)                                                      */
/*      SPRHBM (0x200043e8)                                                     */
/*      SPRC0 (0x200043e8)                                                      */
/*      SPRMCC (0x200043e8)                                                     */
/*      SPRUCC (0x200043e8)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[0].max_port[0].max_chan[2].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x01, address=43e8, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN2_SB_PSF_REG 0x194243E8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN3_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043ec)                                                      */
/*      SPRB0 (0x200043ec)                                                      */
/*      SPRHBM (0x200043ec)                                                     */
/*      SPRC0 (0x200043ec)                                                      */
/*      SPRMCC (0x200043ec)                                                     */
/*      SPRUCC (0x200043ec)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[0].max_port[0].max_chan[3].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x01, address=43ec, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN3_SB_PSF_REG 0x194243EC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN3_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN4_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043f0)                                                      */
/*      SPRB0 (0x200043f0)                                                      */
/*      SPRHBM (0x200043f0)                                                     */
/*      SPRC0 (0x200043f0)                                                      */
/*      SPRMCC (0x200043f0)                                                     */
/*      SPRUCC (0x200043f0)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN4 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[0].max_port[0].max_chan[4].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x01, address=43f0, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN4_SB_PSF_REG 0x194243F0

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN4_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN5_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043f4)                                                      */
/*      SPRB0 (0x200043f4)                                                      */
/*      SPRHBM (0x200043f4)                                                     */
/*      SPRC0 (0x200043f4)                                                      */
/*      SPRMCC (0x200043f4)                                                     */
/*      SPRUCC (0x200043f4)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN5 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[0].max_port[0].max_chan[5].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x01, address=43f4, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN5_SB_PSF_REG 0x194243F4

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN5_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN6_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043f8)                                                      */
/*      SPRB0 (0x200043f8)                                                      */
/*      SPRHBM (0x200043f8)                                                     */
/*      SPRC0 (0x200043f8)                                                      */
/*      SPRMCC (0x200043f8)                                                     */
/*      SPRUCC (0x200043f8)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN6 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[0].max_port[0].max_chan[6].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x01, address=43f8, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN6_SB_PSF_REG 0x194243F8

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN6_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN7_SB_PSF_REG supported on:       */
/*      SPRA0 (0x200043fc)                                                      */
/*      SPRB0 (0x200043fc)                                                      */
/*      SPRHBM (0x200043fc)                                                     */
/*      SPRC0 (0x200043fc)                                                      */
/*      SPRMCC (0x200043fc)                                                     */
/*      SPRUCC (0x200043fc)                                                     */
/* Register default value on SPRA0: 0x00000001                                  */
/* Register default value on SPRB0: 0x00000001                                  */
/* Register default value on SPRHBM: 0x00000001                                 */
/* Register default value on SPRC0: 0x00000001                                  */
/* Register default value on SPRMCC: 0x00000001                                 */
/* Register default value on SPRUCC: 0x00000001                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN7 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[0].max_port[0].max_chan[7].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x01, address=43fc, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN7_SB_PSF_REG 0x194243FC

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000001*/

                            /*
                               Default value=0x1, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP0_PORT0_CHAN7_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN0_SB_PSF_REG supported on:       */
/*      SPRA0 (0x20004400)                                                      */
/*      SPRB0 (0x20004400)                                                      */
/*      SPRHBM (0x20004400)                                                     */
/*      SPRC0 (0x20004400)                                                      */
/*      SPRMCC (0x20004400)                                                     */
/*      SPRUCC (0x20004400)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[0].max_chan[0].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=4400, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN0_SB_PSF_REG 0x19424400

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN1_SB_PSF_REG supported on:       */
/*      SPRA0 (0x20004404)                                                      */
/*      SPRB0 (0x20004404)                                                      */
/*      SPRHBM (0x20004404)                                                     */
/*      SPRC0 (0x20004404)                                                      */
/*      SPRMCC (0x20004404)                                                     */
/*      SPRUCC (0x20004404)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[0].max_chan[1].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=4404, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN1_SB_PSF_REG 0x19424404

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN2_SB_PSF_REG supported on:       */
/*      SPRA0 (0x20004408)                                                      */
/*      SPRB0 (0x20004408)                                                      */
/*      SPRHBM (0x20004408)                                                     */
/*      SPRC0 (0x20004408)                                                      */
/*      SPRMCC (0x20004408)                                                     */
/*      SPRUCC (0x20004408)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[0].max_chan[2].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=4408, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN2_SB_PSF_REG 0x19424408

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN3_SB_PSF_REG supported on:       */
/*      SPRA0 (0x2000440c)                                                      */
/*      SPRB0 (0x2000440c)                                                      */
/*      SPRHBM (0x2000440c)                                                     */
/*      SPRC0 (0x2000440c)                                                      */
/*      SPRMCC (0x2000440c)                                                     */
/*      SPRUCC (0x2000440c)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[0].max_chan[3].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x02, address=440c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN3_SB_PSF_REG 0x1942440C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN3_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN4_SB_PSF_REG supported on:       */
/*      SPRA0 (0x20004410)                                                      */
/*      SPRB0 (0x20004410)                                                      */
/*      SPRHBM (0x20004410)                                                     */
/*      SPRC0 (0x20004410)                                                      */
/*      SPRMCC (0x20004410)                                                     */
/*      SPRUCC (0x20004410)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN4 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[0].max_chan[4].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=4410, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN4_SB_PSF_REG 0x19424410

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN4_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN5_SB_PSF_REG supported on:       */
/*      SPRA0 (0x20004414)                                                      */
/*      SPRB0 (0x20004414)                                                      */
/*      SPRHBM (0x20004414)                                                     */
/*      SPRC0 (0x20004414)                                                      */
/*      SPRMCC (0x20004414)                                                     */
/*      SPRUCC (0x20004414)                                                     */
/* Register default value on SPRA0: 0x00000002                                  */
/* Register default value on SPRB0: 0x00000002                                  */
/* Register default value on SPRHBM: 0x00000002                                 */
/* Register default value on SPRC0: 0x00000002                                  */
/* Register default value on SPRMCC: 0x00000002                                 */
/* Register default value on SPRUCC: 0x00000002                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN5 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[0].max_chan[5].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x02, address=4414, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN5_SB_PSF_REG 0x19424414

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000002*/

                            /*
                               Default value=0x2, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN5_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN6_SB_PSF_REG supported on:       */
/*      SPRA0 (0x20004418)                                                      */
/*      SPRB0 (0x20004418)                                                      */
/*      SPRHBM (0x20004418)                                                     */
/*      SPRC0 (0x20004418)                                                      */
/*      SPRMCC (0x20004418)                                                     */
/*      SPRUCC (0x20004418)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN6 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[0].max_chan[6].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=4418, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN6_SB_PSF_REG 0x19424418

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT0_CHAN6_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN0_SB_PSF_REG supported on:       */
/*      SPRA0 (0x2000441c)                                                      */
/*      SPRB0 (0x2000441c)                                                      */
/*      SPRHBM (0x2000441c)                                                     */
/*      SPRC0 (0x2000441c)                                                      */
/*      SPRMCC (0x2000441c)                                                     */
/*      SPRUCC (0x2000441c)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN0 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[1].max_chan[0].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=441c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN0_SB_PSF_REG 0x1942441C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN0_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN1_SB_PSF_REG supported on:       */
/*      SPRA0 (0x20004420)                                                      */
/*      SPRB0 (0x20004420)                                                      */
/*      SPRHBM (0x20004420)                                                     */
/*      SPRC0 (0x20004420)                                                      */
/*      SPRMCC (0x20004420)                                                     */
/*      SPRUCC (0x20004420)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[1].max_chan[1].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=4420, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN1_SB_PSF_REG 0x19424420

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN1_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN2_SB_PSF_REG supported on:       */
/*      SPRA0 (0x20004424)                                                      */
/*      SPRB0 (0x20004424)                                                      */
/*      SPRHBM (0x20004424)                                                     */
/*      SPRC0 (0x20004424)                                                      */
/*      SPRMCC (0x20004424)                                                     */
/*      SPRUCC (0x20004424)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[1].max_chan[2].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=4424, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN2_SB_PSF_REG 0x19424424

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN2_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN3_SB_PSF_REG supported on:       */
/*      SPRA0 (0x20004428)                                                      */
/*      SPRB0 (0x20004428)                                                      */
/*      SPRHBM (0x20004428)                                                     */
/*      SPRC0 (0x20004428)                                                      */
/*      SPRMCC (0x20004428)                                                     */
/*      SPRUCC (0x20004428)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[1].max_chan[3].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=4428, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN3_SB_PSF_REG 0x19424428

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN3_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN4_SB_PSF_REG supported on:       */
/*      SPRA0 (0x2000442c)                                                      */
/*      SPRB0 (0x2000442c)                                                      */
/*      SPRHBM (0x2000442c)                                                     */
/*      SPRC0 (0x2000442c)                                                      */
/*      SPRMCC (0x2000442c)                                                     */
/*      SPRUCC (0x2000442c)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN4 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[1].max_chan[4].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=442c, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN4_SB_PSF_REG 0x1942442C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN4_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN5_SB_PSF_REG supported on:       */
/*      SPRA0 (0x20004430)                                                      */
/*      SPRB0 (0x20004430)                                                      */
/*      SPRHBM (0x20004430)                                                     */
/*      SPRC0 (0x20004430)                                                      */
/*      SPRMCC (0x20004430)                                                     */
/*      SPRUCC (0x20004430)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN5 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[1].max_chan[5].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=4430, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN5_SB_PSF_REG 0x19424430

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN5_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN6_SB_PSF_REG supported on:       */
/*      SPRA0 (0x20004434)                                                      */
/*      SPRB0 (0x20004434)                                                      */
/*      SPRHBM (0x20004434)                                                     */
/*      SPRC0 (0x20004434)                                                      */
/*      SPRMCC (0x20004434)                                                     */
/*      SPRUCC (0x20004434)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN6 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[1].max_chan[6].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=4434, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN6_SB_PSF_REG 0x19424434

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN6_SB_PSF_STRUCT;

/* PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN7_SB_PSF_REG supported on:       */
/*      SPRA0 (0x20004438)                                                      */
/*      SPRB0 (0x20004438)                                                      */
/*      SPRHBM (0x20004438)                                                     */
/*      SPRC0 (0x20004438)                                                      */
/*      SPRMCC (0x20004438)                                                     */
/*      SPRUCC (0x20004438)                                                     */
/* Register default value on SPRA0: 0x00000004                                  */
/* Register default value on SPRB0: 0x00000004                                  */
/* Register default value on SPRHBM: 0x00000004                                 */
/* Register default value on SPRC0: 0x00000004                                  */
/* Register default value on SPRMCC: 0x00000004                                 */
/* Register default value on SPRUCC: 0x00000004                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Grant Count Reload values
        Details: InstName=psf_1, reg_name=psf_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN7 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.port_tgcnt_pg[1].num_grp[1].max_port[1].max_chan[7].port_tgcnt_rld.i_psf20_reg_port_tgcnt_c_t, size=6, reset=0x04, address=4438, mask=0x3f
*/


#define PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN7_SB_PSF_REG 0x19424438

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 gntcntreload : 6;

                            /* Bits[5:0], Access Type=RW, default=0x00000004*/

                            /*
                               Default value=0x4, Value that is used to reload
                               an arbitration grant-counter for a transaction
                               or decode requester. The value 0 is reserved and
                               should not be used. These bits are not
                               synchronized, so they should only be written
                               when there are no IOSF Primary transactions
                               ongoing on PSF. This field width is variable,
                               and dependent on PSF configuration parameters.
                            */
    UINT32 rsvd : 26;

                            /* Bits[31:6], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_LINK_GNTCNT_RELOAD_PG1_GRP1_PORT1_CHAN7_SB_PSF_STRUCT;

/* PSF_1_AGENT_MST_ROOTSPACE_PG1_PORT1_SB_PSF_REG supported on:                 */
/*      SPRA0 (0x2000443c)                                                      */
/*      SPRB0 (0x2000443c)                                                      */
/*      SPRHBM (0x2000443c)                                                     */
/*      SPRC0 (0x2000443c)                                                      */
/*      SPRMCC (0x2000443c)                                                     */
/*      SPRUCC (0x2000443c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* Controls the Root Space ID of each root space
        Details: InstName=psf_1, reg_name=psf_1_AGENT_MST_ROOTSPACE_PG1_PORT1 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.mrs_pg[1].port[1].gen.i_psf20_reg_mst_rs, size=2, reset=0x0, address=0x443c, mask=0x3
*/


#define PSF_1_AGENT_MST_ROOTSPACE_PG1_PORT1_SB_PSF_REG 0x1942443C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 rs : 2;

                            /* Bits[1:0], Access Type=RW, default=0x00000000*/

                            /*
                               Default value=0x0, This field indicates a unique
                               root space ID. This field width is variable, and
                               dependent on PSF configuration parameters. These
                               bits are not synchronized, so they should only
                               be written when there are no IOSF Primary
                               transactions ongoing on PSF.
                            */
    UINT32 rsvd : 30;

                            /* Bits[31:2], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_AGENT_MST_ROOTSPACE_PG1_PORT1_SB_PSF_STRUCT;







/* PSF_1_CR_RANGE_POLICY_LO_SAI2_SB_PSF_REG supported on:                       */
/*      SPRA0 (0x20004458)                                                      */
/*      SPRB0 (0x20004458)                                                      */
/*      SPRHBM (0x20004458)                                                     */
/*      SPRC0 (0x20004458)                                                      */
/*      SPRMCC (0x20004458)                                                     */
/*      SPRUCC (0x20004458)                                                     */
/* Register default value on SPRA0: 0x0300021F                                  */
/* Register default value on SPRB0: 0x0300021F                                  */
/* Register default value on SPRHBM: 0x0300021F                                 */
/* Register default value on SPRC0: 0x0300021F                                  */
/* Register default value on SPRMCC: 0x0300021F                                 */
/* Register default value on SPRUCC: 0x0300021F                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* This register contains the lower 32-bits of the 64 bits identifying Security Attributes of the Initiator (SAI) that a have access to a privileged resource.
        Details: InstName=psf_1, reg_name=psf_1_CR_RANGE_POLICY_LO_SAI2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.gen.sb_sai[2].i_psf20_reg_sbsai_policy1, size=32, reset=0x0100021a, address=0x4458, mask=0xffffffff
*/


#define PSF_1_CR_RANGE_POLICY_LO_SAI2_SB_PSF_REG 0x19424458

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sai : 32;

                            /* Bits[31:0], Access Type=RW, default=0x0300021F*/

                            /*
                               Default value=0x100021A, Multiple 6-bit SAIs can
                               be represented in a 64-bit vector inside a
                               policy register. . This register contains the
                               lower 32-bit of these 64-bits. If bit [n] is
                               set, SAIn has both read and write access to the
                               entity the policy register governs. If the bit
                               is not set, neither read nor write access is
                               allowed.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CR_RANGE_POLICY_LO_SAI2_SB_PSF_STRUCT;

/* PSF_1_CR_RANGE_POLICY_HI_SAI2_SB_PSF_REG supported on:                       */
/*      SPRA0 (0x2000445c)                                                      */
/*      SPRB0 (0x2000445c)                                                      */
/*      SPRHBM (0x2000445c)                                                     */
/*      SPRC0 (0x2000445c)                                                      */
/*      SPRMCC (0x2000445c)                                                     */
/*      SPRUCC (0x2000445c)                                                     */
/* Register default value on SPRA0: 0x20000C00                                  */
/* Register default value on SPRB0: 0x20000C00                                  */
/* Register default value on SPRHBM: 0x20000C00                                 */
/* Register default value on SPRC0: 0x20000C00                                  */
/* Register default value on SPRMCC: 0x20000C00                                 */
/* Register default value on SPRUCC: 0x20000C00                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* This register contains the higher 32-bits of the 64 bits identifying Security Attributes of the Initiator (SAI) that a have access to a privileged resource.
        Details: InstName=psf_1, reg_name=psf_1_CR_RANGE_POLICY_HI_SAI2 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.gen.sb_sai[2].i_psf20_reg_sbsai_policy2, size=32, reset=0x20000400, address=0x445c, mask=0xffffffff
*/


#define PSF_1_CR_RANGE_POLICY_HI_SAI2_SB_PSF_REG 0x1942445C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sai : 32;

                            /* Bits[31:0], Access Type=RW, default=0x20000C00*/

                            /*
                               Default value=0x20000400, Multiple 6-bit SAIs
                               can be represented in a 64-bit vector inside a
                               policy register. . This register contains the
                               higher 32-bit of these 64-bits. If bit [n] is
                               set, SAIn has both read and write access to the
                               entity the policy register governs. If the bit
                               is not set, neither read nor write access is
                               allowed.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CR_RANGE_POLICY_HI_SAI2_SB_PSF_STRUCT;



#if defined(SPRB0_HOST) || defined(SPRHBM_HOST) || defined(SPRC0_HOST) || defined(SPRMCC_HOST) || defined(SPRUCC_HOST)
/* PSF_1_CR_RANGE_POLICY_LO_SAI3_SB_PSF_REG supported on:                       */
/*      SPRB0 (0x20004464)                                                      */
/*      SPRHBM (0x20004464)                                                     */
/*      SPRC0 (0x20004464)                                                      */
/*      SPRMCC (0x20004464)                                                     */
/*      SPRUCC (0x20004464)                                                     */
/* Register default value on SPRB0: 0x0100021A                                  */
/* Register default value on SPRHBM: 0x0100021A                                 */
/* Register default value on SPRC0: 0x0100021A                                  */
/* Register default value on SPRMCC: 0x0100021A                                 */
/* Register default value on SPRUCC: 0x0100021A                                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRB0 BDF: 0_0_0                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register contains the lower 32-bits of the 64 bits identifying Security Attributes of the Initiator (SAI) that a have access to a privileged resource.
        Details: InstName=psf_1, reg_name=psf_1_CR_RANGE_POLICY_LO_SAI3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.gen.sb_sai[3].i_psf20_reg_sbsai_policy1, size=32, reset=0x0100021a, address=0x4464, mask=0xffffffff
*/


#define PSF_1_CR_RANGE_POLICY_LO_SAI3_SB_PSF_REG 0x19424464

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sai : 32;

                            /* Bits[31:0], Access Type=RW, default=0x0100021A*/

                            /*
                               Default value=0x100021A, Multiple 6-bit SAIs can
                               be represented in a 64-bit vector inside a
                               policy register. . This register contains the
                               lower 32-bit of these 64-bits. If bit [n] is
                               set, SAIn has both read and write access to the
                               entity the policy register governs. If the bit
                               is not set, neither read nor write access is
                               allowed.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CR_RANGE_POLICY_LO_SAI3_SB_PSF_STRUCT;
#endif /* (SPRB0_HOST) || defined(SPRHBM_HOST) || defined(SPRC0_HOST) || defined(SPRMCC_HOST) || defined(SPRUCC_HOST) */


#if defined(SPRB0_HOST) || defined(SPRHBM_HOST) || defined(SPRC0_HOST) || defined(SPRMCC_HOST) || defined(SPRUCC_HOST)
/* PSF_1_CR_RANGE_POLICY_HI_SAI3_SB_PSF_REG supported on:                       */
/*      SPRB0 (0x20004468)                                                      */
/*      SPRHBM (0x20004468)                                                     */
/*      SPRC0 (0x20004468)                                                      */
/*      SPRMCC (0x20004468)                                                     */
/*      SPRUCC (0x20004468)                                                     */
/* Register default value on SPRB0: 0x20000400                                  */
/* Register default value on SPRHBM: 0x20000400                                 */
/* Register default value on SPRC0: 0x20000400                                  */
/* Register default value on SPRMCC: 0x20000400                                 */
/* Register default value on SPRUCC: 0x20000400                                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRB0 BDF: 0_0_0                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI3                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI3                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI3                                      */
/* This register contains the higher 32-bits of the 64 bits identifying Security Attributes of the Initiator (SAI) that a have access to a privileged resource.
        Details: InstName=psf_1, reg_name=psf_1_CR_RANGE_POLICY_HI_SAI3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.gen.sb_sai[3].i_psf20_reg_sbsai_policy2, size=32, reset=0x20000400, address=0x4468, mask=0xffffffff
*/


#define PSF_1_CR_RANGE_POLICY_HI_SAI3_SB_PSF_REG 0x19424468

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 sai : 32;

                            /* Bits[31:0], Access Type=RW, default=0x20000400*/

                            /*
                               Default value=0x20000400, Multiple 6-bit SAIs
                               can be represented in a 64-bit vector inside a
                               policy register. . This register contains the
                               higher 32-bit of these 64-bits. If bit [n] is
                               set, SAIn has both read and write access to the
                               entity the policy register governs. If the bit
                               is not set, neither read nor write access is
                               allowed.
                            */

  } Bits;
  UINT32 Data;

} PSF_1_CR_RANGE_POLICY_HI_SAI3_SB_PSF_STRUCT;
#endif /* (SPRB0_HOST) || defined(SPRHBM_HOST) || defined(SPRC0_HOST) || defined(SPRMCC_HOST) || defined(SPRUCC_HOST) */

#if defined(SPRB0_HOST) || defined(SPRHBM_HOST) || defined(SPRC0_HOST) || defined(SPRMCC_HOST) || defined(SPRUCC_HOST)
/* PSF_1_PROTECTED_CR_RANGE_SAI3_SB_PSF_REG supported on:                       */
/*      SPRB0 (0x2000446c)                                                      */
/*      SPRHBM (0x2000446c)                                                     */
/*      SPRC0 (0x2000446c)                                                      */
/*      SPRMCC (0x2000446c)                                                     */
/*      SPRUCC (0x2000446c)                                                     */
/* Register default value on SPRB0: 0x443F0000                                  */
/* Register default value on SPRHBM: 0x443F0000                                 */
/* Register default value on SPRC0: 0x443F0000                                  */
/* Register default value on SPRMCC: 0x443F0000                                 */
/* Register default value on SPRUCC: 0x443F0000                                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRB0 BDF: 0_0_0                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI0                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI0                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI0                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI0                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI0                                      */
/* Defines a PSF CR range protected with SAI
        Details: InstName=psf_1, reg_name=psf_1_PROTECTED_CR_RANGE_SAI3 : reg=psf20_wrpr_top_tb.psf20_wrpr_top.psf0.i_psf20_top_psf0.i_psf20_top_pgd.i_psf20_top_core.i_psf20_config_reg.gen.sb_sai[3].i_psf20_reg_sbsai_range, size=32, reset=0x443f0000, address=0x446c, mask=0xffffffff
*/

#endif /* (SPRB0_HOST) || defined(SPRHBM_HOST) || defined(SPRC0_HOST) || defined(SPRMCC_HOST) || defined(SPRUCC_HOST) */

/* PSF_1_EHCR_RS0_PG0_P0_CH0_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b000)                                                      */
/*      SPRB0 (0x2000b000)                                                      */
/*      SPRHBM (0x2000b000)                                                     */
/*      SPRC0 (0x2000b000)                                                      */
/*      SPRMCC (0x2000b000)                                                     */
/*      SPRUCC (0x2000b000)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG0_P0_CH0_SB_PSF_REG 0x1942B000

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG0_P0_CH0_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG0_P0_CH1_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b004)                                                      */
/*      SPRB0 (0x2000b004)                                                      */
/*      SPRHBM (0x2000b004)                                                     */
/*      SPRC0 (0x2000b004)                                                      */
/*      SPRMCC (0x2000b004)                                                     */
/*      SPRUCC (0x2000b004)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG0_P0_CH1_SB_PSF_REG 0x1942B004

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG0_P0_CH1_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG0_P0_CH2_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b008)                                                      */
/*      SPRB0 (0x2000b008)                                                      */
/*      SPRHBM (0x2000b008)                                                     */
/*      SPRC0 (0x2000b008)                                                      */
/*      SPRMCC (0x2000b008)                                                     */
/*      SPRUCC (0x2000b008)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG0_P0_CH2_SB_PSF_REG 0x1942B008

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG0_P0_CH2_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG0_P0_CH3_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b00c)                                                      */
/*      SPRB0 (0x2000b00c)                                                      */
/*      SPRHBM (0x2000b00c)                                                     */
/*      SPRC0 (0x2000b00c)                                                      */
/*      SPRMCC (0x2000b00c)                                                     */
/*      SPRUCC (0x2000b00c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG0_P0_CH3_SB_PSF_REG 0x1942B00C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG0_P0_CH3_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG0_P0_CH4_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b010)                                                      */
/*      SPRB0 (0x2000b010)                                                      */
/*      SPRHBM (0x2000b010)                                                     */
/*      SPRC0 (0x2000b010)                                                      */
/*      SPRMCC (0x2000b010)                                                     */
/*      SPRUCC (0x2000b010)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG0_P0_CH4_SB_PSF_REG 0x1942B010

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG0_P0_CH4_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG0_P0_CH5_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b014)                                                      */
/*      SPRB0 (0x2000b014)                                                      */
/*      SPRHBM (0x2000b014)                                                     */
/*      SPRC0 (0x2000b014)                                                      */
/*      SPRMCC (0x2000b014)                                                     */
/*      SPRUCC (0x2000b014)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG0_P0_CH5_SB_PSF_REG 0x1942B014

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG0_P0_CH5_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG0_P0_CH6_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b018)                                                      */
/*      SPRB0 (0x2000b018)                                                      */
/*      SPRHBM (0x2000b018)                                                     */
/*      SPRC0 (0x2000b018)                                                      */
/*      SPRMCC (0x2000b018)                                                     */
/*      SPRUCC (0x2000b018)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG0_P0_CH6_SB_PSF_REG 0x1942B018

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG0_P0_CH6_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG0_P0_CH7_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b01c)                                                      */
/*      SPRB0 (0x2000b01c)                                                      */
/*      SPRHBM (0x2000b01c)                                                     */
/*      SPRC0 (0x2000b01c)                                                      */
/*      SPRMCC (0x2000b01c)                                                     */
/*      SPRUCC (0x2000b01c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG0_P0_CH7_SB_PSF_REG 0x1942B01C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG0_P0_CH7_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG0_P1_CH0_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b020)                                                      */
/*      SPRB0 (0x2000b020)                                                      */
/*      SPRHBM (0x2000b020)                                                     */
/*      SPRC0 (0x2000b020)                                                      */
/*      SPRMCC (0x2000b020)                                                     */
/*      SPRUCC (0x2000b020)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG0_P1_CH0_SB_PSF_REG 0x1942B020

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG0_P1_CH0_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P0_CH0_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b200)                                                      */
/*      SPRB0 (0x2000b200)                                                      */
/*      SPRHBM (0x2000b200)                                                     */
/*      SPRC0 (0x2000b200)                                                      */
/*      SPRMCC (0x2000b200)                                                     */
/*      SPRUCC (0x2000b200)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P0_CH0_SB_PSF_REG 0x1942B200

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P0_CH0_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P0_CH1_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b204)                                                      */
/*      SPRB0 (0x2000b204)                                                      */
/*      SPRHBM (0x2000b204)                                                     */
/*      SPRC0 (0x2000b204)                                                      */
/*      SPRMCC (0x2000b204)                                                     */
/*      SPRUCC (0x2000b204)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P0_CH1_SB_PSF_REG 0x1942B204

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P0_CH1_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P0_CH2_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b208)                                                      */
/*      SPRB0 (0x2000b208)                                                      */
/*      SPRHBM (0x2000b208)                                                     */
/*      SPRC0 (0x2000b208)                                                      */
/*      SPRMCC (0x2000b208)                                                     */
/*      SPRUCC (0x2000b208)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P0_CH2_SB_PSF_REG 0x1942B208

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P0_CH2_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P0_CH3_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b20c)                                                      */
/*      SPRB0 (0x2000b20c)                                                      */
/*      SPRHBM (0x2000b20c)                                                     */
/*      SPRC0 (0x2000b20c)                                                      */
/*      SPRMCC (0x2000b20c)                                                     */
/*      SPRUCC (0x2000b20c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P0_CH3_SB_PSF_REG 0x1942B20C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P0_CH3_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P0_CH4_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b210)                                                      */
/*      SPRB0 (0x2000b210)                                                      */
/*      SPRHBM (0x2000b210)                                                     */
/*      SPRC0 (0x2000b210)                                                      */
/*      SPRMCC (0x2000b210)                                                     */
/*      SPRUCC (0x2000b210)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P0_CH4_SB_PSF_REG 0x1942B210

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P0_CH4_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P0_CH5_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b214)                                                      */
/*      SPRB0 (0x2000b214)                                                      */
/*      SPRHBM (0x2000b214)                                                     */
/*      SPRC0 (0x2000b214)                                                      */
/*      SPRMCC (0x2000b214)                                                     */
/*      SPRUCC (0x2000b214)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P0_CH5_SB_PSF_REG 0x1942B214

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P0_CH5_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P0_CH6_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b218)                                                      */
/*      SPRB0 (0x2000b218)                                                      */
/*      SPRHBM (0x2000b218)                                                     */
/*      SPRC0 (0x2000b218)                                                      */
/*      SPRMCC (0x2000b218)                                                     */
/*      SPRUCC (0x2000b218)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P0_CH6_SB_PSF_REG 0x1942B218

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P0_CH6_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P1_CH0_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b220)                                                      */
/*      SPRB0 (0x2000b220)                                                      */
/*      SPRHBM (0x2000b220)                                                     */
/*      SPRC0 (0x2000b220)                                                      */
/*      SPRMCC (0x2000b220)                                                     */
/*      SPRUCC (0x2000b220)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P1_CH0_SB_PSF_REG 0x1942B220

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P1_CH0_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P1_CH1_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b224)                                                      */
/*      SPRB0 (0x2000b224)                                                      */
/*      SPRHBM (0x2000b224)                                                     */
/*      SPRC0 (0x2000b224)                                                      */
/*      SPRMCC (0x2000b224)                                                     */
/*      SPRUCC (0x2000b224)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P1_CH1_SB_PSF_REG 0x1942B224

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P1_CH1_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P1_CH2_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b228)                                                      */
/*      SPRB0 (0x2000b228)                                                      */
/*      SPRHBM (0x2000b228)                                                     */
/*      SPRC0 (0x2000b228)                                                      */
/*      SPRMCC (0x2000b228)                                                     */
/*      SPRUCC (0x2000b228)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P1_CH2_SB_PSF_REG 0x1942B228

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P1_CH2_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P1_CH3_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b22c)                                                      */
/*      SPRB0 (0x2000b22c)                                                      */
/*      SPRHBM (0x2000b22c)                                                     */
/*      SPRC0 (0x2000b22c)                                                      */
/*      SPRMCC (0x2000b22c)                                                     */
/*      SPRUCC (0x2000b22c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P1_CH3_SB_PSF_REG 0x1942B22C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P1_CH3_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P1_CH4_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b230)                                                      */
/*      SPRB0 (0x2000b230)                                                      */
/*      SPRHBM (0x2000b230)                                                     */
/*      SPRC0 (0x2000b230)                                                      */
/*      SPRMCC (0x2000b230)                                                     */
/*      SPRUCC (0x2000b230)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P1_CH4_SB_PSF_REG 0x1942B230

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P1_CH4_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P1_CH5_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b234)                                                      */
/*      SPRB0 (0x2000b234)                                                      */
/*      SPRHBM (0x2000b234)                                                     */
/*      SPRC0 (0x2000b234)                                                      */
/*      SPRMCC (0x2000b234)                                                     */
/*      SPRUCC (0x2000b234)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P1_CH5_SB_PSF_REG 0x1942B234

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P1_CH5_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P1_CH6_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b238)                                                      */
/*      SPRB0 (0x2000b238)                                                      */
/*      SPRHBM (0x2000b238)                                                     */
/*      SPRC0 (0x2000b238)                                                      */
/*      SPRMCC (0x2000b238)                                                     */
/*      SPRUCC (0x2000b238)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P1_CH6_SB_PSF_REG 0x1942B238

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P1_CH6_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS0_PG1_P1_CH7_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b23c)                                                      */
/*      SPRB0 (0x2000b23c)                                                      */
/*      SPRHBM (0x2000b23c)                                                     */
/*      SPRC0 (0x2000b23c)                                                      */
/*      SPRMCC (0x2000b23c)                                                     */
/*      SPRUCC (0x2000b23c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS0_PG1_P1_CH7_SB_PSF_REG 0x1942B23C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS0_PG1_P1_CH7_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG0_P0_CH0_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b400)                                                      */
/*      SPRB0 (0x2000b400)                                                      */
/*      SPRHBM (0x2000b400)                                                     */
/*      SPRC0 (0x2000b400)                                                      */
/*      SPRMCC (0x2000b400)                                                     */
/*      SPRUCC (0x2000b400)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG0_P0_CH0_SB_PSF_REG 0x1942B400

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG0_P0_CH0_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG0_P0_CH1_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b404)                                                      */
/*      SPRB0 (0x2000b404)                                                      */
/*      SPRHBM (0x2000b404)                                                     */
/*      SPRC0 (0x2000b404)                                                      */
/*      SPRMCC (0x2000b404)                                                     */
/*      SPRUCC (0x2000b404)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG0_P0_CH1_SB_PSF_REG 0x1942B404

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG0_P0_CH1_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG0_P0_CH2_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b408)                                                      */
/*      SPRB0 (0x2000b408)                                                      */
/*      SPRHBM (0x2000b408)                                                     */
/*      SPRC0 (0x2000b408)                                                      */
/*      SPRMCC (0x2000b408)                                                     */
/*      SPRUCC (0x2000b408)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG0_P0_CH2_SB_PSF_REG 0x1942B408

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG0_P0_CH2_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG0_P0_CH3_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b40c)                                                      */
/*      SPRB0 (0x2000b40c)                                                      */
/*      SPRHBM (0x2000b40c)                                                     */
/*      SPRC0 (0x2000b40c)                                                      */
/*      SPRMCC (0x2000b40c)                                                     */
/*      SPRUCC (0x2000b40c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG0_P0_CH3_SB_PSF_REG 0x1942B40C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG0_P0_CH3_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG0_P0_CH4_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b410)                                                      */
/*      SPRB0 (0x2000b410)                                                      */
/*      SPRHBM (0x2000b410)                                                     */
/*      SPRC0 (0x2000b410)                                                      */
/*      SPRMCC (0x2000b410)                                                     */
/*      SPRUCC (0x2000b410)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG0_P0_CH4_SB_PSF_REG 0x1942B410

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG0_P0_CH4_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG0_P0_CH5_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b414)                                                      */
/*      SPRB0 (0x2000b414)                                                      */
/*      SPRHBM (0x2000b414)                                                     */
/*      SPRC0 (0x2000b414)                                                      */
/*      SPRMCC (0x2000b414)                                                     */
/*      SPRUCC (0x2000b414)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG0_P0_CH5_SB_PSF_REG 0x1942B414

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG0_P0_CH5_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG0_P0_CH6_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b418)                                                      */
/*      SPRB0 (0x2000b418)                                                      */
/*      SPRHBM (0x2000b418)                                                     */
/*      SPRC0 (0x2000b418)                                                      */
/*      SPRMCC (0x2000b418)                                                     */
/*      SPRUCC (0x2000b418)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG0_P0_CH6_SB_PSF_REG 0x1942B418

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG0_P0_CH6_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG0_P0_CH7_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b41c)                                                      */
/*      SPRB0 (0x2000b41c)                                                      */
/*      SPRHBM (0x2000b41c)                                                     */
/*      SPRC0 (0x2000b41c)                                                      */
/*      SPRMCC (0x2000b41c)                                                     */
/*      SPRUCC (0x2000b41c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG0_P0_CH7_SB_PSF_REG 0x1942B41C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG0_P0_CH7_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG0_P1_CH0_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b420)                                                      */
/*      SPRB0 (0x2000b420)                                                      */
/*      SPRHBM (0x2000b420)                                                     */
/*      SPRC0 (0x2000b420)                                                      */
/*      SPRMCC (0x2000b420)                                                     */
/*      SPRUCC (0x2000b420)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG0_P1_CH0_SB_PSF_REG 0x1942B420

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG0_P1_CH0_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P0_CH0_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b600)                                                      */
/*      SPRB0 (0x2000b600)                                                      */
/*      SPRHBM (0x2000b600)                                                     */
/*      SPRC0 (0x2000b600)                                                      */
/*      SPRMCC (0x2000b600)                                                     */
/*      SPRUCC (0x2000b600)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P0_CH0_SB_PSF_REG 0x1942B600

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P0_CH0_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P0_CH1_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b604)                                                      */
/*      SPRB0 (0x2000b604)                                                      */
/*      SPRHBM (0x2000b604)                                                     */
/*      SPRC0 (0x2000b604)                                                      */
/*      SPRMCC (0x2000b604)                                                     */
/*      SPRUCC (0x2000b604)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P0_CH1_SB_PSF_REG 0x1942B604

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P0_CH1_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P0_CH2_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b608)                                                      */
/*      SPRB0 (0x2000b608)                                                      */
/*      SPRHBM (0x2000b608)                                                     */
/*      SPRC0 (0x2000b608)                                                      */
/*      SPRMCC (0x2000b608)                                                     */
/*      SPRUCC (0x2000b608)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P0_CH2_SB_PSF_REG 0x1942B608

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P0_CH2_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P0_CH3_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b60c)                                                      */
/*      SPRB0 (0x2000b60c)                                                      */
/*      SPRHBM (0x2000b60c)                                                     */
/*      SPRC0 (0x2000b60c)                                                      */
/*      SPRMCC (0x2000b60c)                                                     */
/*      SPRUCC (0x2000b60c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P0_CH3_SB_PSF_REG 0x1942B60C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P0_CH3_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P0_CH4_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b610)                                                      */
/*      SPRB0 (0x2000b610)                                                      */
/*      SPRHBM (0x2000b610)                                                     */
/*      SPRC0 (0x2000b610)                                                      */
/*      SPRMCC (0x2000b610)                                                     */
/*      SPRUCC (0x2000b610)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P0_CH4_SB_PSF_REG 0x1942B610

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P0_CH4_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P0_CH5_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b614)                                                      */
/*      SPRB0 (0x2000b614)                                                      */
/*      SPRHBM (0x2000b614)                                                     */
/*      SPRC0 (0x2000b614)                                                      */
/*      SPRMCC (0x2000b614)                                                     */
/*      SPRUCC (0x2000b614)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P0_CH5_SB_PSF_REG 0x1942B614

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P0_CH5_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P0_CH6_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b618)                                                      */
/*      SPRB0 (0x2000b618)                                                      */
/*      SPRHBM (0x2000b618)                                                     */
/*      SPRC0 (0x2000b618)                                                      */
/*      SPRMCC (0x2000b618)                                                     */
/*      SPRUCC (0x2000b618)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P0_CH6_SB_PSF_REG 0x1942B618

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P0_CH6_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P1_CH0_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b620)                                                      */
/*      SPRB0 (0x2000b620)                                                      */
/*      SPRHBM (0x2000b620)                                                     */
/*      SPRC0 (0x2000b620)                                                      */
/*      SPRMCC (0x2000b620)                                                     */
/*      SPRUCC (0x2000b620)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P1_CH0_SB_PSF_REG 0x1942B620

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P1_CH0_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P1_CH1_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b624)                                                      */
/*      SPRB0 (0x2000b624)                                                      */
/*      SPRHBM (0x2000b624)                                                     */
/*      SPRC0 (0x2000b624)                                                      */
/*      SPRMCC (0x2000b624)                                                     */
/*      SPRUCC (0x2000b624)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P1_CH1_SB_PSF_REG 0x1942B624

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P1_CH1_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P1_CH2_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b628)                                                      */
/*      SPRB0 (0x2000b628)                                                      */
/*      SPRHBM (0x2000b628)                                                     */
/*      SPRC0 (0x2000b628)                                                      */
/*      SPRMCC (0x2000b628)                                                     */
/*      SPRUCC (0x2000b628)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P1_CH2_SB_PSF_REG 0x1942B628

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P1_CH2_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P1_CH3_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b62c)                                                      */
/*      SPRB0 (0x2000b62c)                                                      */
/*      SPRHBM (0x2000b62c)                                                     */
/*      SPRC0 (0x2000b62c)                                                      */
/*      SPRMCC (0x2000b62c)                                                     */
/*      SPRUCC (0x2000b62c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P1_CH3_SB_PSF_REG 0x1942B62C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P1_CH3_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P1_CH4_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b630)                                                      */
/*      SPRB0 (0x2000b630)                                                      */
/*      SPRHBM (0x2000b630)                                                     */
/*      SPRC0 (0x2000b630)                                                      */
/*      SPRMCC (0x2000b630)                                                     */
/*      SPRUCC (0x2000b630)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P1_CH4_SB_PSF_REG 0x1942B630

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P1_CH4_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P1_CH5_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b634)                                                      */
/*      SPRB0 (0x2000b634)                                                      */
/*      SPRHBM (0x2000b634)                                                     */
/*      SPRC0 (0x2000b634)                                                      */
/*      SPRMCC (0x2000b634)                                                     */
/*      SPRUCC (0x2000b634)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P1_CH5_SB_PSF_REG 0x1942B634

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P1_CH5_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P1_CH6_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b638)                                                      */
/*      SPRB0 (0x2000b638)                                                      */
/*      SPRHBM (0x2000b638)                                                     */
/*      SPRC0 (0x2000b638)                                                      */
/*      SPRMCC (0x2000b638)                                                     */
/*      SPRUCC (0x2000b638)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P1_CH6_SB_PSF_REG 0x1942B638

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P1_CH6_SB_PSF_STRUCT;

/* PSF_1_EHCR_RS3_PG1_P1_CH7_SB_PSF_REG supported on:                           */
/*      SPRA0 (0x2000b63c)                                                      */
/*      SPRB0 (0x2000b63c)                                                      */
/*      SPRHBM (0x2000b63c)                                                     */
/*      SPRC0 (0x2000b63c)                                                      */
/*      SPRMCC (0x2000b63c)                                                     */
/*      SPRUCC (0x2000b63c)                                                     */
/* Register default value on SPRA0: 0x00000000                                  */
/* Register default value on SPRB0: 0x00000000                                  */
/* Register default value on SPRHBM: 0x00000000                                 */
/* Register default value on SPRC0: 0x00000000                                  */
/* Register default value on SPRMCC: 0x00000000                                 */
/* Register default value on SPRUCC: 0x00000000                                 */
/* SPRA0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRB0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRHBM Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRC0 Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                 */
/* SPRMCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* SPRUCC Register File:    sprsp_top/psf_sprpi5[0]/psf_1_sprpi5                */
/* Struct generated from SPRA0 BDF: 0_0_0                                       */
/* SPRA0 Security PolicyGroup: PSF_1_SAI1                                       */
/* SPRB0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRHBM Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRC0 Security PolicyGroup: PSF_1_SAI2                                       */
/* SPRMCC Security PolicyGroup: PSF_1_SAI2                                      */
/* SPRUCC Security PolicyGroup: PSF_1_SAI2                                      */
/* These registers control logging of errors for transactions that have encountered an error.
*/


#define PSF_1_EHCR_RS3_PG1_P1_CH7_SB_PSF_REG 0x1942B63C

typedef union {
  ///
  /// Individual bit fields
  ///
  struct {
    UINT32 perr : 1;

                            /* Bits[0:0], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received and dropped an erroneous P transaction.
                               Cleared by writing a 1'b. This bit is sticky.
                            */
    UINT32 nperr : 1;

                            /* Bits[1:1], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received an erroneous NP transaction, and has
                               returned a UR CPL. Cleared by writing a 1'b1.
                               This bit is sticky.
                            */
    UINT32 cplerr : 1;

                            /* Bits[2:2], Access Type=RW/1C, default=0x00000000*/

                            /*
                               Default value=0x0, If set, the Error Handler has
                               received ad dropped an erroneous CPL
                               transaction. Cleared by writing a 1'b1. This bit
                               is sticky.
                            */
    UINT32 rsvd : 29;

                            /* Bits[31:3], Access Type=RO, default=None*/

                            /* Reserved */

  } Bits;
  UINT32 Data;

} PSF_1_EHCR_RS3_PG1_P1_CH7_SB_PSF_STRUCT;
#endif /* _SB_PSF_h */
