#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 10 10:24:32 2023
# Process ID: 17196
# Current directory: C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2208 C:\Users\DELL\Documents\Vivado projects\lab11_shared_adders\lab11_shared_adders.xpr
# Log file: C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/vivado.log
# Journal file: C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/DELL/lab11_shared_adders' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 802.512 ; gain = 178.000
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2458] undeclared symbol clock, assumed default net type wire [C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/Top_Module.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sim_1/new/test_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b5b8c8da426f4a3582e17e73bbe5e704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_adder_behav xil_defaultlib.test_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.PISO
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SIPO
Compiling module xil_defaultlib.PIPO
Compiling module xil_defaultlib.Top_Module
Compiling module xil_defaultlib.test_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_adder_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 10 10:28:49 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_behav -key {Behavioral:sim_1:Functional:test_adder} -tclbatch {test_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sim_1/new/test_adder.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 832.340 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sim_1/new/test_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b5b8c8da426f4a3582e17e73bbe5e704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_adder_behav xil_defaultlib.test_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PISO
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.SIPO
Compiling module xil_defaultlib.PIPO
Compiling module xil_defaultlib.Top_Module
Compiling module xil_defaultlib.test_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_adder_behav -key {Behavioral:sim_1:Functional:test_adder} -tclbatch {test_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sim_1/new/test_adder.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 852.578 ; gain = 5.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 10 10:33:40 2023...
