

================================================================
== Vitis HLS Report for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2'
================================================================
* Date:           Wed Jan  3 23:38:48 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.034 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_388_2  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 5 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%curTileStatic_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %curTileStatic"   --->   Operation 6 'read' 'curTileStatic_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%initial_dynamic_level_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %initial_dynamic_level"   --->   Operation 7 'read' 'initial_dynamic_level_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shape_idx_load_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shape_idx_load"   --->   Operation 8 'read' 'shape_idx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%allocated_tiles_levelsValidLen_shapes_values_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %allocated_tiles_levelsValidLen_shapes_values_load"   --->   Operation 9 'read' 'allocated_tiles_levelsValidLen_shapes_values_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %i_3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph24.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i4 %i_3" [DynMap/DynMap_4HLS.cpp:388]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.96ns)   --->   "%icmp_ln388 = icmp_ult  i4 %i, i4 %allocated_tiles_levelsValidLen_shapes_values_load_read" [DynMap/DynMap_4HLS.cpp:388]   --->   Operation 14 'icmp' 'icmp_ln388' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.99ns)   --->   "%i_7 = add i4 %i, i4 1" [DynMap/DynMap_4HLS.cpp:388]   --->   Operation 15 'add' 'i_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%br_ln388 = br i1 %icmp_ln388, void %.loopexit.i.loopexit.exitStub, void %.split18" [DynMap/DynMap_4HLS.cpp:388]   --->   Operation 16 'br' 'br_ln388' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i2.i4, i5 %shape_idx_load_read, i2 %initial_dynamic_level_read, i4 %i" [DynMap/DynMap_4HLS.cpp:389]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln388)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i11 %tmp_s" [DynMap/DynMap_4HLS.cpp:389]   --->   Operation 18 'zext' 'zext_ln389' <Predicate = (icmp_ln388)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%allocated_tiles_levels_dynamic_shapes_values_addr = getelementptr i4 %allocated_tiles_levels_dynamic_shapes_values, i64 0, i64 %zext_ln389" [DynMap/DynMap_4HLS.cpp:389]   --->   Operation 19 'getelementptr' 'allocated_tiles_levels_dynamic_shapes_values_addr' <Predicate = (icmp_ln388)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.77ns)   --->   "%retrievedTile = load i11 %allocated_tiles_levels_dynamic_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:389]   --->   Operation 20 'load' 'retrievedTile' <Predicate = (icmp_ln388)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1280> <ROM>

State 2 <SV = 1> <Delay = 5.03>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln388 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [DynMap/DynMap_4HLS.cpp:388]   --->   Operation 21 'specloopname' 'specloopname_ln388' <Predicate = (icmp_ln388)> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (2.77ns)   --->   "%retrievedTile = load i11 %allocated_tiles_levels_dynamic_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:389]   --->   Operation 22 'load' 'retrievedTile' <Predicate = (icmp_ln388)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1280> <ROM>
ST_2 : Operation 23 [1/1] (0.96ns)   --->   "%icmp_ln390 = icmp_eq  i4 %retrievedTile, i4 %curTileStatic_read" [DynMap/DynMap_4HLS.cpp:390]   --->   Operation 23 'icmp' 'icmp_ln390' <Predicate = (icmp_ln388)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.29ns)   --->   "%br_ln390 = br i1 %icmp_ln390, void, void %.loopexit.i.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:390]   --->   Operation 24 'br' 'br_ln390' <Predicate = (icmp_ln388)> <Delay = 1.29>
ST_2 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln388 = store i4 %i_7, i4 %i_3" [DynMap/DynMap_4HLS.cpp:388]   --->   Operation 25 'store' 'store_ln388' <Predicate = (icmp_ln388 & !icmp_ln390)> <Delay = 1.29>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph24.i"   --->   Operation 26 'br' 'br_ln0' <Predicate = (icmp_ln388 & !icmp_ln390)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %.lr.ph24.i, i1 0, void %.split18"   --->   Operation 27 'phi' 'merge' <Predicate = (icmp_ln390) | (!icmp_ln388)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln390) | (!icmp_ln388)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ allocated_tiles_levelsValidLen_shapes_values_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shape_idx_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ initial_dynamic_level]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curTileStatic]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ allocated_tiles_levels_dynamic_shapes_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_3                                                    (alloca        ) [ 011]
curTileStatic_read                                     (read          ) [ 001]
initial_dynamic_level_read                             (read          ) [ 000]
shape_idx_load_read                                    (read          ) [ 000]
allocated_tiles_levelsValidLen_shapes_values_load_read (read          ) [ 000]
store_ln0                                              (store         ) [ 000]
br_ln0                                                 (br            ) [ 000]
i                                                      (load          ) [ 000]
specpipeline_ln0                                       (specpipeline  ) [ 000]
icmp_ln388                                             (icmp          ) [ 011]
i_7                                                    (add           ) [ 001]
br_ln388                                               (br            ) [ 011]
tmp_s                                                  (bitconcatenate) [ 000]
zext_ln389                                             (zext          ) [ 000]
allocated_tiles_levels_dynamic_shapes_values_addr      (getelementptr ) [ 001]
specloopname_ln388                                     (specloopname  ) [ 000]
retrievedTile                                          (load          ) [ 000]
icmp_ln390                                             (icmp          ) [ 001]
br_ln390                                               (br            ) [ 000]
store_ln388                                            (store         ) [ 000]
br_ln0                                                 (br            ) [ 000]
merge                                                  (phi           ) [ 001]
ret_ln0                                                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="allocated_tiles_levelsValidLen_shapes_values_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allocated_tiles_levelsValidLen_shapes_values_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shape_idx_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shape_idx_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="initial_dynamic_level">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initial_dynamic_level"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="curTileStatic">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curTileStatic"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="allocated_tiles_levels_dynamic_shapes_values">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allocated_tiles_levels_dynamic_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_3_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="curTileStatic_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="0"/>
<pin id="48" dir="0" index="1" bw="4" slack="0"/>
<pin id="49" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curTileStatic_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="initial_dynamic_level_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="2" slack="0"/>
<pin id="54" dir="0" index="1" bw="2" slack="0"/>
<pin id="55" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="initial_dynamic_level_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="shape_idx_load_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="0" index="1" bw="5" slack="0"/>
<pin id="61" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shape_idx_load_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="allocated_tiles_levelsValidLen_shapes_values_load_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="4" slack="0"/>
<pin id="67" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="allocated_tiles_levelsValidLen_shapes_values_load_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="allocated_tiles_levels_dynamic_shapes_values_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="11" slack="0"/>
<pin id="74" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allocated_tiles_levels_dynamic_shapes_values_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="11" slack="0"/>
<pin id="79" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="retrievedTile/1 "/>
</bind>
</comp>

<comp id="83" class="1005" name="merge_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="merge_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="4" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln388_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="4" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_7_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_s_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="0" index="1" bw="5" slack="0"/>
<pin id="118" dir="0" index="2" bw="2" slack="0"/>
<pin id="119" dir="0" index="3" bw="4" slack="0"/>
<pin id="120" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln389_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln390_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="1"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln390/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln388_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="0" index="1" bw="4" slack="1"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln388/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_3_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="curTileStatic_read_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="curTileStatic_read "/>
</bind>
</comp>

<comp id="151" class="1005" name="icmp_ln388_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln388 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i_7_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="160" class="1005" name="allocated_tiles_levels_dynamic_shapes_values_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="1"/>
<pin id="162" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="allocated_tiles_levels_dynamic_shapes_values_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="64" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="58" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="123"><net_src comp="52" pin="2"/><net_sink comp="115" pin=2"/></net>

<net id="124"><net_src comp="100" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="128"><net_src comp="115" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="134"><net_src comp="77" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="42" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="149"><net_src comp="46" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="154"><net_src comp="103" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="109" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="163"><net_src comp="70" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 : allocated_tiles_levelsValidLen_shapes_values_load | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 : shape_idx_load | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 : initial_dynamic_level | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 : curTileStatic | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2 : allocated_tiles_levels_dynamic_shapes_values | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln388 : 2
		i_7 : 2
		br_ln388 : 3
		tmp_s : 2
		zext_ln389 : 3
		allocated_tiles_levels_dynamic_shapes_values_addr : 4
		retrievedTile : 5
	State 2
		icmp_ln390 : 1
		br_ln390 : 2
		merge : 3
		ret_ln0 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|
| Operation|                          Functional Unit                          |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|
|    add   |                             i_7_fu_109                            |    0    |    6    |
|----------|-------------------------------------------------------------------|---------|---------|
|   icmp   |                         icmp_ln388_fu_103                         |    0    |    2    |
|          |                         icmp_ln390_fu_130                         |    0    |    2    |
|----------|-------------------------------------------------------------------|---------|---------|
|          |                   curTileStatic_read_read_fu_46                   |    0    |    0    |
|   read   |               initial_dynamic_level_read_read_fu_52               |    0    |    0    |
|          |                   shape_idx_load_read_read_fu_58                  |    0    |    0    |
|          | allocated_tiles_levelsValidLen_shapes_values_load_read_read_fu_64 |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|bitconcatenate|                            tmp_s_fu_115                           |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   zext   |                         zext_ln389_fu_125                         |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   Total  |                                                                   |    0    |    10   |
|----------|-------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------+--------+
|                                                         |   FF   |
+---------------------------------------------------------+--------+
|allocated_tiles_levels_dynamic_shapes_values_addr_reg_160|   11   |
|                curTileStatic_read_reg_146               |    4   |
|                       i_3_reg_139                       |    4   |
|                       i_7_reg_155                       |    4   |
|                    icmp_ln388_reg_151                   |    1   |
|                       merge_reg_83                      |    1   |
+---------------------------------------------------------+--------+
|                          Total                          |   25   |
+---------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   10   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   25   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   25   |   19   |
+-----------+--------+--------+--------+
