---
name: Table 2-61
full_name: Table 2-61. MSRs in the Pentium Processor
supported_cpu: []
msr:
- value: 0H
  name: P5_MC_ADDR
  description: See Section 16.10.2, “Pentium Processor Machine-Check Exception Handling.”
  see_section:
  - 16.10.2
- value: 1H
  name: P5_MC_TYPE
  description: See Section 16.10.2, “Pentium Processor Machine-Check Exception Handling.”
  see_section:
  - 16.10.2
- value: 10H
  name: TSC
  description: See Section 18.17, “Time-Stamp Counter.”
  see_section:
  - '18.17'
- value: 11H
  name: CESR
  description: See Section 20.6.9.1, “Control and Event Select Register (CESR).”
  see_section:
  - 20.6.9.1
- value: 12H
  name: CTR0
  description: Section 20.6.9.3, “Events Counted.”
  see_section:
  - 20.6.9.3
- value: 13H
  name: CTR1
  description: Section 20.6.9.3, “Events Counted.”
  see_section:
  - 20.6.9.3
