Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/tools/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c8d5f0bbab80439d998969868bf26a85 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MCU_behav xil_defaultlib.tb_MCU xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [/home/project/Verilog/1210RV32I_2nd_step/1210RV32I_2nd_step.srcs/sources_1/new/MCU.sv:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataSelector
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_core
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MCU_behav
