########################################################################
# Delay Model v0.5
#
# Describe logic delays and intra-site net delays
#
#
# Conventions:
# A user sees a cell with all its input and output pins. But, the user do NOT know
# if a timing arc between each pair of input and output exists or not.
# Thus, the user will call the delay model with each possible pair of input/output.
# When the delay model was called with non-existent arc, it return -1.
# the user have to catch it and interpret it as an indicator that the arc DOES NOT exist.
#
# The model is not context-aware. This means
# 1) a delay of an arc does  not change with load.
# 2) there is an arc even when its input or output is not connected.
#
#
# File format:
# 1) A blank line or a line start with # will be ignored.
# 2) There are two types of data: intra-site and logic delays.
#    The section for intra-site must start with keyword "site" followed by site names, seperated by ','.
#    All the site names after the keyword "site" will consider equivalent.
#    Please beware that equivalent sites will be applied to bel as well.
#    The section for logic delay must start with keyword "bel" followed by bel names, considered equivalent.
#    It must contain keyword "in" and a list of site names where the bel delays are applicable.
#    All the site names after the keyword "in" will consider equivalent for the list of bel names.
#    The "site" and "bel" keywords are in effect until another keyword appears.
# 3) An arc delay of an intra-site net delay is listed in one line, containing 3 fields:
#    start pin, end pin and delay in ps. The pin can be either a site pin or a bel pin.
#    A bel pin must include both bel name and pin name, seperated by '/'.
#    Equivalent pin can be listed using ',' as seperators. The delay value field cannot be a list.
# 4) An arc delay of a logic delay is listed in one line.
#    In the simplest case, it contains 3 fields: start pin, end pin and delay in ps.
#    Both pins belong to the same bel and thus bel name are not used in the fields.
# 5) An arc delay can be more complex because a bel may have different set of arcs for different configurations.
#    Furthermore, the same arcs may have different delays depending on configurations.
#    For such a bel, an optional list of configuration follows the keyword "bel" and the bel name.
#    A configuration and its values are format as
#          CARRY_TYPE: SINGLE_CY8 DUAL_CY4
#    , where CARRY_TYPE is a valid configuration for the bel (CARRY8 in this example),
#    SINGLE_CY8 and DUAL_CY4 are the valid values of CARRY_TYPE.
#    Multiple configurations are separated by one or more ' '.
#    An arc delay for such bel may contain more than 3 fields.
#    The extra field list configurations and their values where the arc delay is applicable.
#    If a configuration is not listed for an arc delay, the arc applies to all values of the missing configuration.
#    In other words, the existence of configurations on an arc limits the applicability of that arc.
# 6) Each entry above must complete in one line. '\' CANNOT be used to continue on the next line.
# 7) The arc delays representing intra-site delay of a site must be together.
#    The arcs representing logic delays of a bel must be together.
# 8) Text substitution can be applied to each arc delay line.
#    The substitution spec appears after a delay value. In the case of logic delay, it must be before any config.
#    The text to be replaced follows by ':' and the list of desired substitutions.
#    If the target text are numbers, a range can be specified, ie., i: 1-71  means i will be replaced by each value between 1 and 71 inclusive.
#    Spaces are not allowed before and after - in range specification.
#    Only one substitution list per arc is supported.
#
########################################################################


######################  special cases for inter-site ####################
# Only valid between vertically adjacent sites. No check provided.
#intersite SLICEM/COUT SLICEM/CIN 20
# if cross rclk
#intersite SLICEM/COUT SLICEM/CIN 45

###################### inter-site delay ####################
site SLICEM,SLICEL
       A6   A6LUT/A6     0
       A5   A6LUT/A5     0
       A4   A6LUT/A4     0
       A3   A6LUT/A3     0
       A2   A6LUT/A2     0
       A1   A6LUT/A1     0
       A5   A5LUT/A5     0
       A4   A5LUT/A4     0
       A3   A5LUT/A3     0
       A2   A5LUT/A2     0
       A1   A5LUT/A1     0

# possible to consolidate these
       B6   B6LUT/A6     0
       B5   B6LUT/A5     0
       B4   B6LUT/A4     0
       B3   B6LUT/A3     0
       B2   B6LUT/A2     0
       B1   B6LUT/A1     0
       B5   B5LUT/A5     0
       B4   B5LUT/A4     0
       B3   B5LUT/A3     0
       B2   B5LUT/A2     0
       B1   B5LUT/A1     0

       C6   C6LUT/A6     0
       C5   C6LUT/A5     0
       C4   C6LUT/A4     0
       C3   C6LUT/A3     0
       C2   C6LUT/A2     0
       C1   C6LUT/A1     0
       C5   C5LUT/A5     0
       C4   C5LUT/A4     0
       C3   C5LUT/A3     0
       C2   C5LUT/A2     0
       C1   C5LUT/A1     0

       D6   D6LUT/A6     0
       D5   D6LUT/A5     0
       D4   D6LUT/A4     0
       D3   D6LUT/A3     0
       D2   D6LUT/A2     0
       D1   D6LUT/A1     0
       D5   D5LUT/A5     0
       D4   D5LUT/A4     0
       D3   D5LUT/A3     0
       D2   D5LUT/A2     0
       D1   D5LUT/A1     0

       E6   E6LUT/A6     0
       E5   E6LUT/A5     0
       E4   E6LUT/A4     0
       E3   E6LUT/A3     0
       E2   E6LUT/A2     0
       E1   E6LUT/A1     0
       E5   E5LUT/A5     0
       E4   E5LUT/A4     0
       E3   E5LUT/A3     0
       E2   E5LUT/A2     0
       E1   E5LUT/A1     0

       F6   F6LUT/A6     0
       F5   F6LUT/A5     0
       F4   F6LUT/A4     0
       F3   F6LUT/A3     0
       F2   F6LUT/A2     0
       F1   F6LUT/A1     0
       F5   F5LUT/A5     0
       F4   F5LUT/A4     0
       F3   F5LUT/A3     0
       F2   F5LUT/A2     0
       F1   F5LUT/A1     0

       G6   G6LUT/A6     0
       G5   G6LUT/A5     0
       G4   G6LUT/A4     0
       G3   G6LUT/A3     0
       G2   G6LUT/A2     0
       G1   G6LUT/A1     0
       G5   G5LUT/A5     0
       G4   G5LUT/A4     0
       G3   G5LUT/A3     0
       G2   G5LUT/A2     0
       G1   G5LUT/A1     0

       H6   H6LUT/A6     0
       H5   H6LUT/A5     0
       H4   H6LUT/A4     0
       H3   H6LUT/A3     0
       H2   H6LUT/A2     0
       H1   H6LUT/A1     0
       H5   H5LUT/A5     0
       H4   H5LUT/A4     0
       H3   H5LUT/A3     0
       H2   H5LUT/A2     0
       H1   H5LUT/A1     0


# input site pins to FF
       AX      AFF/D   100 A: A B C D E F G H
      A_I     AFF2/D   100 A: A B C D E F G H
# LUT to FF
 A6LUT/O6     AFF2/D    50 A: A B C D E F G H
 A6LUT/O6      AFF/D    50 A: A B C D E F G H
 A5LUT/O5     AFF2/D    50 A: A B C D E F G H
 A5LUT/O5      AFF/D    50 A: A B C D E F G H
# LUT to output site pins
 A6LUT/O6       AMUX    60 A: A B C D E F G H
 A6LUT/O6        A_O     0 A: A B C D E F G H
 A5LUT/O5       AMUX    60 A: A B C D E F G H
# FF to output site pins
    AFF/Q         AQ     0 A: A B C D E F G H
   AFF2/Q        AQ2     0 A: A B C D E F G H

# To/from muxf7
          AX F7MUX_AB/S0   0
    B6LUT/O6 F7MUX_AB/0   25
    A6LUT/O6 F7MUX_AB/1   21
F7MUX_AB/OUT BFF/D        32
F7MUX_AB/OUT BFF2/D       32
F7MUX_AB/OUT BMUX         32

          CX F7MUX_CD/S0   0
    D6LUT/O6 F7MUX_CD/0   25
    C6LUT/O6 F7MUX_CD/1   21
F7MUX_CD/OUT DFF/D        32
F7MUX_CD/OUT DFF2/D       32
F7MUX_CD/OUT DMUX         32

          EX F7MUX_EF/S0   0
    F6LUT/O6 F7MUX_EF/0   25
    E6LUT/O6 F7MUX_EF/1   21
F7MUX_EF/OUT FFF/D        32
F7MUX_EF/OUT FFF2/D       32
F7MUX_EF/OUT FMUX         32

          GX F7MUX_GH/S0   0
    H6LUT/O6 F7MUX_GH/0   25
    G6LUT/O6 F7MUX_GH/1   21
F7MUX_GH/OUT HFF/D        32
F7MUX_GH/OUT HFF2/D       32
F7MUX_GH/OUT HMUX         32

# To carry
         CIN  CARRY8/CIN  26
          AX  CARRY8/AX   0
          BX  CARRY8/BX   0
          CX  CARRY8/CX   0
          DX  CARRY8/DX   0
          EX  CARRY8/EX   0
          FX  CARRY8/FX   0
          GX  CARRY8/GX   0
          HX  CARRY8/HX   0
    A6LUT/O6  CARRY8/S0   15
    B6LUT/O6  CARRY8/S1   15
    C6LUT/O6  CARRY8/S2   15
    D6LUT/O6  CARRY8/S3   15
    E6LUT/O6  CARRY8/S4   15
    F6LUT/O6  CARRY8/S5   15
    G6LUT/O6  CARRY8/S6   15
    H6LUT/O6  CARRY8/S7   15
    A5LUT/O5  CARRY8/DI0  0
    B5LUT/O5  CARRY8/DI1  0
    C5LUT/O5  CARRY8/DI2  0
    D5LUT/O5  CARRY8/DI3  0
    E5LUT/O5  CARRY8/DI4  0
    F5LUT/O5  CARRY8/DI5  0
    G5LUT/O5  CARRY8/DI6  0
    H5LUT/O5  CARRY8/DI7  0
## this 16 is observed from Vivado for design spam-filter (bd_0_i/hls_inst/inst/grp_dataflow_parent_loop_1_fu_883/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_s_reg_2447_reg[31]_i_141/CO[7])
## if there is no LUT, it uses thru wires, the delay should be larger than 15

# From carry
   CARRY8/O0  AMUX      30
   CARRY8/O1  BMUX      30
   CARRY8/O2  CMUX      30
   CARRY8/O3  DMUX      30
   CARRY8/O4  EMUX      30
   CARRY8/O5  FMUX      30
   CARRY8/O6  GMUX      30
   CARRY8/O7  HMUX      30
   CARRY8/O0  AFF/D     25
   CARRY8/O1  BFF/D     25
   CARRY8/O2  CFF/D     25
   CARRY8/O3  DFF/D     25
   CARRY8/O4  EFF/D     25
   CARRY8/O5  FFF/D     25
   CARRY8/O6  GFF/D     25
   CARRY8/O7  HFF/D     25
   CARRY8/O0  AFF2/D    25
   CARRY8/O1  BFF2/D    25
   CARRY8/O2  CFF2/D    25
   CARRY8/O3  DFF2/D    25
   CARRY8/O4  EFF2/D    25
   CARRY8/O5  FFF2/D    25
   CARRY8/O6  GFF2/D    25
   CARRY8/O7  HFF2/D    25
## this 26 is observed from Vivado for design spam-filter (bd_0_i/hls_inst/inst/grp_dataflow_parent_loop_1_fu_883/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_s_reg_2447_reg[31]_i_3/O[7]) 

# using FF as routethrough. TODO find delay
# select_objects [get_cells microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8]
   CARRY8/O0  AQ      0
   CARRY8/O1  BQ      0
   CARRY8/O2  CQ      0
   CARRY8/O3  DQ      0
   CARRY8/O4  EQ      0
   CARRY8/O5  FQ      0
   CARRY8/O6  GQ      0
   CARRY8/O7  HQ      0


  CARRY8/CO0  AMUX      0
  CARRY8/CO1  BMUX      0
  CARRY8/CO2  CMUX      0
  CARRY8/CO3  DMUX      0
  CARRY8/CO4  EMUX      0
  CARRY8/CO5  FMUX      0
  CARRY8/CO6  GMUX      0
  CARRY8/CO7  HMUX      0
# this 26 is observed from Vivado for design spam-filter (bd_0_i/hls_inst/inst/grp_dataflow_parent_loop_1_fu_883/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_s_reg_2447_reg[31]_i_3/O[7])

  CARRY8/CO0  AFF/D     0
  CARRY8/CO1  BFF/D     0
  CARRY8/CO2  CFF/D     0
  CARRY8/CO3  DFF/D     0
  CARRY8/CO4  EFF/D     0
  CARRY8/CO5  FFF/D     0
  CARRY8/CO6  GFF/D     0
  CARRY8/CO7  HFF/D     0
  CARRY8/CO0  AFF2/D    0
  CARRY8/CO1  BFF2/D    0
  CARRY8/CO2  CFF2/D    0
  CARRY8/CO3  DFF2/D    0
  CARRY8/CO4  EFF2/D    0
  CARRY8/CO5  FFF2/D    0
  CARRY8/CO6  GFF2/D    0
  CARRY8/CO7  HFF2/D    0
  CARRY8/CO7  COUT      0

# from CE
  CKEN1 AFF/CE   0
  CKEN1 BFF/CE   0
  CKEN1 CFF/CE   0
  CKEN1 DFF/CE   0
  CKEN2 AFF2/CE  0
  CKEN2 BFF2/CE  0
  CKEN2 CFF2/CE  0
  CKEN2 DFF2/CE  0
  CKEN3 EFF/CE   0
  CKEN3 FFF/CE   0
  CKEN3 GFF/CE   0
  CKEN3 HFF/CE   0
  CKEN4 EFF2/CE  0
  CKEN4 FFF2/CE  0
  CKEN4 GFF2/CE  0
  CKEN4 HFF2/CE  0

# from rst
  SRST1 AFF/SR   0 AFF: AFF BFF CFF DFF AFF2 BFF2 CFF2 DFF2
  SRST2 EFF/SR   0 EFF: EFF FFF GFF HFF EFF2 FFF2 GFF2 HFF2

# The followings actually are applicable to only SLICEM. But, current code can't handle the case
# where some arcs are not common among SLICEM/L while other are.  However, this won't do any harm
# as user would never ask for these arcs in SLICEL.
#site SLICEM
# to waddr of lutram
  H1  A5LUT/WA1  0   A5LUT: A5LUT B5LUT C5LUT D5LUT E5LUT F5LUT G5LUT H5LUT A6LUT B6LUT C6LUT D6LUT E6LUT F6LUT G6LUT H6LUT
  H2  A5LUT/WA2  0   A5LUT: A5LUT B5LUT C5LUT D5LUT E5LUT F5LUT G5LUT H5LUT A6LUT B6LUT C6LUT D6LUT E6LUT F6LUT G6LUT H6LUT
  H3  A5LUT/WA3  0   A5LUT: A5LUT B5LUT C5LUT D5LUT E5LUT F5LUT G5LUT H5LUT A6LUT B6LUT C6LUT D6LUT E6LUT F6LUT G6LUT H6LUT
  H4  A5LUT/WA4  0   A5LUT: A5LUT B5LUT C5LUT D5LUT E5LUT F5LUT G5LUT H5LUT A6LUT B6LUT C6LUT D6LUT E6LUT F6LUT G6LUT H6LUT
  H5  A5LUT/WA5  0   A5LUT: A5LUT B5LUT C5LUT D5LUT E5LUT F5LUT G5LUT H5LUT A6LUT B6LUT C6LUT D6LUT E6LUT F6LUT G6LUT H6LUT
  H6  A6LUT/WA6  0   A6LUT: A6LUT B6LUT C6LUT D6LUT E6LUT F6LUT G6LUT H6LUT

# to we of lutram
  WCKEN A5LUT/WE  0   A5LUT: A5LUT B5LUT C5LUT D5LUT E5LUT F5LUT G5LUT H5LUT A6LUT B6LUT C6LUT D6LUT E6LUT F6LUT G6LUT H6LUT

# to D of SRL
  AX  A6LUT/DI2 0
  BX  B6LUT/DI2 0
  CX  C6LUT/DI2 0
  DX  D6LUT/DI2 0
  EX  E6LUT/DI2 0
  FX  F6LUT/DI2 0
  GX  G6LUT/DI2 0
  HX  H6LUT/DI2 0
  A_I A5LUT/DI1 0
  B_I B5LUT/DI1 0
  C_I C5LUT/DI1 0
  D_I D5LUT/DI1 0
  E_I E5LUT/DI1 0
  F_I F5LUT/DI1 0
  G_I G5LUT/DI1 0
  H_I H5LUT/DI1 0

###################### logic delay ####################
bel F7MUX_AB,F7MUX_CD,F7MUX_EF,F7MUX_GH in SLICEM,SLICEL
S0 OUT 77
0  OUT 70
1  OUT 70


bel A6LUT,B6LUT,C6LUT,D6LUT,E6LUT,F6LUT,G6LUT,H6LUT in SLICEM,SLICEL
A1	O6	150
A2	O6	125
A3	O6	100
A4	O6	90
A5	O6	50
A6	O6	35
CLK	WA1	117
CLK	WA2	114
CLK	WA3	113
CLK	WA4	112
CLK	WA5	86
CLK	WA6	96
CLK	WE	180
CLK	O6	312
CLK	DI1	69
# to be used when map to ramd32
CLK	DI2	81


bel A5LUT,B5LUT,C5LUT,D5LUT,E5LUT,F5LUT,G5LUT,H5LUT in SLICEM,SLICEL
#A1	O5	150
#A2	O5	125
#A3	O5	100
#A4	O5	90
#A5	O5	50
A1	O5	165
A2	O5	140
A3	O5	115
A4	O5	100
A5	O5	70
CLK	WA1	117
CLK	WA2	114
CLK	WA3	113
CLK	WA4	112
CLK	WA5	86
CLK	WE	180
CLK	O5	295
CLK	DI1	69


bel AFF,BFF,CFF,DFF,EFF,FFF,GFF,HFF,AFF2,BFF2,CFF2,DFF2,EFF2,FFF2,GFF2,HFF2 in SLICEM,SLICEL
CLK Q  77
CLK D -25

# delay for GND and VCC are the same. remove VCC
bel CARRY8 CYINIT_BOT: AX CIN GND CYINIT_TOP: CIN EX GND CARRY_TYPE: SINGLE_CY8 DUAL_CY4 in SLICEM,SLICEL
      EX   CO4     109   CYINIT_TOP: EX        CARRY_TYPE: DUAL_CY4
      EX   CO5     105   CYINIT_TOP: EX        CARRY_TYPE: DUAL_CY4
      EX   CO6     114   CYINIT_TOP: EX        CARRY_TYPE: DUAL_CY4
      EX   CO7     117   CYINIT_TOP: EX        CARRY_TYPE: DUAL_CY4
      EX    O4      99   CYINIT_TOP: EX        CARRY_TYPE: DUAL_CY4
      EX    O5     134   CYINIT_TOP: EX        CARRY_TYPE: DUAL_CY4
      EX    O6     132   CYINIT_TOP: EX        CARRY_TYPE: DUAL_CY4
      EX    O7     139   CYINIT_TOP: EX        CARRY_TYPE: DUAL_CY4
      AX   CO0      52   CYINIT_BOT: AX        CARRY_TYPE: DUAL_CY4
      AX   CO1      42   CYINIT_BOT: AX        CARRY_TYPE: DUAL_CY4
      AX   CO2      57   CYINIT_BOT: AX        CARRY_TYPE: DUAL_CY4
      AX   CO3      60   CYINIT_BOT: AX        CARRY_TYPE: DUAL_CY4
      AX    O0      56   CYINIT_BOT: AX        CARRY_TYPE: DUAL_CY4
      AX    O1      76   CYINIT_BOT: AX        CARRY_TYPE: DUAL_CY4
      AX    O2      67   CYINIT_BOT: AX        CARRY_TYPE: DUAL_CY4
      AX    O3      82   CYINIT_BOT: AX        CARRY_TYPE: DUAL_CY4
      # when belpin AX is used as CI pin of CARRY8
      AX   CO0     107   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX   CO1     105   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX   CO2     110   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX   CO3     177   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX   CO4     203   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX   CO5     191   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX   CO6     206   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX   CO7     160   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX    O0     110   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX    O1     132   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX    O2     131   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX    O3     135   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX    O4     193   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX    O5     228   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX    O6     216   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
      AX    O7     231   CYINIT_BOT: AX        CARRY_TYPE: SINGLE_CY8
     CIN   CO0      52
     CIN   CO1      42
     CIN   CO2      57
     CIN   CO3      60
     CIN   CO4      92   CARRY_TYPE: SINGLE_CY8
     CIN   CO5      77   CARRY_TYPE: SINGLE_CY8
     CIN   CO6      92   CARRY_TYPE: SINGLE_CY8
     CIN   CO7      23   CARRY_TYPE: SINGLE_CY8
     CIN    O0      56
     CIN    O1      76
     CIN    O2      67
     CIN    O3      82
     CIN    O4      86   CARRY_TYPE: SINGLE_CY8
     CIN    O5     116   CARRY_TYPE: SINGLE_CY8
     CIN    O6     103   CARRY_TYPE: SINGLE_CY8
     CIN    O7     116   CARRY_TYPE: SINGLE_CY8
     # for when belpin AX is used for DI0 pin of CARRY8
      AX   CO0      57   CYINIT_BOT: GND CIN
      AX   CO1      83   CYINIT_BOT: GND CIN
      AX   CO2      90   CYINIT_BOT: GND CIN
      AX   CO3     182   CYINIT_BOT: GND CIN
      AX   CO4     184   CYINIT_BOT: GND CIN    CARRY_TYPE: SINGLE_CY8
      AX   CO5     170   CYINIT_BOT: GND CIN    CARRY_TYPE: SINGLE_CY8
      AX   CO6     186   CYINIT_BOT: GND CIN    CARRY_TYPE: SINGLE_CY8
      AX   CO7     140   CYINIT_BOT: GND CIN    CARRY_TYPE: SINGLE_CY8
      AX    O1      81   CYINIT_BOT: GND CIN
      AX    O2     109   CYINIT_BOT: GND CIN
      AX    O3     115   CYINIT_BOT: GND CIN
      AX    O4     178   CYINIT_BOT: GND CIN    CARRY_TYPE: SINGLE_CY8
      AX    O5     208   CYINIT_BOT: GND CIN    CARRY_TYPE: SINGLE_CY8
      AX    O6     196   CYINIT_BOT: GND CIN    CARRY_TYPE: SINGLE_CY8
      AX    O7     211   CYINIT_BOT: GND CIN    CARRY_TYPE: SINGLE_CY8
     # when AX is used as DI0, belpin DI0 is generally not connected.
     # leaving these arcs should not have negative impact.
     DI0   CO0      57
     DI0   CO1      83
     DI0   CO2      90
     DI0   CO3     182
     DI0   CO4     184   CARRY_TYPE: SINGLE_CY8
     DI0   CO5     170   CARRY_TYPE: SINGLE_CY8
     DI0   CO6     186   CARRY_TYPE: SINGLE_CY8
     DI0   CO7     140   CARRY_TYPE: SINGLE_CY8
     DI0    O1      81
     DI0    O2     109
     DI0    O3     115
     DI0    O4     178   CARRY_TYPE: SINGLE_CY8
     DI0    O5     208   CARRY_TYPE: SINGLE_CY8
     DI0    O6     196   CARRY_TYPE: SINGLE_CY8
     DI0    O7     211   CARRY_TYPE: SINGLE_CY8
# belpin BX and DI1 can be used for DI1 pin of CARRY8
  BX,DI1   CO1      73
  BX,DI1   CO2      78
  BX,DI1   CO3     144
  BX,DI1   CO4     172   CARRY_TYPE: SINGLE_CY8
  BX,DI1   CO5     158   CARRY_TYPE: SINGLE_CY8
  BX,DI1   CO6     173   CARRY_TYPE: SINGLE_CY8
  BX,DI1   CO7     127   CARRY_TYPE: SINGLE_CY8
  BX,DI1    O2      99
  BX,DI1    O3     102
  BX,DI1    O4     162   CARRY_TYPE: SINGLE_CY8
  BX,DI1    O5     196   CARRY_TYPE: SINGLE_CY8
  BX,DI1    O6     183   CARRY_TYPE: SINGLE_CY8
  BX,DI1    O7     198   CARRY_TYPE: SINGLE_CY8
  CX,DI2   CO2      69
  CX,DI2   CO3     134
  CX,DI2   CO4     160   CARRY_TYPE: SINGLE_CY8
  CX,DI2   CO5     148   CARRY_TYPE: SINGLE_CY8
  CX,DI2   CO6     163   CARRY_TYPE: SINGLE_CY8
  CX,DI2   CO7     117   CARRY_TYPE: SINGLE_CY8
  CX,DI2    O3      94
  CX,DI2    O4     150   CARRY_TYPE: SINGLE_CY8
  CX,DI2    O5     186   CARRY_TYPE: SINGLE_CY8
  CX,DI2    O6     174   CARRY_TYPE: SINGLE_CY8
  CX,DI2    O7     188   CARRY_TYPE: SINGLE_CY8
  DX,DI3   CO3     131
  DX,DI3   CO4     157   CARRY_TYPE: SINGLE_CY8
  DX,DI3   CO5     144   CARRY_TYPE: SINGLE_CY8
  DX,DI3   CO6     160   CARRY_TYPE: SINGLE_CY8
  DX,DI3   CO7     113   CARRY_TYPE: SINGLE_CY8
  DX,DI3    O4     147   CARRY_TYPE: SINGLE_CY8
  DX,DI3    O5     182   CARRY_TYPE: SINGLE_CY8
  DX,DI3    O6     170   CARRY_TYPE: SINGLE_CY8
  DX,DI3    O7     185   CARRY_TYPE: SINGLE_CY8
      EX   CO4      59   CYINIT_TOP: CIN GND        CARRY_TYPE: DUAL_CY4
      EX   CO5      87   CYINIT_TOP: CIN GND        CARRY_TYPE: DUAL_CY4
      EX   CO6      98   CYINIT_TOP: CIN GND        CARRY_TYPE: DUAL_CY4
      EX   CO7     100   CYINIT_TOP: CIN GND        CARRY_TYPE: DUAL_CY4
      EX    O5      84   CYINIT_TOP: CIN GND        CARRY_TYPE: DUAL_CY4
      EX    O6     115   CYINIT_TOP: CIN GND        CARRY_TYPE: DUAL_CY4
      EX    O7     123   CYINIT_TOP: CIN GND        CARRY_TYPE: DUAL_CY4
      EX   CO4      59   CARRY_TYPE: SINGLE_CY8
      EX   CO5      87   CARRY_TYPE: SINGLE_CY8
      EX   CO6      98   CARRY_TYPE: SINGLE_CY8
      EX   CO7     100   CARRY_TYPE: SINGLE_CY8
      EX    O5      84   CARRY_TYPE: SINGLE_CY8
      EX    O6     115   CARRY_TYPE: SINGLE_CY8
      EX    O7     123
     DI4   CO4      59
     DI4   CO5      87
     DI4   CO6      98
     DI4   CO7     100
     DI4    O5      84
     DI4    O6     115
     DI4    O7     123
  FX,DI5   CO5      74
  FX,DI5   CO6      82
  FX,DI5   CO7      95
  FX,DI5    O6     102
  FX,DI5    O7     107
  GX,DI6   CO6      69
  GX,DI6   CO7      67
  GX,DI6    O7      93
  HX,DI7   CO7      60
      S0   CO0      71
      S0   CO1     109
      S0   CO2     115
      S0   CO3     186
      S0   CO4     216   CARRY_TYPE: SINGLE_CY8
      S0   CO5     201   CARRY_TYPE: SINGLE_CY8
      S0   CO6     217   CARRY_TYPE: SINGLE_CY8
      S0   CO7     199   CARRY_TYPE: SINGLE_CY8
      S0    O0      65
      S0    O1      96
      S0    O2     134
      S0    O3     139
      S0    O4     206   CARRY_TYPE: SINGLE_CY8
      S0    O5     240   CARRY_TYPE: SINGLE_CY8
      S0    O6     226   CARRY_TYPE: SINGLE_CY8
      S0    O7     241   CARRY_TYPE: SINGLE_CY8
      S1   CO1      91
      S1   CO2      98
      S1   CO3     184
      S1   CO4     213   CARRY_TYPE: SINGLE_CY8
      S1   CO5     199   CARRY_TYPE: SINGLE_CY8
      S1   CO6     214   CARRY_TYPE: SINGLE_CY8
      S1   CO7     197   CARRY_TYPE: SINGLE_CY8
      S1    O1      56
      S1    O2     117
      S1    O3     123
      S1    O4     204   CARRY_TYPE: SINGLE_CY8
      S1    O5     237   CARRY_TYPE: SINGLE_CY8
      S1    O6     224   CARRY_TYPE: SINGLE_CY8
      S1    O7     238   CARRY_TYPE: SINGLE_CY8
      S2   CO2      63
      S2   CO3     148
      S2   CO4     176   CARRY_TYPE: SINGLE_CY8
      S2   CO5     162   CARRY_TYPE: SINGLE_CY8
      S2   CO6     177   CARRY_TYPE: SINGLE_CY8
      S2   CO7     168   CARRY_TYPE: SINGLE_CY8
      S2    O2      58
      S2    O3      86
      S2    O4     167   CARRY_TYPE: SINGLE_CY8
      S2    O5     200   CARRY_TYPE: SINGLE_CY8
      S2    O6     188   CARRY_TYPE: SINGLE_CY8
      S2    O7     202   CARRY_TYPE: SINGLE_CY8
      S3   CO3     133
      S3   CO4     159   CARRY_TYPE: SINGLE_CY8
      S3   CO5     146   CARRY_TYPE: SINGLE_CY8
      S3   CO6     162   CARRY_TYPE: SINGLE_CY8
      S3   CO7     170   CARRY_TYPE: SINGLE_CY8
      S3    O3      61
      S3    O4     149   CARRY_TYPE: SINGLE_CY8
      S3    O5     184   CARRY_TYPE: SINGLE_CY8
      S3    O6     172   CARRY_TYPE: SINGLE_CY8
      S3    O7     187   CARRY_TYPE: SINGLE_CY8
      S4   CO4      70
      S4   CO5     103
      S4   CO6     113
      S4   CO7     163
      S4    O4      63
      S4    O5      95
      S4    O6     129
      S4    O7     137
      S5   CO5     105
      S5   CO6     113
      S5   CO7     166
      S5    O5      58
      S5    O6     131
      S5    O7     138
      S6   CO6      61
      S6   CO7     124
      S6    O6      56
      S6    O7      85
      S7   CO7     124
      S7    O7      56


bel RAMB36E2 CASCADE_ORDER_A: FIRST MIDDLE LAST NONE  CASCADE_ORDER_B: FIRST MIDDLE LAST NONE DOA_REG: 0 1  DOB_REG: 0 1  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP

# test
#CASDINB[21] CASDOUTA[25]  100

# SP  uses only Port A.
# SDP uses Port A for Write and Port B for Read.
# TDP uses both boths. Each for Write and Read.

###################### DATA OUTPUT PORT A #####################

CLKARDCLK  DOUTADOUT[0]     220   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[1]     210   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[2]     220   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[3]     212   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[4]     219   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[5]     213   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[6]     219   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[7]     215   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[8]     217   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[9]     217   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[10]    215   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[11]    218   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[12]    214   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[13]    218   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[14]    211   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[15]    219   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[16]    220   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[17]    211   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[18]    219   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[19]    213   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[20]    219   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[21]    214   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[22]    219   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[23]    216   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[24]    216   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[25]    218   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[26]    214   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[27]    218   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[28]    213   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[29]    219   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[30]    209   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTADOUT[31]    219   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1

CLKARDCLK  DOUTPADOUTP[0]   218   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTPADOUTP[1]   216   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTPADOUTP[2]   217   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1
CLKARDCLK  DOUTPADOUTP[3]   217   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 1


CLKARDCLK  DOUTADOUT[0]    1003   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[1]     979   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[2]     937   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[3]     957   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[4]     919   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[5]     934   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[6]     920   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[7]     923   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[8]     888   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[9]     901   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[10]    885   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[11]    899   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[12]    895   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[13]    899   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[14]    891   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[15]    893   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[16]    873   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[17]    876   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[18]    886   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[19]    878   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[20]    881   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[21]    882   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[22]    879   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[23]    877   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[24]    883   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[25]    889   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[26]    875   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[27]    882   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[28]    866   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[29]    880   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[30]    863   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTADOUT[31]    876   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0

CLKARDCLK  DOUTPADOUTP[0]   926   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTPADOUTP[1]   902   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTPADOUTP[2]   862   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0
CLKARDCLK  DOUTPADOUTP[3]   865   RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST NONE  DOA_REG: 0


###################### DATA OUTPUT PORT B #####################

CLKBWRCLK  DOUTBDOUT[0]     229   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[1]     218   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[2]     229   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[3]     220   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[4]     228   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[5]     222   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[6]     227   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[7]     223   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[8]     225   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[9]     227   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[10]    224   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[11]    228   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[12]    222   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[13]    228   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[14]    219   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[15]    228   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[16]    229   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[17]    219   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[18]    228   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[19]    221   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[20]    228   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[21]    223   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[22]    227   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[23]    225   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[24]    225   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[25]    227   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[26]    223   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[27]    228   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[28]    221   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[29]    228   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[30]    217   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTBDOUT[31]    228   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1

CLKBWRCLK  DOUTPBDOUTP[0]   227   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTPBDOUTP[1]   226   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTPBDOUTP[2]   226   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1
CLKBWRCLK  DOUTPBDOUTP[3]   226   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 1


CLKBWRCLK  DOUTBDOUT[0]     992   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[1]     966   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[2]     927   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[3]     944   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[4]     902   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[5]     916   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[6]     901   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[7]     907   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[8]     877   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[9]     885   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[10]    876   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[11]    884   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[12]    877   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[13]    880   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[14]    870   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[15]    878   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[16]    857   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[17]    850   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[18]    859   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[19]    862   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[20]    870   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[21]    869   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[22]    866   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[23]    868   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[24]    868   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[25]    879   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[26]    858   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[27]    875   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[28]    852   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[29]    863   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[30]    846   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTBDOUT[31]    857   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0

CLKBWRCLK  DOUTPBDOUTP[0]   916   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTPBDOUTP[1]   892   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTPBDOUTP[2]   854   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0
CLKBWRCLK  DOUTPBDOUTP[3]   856   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST NONE  DOB_REG: 0


###################### DATA INPUT PORT A #####################
# Convention 1:
# If a pin is connected to a constant, vivado will report delay of 0. For conciseness, we don't do that here.
# Long delay on a timing path starting from a constant has no practical consequences.

CLKARDCLK  DINADIN[0]       291  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[1]       294  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[2]       276  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[3]       268  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[4]       288  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[5]       272  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[6]       244  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[7]       248  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[8]       261  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[9]       259  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[10]      248  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[11]      251  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[12]      237  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[13]      244  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[14]      242  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[15]      257  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[16]      261  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[17]      269  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[18]      248  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[19]      236  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[20]      239  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[21]      245  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[22]      266  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[23]      246  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[24]      265  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[25]      260  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[26]      242  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[27]      261  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[28]      242  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[29]      269  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[30]      313  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINADIN[31]      267  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP

CLKARDCLK  DINPADINP[0]     228  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINPADINP[1]     227  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINPADINP[2]     226  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP
CLKARDCLK  DINPADINP[3]     222  RTL_RAM_TYPE: RAM_SP RAM_SDP RAM_TDP


###################### DATA INPUT PORT B #####################
# see comment on "DATA INPUT PORT A" above.

CLKBWRCLK  DINBDIN[0]       277  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[1]       266  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[2]       264  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[3]       261  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[4]       256  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[5]       250  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[6]       255  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[7]       280  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[8]       239  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[9]       244  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[10]      237  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[11]      266  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[12]      256  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[13]      258  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[14]      270  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[15]      267  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[16]      274  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[17]      231  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[18]      238  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[19]      229  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[20]      244  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[21]      245  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[22]      260  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[23]      265  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[24]      255  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[25]      232  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[26]      238  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[27]      266  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[28]      228  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[29]      245  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[30]      298  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINBDIN[31]      267  RTL_RAM_TYPE: RAM_TDP

CLKBWRCLK  DINPBDINP[0]     245  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINPBDINP[1]     242  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINPBDINP[2]     243  RTL_RAM_TYPE: RAM_TDP
CLKBWRCLK  DINPBDINP[3]     242  RTL_RAM_TYPE: RAM_TDP


###################### CASCADE PORT A #####################

CLKARDCLK  CASDOUTA[0]     1156  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[1]     1143  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[2]     1106  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[3]     1123  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[4]     1090  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[5]     1098  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[6]     1091  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[7]     1085  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[8]     1047  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[9]     1060  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[10]    1043  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[11]    1057  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[12]    1055  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[13]    1057  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[14]    1050  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[15]    1050  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[16]    1031  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[17]    1034  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[18]    1046  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[19]    1037  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[20]    1049  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[21]    1041  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[22]    1046  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[23]    1034  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[24]    1049  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[25]    1047  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[26]    1039  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[27]    1039  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[28]    1030  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[29]    1037  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[30]    1025  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST
CLKARDCLK  CASDOUTA[31]    1032  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: FIRST

CLKARDCLK      CASDOUTA[0]      1148  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[1]      1103  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[2]      1097  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[3]      1084  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[4]      1073  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[5]      1075  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[6]      1086  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[7]      1072  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[8]      1047  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[9]      1060  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[10]     1043  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[11]     1057  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[12]     1055  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[13]     1057  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[14]     1050  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[15]     1050  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[16]     1031  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[17]     1034  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[18]     1046  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[19]     1037  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[20]     1049  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[21]     1041  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[22]     1046  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[23]     1034  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[24]     1049  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[25]     1047  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[26]     1039  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[27]     1039  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[28]     1030  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[29]     1037  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[30]     1025  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CLKARDCLK      CASDOUTA[31]     1032  RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE

# can we combine these bits?
CASDINA[i]   CASDOUTA[i]      210   i: 0-31 RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: MIDDLE
CASDINA[i]   DOUTADOUT[i]     117   i: 0-31 RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST

# can we combine these bits?
CLKARDCLK  CASDINA[i]            69   i: 0-31 RTL_RAM_TYPE: RAM_SP RAM_TDP  CASCADE_ORDER_A: LAST


###################### CACADE PORT B #####################

CLKBWRCLK      CASDOUTB[0]     1145   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[1]     1130   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[2]     1098   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[3]     1112   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[4]     1071   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[5]     1081   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[6]     1068   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[7]     1070   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[8]     1039   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[9]     1047   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[10]    1039   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[11]    1044   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[12]    1039   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[13]    1039   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[14]    1031   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[15]    1035   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[16]    1020   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[17]    1010   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[18]    1022   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[19]    1022   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[20]    1036   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[21]    1029   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[22]    1030   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[23]    1028   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[24]    1028   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[25]    1039   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[26]    1018   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[27]    1034   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[28]    1011   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[29]    1019   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[30]    1003   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST
CLKBWRCLK      CASDOUTB[31]    1013   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: FIRST

CLKBWRCLK      CASDOUTB[0]     1137   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[1]     1085   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[2]     1075   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[3]     1073   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[4]     1063   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[5]     1065   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[6]     1066   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[7]     1062   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[8]     1039   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[9]     1047   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[10]    1039   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[11]    1044   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[12]    1039   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[13]    1039   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[14]    1031   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[15]    1035   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[16]    1020   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[17]    1010   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[18]    1022   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[19]    1022   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[20]    1036   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[21]    1029   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[22]    1030   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[23]    1028   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[24]    1028   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[25]    1039   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[26]    1018   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[27]    1034   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[28]    1011   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[29]    1019   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[30]    1003   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE
CLKBWRCLK      CASDOUTB[31]    1013   RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE

CASDINB[i]   CASDOUTB[i]      210   i: 0-31 RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: MIDDLE


CLKBWRCLK      CASDINB[i]        69   i: 0-31 RTL_RAM_TYPE: RAM_SDP RAM_TDP  CASCADE_ORDER_B: LAST

## for setup time
#In my experiments, the delay of RSTRAMARSTRAM and RSTRAMB always 0.
#Is it because they are connected to constant?
#Using 0ps seems wrong. What to do?
RSTRAMARSTRAM 	CLKARDCLK      0
RSTRAMB 		CLKBWRCLK            0

WEA[i] 			CLKARDCLK         394 i: 0-3


# for SP and SDP, WEBWE connect to GND. Thus, their corresponding delay is 0. See Convention 1 above.
WEBWE[i] 		CLKBWRCLK       394 i: 0-3


# no ARST_A ARST_B. I never see those pins

# for SDP, ENARDEN, REGCEAREGCE, RSTREGARSTREG may connect to constant. Thus, their corresponding delay is 0. See Convention 1 above.
#CLKARDCLK  	ENARDEN        342
#CLKARDCLK  	REGCEAREGCE    233
#CLKARDCLK  	RSTREGARSTREG  313

ENARDEN 		CLKARDCLK    342
REGCEAREGCE 	CLKARDCLK    233
RSTREGARSTREG 	CLKARDCLK    313

# for SP, ENBWREN is connected to GND, while REGCEB and RSTREGB to VCC. Thus, their corresponding delay is 0. See Convention 1 above.
#CLKBWRCLK  	ENBWREN        342
#CLKBWRCLK  	REGCEB         233
#CLKBWRCLK  	RSTREGB        313

ENBWREN		 	CLKBWRCLK		342
REGCEB		 	CLKBWRCLK		233
RSTREGB		 	CLKBWRCLK		313

# RAMB18 could have 20-40 ps smaller setup time depending on lower of upper ones
# setup time
ADDRARDADDR[0]     CLKARDCLK      358
ADDRARDADDR[1]     CLKARDCLK      333
ADDRARDADDR[2]     CLKARDCLK      330
ADDRARDADDR[3]     CLKARDCLK      338
ADDRARDADDR[4]     CLKARDCLK      337
ADDRARDADDR[5]     CLKARDCLK      352
ADDRARDADDR[6]     CLKARDCLK      285
ADDRARDADDR[7]     CLKARDCLK      267
ADDRARDADDR[8]     CLKARDCLK      283
ADDRARDADDR[9]     CLKARDCLK      277
ADDRARDADDR[10]    CLKARDCLK      276
ADDRARDADDR[11]    CLKARDCLK      294
ADDRARDADDR[12]    CLKARDCLK      279
ADDRARDADDR[13]    CLKARDCLK      274
ADDRARDADDR[14]    CLKARDCLK      287
                       
                       
ADDRBWRADDR[0]     CLKBWRCLK      383
ADDRBWRADDR[1]     CLKBWRCLK      347
ADDRBWRADDR[2]     CLKBWRCLK      341
ADDRBWRADDR[3]     CLKBWRCLK      334
ADDRBWRADDR[4]     CLKBWRCLK      343
ADDRBWRADDR[5]     CLKBWRCLK      362
ADDRBWRADDR[6]     CLKBWRCLK      287
ADDRBWRADDR[7]     CLKBWRCLK      285
ADDRBWRADDR[8]     CLKBWRCLK      306
ADDRBWRADDR[9]     CLKBWRCLK      305
ADDRBWRADDR[10]    CLKBWRCLK      309
ADDRBWRADDR[11]    CLKBWRCLK      303
ADDRBWRADDR[12]    CLKBWRCLK      284
ADDRBWRADDR[13]    CLKBWRCLK      290
ADDRBWRADDR[14]    CLKBWRCLK      329
                       
ADDRENA              CLKARDCLK      445
ADDRENB              CLKBWRCLK      445
                       
CASDOMUXA            CLKARDCLK      99
CASDOMUXB            CLKBWRCLK      99
                       
CASDOMUXEN_A         CLKARDCLK      99
CASDOMUXEN_B         CLKBWRCLK      99
                       
CASOREGIMUXA         CLKARDCLK      115
CASOREGIMUXB         CLKBWRCLK      115
                       
CASOREGIMUXEN_A      CLKARDCLK      115
CASOREGIMUXEN_B      CLKBWRCLK      115

# CONVENTIONS:
# 1) Extra arcs.   Some arcs return by the model may not exist for a given config combinations. The caller must ignore them if the primitive do not have one of the pin specified by such arc.
# 2) Missing arcs. Some arcs is not captured by the experiment, ie., ADDR_A[20]-[22] it requirs 2048 URAM. In the experiment, they have delay of 0 because they connect to constant.
#                  If the arc delay is recores as 0, when it later use, the wrong delay of 0 will be used. Instead, we don't record it and return -1.
#                  The caller must check if the pin connect to constant.return by the model may not exist for a given config combinations. The caller must ignore them if the primitive do not have one of the pin specified by such arc.
bel URAM288   CASCADE_ORDER_A: NONE FIRST LAST MIDDLE   CASCADE_ORDER_B: NONE FIRST LAST MIDDLE   IREG_PRE_A: FALSE TRUE   IREG_PRE_B: FALSE TRUE   OREG_A: FALSE TRUE   OREG_B: FALSE TRUE   OREG_ECC_A: FALSE TRUE   OREG_ECC_B: FALSE TRUE   REG_CAS_A: FALSE TRUE   REG_CAS_B: FALSE TRUE   EN_ECC_WR_A: FALSE TRUE   EN_ECC_WR_B: FALSE TRUE   EN_ECC_RD_A: FALSE TRUE   EN_ECC_RD_B: FALSE TRUE   




###################### DATA INPUT PORT A #####################
# change name TODO
# see Convention 2
CLK  ADDR_A[0]   494  IREG_PRE_A: FALSE
CLK  ADDR_A[1]   515  IREG_PRE_A: FALSE
CLK  ADDR_A[2]   522  IREG_PRE_A: FALSE
CLK  ADDR_A[3]   481  IREG_PRE_A: FALSE
CLK  ADDR_A[4]   504  IREG_PRE_A: FALSE
CLK  ADDR_A[5]   471  IREG_PRE_A: FALSE
CLK  ADDR_A[6]   486  IREG_PRE_A: FALSE
CLK  ADDR_A[7]   493  IREG_PRE_A: FALSE
CLK  ADDR_A[8]   428  IREG_PRE_A: FALSE
CLK  ADDR_A[9]   498  IREG_PRE_A: FALSE
CLK  ADDR_A[10]  441  IREG_PRE_A: FALSE
CLK  ADDR_A[11]  465  IREG_PRE_A: FALSE
CLK  ADDR_A[12]  512  IREG_PRE_A: FALSE
CLK  ADDR_A[13]  495  IREG_PRE_A: FALSE
CLK  ADDR_A[14]  512  IREG_PRE_A: FALSE
CLK  ADDR_A[15]  515  IREG_PRE_A: FALSE
CLK  ADDR_A[16]  502  IREG_PRE_A: FALSE
CLK  ADDR_A[17]  505  IREG_PRE_A: FALSE
CLK  ADDR_A[18]  520  IREG_PRE_A: FALSE
#CLK  ADDR_A[19]  0
#CLK  ADDR_A[20]  0
#CLK  ADDR_A[21]  0
#CLK  ADDR_A[22]  0

# see Convention 2
CLK  ADDR_A[0]    258 IREG_PRE_A: TRUE
CLK  ADDR_A[1]    262 IREG_PRE_A: TRUE
CLK  ADDR_A[2]    269 IREG_PRE_A: TRUE
CLK  ADDR_A[3]    231 IREG_PRE_A: TRUE
CLK  ADDR_A[4]    265 IREG_PRE_A: TRUE
CLK  ADDR_A[5]    273 IREG_PRE_A: TRUE
CLK  ADDR_A[6]    270 IREG_PRE_A: TRUE
CLK  ADDR_A[7]    265 IREG_PRE_A: TRUE
CLK  ADDR_A[8]    264 IREG_PRE_A: TRUE
CLK  ADDR_A[9]    264 IREG_PRE_A: TRUE
CLK  ADDR_A[10]   266 IREG_PRE_A: TRUE
CLK  ADDR_A[11]   262 IREG_PRE_A: TRUE
CLK  ADDR_A[12]   248 IREG_PRE_A: TRUE
CLK  ADDR_A[13]   249 IREG_PRE_A: TRUE
CLK  ADDR_A[14]   253 IREG_PRE_A: TRUE
CLK  ADDR_A[15]   251 IREG_PRE_A: TRUE
CLK  ADDR_A[16]   255 IREG_PRE_A: TRUE
CLK  ADDR_A[17]   262 IREG_PRE_A: TRUE
CLK  ADDR_A[18]   271 IREG_PRE_A: TRUE
#CLK  ADDR_A[19]   0
#CLK  ADDR_A[20]   0
#CLK  ADDR_A[21]   0
#CLK  ADDR_A[22]   0


# some config combinations does not have BWE pins. See Convention 1.
CLK  BWE_A[i]   491 i: 0-8   IREG_PRE_A: FALSE

# some config combinations does not have BWE pins. See Convention 1.
CLK  BWE_A[i]   313 i: 0-8   IREG_PRE_A: TRUE


CLK  DIN_A[i]   571 i: 0-63 IREG_PRE_A: FALSE EN_ECC_WR_A: TRUE

CLK  DIN_A[0]   481 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[1]   529 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[2]   501 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[3]   490 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[4]   498 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[5]   449 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[6]   483 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[7]   498 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[8]   499 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[9]   505 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[10]  470 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[11]  524 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[12]  531 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[13]  523 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[14]  521 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[15]  516 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[16]  526 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[17]  536 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[18]  512 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[19]  531 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[20]  501 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[21]  501 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[22]  519 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[23]  510 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[24]  496 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[25]  530 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[26]  524 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[27]  494 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[28]  472 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[29]  477 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[30]  501 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[31]  473 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[32]  464 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[33]  496 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[34]  483 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[35]  496 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[36]  475 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[37]  462 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[38]  440 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[39]  451 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[40]  444 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[41]  445 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[42]  480 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[43]  473 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[44]  478 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[45]  459 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[46]  475 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[47]  472 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[48]  464 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[49]  453 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[50]  450 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[51]  449 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[52]  451 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[53]  431 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[54]  431 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[55]  425 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[56]  461 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[57]  427 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[58]  418 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[59]  434 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[60]  387 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[61]  416 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[62]  412 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[63]  420 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[64]  484 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[65]  389 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[66]  453 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[67]  375 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[68]  373 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[69]  376 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[70]  401 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE
CLK  DIN_A[71]  432 IREG_PRE_A: FALSE EN_ECC_WR_A: FALSE

CLK  DIN_A[0]   266  IREG_PRE_A: TRUE
CLK  DIN_A[1]   253  IREG_PRE_A: TRUE
CLK  DIN_A[2]   259  IREG_PRE_A: TRUE
CLK  DIN_A[3]   258  IREG_PRE_A: TRUE
CLK  DIN_A[4]   250  IREG_PRE_A: TRUE
CLK  DIN_A[5]   266  IREG_PRE_A: TRUE
CLK  DIN_A[6]   265  IREG_PRE_A: TRUE
CLK  DIN_A[7]   269  IREG_PRE_A: TRUE
CLK  DIN_A[8]   270  IREG_PRE_A: TRUE
CLK  DIN_A[9]   259  IREG_PRE_A: TRUE
CLK  DIN_A[10]  254  IREG_PRE_A: TRUE
CLK  DIN_A[11]  243  IREG_PRE_A: TRUE
CLK  DIN_A[12]  259  IREG_PRE_A: TRUE
CLK  DIN_A[13]  259  IREG_PRE_A: TRUE
CLK  DIN_A[14]  263  IREG_PRE_A: TRUE
CLK  DIN_A[15]  233  IREG_PRE_A: TRUE
CLK  DIN_A[16]  251  IREG_PRE_A: TRUE
CLK  DIN_A[17]  258  IREG_PRE_A: TRUE
CLK  DIN_A[18]  253  IREG_PRE_A: TRUE
CLK  DIN_A[19]  236  IREG_PRE_A: TRUE
CLK  DIN_A[20]  241  IREG_PRE_A: TRUE
CLK  DIN_A[21]  253  IREG_PRE_A: TRUE
CLK  DIN_A[22]  254  IREG_PRE_A: TRUE
CLK  DIN_A[23]  237  IREG_PRE_A: TRUE
CLK  DIN_A[24]  251  IREG_PRE_A: TRUE
CLK  DIN_A[25]  232  IREG_PRE_A: TRUE
CLK  DIN_A[26]  238  IREG_PRE_A: TRUE
CLK  DIN_A[27]  236  IREG_PRE_A: TRUE
CLK  DIN_A[28]  253  IREG_PRE_A: TRUE
CLK  DIN_A[29]  234  IREG_PRE_A: TRUE
CLK  DIN_A[30]  237  IREG_PRE_A: TRUE
CLK  DIN_A[31]  255  IREG_PRE_A: TRUE
CLK  DIN_A[32]  225  IREG_PRE_A: TRUE
CLK  DIN_A[33]  246  IREG_PRE_A: TRUE
CLK  DIN_A[34]  240  IREG_PRE_A: TRUE
CLK  DIN_A[35]  244  IREG_PRE_A: TRUE
CLK  DIN_A[36]  225  IREG_PRE_A: TRUE
CLK  DIN_A[37]  242  IREG_PRE_A: TRUE
CLK  DIN_A[38]  258  IREG_PRE_A: TRUE
CLK  DIN_A[39]  257  IREG_PRE_A: TRUE
CLK  DIN_A[40]  251  IREG_PRE_A: TRUE
CLK  DIN_A[41]  243  IREG_PRE_A: TRUE
CLK  DIN_A[42]  254  IREG_PRE_A: TRUE
CLK  DIN_A[43]  253  IREG_PRE_A: TRUE
CLK  DIN_A[44]  250  IREG_PRE_A: TRUE
CLK  DIN_A[45]  253  IREG_PRE_A: TRUE
CLK  DIN_A[46]  260  IREG_PRE_A: TRUE
CLK  DIN_A[47]  256  IREG_PRE_A: TRUE
CLK  DIN_A[48]  270  IREG_PRE_A: TRUE
CLK  DIN_A[49]  261  IREG_PRE_A: TRUE
CLK  DIN_A[50]  264  IREG_PRE_A: TRUE
CLK  DIN_A[51]  257  IREG_PRE_A: TRUE
CLK  DIN_A[52]  257  IREG_PRE_A: TRUE
CLK  DIN_A[53]  248  IREG_PRE_A: TRUE
CLK  DIN_A[54]  250  IREG_PRE_A: TRUE
CLK  DIN_A[55]  258  IREG_PRE_A: TRUE
CLK  DIN_A[56]  260  IREG_PRE_A: TRUE
CLK  DIN_A[57]  263  IREG_PRE_A: TRUE
CLK  DIN_A[58]  251  IREG_PRE_A: TRUE
CLK  DIN_A[59]  272  IREG_PRE_A: TRUE
CLK  DIN_A[60]  261  IREG_PRE_A: TRUE
CLK  DIN_A[61]  267  IREG_PRE_A: TRUE
CLK  DIN_A[62]  271  IREG_PRE_A: TRUE
CLK  DIN_A[63]  267  IREG_PRE_A: TRUE
CLK  DIN_A[64]  266  IREG_PRE_A: TRUE
CLK  DIN_A[65]  270  IREG_PRE_A: TRUE
CLK  DIN_A[66]  259  IREG_PRE_A: TRUE
CLK  DIN_A[67]  258  IREG_PRE_A: TRUE
CLK  DIN_A[68]  243  IREG_PRE_A: TRUE
CLK  DIN_A[69]  268  IREG_PRE_A: TRUE
CLK  DIN_A[70]  268  IREG_PRE_A: TRUE
CLK  DIN_A[71]  268  IREG_PRE_A: TRUE


CLK  EN_A         458  IREG_PRE_A: FALSE
CLK  EN_A         260  IREG_PRE_A: TRUE

# does not exists for IREG_PRE_A TRUE or RST_MODE ASYNC, see Convention 1
CLK  OREG_CE_A    479


CLK  RDB_WR_A     456  IREG_PRE_A: FALSE
CLK  RDB_WR_A     260  IREG_PRE_A: TRUE


# I see only 0, if an input pin is unconnected or connected to constant, I always see 0.
# Should not provide false 0.
#CLK  SLEEP            0
#CLK  INJECT_SBITERR_A 0
#CLK  INJECT_DBITERR_A 0


###################### DATA OUTPUT PORT A #####################

CLK  DOUT_A[i] 1126  i: 0-71 EN_ECC_RD_A: TRUE OREG_ECC_A: FALSE OREG_A: TRUE

CLK  DOUT_A[i] 1126  i: 0-71 EN_ECC_RD_A: TRUE OREG_ECC_A: FALSE OREG_A: FALSE CASCADE_ORDER_A: NONE

CLK  DOUT_A[i] 1652  i: 0-71 EN_ECC_RD_A: TRUE OREG_ECC_A: FALSE OREG_A: FALSE CASCADE_ORDER_A: LAST

# see more variation then NONE/LAST for URAM_524288
CLK DOUT_A[0]  320                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[1]  320                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[2]  309                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[3]  317                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[4]  314                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[5]  312                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[6]  309                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[7]  316                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[8]  312                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[9]  301                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[10] 309                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[11] 326                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[12] 314                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[13] 318                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[14] 313                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[15] 308                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[16] 312                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[17] 301                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[18] 315                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[19] 314                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[20] 322                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[21] 322                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[22] 297                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[23] 309                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[24] 311                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[25] 301                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[26] 308                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[27] 304                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[28] 314                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[29] 306                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[30] 305                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[31] 318                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[32] 308                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[33] 306                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[34] 290                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[35] 305                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[36] 300                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[37] 304                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[38] 299                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[39] 315                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[40] 305                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[41] 314                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[42] 302                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[43] 305                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[44] 305                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[45] 317                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[46] 295                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[47] 296                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[48] 302                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[49] 299                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[50] 299                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[51] 308                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[52] 299                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[53] 295                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[54] 300                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[55] 293                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[56] 292                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[57] 304                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[58] 301                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[59] 297                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[60] 304                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[61] 300                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[62] 302                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[63] 297                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[64] 301                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[65] 309                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[66] 309                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[67] 304                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[68] 311                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[69] 309                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[70] 302                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE
CLK DOUT_A[71] 308                             OREG_ECC_A: TRUE CASCADE_ORDER_A: NONE

CLK DOUT_A[0]  458                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[1]  454                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[2]  446                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[3]  459                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[4]  468                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[5]  468                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[6]  470                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[7]  448                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[8]  464                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[9]  470                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[10] 470                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[11] 460                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[12] 451                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[13] 447                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[14] 455                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[15] 453                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[16] 456                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[17] 447                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[18] 441                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[19] 449                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[20] 452                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[21] 447                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[22] 448                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[23] 450                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[24] 455                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[25] 449                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[26] 451                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[27] 445                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[28] 451                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[29] 454                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[30] 459                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[31] 456                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[32] 455                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[33] 456                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[34] 438                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[35] 461                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[36] 443                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[37] 460                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[38] 456                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[39] 455                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[40] 464                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[41] 456                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[42] 467                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[43] 456                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[44] 468                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[45] 464                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[46] 457                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[47] 461                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[48] 465                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[49] 463                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[50] 465                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[51] 467                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[52] 471                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[53] 472                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[54] 459                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[55] 458                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[56] 459                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[57] 453                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[58] 459                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[59] 460                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[60] 467                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[61] 468                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[62] 452                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[63] 469                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[64] 462                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[65] 456                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[66] 488                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[67] 468                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[68] 456                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[69] 481                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[70] 453                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST
CLK DOUT_A[71] 455                             OREG_ECC_A: TRUE CASCADE_ORDER_A: LAST

CLK  DOUT_A[0]        767  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[1]        753  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[2]        753  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[3]        750  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[4]        757  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[5]        743  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[6]        740  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[7]        742  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[8]        728  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[9]        729  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[10]       722  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[11]       743  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[12]       728  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[13]       725  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[14]       726  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[15]       719  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[16]       727  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[17]       713  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[18]       729  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[19]       713  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[20]       727  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[21]       732  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[22]       715  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[23]       706  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[24]       718  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[25]       687  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[26]       723  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[27]       719  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[28]       717  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[29]       715  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[30]       674  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[31]       674  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[32]       662  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[33]       665  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[34]       651  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[35]       652  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[36]       655  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[37]       656  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[38]       652  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[39]       668  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[40]       658  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[41]       724  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[42]       658  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[43]       714  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[44]       659  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[45]       705  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[46]       691  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[47]       704  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[48]       712  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[49]       709  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[50]       713  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[51]       722  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[52]       715  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[53]       711  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[54]       710  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[55]       667  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[56]       669  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[57]       668  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[58]       662  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[59]       658  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[60]       671  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[61]       672  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[62]       676  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[63]       719  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[64]       707  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[65]       714  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[66]       722  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[67]       714  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[68]       713  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[69]       719  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[70]       716  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE
CLK  DOUT_A[71]       717  EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: TRUE

CLK  DOUT_A[0]        1292 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[1]        1279 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[2]        1279 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[3]        1278 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[4]        1285 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[5]        1271 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[6]        1269 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[7]        1272 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[8]        1258 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[9]        1259 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[10]       1253 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[11]       1274 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[12]       1261 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[13]       1259 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[14]       1260 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[15]       1253 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[16]       1259 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[17]       1247 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[18]       1256 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[19]       1250 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[20]       1250 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[21]       1260 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[22]       1234 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[23]       1246 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[24]       1236 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[25]       1228 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[26]       1237 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[27]       1230 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[28]       1226 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[29]       1224 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[30]       1218 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[31]       1219 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[32]       1207 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[33]       1211 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[34]       1198 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[35]       1199 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[36]       1201 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[37]       1202 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[38]       1197 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[39]       1212 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[40]       1202 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[41]       1210 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[42]       1200 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[43]       1206 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[44]       1200 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[45]       1207 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[46]       1191 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[47]       1191 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[48]       1201 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[49]       1197 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[50]       1198 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[51]       1204 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[52]       1196 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[53]       1194 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[54]       1193 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[55]       1200 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[56]       1202 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[57]       1200 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[58]       1193 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[59]       1189 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[60]       1201 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[61]       1200 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[62]       1205 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[63]       1195 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[64]       1185 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[65]       1188 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[66]       1199 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[67]       1192 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[68]       1189 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[69]       1198 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[70]       1194 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE
CLK  DOUT_A[71]       1192 EN_ECC_RD_A: FALSE OREG_ECC_A: FALSE OREG_A: FALSE


# I see only 0, if an input pin is unconnected or connected to constant, I always see 0.
# Should not provide false 0.
#RST_A  DOUT_A[i]     0 i: 0-71 RST_MODE_A: ASYNC



###################### CASCADE #####################

# first in cascade chain

# clk->out

CLK  CAS_OUT_ADDR_A[0]   400   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[1]   404   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[2]   406   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[3]   408   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[4]   409   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[5]   439   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[6]   398   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[7]   402   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[8]   410   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[9]   404   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[10]  408   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[11]  380   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[12]  370   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[13]  378   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[14]  379   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[15]  373   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[16]  373   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[17]  369   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[18]  369   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[19]  372   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[20]  373   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[21]  371   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_ADDR_A[22]  371   CASCADE_ORDER_A: FIRST


CLK  CAS_OUT_BWE_A[0]    382   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_BWE_A[1]    383   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_BWE_A[2]    381   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_BWE_A[3]    377   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_BWE_A[4]    382   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_BWE_A[5]    389   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_BWE_A[6]    375   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_BWE_A[7]    383   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_BWE_A[8]    376   CASCADE_ORDER_A: FIRST


CLK  CAS_OUT_DIN_A[0]    351   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[1]    350   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[2]    366   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[3]    337   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[4]    379   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[5]    422   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[6]    375   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[7]    388   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[8]    361   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[9]    371   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[10]   370   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[11]   365   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[12]   371   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[13]   387   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[14]   367   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[15]   363   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[16]   363   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[17]   374   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[18]   437   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[19]   363   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[20]   371   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[21]   382   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[22]   351   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[23]   354   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[24]   373   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[25]   381   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[26]   361   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[27]   346   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[28]   367   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[29]   342   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[30]   343   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[31]   339   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[32]   346   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[33]   340   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[34]   348   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[35]   324   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[36]   339   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[37]   338   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[38]   336   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[39]   347   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[40]   331   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[41]   337   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[42]   298   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[43]   299   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[44]   302   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[45]   297   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[46]   324   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[47]   299   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[48]   298   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[49]   397   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[50]   297   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[51]   301   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[52]   297   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[53]   299   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[54]   296   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[55]   300   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[56]   393   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[57]   306   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[58]   297   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[59]   310   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[60]   459   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[61]   303   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[62]   300   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[63]   302   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[64]   462   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[65]   455   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[66]   455   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[67]   459   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[68]   458   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[69]   461   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[70]   298   CASCADE_ORDER_A: FIRST
CLK  CAS_OUT_DIN_A[71]   464   CASCADE_ORDER_A: FIRST


CLK CAS_OUT_DOUT_A[0]  351     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[1]  349     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[2]  353     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[3]  358     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[4]  316     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[5]  348     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[6]  328     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[7]  333     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[8]  341     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[9]  326     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[10] 337     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[11] 366     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[12] 340     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[13] 358     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[14] 362     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[15] 340     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[16] 337     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[17] 338     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[18] 372     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[19] 341     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[20] 352     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[21] 366     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[22] 330     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[23] 339     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[24] 337     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[25] 333     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[26] 335     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[27] 329     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[28] 345     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[29] 342     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[30] 332     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[31] 345     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[32] 334     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[33] 335     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[34] 340     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[35] 355     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[36] 328     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[37] 351     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[38] 341     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[39] 351     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[40] 334     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[41] 349     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[42] 324     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[43] 334     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[44] 328     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[45] 349     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[46] 322     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[47] 328     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[48] 341     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[49] 328     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[50] 326     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[51] 336     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[52] 321     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[53] 318     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[54] 324     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[55] 318     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[56] 314     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[57] 326     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[58] 321     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[59] 321     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[60] 324     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[61] 323     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[62] 323     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[63] 316     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[64] 323     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[65] 331     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[66] 334     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[67] 322     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[68] 330     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[69] 336     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[70] 323     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[71] 327     CASCADE_ORDER_A: FIRST OREG_ECC_A: TRUE

CLK CAS_OUT_DOUT_A[0]  1195    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[1]  1206    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[2]  1227    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[3]  1217    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[4]  1176    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[5]  1204    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[6]  1185    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[7]  1206    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[8]  1200    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[9]  1184    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[10] 1195    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[11] 1219    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[12] 1186    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[13] 1210    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[14] 1231    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[15] 1209    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[16] 1228    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[17] 1221    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[18] 1241    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[19] 1205    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[20] 1210    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[21] 1229    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[22] 1207    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[23] 1203    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[24] 1197    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[25] 1199    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[26] 1191    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[27] 1181    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[28] 1186    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[29] 1200    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[30] 1200    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[31] 1212    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[32] 1199    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[33] 1197    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[34] 1191    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[35] 1205    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[36] 1172    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[37] 1218    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[38] 1186    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[39] 1196    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[40] 1183    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[41] 1216    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[42] 1172    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[43] 1166    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[44] 1171    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[45] 1204    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[46] 1178    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[47] 1188    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[48] 1205    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[49] 1181    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[50] 1184    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[51] 1187    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[52] 1177    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[53] 1188    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[54] 1179    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[55] 1192    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[56] 1188    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[57] 1169    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[58] 1164    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[59] 1163    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[60] 1192    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[61] 1190    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[62] 1203    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[63] 1186    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[64] 1158    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[65] 1179    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[66] 1195    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[67] 1190    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[68] 1194    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[69] 1194    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[70] 1192    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DOUT_A[71] 1193    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE

CLK CAS_OUT_DOUT_A[0]  1753    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[1]  1763    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[2]  1785    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[3]  1775    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[4]  1734    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[5]  1762    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[6]  1743    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[7]  1765    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[8]  1758    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[9]  1742    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[10] 1753    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[11] 1777    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[12] 1744    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[13] 1768    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[14] 1789    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[15] 1767    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[16] 1786    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[17] 1779    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[18] 1798    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[19] 1763    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[20] 1768    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[21] 1788    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[22] 1765    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[23] 1762    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[24] 1755    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[25] 1757    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[26] 1750    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[27] 1738    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[28] 1745    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[29] 1759    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[30] 1759    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[31] 1771    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[32] 1758    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[33] 1755    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[34] 1749    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[35] 1763    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[36] 1730    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[37] 1776    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[38] 1744    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[39] 1754    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[40] 1741    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[41] 1775    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[42] 1730    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[43] 1725    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[44] 1728    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[45] 1763    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[46] 1736    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[47] 1746    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[48] 1762    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[49] 1739    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[50] 1742    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[51] 1746    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[52] 1736    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[53] 1745    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[54] 1737    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[55] 1750    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[56] 1746    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[57] 1727    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[58] 1722    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[59] 1721    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[60] 1751    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[61] 1749    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[62] 1761    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[63] 1744    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[64] 1716    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[65] 1738    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[66] 1754    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[67] 1748    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[68] 1751    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[69] 1752    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[70] 1750    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[71] 1750    CASCADE_ORDER_A: FIRST OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE

CLK CAS_OUT_DOUT_A[0]  844  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[1]  821  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[2]  839  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[3]  827  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[4]  807  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[5]  820  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[6]  799  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[7]  800  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[8]  794  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[9]  794  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[10] 792  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[11] 823  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[12] 797  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[13] 804  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[14] 806  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[15] 786  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[16] 792  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[17] 792  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[18] 818  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[19] 781  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[20] 793  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[21] 808  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[22] 785  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[23] 770  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[24] 780  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[25] 754  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[26] 787  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[27] 781  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[28] 783  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[29] 788  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[30] 740  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[31] 739  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[32] 725  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[33] 728  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[34] 732  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[35] 730  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[36] 717  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[37] 738  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[38] 728  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[39] 737  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[40] 723  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[41] 795  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[42] 716  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[43] 781  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[44] 716  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[45] 774  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[46] 755  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[47] 772  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[48] 786  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[49] 775  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[50] 777  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[51] 787  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[52] 777  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[53] 771  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[54] 771  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[55] 730  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[56] 730  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[57] 727  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[58] 714  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[59] 716  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[60] 728  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[61] 731  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[62] 736  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[63] 777  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[64] 767  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[65] 774  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[66] 787  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[67] 770  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[68] 773  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[69] 783  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[70] 776  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[71] 775  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE

CLK CAS_OUT_DOUT_A[0]  1401  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[1]  1379  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[2]  1397  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[3]  1387  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[4]  1367  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[5]  1379  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[6]  1360  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[7]  1362  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[8]  1357  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[9]  1356  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[10] 1356  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[11] 1386  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[12] 1362  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[13] 1370  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[14] 1372  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[15] 1352  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[16] 1360  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[17] 1358  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[18] 1379  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[19] 1350  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[20] 1351  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[21] 1369  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[22] 1337  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[23] 1343  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[24] 1331  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[25] 1328  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[26] 1333  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[27] 1324  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[28] 1325  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[29] 1330  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[30] 1317  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[31] 1318  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[32] 1304  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[33] 1308  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[34] 1312  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[35] 1310  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[36] 1297  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[37] 1317  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[38] 1306  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[39] 1315  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[40] 1300  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[41] 1315  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[42] 1291  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[43] 1301  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[44] 1289  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[45] 1308  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[46] 1283  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[47] 1290  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[48] 1306  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[49] 1289  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[50] 1293  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[51] 1300  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[52] 1288  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[53] 1285  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[54] 1284  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[55] 1295  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[56] 1295  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[57] 1291  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[58] 1277  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[59] 1278  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[60] 1290  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[61] 1292  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[62] 1297  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[63] 1284  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[64] 1274  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[65] 1281  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[66] 1295  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[67] 1279  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[68] 1279  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[69] 1293  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[70] 1285  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[71] 1282  CASCADE_ORDER_A: FIRST  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE


CLK CAS_OUT_EN_A         377     CASCADE_ORDER_A: FIRST
CLK CAS_OUT_RDACCESS_A   409     CASCADE_ORDER_A: FIRST
CLK CAS_OUT_RDB_WR_A     394     CASCADE_ORDER_A: FIRST


# middle in cascade chain

# clk->out

CLK CAS_OUT_ADDR_A[0]  400  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[1]  404  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[2]  406  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[3]  408  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[4]  409  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[5]  439  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[6]  398  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[7]  402  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[8]  410  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[9]  404  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[10] 408  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[11] 380  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[12] 371  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[13] 378  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[14] 379  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[15] 373  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[16] 373  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[17] 369  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[18] 369  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[19] 372  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[20] 373  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[21] 371  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_ADDR_A[22] 371  CASCADE_ORDER_A: MIDDLE

CLK CAS_OUT_BWE_A[0] 382  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_BWE_A[1] 383  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_BWE_A[2] 381  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_BWE_A[3] 377  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_BWE_A[4] 382  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_BWE_A[5] 389  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_BWE_A[6] 375  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_BWE_A[7] 383  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_BWE_A[8] 376  CASCADE_ORDER_A: MIDDLE

CLK CAS_OUT_DIN_A[0] 351  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[1] 350  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[2] 366  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[3] 337  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[4] 379  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[5] 422  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[6] 375  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[7] 388  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[8] 361  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[9] 371  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[10] 370  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[11] 365  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[12] 371  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[13] 387  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[14] 367  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[15] 363  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[16] 363  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[17] 374  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[18] 437  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[19] 363  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[20] 371  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[21] 382  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[22] 351  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[23] 354  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[24] 373  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[25] 381  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[26] 361  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[27] 346  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[28] 367  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[29] 342  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[30] 343  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[31] 339  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[32] 346  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[33] 340  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[34] 348  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[35] 324  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[36] 339  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[37] 338  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[38] 336  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[39] 347  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[40] 331  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[41] 337  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[42] 298  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[43] 299  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[44] 302  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[45] 297  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[46] 324  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[47] 299  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[48] 298  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[49] 397  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[50] 297  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[51] 301  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[52] 297  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[53] 299  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[54] 296  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[55] 300  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[56] 393  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[57] 306  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[58] 297  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[59] 310  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[60] 459  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[61] 303  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[62] 300  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[63] 302  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[64] 462  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[65] 455  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[66] 455  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[67] 459  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[68] 458  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[69] 461  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[70] 298  CASCADE_ORDER_A: MIDDLE
CLK CAS_OUT_DIN_A[71] 464  CASCADE_ORDER_A: MIDDLE


CLK CAS_OUT_DOUT_A[0]  493  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[1]  484  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[2]  492  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[3]  499  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[4]  528  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[5]  507  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[6]  489  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[7]  495  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[8]  494  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[9]  496  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[10] 502  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[11] 503  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[12] 477  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[13] 488  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[14] 501  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[15] 484  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[16] 483  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[17] 485  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[18] 498  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[19] 480  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[20] 480  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[21] 490  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[22] 483  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[23] 479  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[24] 484  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[25] 479  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[26] 480  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[27] 470  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[28] 485  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[29] 494  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[30] 485  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[31] 483  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[32] 484  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[33] 485  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[34] 488  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[35] 511  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[36] 513  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[37] 506  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[38] 497  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[39] 493  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[40] 494  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[41] 492  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[42] 490  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[43] 485  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[44] 493  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[45] 496  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[46] 484  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[47] 492  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[48] 506  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[49] 492  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[50] 497  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[51] 493  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[52] 493  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[53] 493  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[54] 483  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[55] 485  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[56] 484  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[57] 476  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[58] 478  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[59] 483  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[60] 493  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[61] 496  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[62] 474  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[63] 493  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[64] 483  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[65] 477  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[66] 514  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[67] 491  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[68] 476  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[69] 508  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[70] 473  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE
CLK CAS_OUT_DOUT_A[71] 473  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: TRUE

CLK CAS_OUT_DOUT_A[0]  845  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[1]  824  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[2]  840  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[3]  830  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[4]  810  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[5]  822  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[6]  800  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[7]  801  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[8]  796  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[9]  794  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[10] 794  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[11] 827  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[12] 798  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[13] 805  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[14] 807  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[15] 788  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[16] 793  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[17] 793  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[18] 821  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[19] 782  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[20] 795  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[21] 814  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[22] 785  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[23] 771  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[24] 782  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[25] 757  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[26] 789  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[27] 783  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[28] 786  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[29] 789  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[30] 740  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[31] 740  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[32] 726  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[33] 731  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[34] 733  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[35] 731  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[36] 718  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[37] 738  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[38] 729  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[39] 740  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[40] 725  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[41] 796  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[42] 718  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[43] 783  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[44] 718  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[45] 775  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[46] 756  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[47] 774  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[48] 789  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[49] 777  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[50] 779  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[51] 789  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[52] 778  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[53] 773  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[54] 773  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[55] 731  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[56] 731  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[57] 728  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[58] 716  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[59] 717  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[60] 731  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[61] 733  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[62] 737  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[63] 778  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[64] 768  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[65] 775  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[66] 787  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[67] 773  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[68] 773  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[69] 785  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[70] 777  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[71] 776  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE

CLK CAS_OUT_DOUT_A[0]  1402  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[1]  1382  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[2]  1398  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[3]  1389  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[4]  1369  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[5]  1381  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[6]  1361  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[7]  1362  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[8]  1359  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[9]  1356  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[10] 1357  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[11] 1390  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[12] 1363  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[13] 1371  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[14] 1374  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[15] 1354  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[16] 1360  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[17] 1359  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[18] 1382  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[19] 1351  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[20] 1353  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[21] 1375  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[22] 1337  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[23] 1344  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[24] 1333  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[25] 1331  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[26] 1336  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[27] 1326  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[28] 1328  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[29] 1331  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[30] 1317  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[31] 1319  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[32] 1304  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[33] 1311  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[34] 1313  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[35] 1312  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[36] 1298  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[37] 1317  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[38] 1307  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[39] 1318  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[40] 1302  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[41] 1316  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[42] 1293  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[43] 1302  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[44] 1292  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[45] 1309  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[46] 1284  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[47] 1292  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[48] 1309  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[49] 1292  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[50] 1295  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[51] 1303  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[52] 1289  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[53] 1288  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[54] 1286  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[55] 1296  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[56] 1296  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[57] 1292  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[58] 1279  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[59] 1279  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[60] 1293  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[61] 1294  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[62] 1297  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[63] 1285  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[64] 1275  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[65] 1282  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[66] 1296  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[67] 1282  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[68] 1280  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[69] 1296  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[70] 1286  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[71] 1283  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE

CLK CAS_OUT_DOUT_A[0]  1197  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[1]  1208  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[2]  1228  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[3]  1219  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[4]  1179  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[5]  1206  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[6]  1186  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[7]  1206  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[8]  1202  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[9]  1184  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[10] 1196  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[11] 1223  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[12] 1187  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[13] 1212  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[14] 1233  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[15] 1211  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[16] 1229  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[17] 1222  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[18] 1244  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[19] 1206  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[20] 1213  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[21] 1234  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[22] 1208  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[23] 1205  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[24] 1199  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[25] 1202  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[26] 1194  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[27] 1184  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[28] 1189  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[29] 1202  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[30] 1201  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[31] 1214  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[32] 1200  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[33] 1200  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[34] 1192  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[35] 1206  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[36] 1173  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[37] 1218  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[38] 1187  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[39] 1199  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[40] 1186  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[41] 1217  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[42] 1175  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[43] 1168  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[44] 1173  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[45] 1205  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[46] 1179  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[47] 1189  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[48] 1207  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[49] 1184  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[50] 1187  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[51] 1190  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[52] 1178  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[53] 1190  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[54] 1182  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[55] 1193  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[56] 1189  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[57] 1171  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[58] 1166  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[59] 1164  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[60] 1195  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[61] 1193  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[62] 1204  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[63] 1187  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[64] 1159  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[65] 1181  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[66] 1197  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[67] 1193  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[68] 1195  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[69] 1197  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[70] 1194  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE
CLK CAS_OUT_DOUT_A[71] 1194  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: TRUE

CLK CAS_OUT_DOUT_A[0] 1755  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[1] 1766  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[2] 1786  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[3] 1777  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[4] 1737  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[5] 1764  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[6] 1744  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[7] 1765  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[8] 1760  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[9] 1742  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[10] 1755  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[11] 1780  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[12] 1745  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[13] 1770  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[14] 1791  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[15] 1769  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[16] 1787  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[17] 1780  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[18] 1802  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[19] 1765  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[20] 1771  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[21] 1792  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[22] 1766  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[23] 1763  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[24] 1758  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[25] 1760  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[26] 1752  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[27] 1740  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[28] 1747  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[29] 1760  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[30] 1759  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[31] 1772  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[32] 1758  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[33] 1758  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[34] 1750  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[35] 1764  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[36] 1731  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[37] 1776  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[38] 1745  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[39] 1757  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[40] 1744  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[41] 1777  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[42] 1733  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[43] 1726  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[44] 1731  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[45] 1764  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[46] 1737  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[47] 1748  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[48] 1765  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[49] 1741  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[50] 1745  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[51] 1749  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[52] 1737  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[53] 1748  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[54] 1740  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[55] 1751  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[56] 1747  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[57] 1729  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[58] 1724  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[59] 1722  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[60] 1754  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[61] 1751  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[62] 1762  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[63] 1745  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[64] 1717  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[65] 1739  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[66] 1755  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[67] 1751  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[68] 1752  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[69] 1755  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[70] 1751  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE
CLK CAS_OUT_DOUT_A[71] 1752  CASCADE_ORDER_A: MIDDLE  OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE OREG_A: FALSE


CLK CAS_OUT_EN_A       377
CLK CAS_OUT_RDACCESS_A 409
CLK CAS_OUT_RDB_WR_A   394
CLK CAS_OUT_DBITERR_A  480  OREG_ECC_A: TRUE
CLK CAS_OUT_DBITERR_A  582  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_DBITERR_A  1146 OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_DBITERR_A  1702 OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: FALSE
CLK CAS_OUT_DBITERR_A  717  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE
CLK CAS_OUT_SBITERR_A  494  OREG_ECC_A: TRUE
CLK CAS_OUT_SBITERR_A  594  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: TRUE
CLK CAS_OUT_SBITERR_A  1105 OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: TRUE
CLK CAS_OUT_SBITERR_A  1663 OREG_ECC_A: FALSE EN_ECC_RD_A: TRUE  OREG_A: FALSE
CLK CAS_OUT_SBITERR_A  729  OREG_ECC_A: FALSE EN_ECC_RD_A: FALSE OREG_A: FALSE


# clk->in

CLK CAS_IN_ADDR_A[0]  498  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[1]  503  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[2]  518  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[3]  479  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[4]  499  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[5]  466  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[6]  483  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[7]  492  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[8]  422  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[9]  494  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[10] 438  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[11] 456  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[12] 503  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[13] 501  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[14] 507  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[15] 514  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[16] 509  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[17] 498  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[18] 495  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[19] 503  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[20] 492  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[21] 499  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_ADDR_A[22] 492  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE

CLK CAS_IN_ADDR_A[0]  242  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[1]  230  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[2]  245  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[3]  210  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[4]  240  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[5]  248  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[6]  247  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[7]  244  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[8]  244  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[9]  243  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[10] 245  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[11] 233  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[12] 223  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[13] 235  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[14] 230  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[15] 235  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[16] 242  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[17] 235  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[18] 232  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[19] 222  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[20] 231  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[21] 227  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE
CLK CAS_IN_ADDR_A[22] 225  CASCADE_ORDER_A: MIDDLE LAST  REG_CAS_A: TRUE


CLK CAS_IN_BWE_A[0] 476  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_BWE_A[1] 444  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_BWE_A[2] 453  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_BWE_A[3] 444  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_BWE_A[4] 457  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_BWE_A[5] 427  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_BWE_A[6] 390  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_BWE_A[7] 392  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_BWE_A[8] 369  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE

CLK CAS_IN_BWE_A[0] 247  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_BWE_A[1] 244  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_BWE_A[2] 246  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_BWE_A[3] 248  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_BWE_A[4] 249  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_BWE_A[5] 253  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_BWE_A[6] 242  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_BWE_A[7] 238  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_BWE_A[8] 243  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE

CLK CAS_IN_DIN_A[0]  455  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[1]  494  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[2]  477  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[3]  461  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[4]  469  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[5]  423  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[6]  458  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[7]  467  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[8]  476  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[9]  477  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[10] 446  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[11] 491  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[12] 509  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[13] 495  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[14] 495  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[15] 487  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[16] 507  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[17] 511  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[18] 486  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[19] 507  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[20] 486  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[21] 479  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[22] 501  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[23] 484  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[24] 469  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[25] 507  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[26] 504  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[27] 471  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[28] 449  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[29] 450  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[30] 488  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[31] 457  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[32] 448  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[33] 472  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[34] 462  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[35] 471  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[36] 456  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[37] 441  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[38] 418  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[39] 425  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[40] 422  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[41] 425  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[42] 458  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[43] 455  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[44] 461  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[45] 456  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[46] 448  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[47] 455  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[48] 433  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[49] 432  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[50] 432  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[51] 430  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[52] 430  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[53] 422  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[54] 414  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[55] 403  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[56] 454  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[57] 422  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[58] 414  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[59] 408  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[60] 368  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[61] 395  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[62] 394  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[63] 396  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[64] 465  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[65] 364  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[66] 446  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[67] 344  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[68] 362  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[69] 350  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[70] 382  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE
CLK CAS_IN_DIN_A[71] 419  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: FALSE

# with EN_ECC_WR_A, DIN has only 64 bits
CLK CAS_IN_DIN_A[0]  535  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[1]  514  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[2]  477  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[3]  514  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[4]  531  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[5]  434  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[6]  523  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[7]  500  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[8]  529  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[9]  527  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[10] 530  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[11] 519  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[12] 520  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[13] 509  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[14] 495  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[15] 487  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[16] 507  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[17] 511  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[18] 535  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[19] 517  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[20] 486  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[21] 522  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[22] 501  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[23] 484  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[24] 477  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[25] 507  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[26] 504  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[27] 525  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[28] 521  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[29] 502  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[30] 513  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[31] 513  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[32] 510  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[33] 524  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[34] 507  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[35] 520  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[36] 551  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[37] 531  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[38] 503  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[39] 526  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[40] 532  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[41] 525  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[42] 513  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[43] 513  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[44] 521  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[45] 509  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[46] 528  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[47] 522  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[48] 506  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[49] 530  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[50] 501  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[51] 514  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[52] 511  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[53] 517  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[54] 506  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[55] 504  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[56] 518  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[57] 490  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[58] 529  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[59] 487  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[60] 504  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[61] 518  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[62] 506  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE
CLK CAS_IN_DIN_A[63] 524  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE EN_ECC_WR_A: TRUE

CLK CAS_IN_DIN_A[0]  242  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[1]  224  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[2]  234  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[3]  224  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[4]  224  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[5]  241  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[6]  240  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[7]  240  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[8]  244  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[9]  231  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[10] 231  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[11] 212  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[12] 241  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[13] 232  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[14] 239  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[15] 206  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[16] 232  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[17] 236  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[18] 230  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[19] 217  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[20] 228  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[21] 232  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[22] 238  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[23] 212  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[24] 228  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[25] 210  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[26] 221  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[27] 216  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[28] 231  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[29] 208  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[30] 225  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[31] 238  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[32] 210  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[33] 223  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[34] 220  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[35] 221  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[36] 207  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[37] 222  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[38] 238  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[39] 233  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[40] 229  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[41] 223  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[42] 234  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[43] 235  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[44] 232  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[45] 250  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[46] 232  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[47] 242  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[48] 240  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[49] 242  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[50] 249  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[51] 240  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[52] 237  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[53] 241  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[54] 233  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[55] 237  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[56] 251  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[57] 257  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[58] 247  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[59] 245  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[60] 243  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[61] 248  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[62] 252  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[63] 243  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[64] 250  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[65] 250  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[66] 253  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[67] 236  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[68] 236  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[69] 246  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[70] 249  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_DIN_A[71] 253  CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE


CLK CAS_IN_DOUT_A[0]  67  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[1]  66  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[2]  56  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[3]  70  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[4]  71  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[5]  72  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[6]  68  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[7]  61  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[8]  66  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[9]  62  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[10] 71  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[11] 69  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[12] 73  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[13] 80  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[14] 42  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[15] 89  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[16] 49  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[17] 86  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[18] 63  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[19] 65  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[20] 57  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[21] 70  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[22] 50  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[23] 58  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[24] 68  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[25] 68  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[26] 56  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[27] 62  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[28] 45  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[29] 70  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[30] 57  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[31] 70  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[32] 53  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[33] 48  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[34] 49  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[35] 59  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[36] 64  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[37] 47  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[38] 81  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[39] 59  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[40] 49  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[41] 69  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[42] 57  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[43] 71  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[44] 59  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[45] 54  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[46] 58  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[47] 70  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[48] 62  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[49] 54  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[50] 44  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[51] 84  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[52] 38  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[53] 42  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[54] 60  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[55] 72  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[56] 49  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[57] 65  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[58] 70  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[59] 71  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[60] 61  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[61] 50  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[62] 41  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[63] 52  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[64] 63  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[65] 59  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[66] 64  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[67] 71  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[68] 56  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[69] 55  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[70] 61  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_DOUT_A[71] 65  CASCADE_ORDER_A: MIDDLE LAST


CLK CAS_IN_DBITERR_A  75  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_SBITERR_A  68  CASCADE_ORDER_A: MIDDLE LAST
CLK CAS_IN_EN_A       430 CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_EN_A       204 CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_RDACCESS_A 174 CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_RDACCESS_A 181 CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE
CLK CAS_IN_RDB_WR_A   452 CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: FALSE
CLK CAS_IN_RDB_WR_A   221 CASCADE_ORDER_A: MIDDLE LAST REG_CAS_A: TRUE


# in->out

CAS_IN_ADDR_A[0]  CAS_OUT_ADDR_A[0]  146  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[1]  CAS_OUT_ADDR_A[1]  146  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[2]  CAS_OUT_ADDR_A[2]  170  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[3]  CAS_OUT_ADDR_A[3]  193  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[4]  CAS_OUT_ADDR_A[4]  184  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[5]  CAS_OUT_ADDR_A[5]  159  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[6]  CAS_OUT_ADDR_A[6]  162  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[7]  CAS_OUT_ADDR_A[7]  162  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[8]  CAS_OUT_ADDR_A[8]  142  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[9]  CAS_OUT_ADDR_A[9]  175  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[10] CAS_OUT_ADDR_A[10] 160  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[11] CAS_OUT_ADDR_A[11] 136  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[12] CAS_OUT_ADDR_A[12] 153  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[13] CAS_OUT_ADDR_A[13] 145  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[14] CAS_OUT_ADDR_A[14] 154  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[15] CAS_OUT_ADDR_A[15] 156  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[16] CAS_OUT_ADDR_A[16] 152  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[17] CAS_OUT_ADDR_A[17] 142  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[18] CAS_OUT_ADDR_A[18] 152  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[19] CAS_OUT_ADDR_A[19] 142  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[20] CAS_OUT_ADDR_A[20] 144  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[21] CAS_OUT_ADDR_A[21] 149  CASCADE_ORDER_A: MIDDLE
CAS_IN_ADDR_A[22] CAS_OUT_ADDR_A[22] 144  CASCADE_ORDER_A: MIDDLE

CAS_IN_BWE_A[0] CAS_OUT_BWE_A[0] 169  CASCADE_ORDER_A: MIDDLE
CAS_IN_BWE_A[1] CAS_OUT_BWE_A[1] 160  CASCADE_ORDER_A: MIDDLE
CAS_IN_BWE_A[2] CAS_OUT_BWE_A[2] 163  CASCADE_ORDER_A: MIDDLE
CAS_IN_BWE_A[3] CAS_OUT_BWE_A[3] 144  CASCADE_ORDER_A: MIDDLE
CAS_IN_BWE_A[4] CAS_OUT_BWE_A[4] 159  CASCADE_ORDER_A: MIDDLE
CAS_IN_BWE_A[5] CAS_OUT_BWE_A[5] 148  CASCADE_ORDER_A: MIDDLE
CAS_IN_BWE_A[6] CAS_OUT_BWE_A[6] 161  CASCADE_ORDER_A: MIDDLE
CAS_IN_BWE_A[7] CAS_OUT_BWE_A[7] 140  CASCADE_ORDER_A: MIDDLE
CAS_IN_BWE_A[8] CAS_OUT_BWE_A[8] 161  CASCADE_ORDER_A: MIDDLE

CAS_IN_DIN_A[0]  CAS_OUT_DIN_A[0]  167  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[1]  CAS_OUT_DIN_A[1]  162  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[2]  CAS_OUT_DIN_A[2]  164  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[3]  CAS_OUT_DIN_A[3]  141  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[4]  CAS_OUT_DIN_A[4]  187  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[5]  CAS_OUT_DIN_A[5]  188  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[6]  CAS_OUT_DIN_A[6]  166  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[7]  CAS_OUT_DIN_A[7]  171  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[8]  CAS_OUT_DIN_A[8]  167  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[9]  CAS_OUT_DIN_A[9]  167  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[10] CAS_OUT_DIN_A[10] 175  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[11] CAS_OUT_DIN_A[11] 191  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[12] CAS_OUT_DIN_A[12] 176  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[13] CAS_OUT_DIN_A[13] 165  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[14] CAS_OUT_DIN_A[14] 179  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[15] CAS_OUT_DIN_A[15] 183  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[16] CAS_OUT_DIN_A[16] 175  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[17] CAS_OUT_DIN_A[17] 210  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[18] CAS_OUT_DIN_A[18] 172  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[19] CAS_OUT_DIN_A[19] 167  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[20] CAS_OUT_DIN_A[20] 171  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[21] CAS_OUT_DIN_A[21] 163  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[22] CAS_OUT_DIN_A[22] 202  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[23] CAS_OUT_DIN_A[23] 182  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[24] CAS_OUT_DIN_A[24] 165  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[25] CAS_OUT_DIN_A[25] 205  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[26] CAS_OUT_DIN_A[26] 168  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[27] CAS_OUT_DIN_A[27] 184  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[28] CAS_OUT_DIN_A[28] 178  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[29] CAS_OUT_DIN_A[29] 166  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[30] CAS_OUT_DIN_A[30] 165  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[31] CAS_OUT_DIN_A[31] 154  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[32] CAS_OUT_DIN_A[32] 158  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[33] CAS_OUT_DIN_A[33] 168  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[34] CAS_OUT_DIN_A[34] 171  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[35] CAS_OUT_DIN_A[35] 162  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[36] CAS_OUT_DIN_A[36] 200  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[37] CAS_OUT_DIN_A[37] 167  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[38] CAS_OUT_DIN_A[38] 157  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[39] CAS_OUT_DIN_A[39] 169  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[40] CAS_OUT_DIN_A[40] 161  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[41] CAS_OUT_DIN_A[41] 155  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[42] CAS_OUT_DIN_A[42] 168  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[43] CAS_OUT_DIN_A[43] 155  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[44] CAS_OUT_DIN_A[44] 161  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[45] CAS_OUT_DIN_A[45] 136  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[46] CAS_OUT_DIN_A[46] 143  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[47] CAS_OUT_DIN_A[47] 161  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[48] CAS_OUT_DIN_A[48] 138  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[49] CAS_OUT_DIN_A[49] 158  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[50] CAS_OUT_DIN_A[50] 166  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[51] CAS_OUT_DIN_A[51] 169  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[52] CAS_OUT_DIN_A[52] 164  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[53] CAS_OUT_DIN_A[53] 167  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[54] CAS_OUT_DIN_A[54] 158  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[55] CAS_OUT_DIN_A[55] 152  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[56] CAS_OUT_DIN_A[56] 182  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[57] CAS_OUT_DIN_A[57] 165  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[58] CAS_OUT_DIN_A[58] 163  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[59] CAS_OUT_DIN_A[59] 158  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[60] CAS_OUT_DIN_A[60] 166  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[61] CAS_OUT_DIN_A[61] 153  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[62] CAS_OUT_DIN_A[62] 151  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[63] CAS_OUT_DIN_A[63] 163  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[64] CAS_OUT_DIN_A[64] 172  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[65] CAS_OUT_DIN_A[65] 173  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[66] CAS_OUT_DIN_A[66] 179  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[67] CAS_OUT_DIN_A[67] 159  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[68] CAS_OUT_DIN_A[68] 157  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[69] CAS_OUT_DIN_A[69] 166  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[70] CAS_OUT_DIN_A[70] 155  CASCADE_ORDER_A: MIDDLE
CAS_IN_DIN_A[71] CAS_OUT_DIN_A[71] 157  CASCADE_ORDER_A: MIDDLE

CAS_IN_DOUT_A[0]  CAS_OUT_DOUT_A[0]  197  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[1]  CAS_OUT_DOUT_A[1]  183  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[2]  CAS_OUT_DOUT_A[2]  207  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[3]  CAS_OUT_DOUT_A[3]  164  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[4]  CAS_OUT_DOUT_A[4]  148  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[5]  CAS_OUT_DOUT_A[5]  189  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[6]  CAS_OUT_DOUT_A[6]  154  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[7]  CAS_OUT_DOUT_A[7]  199  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[8]  CAS_OUT_DOUT_A[8]  172  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[9]  CAS_OUT_DOUT_A[9]  156  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[10] CAS_OUT_DOUT_A[10] 175  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[11] CAS_OUT_DOUT_A[11] 170  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[12] CAS_OUT_DOUT_A[12] 163  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[13] CAS_OUT_DOUT_A[13] 168  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[14] CAS_OUT_DOUT_A[14] 204  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[15] CAS_OUT_DOUT_A[15] 192  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[16] CAS_OUT_DOUT_A[16] 169  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[17] CAS_OUT_DOUT_A[17] 181  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[18] CAS_OUT_DOUT_A[18] 200  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[19] CAS_OUT_DOUT_A[19] 157  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[20] CAS_OUT_DOUT_A[20] 167  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[21] CAS_OUT_DOUT_A[21] 176  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[22] CAS_OUT_DOUT_A[22] 184  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[23] CAS_OUT_DOUT_A[23] 158  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[24] CAS_OUT_DOUT_A[24] 173  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[25] CAS_OUT_DOUT_A[25] 154  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[26] CAS_OUT_DOUT_A[26] 166  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[27] CAS_OUT_DOUT_A[27] 153  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[28] CAS_OUT_DOUT_A[28] 191  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[29] CAS_OUT_DOUT_A[29] 170  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[30] CAS_OUT_DOUT_A[30] 181  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[31] CAS_OUT_DOUT_A[31] 194  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[32] CAS_OUT_DOUT_A[32] 163  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[33] CAS_OUT_DOUT_A[33] 163  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[34] CAS_OUT_DOUT_A[34] 185  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[35] CAS_OUT_DOUT_A[35] 190  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[36] CAS_OUT_DOUT_A[36] 212  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[37] CAS_OUT_DOUT_A[37] 183  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[38] CAS_OUT_DOUT_A[38] 180  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[39] CAS_OUT_DOUT_A[39] 176  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[40] CAS_OUT_DOUT_A[40] 177  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[41] CAS_OUT_DOUT_A[41] 184  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[42] CAS_OUT_DOUT_A[42] 197  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[43] CAS_OUT_DOUT_A[43] 170  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[44] CAS_OUT_DOUT_A[44] 167  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[45] CAS_OUT_DOUT_A[45] 175  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[46] CAS_OUT_DOUT_A[46] 163  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[47] CAS_OUT_DOUT_A[47] 179  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[48] CAS_OUT_DOUT_A[48] 188  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[49] CAS_OUT_DOUT_A[49] 178  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[50] CAS_OUT_DOUT_A[50] 191  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[51] CAS_OUT_DOUT_A[51] 183  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[52] CAS_OUT_DOUT_A[52] 163  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[53] CAS_OUT_DOUT_A[53] 177  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[54] CAS_OUT_DOUT_A[54] 187  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[55] CAS_OUT_DOUT_A[55] 200  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[56] CAS_OUT_DOUT_A[56] 190  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[57] CAS_OUT_DOUT_A[57] 190  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[58] CAS_OUT_DOUT_A[58] 182  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[59] CAS_OUT_DOUT_A[59] 190  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[60] CAS_OUT_DOUT_A[60] 193  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[61] CAS_OUT_DOUT_A[61] 186  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[62] CAS_OUT_DOUT_A[62] 212  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[63] CAS_OUT_DOUT_A[63] 183  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[64] CAS_OUT_DOUT_A[64] 186  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[65] CAS_OUT_DOUT_A[65] 204  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[66] CAS_OUT_DOUT_A[66] 193  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[67] CAS_OUT_DOUT_A[67] 193  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[68] CAS_OUT_DOUT_A[68] 185  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[69] CAS_OUT_DOUT_A[69] 186  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[70] CAS_OUT_DOUT_A[70] 190  CASCADE_ORDER_A: MIDDLE
CAS_IN_DOUT_A[71] CAS_OUT_DOUT_A[71] 192  CASCADE_ORDER_A: MIDDLE


CAS_IN_DBITERR_A  CAS_OUT_DBITERR_A     172 CASCADE_ORDER_A: MIDDLE
CAS_IN_SBITERR_A  CAS_OUT_SBITERR_A     188 CASCADE_ORDER_A: MIDDLE
CAS_IN_EN_A       CAS_OUT_EN_A          149 CASCADE_ORDER_A: MIDDLE
CAS_IN_RDACCESS_A CAS_OUT_RDACCESS_A    208 CASCADE_ORDER_A: MIDDLE
CAS_IN_RDB_WR_A   CAS_OUT_RDB_WR_A      166 CASCADE_ORDER_A: MIDDLE



# last in the chain

# clk->in

# CLK CAS_IN_ADDR_A[0]  498  CASCADE_ORDER_A: LAST REG_CAS_A: FALSE  is the same as middle

# CLK CAS_IN_ADDR_A[0] 242 CASCADE_ORDER_A: LAST REG_CAS_A: TRUE is the same as middle

# CLK CAS_IN_BWE_A[0] 476  CASCADE_ORDER_A: LAST REG_CAS_A: FALSE is the same as middle

# CLK CAS_IN_BWE_A[0] 246  CASCADE_ORDER_A: LAST REG_CAS_A: TRUE is within 1ps of middle


# CLK CAS_IN_DIN_A[0]  455  CASCADE_ORDER_A: LAST REG_CAS_A: FALSE  EN_ECC_WR_A: FALSE  is within 1 ps of middle

# CLK CAS_IN_DIN_A[0]  535 CASCADE_ORDER_A: LAST REG_CAS_A: FALSE  EN_ECC_WR_A: TRUE  is within 1 ps of middle

# CLK CAS_IN_DIN_A[0]  242 CASCADE_ORDER_A: LAST REG_CAS_A: TRUE is the same as middle

# CLK CAS_IN_DOUT_A[0] 67 is the same as that for middle

CAS_IN_DOUT_A[i] DOUT_A[i] 193  i: 0-71 CASCADE_ORDER_A: LAST

CAS_IN_RDACCESS_A DOUT_A[i]  231  i: 0-71 CASCADE_ORDER_A: LAST




###################### DATA INPUT PORT B #####################

# see Convention 2
CLK ADDR_B[0]  310  IREG_PRE_B: FALSE
CLK ADDR_B[1]  321  IREG_PRE_B: FALSE
CLK ADDR_B[2]  306  IREG_PRE_B: FALSE
CLK ADDR_B[3]  304  IREG_PRE_B: FALSE
CLK ADDR_B[4]  301  IREG_PRE_B: FALSE
CLK ADDR_B[5]  318  IREG_PRE_B: FALSE
CLK ADDR_B[6]  321  IREG_PRE_B: FALSE
CLK ADDR_B[7]  318  IREG_PRE_B: FALSE
CLK ADDR_B[8]  319  IREG_PRE_B: FALSE
CLK ADDR_B[9]  318  IREG_PRE_B: FALSE
CLK ADDR_B[10] 317  IREG_PRE_B: FALSE
CLK ADDR_B[11] 311  IREG_PRE_B: FALSE
CLK ADDR_B[12] 354  IREG_PRE_B: FALSE
CLK ADDR_B[13] 365  IREG_PRE_B: FALSE
CLK ADDR_B[14] 369  IREG_PRE_B: FALSE
CLK ADDR_B[15] 359  IREG_PRE_B: FALSE
CLK ADDR_B[16] 363  IREG_PRE_B: FALSE
CLK ADDR_B[17] 373  IREG_PRE_B: FALSE
CLK ADDR_B[18] 350  IREG_PRE_B: FALSE
#CLK ADDR_B[19] 0  IREG_PRE_B: FALSE
#CLK ADDR_B[20] 0  IREG_PRE_B: FALSE
#CLK ADDR_B[21] 0  IREG_PRE_B: FALSE
#CLK ADDR_B[22] 0  IREG_PRE_B: FALSE

# see Convention 2
CLK ADDR_B[0]  284  IREG_PRE_B: TRUE
CLK ADDR_B[1]  250  IREG_PRE_B: TRUE
CLK ADDR_B[2]  280  IREG_PRE_B: TRUE
CLK ADDR_B[3]  276  IREG_PRE_B: TRUE
CLK ADDR_B[4]  281  IREG_PRE_B: TRUE
CLK ADDR_B[5]  282  IREG_PRE_B: TRUE
CLK ADDR_B[6]  280  IREG_PRE_B: TRUE
CLK ADDR_B[7]  284  IREG_PRE_B: TRUE
CLK ADDR_B[8]  283  IREG_PRE_B: TRUE
CLK ADDR_B[9]  249  IREG_PRE_B: TRUE
CLK ADDR_B[10] 280  IREG_PRE_B: TRUE
CLK ADDR_B[11] 299  IREG_PRE_B: TRUE
CLK ADDR_B[12] 292  IREG_PRE_B: TRUE
CLK ADDR_B[13] 308  IREG_PRE_B: TRUE
CLK ADDR_B[14] 309  IREG_PRE_B: TRUE
CLK ADDR_B[15] 303  IREG_PRE_B: TRUE
CLK ADDR_B[16] 297  IREG_PRE_B: TRUE
CLK ADDR_B[17] 291  IREG_PRE_B: TRUE
CLK ADDR_B[18] 294  IREG_PRE_B: TRUE
#CLK ADDR_B[19] 0  IREG_PRE_B: TRUE
#CLK ADDR_B[20] 0  IREG_PRE_B: TRUE
#CLK ADDR_B[21] 0  IREG_PRE_B: TRUE
#CLK ADDR_B[22] 0  IREG_PRE_B: TRUE


# some config combinations does not have BWE pins. See Convention 1.
CLK  BWE_B[i]   410 i: 0-8   IREG_PRE_B: FALSE

# some config combinations does not have BWE pins. See Convention 1.
# same as that of A
CLK  BWE_B[i]   313 i: 0-8   IREG_PRE_B: TRUE


CLK  DIN_B[i]   480 i: 0-63 IREG_PRE_B: FALSE EN_ECC_WR_B: TRUE

CLK DIN_B[0] 249  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[1] 298  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[2] 264  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[3] 271  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[4] 286  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[5] 335  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[6] 260  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[7] 308  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[8] 273  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[9] 274  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[10] 298  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[11] 301  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[12] 355  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[13] 320  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[14] 293  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[15] 319  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[16] 287  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[17] 340  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[18] 279  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[19] 295  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[20] 269  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[21] 293  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[22] 294  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[23] 302  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[24] 297  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[25] 330  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[26] 316  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[27] 289  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[28] 329  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[29] 281  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[30] 263  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[31] 392  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[32] 317  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[33] 325  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[34] 316  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[35] 300  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[36] 261  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[37] 292  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[38] 292  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[39] 240  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[40] 277  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[41] 278  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[42] 281  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[43] 287  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[44] 274  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[45] 298  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[46] 282  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[47] 275  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[48] 287  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[49] 255  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[50] 307  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[51] 256  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[52] 294  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[53] 268  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[54] 309  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[55] 352  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[56] 281  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[57] 338  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[58] 281  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[59] 289  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[60] 298  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[61] 285  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[62] 291  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[63] 303  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[64] 277  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[65] 292  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[66] 300  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[67] 282  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[68] 290  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[69] 297  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[70] 266  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE
CLK DIN_B[71] 263  IREG_PRE_B: FALSE EN_ECC_WR_B: FALSE

CLK DIN_B[0]  287  IREG_PRE_B: TRUE
CLK DIN_B[1]  280  IREG_PRE_B: TRUE
CLK DIN_B[2]  278  IREG_PRE_B: TRUE
CLK DIN_B[3]  291  IREG_PRE_B: TRUE
CLK DIN_B[4]  282  IREG_PRE_B: TRUE
CLK DIN_B[5]  288  IREG_PRE_B: TRUE
CLK DIN_B[6]  284  IREG_PRE_B: TRUE
CLK DIN_B[7]  286  IREG_PRE_B: TRUE
CLK DIN_B[8]  282  IREG_PRE_B: TRUE
CLK DIN_B[9]  271  IREG_PRE_B: TRUE
CLK DIN_B[10] 282  IREG_PRE_B: TRUE
CLK DIN_B[11] 286  IREG_PRE_B: TRUE
CLK DIN_B[12] 279  IREG_PRE_B: TRUE
CLK DIN_B[13] 286  IREG_PRE_B: TRUE
CLK DIN_B[14] 276  IREG_PRE_B: TRUE
CLK DIN_B[15] 270  IREG_PRE_B: TRUE
CLK DIN_B[16] 270  IREG_PRE_B: TRUE
CLK DIN_B[17] 291  IREG_PRE_B: TRUE
CLK DIN_B[18] 274  IREG_PRE_B: TRUE
CLK DIN_B[19] 272  IREG_PRE_B: TRUE
CLK DIN_B[20] 294  IREG_PRE_B: TRUE
CLK DIN_B[21] 273  IREG_PRE_B: TRUE
CLK DIN_B[22] 275  IREG_PRE_B: TRUE
CLK DIN_B[23] 270  IREG_PRE_B: TRUE
CLK DIN_B[24] 282  IREG_PRE_B: TRUE
CLK DIN_B[25] 288  IREG_PRE_B: TRUE
CLK DIN_B[26] 274  IREG_PRE_B: TRUE
CLK DIN_B[27] 286  IREG_PRE_B: TRUE
CLK DIN_B[28] 283  IREG_PRE_B: TRUE
CLK DIN_B[29] 287  IREG_PRE_B: TRUE
CLK DIN_B[30] 278  IREG_PRE_B: TRUE
CLK DIN_B[31] 297  IREG_PRE_B: TRUE
CLK DIN_B[32] 279  IREG_PRE_B: TRUE
CLK DIN_B[33] 287  IREG_PRE_B: TRUE
CLK DIN_B[34] 276  IREG_PRE_B: TRUE
CLK DIN_B[35] 274  IREG_PRE_B: TRUE
CLK DIN_B[36] 290  IREG_PRE_B: TRUE
CLK DIN_B[37] 282  IREG_PRE_B: TRUE
CLK DIN_B[38] 274  IREG_PRE_B: TRUE
CLK DIN_B[39] 297  IREG_PRE_B: TRUE
CLK DIN_B[40] 266  IREG_PRE_B: TRUE
CLK DIN_B[41] 279  IREG_PRE_B: TRUE
CLK DIN_B[42] 281  IREG_PRE_B: TRUE
CLK DIN_B[43] 283  IREG_PRE_B: TRUE
CLK DIN_B[44] 281  IREG_PRE_B: TRUE
CLK DIN_B[45] 283  IREG_PRE_B: TRUE
CLK DIN_B[46] 288  IREG_PRE_B: TRUE
CLK DIN_B[47] 297  IREG_PRE_B: TRUE
CLK DIN_B[48] 274  IREG_PRE_B: TRUE
CLK DIN_B[49] 300  IREG_PRE_B: TRUE
CLK DIN_B[50] 297  IREG_PRE_B: TRUE
CLK DIN_B[51] 266  IREG_PRE_B: TRUE
CLK DIN_B[52] 296  IREG_PRE_B: TRUE
CLK DIN_B[53] 298  IREG_PRE_B: TRUE
CLK DIN_B[54] 302  IREG_PRE_B: TRUE
CLK DIN_B[55] 270  IREG_PRE_B: TRUE
CLK DIN_B[56] 287  IREG_PRE_B: TRUE
CLK DIN_B[57] 272  IREG_PRE_B: TRUE
CLK DIN_B[58] 289  IREG_PRE_B: TRUE
CLK DIN_B[59] 287  IREG_PRE_B: TRUE
CLK DIN_B[60] 267  IREG_PRE_B: TRUE
CLK DIN_B[61] 290  IREG_PRE_B: TRUE
CLK DIN_B[62] 287  IREG_PRE_B: TRUE
CLK DIN_B[63] 304  IREG_PRE_B: TRUE
CLK DIN_B[64] 289  IREG_PRE_B: TRUE
CLK DIN_B[65] 298  IREG_PRE_B: TRUE
CLK DIN_B[66] 300  IREG_PRE_B: TRUE
CLK DIN_B[67] 286  IREG_PRE_B: TRUE
CLK DIN_B[68] 287  IREG_PRE_B: TRUE
CLK DIN_B[69] 282  IREG_PRE_B: TRUE
CLK DIN_B[70] 308  IREG_PRE_B: TRUE
CLK DIN_B[71] 287  IREG_PRE_B: TRUE


CLK  EN_B         306  IREG_PRE_B: FALSE
# same a that of A
CLK  EN_B         260  IREG_PRE_B: TRUE

# does not exists for IREG_PRE_A TRUE or RST_MODE ASYNC, see Convention 1
# same value as that of A
CLK  OREG_CE_V    479


CLK  RDB_WR_B     376  IREG_PRE_A: FALSE
# same value as that of A
CLK  RDB_WR_B     260  IREG_PRE_A: TRUE


# I see only 0, if an input pin is unconnected or connected to constant, I always see 0.
# Should not provide false 0.
#CLK  SLEEP            0
#CLK  INJECT_SBITERR_B 0
#CLK  INJECT_DBITERR_B 0


####################### DATA OUTPUT PORT A #####################

CLK  DOUT_B[i] 1052  i: 0-71 EN_ECC_RD_B: TRUE OREG_ECC_B: FALSE OREG_B: TRUE

CLK  DOUT_B[i] 1052  i: 0-71 EN_ECC_RD_B: TRUE OREG_ECC_B: FALSE OREG_B: FALSE CASCADE_ORDER_B: NONE

CLK  DOUT_B[i] 2417 i: 0-71 EN_ECC_RD_B: TRUE OREG_ECC_B: FALSE OREG_B: FALSE CASCADE_ORDER_B: LAST

CLK DOUT_B[0]  350  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[1]  319  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[2]  350  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[3]  332  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[4]  336  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[5]  333  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[6]  322  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[7]  333  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[8]  318  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[9]  324  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[10] 317  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[11] 321  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[12] 321  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[13] 335  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[14] 317  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[15] 309  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[16] 321  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[17] 324  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[18] 317  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[19] 329  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[20] 302  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[21] 304  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[22] 317  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[23] 307  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[24] 307  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[25] 321  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[26] 303  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[27] 307  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[28] 315  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[29] 324  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[30] 311  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[31] 314  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[32] 311  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[33] 330  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[34] 307  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[35] 313  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[36] 310  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[37] 345  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[38] 327  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[39] 311  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[40] 312  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[41] 326  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[42] 310  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[43] 307  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[44] 314  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[45] 307  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[46] 317  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[47] 316  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[48] 307  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[49] 311  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[50] 321  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[51] 317  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[52] 321  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[53] 306  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[54] 313  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[55] 309  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[56] 309  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[57] 315  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[58] 327  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[59] 303  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[60] 307  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[61] 305  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[62] 307  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[63] 307  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[64] 299  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[65] 317  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[66] 328  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[67] 321  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[68] 309  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[69] 336  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[70] 341  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE
CLK DOUT_B[71] 317  OREG_ECC_B: TRUE CASCADE_ORDER_B: NONE

CLK DOUT_B[0]  483  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[1]  490  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[2]  487  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[3]  484  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[4]  497  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[5]  493  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[6]  495  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[7]  483  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[8]  482  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[9]  480  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[10] 476  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[11] 483  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[12] 489  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[13] 492  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[14] 489  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[15] 483  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[16] 489  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[17] 482  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[18] 491  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[19] 488  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[20] 479  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[21] 474  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[22] 478  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[23] 487  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[24] 486  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[25] 485  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[26] 489  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[27] 479  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[28] 477  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[29] 487  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[30] 475  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[31] 476  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[32] 469  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[33] 489  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[34] 489  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[35] 492  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[36] 475  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[37] 483  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[38] 484  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[39] 476  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[40] 476  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[41] 489  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[42] 489  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[43] 489  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[44] 483  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[45] 472  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[46] 497  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[47] 482  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[48] 479  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[49] 470  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[50] 485  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[51] 486  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[52] 482  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[53] 496  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[54] 483  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[55] 489  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[56] 481  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[57] 484  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[58] 491  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[59] 485  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[60] 480  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[61] 491  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[62] 478  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[63] 498  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[64] 474  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[65] 492  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[66] 489  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[67] 489  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[68] 485  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[69] 490  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[70] 483  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST
CLK DOUT_B[71] 492  OREG_ECC_B: TRUE CASCADE_ORDER_B: LAST

CLK DOUT_B[0]  695  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[1]  612  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[2]  698  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[3]  620  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[4]  686  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[5]  622  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[6]  618  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[7]  625  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[8]  606  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[9]  673  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[10] 606  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[11] 607  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[12] 609  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[13] 595  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[14] 600  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[15] 581  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[16] 583  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[17] 592  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[18] 584  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[19] 591  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[20] 570  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[21] 571  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[22] 576  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[23] 572  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[24] 588  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[25] 607  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[26] 595  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[27] 611  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[28] 595  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[29] 629  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[30] 596  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[31] 588  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[32] 593  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[33] 632  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[34] 594  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[35] 599  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[36] 594  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[37] 645  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[38] 629  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[39] 621  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[40] 618  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[41] 642  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[42] 617  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[43] 647  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[44] 630  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[45] 637  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[46] 645  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[47] 625  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[48] 639  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[49] 638  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[50] 634  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[51] 637  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[52] 632  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[53] 637  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[54] 613  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[55] 606  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[56] 606  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[57] 613  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[58] 629  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[59] 602  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[60] 626  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[61] 615  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[62] 626  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[63] 624  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[64] 629  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[65] 648  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[66] 654  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[67] 658  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[68] 638  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[69] 649  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[70] 668  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE
CLK DOUT_B[71] 671  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: TRUE

CLK DOUT_B[0]  2006  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[1]  1980  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[2]  2009  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[3]  1990  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[4]  1993  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[5]  1994  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[6]  1991  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[7]  1990  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[8]  1970  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[9]  1979  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[10] 1969  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[11] 1970  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[12] 1976  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[13] 1974  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[14] 1974  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[15] 1961  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[16] 1965  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[17] 1969  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[18] 1967  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[19] 1976  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[20] 1955  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[21] 1955  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[22] 1956  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[23] 1956  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[24] 1965  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[25] 1986  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[26] 1958  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[27] 1971  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[28] 1955  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[29] 1963  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[30] 1955  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[31] 1953  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[32] 1951  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[33] 1962  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[34] 1951  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[35] 1954  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[36] 1974  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[37] 1998  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[38] 1970  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[39] 1966  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[40] 1964  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[41] 1988  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[42] 1965  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[43] 1994  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[44] 1982  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[45] 1991  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[46] 1997  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[47] 1985  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[48] 1991  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[49] 2000  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[50] 2002  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[51] 2007  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[52] 2006  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[53] 2009  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[54] 1992  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[55] 1990  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[56] 1991  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[57] 2006  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[58] 2022  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[59] 1994  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[60] 2018  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[61] 2007  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[62] 2018  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[63] 2015  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[64] 2020  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[65] 2038  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[66] 2044  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[67] 2048  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[68] 2028  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[69] 2038  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[70] 2057  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE
CLK DOUT_B[71] 2059  EN_ECC_RD_B: FALSE OREG_ECC_B: FALSE OREG_B: FALSE




# I see only 0, if an input pin is unconnected or connected to constant, I always see 0.
# Should not provide false 0.
#RST_B  DOUT_B[i]     0 i: 0-71 RST_MODE_B: ASYNC



####################### CASCADE #####################

# first in cascade chain

# clk->out

CLK CAS_OUT_ADDR_B[0]  426  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[1]  425  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[2]  427  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[3]  418  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[4]  423  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[5]  427  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[6]  430  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[7]  423  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[8]  424  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[9]  432  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[10] 421  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[11] 400  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[12] 414  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[13] 406  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[14] 395  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[15] 394  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[16] 404  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[17] 402  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[18] 410  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[19] 393  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[20] 407  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[21] 382  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_ADDR_B[22] 404  CASCADE_ORDER_B: FIRST


CLK CAS_OUT_BWE_B[0] 488  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_BWE_B[1] 403  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_BWE_B[2] 395  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_BWE_B[3] 401  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_BWE_B[4] 399  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_BWE_B[5] 478  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_BWE_B[6] 415  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_BWE_B[7] 391  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_BWE_B[8] 484  CASCADE_ORDER_B: FIRST


CLK CAS_OUT_DIN_B[0]  388  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[1]  359  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[2]  399  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[3]  381  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[4]  428  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[5]  488  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[6]  411  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[7]  373  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[8]  401  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[9]  401  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[10] 383  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[11] 412  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[12] 392  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[13] 379  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[14] 409  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[15] 372  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[16] 384  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[17] 358  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[18] 468  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[19] 381  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[20] 509  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[21] 369  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[22] 389  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[23] 385  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[24] 370  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[25] 374  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[26] 414  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[27] 396  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[28] 347  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[29] 373  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[30] 410  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[31] 346  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[32] 363  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[33] 370  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[34] 380  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[35] 384  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[36] 361  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[37] 367  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[38] 337  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[39] 407  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[40] 356  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[41] 364  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[42] 334  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[43] 388  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[44] 357  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[45] 353  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[46] 330  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[47] 338  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[48] 332  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[49] 408  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[50] 351  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[51] 385  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[52] 336  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[53] 363  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[54] 341  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[55] 346  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[56] 323  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[57] 312  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[58] 342  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[59] 321  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[60] 335  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[61] 328  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[62] 327  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[63] 332  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[64] 334  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[65] 379  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[66] 499  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[67] 356  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[68] 322  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[69] 334  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[70] 473  CASCADE_ORDER_B: FIRST
CLK CAS_OUT_DIN_B[71] 380  CASCADE_ORDER_B: FIRST

CLK CAS_OUT_DOUT_B[0]  373  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[1]  357  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[2]  399  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[3]  363  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[4]  348  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[5]  361  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[6]  341  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[7]  357  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[8]  338  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[9]  360  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[10] 360  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[11] 349  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[12] 345  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[13] 355  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[14] 321  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[15] 336  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[16] 380  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[17] 356  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[18] 353  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[19] 362  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[20] 333  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[21] 342  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[22] 357  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[23] 374  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[24] 362  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[25] 378  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[26] 336  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[27] 333  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[28] 338  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[29] 346  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[30] 355  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[31] 358  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[32] 360  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[33] 350  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[34] 364  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[35] 342  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[36] 338  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[37] 391  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[38] 356  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[39] 346  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[40] 339  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[41] 356  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[42] 341  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[43] 352  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[44] 343  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[45] 336  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[46] 353  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[47] 340  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[48] 334  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[49] 336  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[50] 349  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[51] 344  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[52] 345  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[53] 342  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[54] 343  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[55] 337  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[56] 333  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[57] 338  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[58] 355  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[59] 328  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[60] 327  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[61] 326  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[62] 334  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[63] 335  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[64] 321  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[65] 344  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[66] 345  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[67] 347  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[68] 331  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[69] 361  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[70] 355  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[71] 337  CASCADE_ORDER_B: FIRST OREG_ECC_B: TRUE

CLK CAS_OUT_DOUT_B[0]  1146  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[1]  1114  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[2]  1160  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[3]  1126  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[4]  1119  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[5]  1138  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[6]  1115  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[7]  1126  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[8]  1105  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[9]  1121  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[10] 1118  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[11] 1113  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[12] 1121  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[13] 1135  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[14] 1087  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[15] 1100  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[16] 1141  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[17] 1124  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[18] 1113  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[19] 1127  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[20] 1098  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[21] 1111  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[22] 1117  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[23] 1134  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[24] 1117  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[25] 1143  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[26] 1128  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[27] 1113  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[28] 1118  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[29] 1110  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[30] 1112  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[31] 1115  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[32] 1115  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[33] 1104  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[34] 1125  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[35] 1105  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[36] 1107  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[37] 1128  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[38] 1102  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[39] 1100  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[40] 1086  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[41] 1130  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[42] 1117  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[43] 1133  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[44] 1120  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[45] 1095  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[46] 1117  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[47] 1105  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[48] 1104  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[49] 1111  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[50] 1116  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[51] 1123  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[52] 1111  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[53] 1117  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[54] 1094  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[55] 1100  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[56] 1087  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[57] 1123  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[58] 1134  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[59] 1091  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[60] 1101  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[61] 1095  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[62] 1111  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[63] 1102  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[64] 1110  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[65] 1137  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[66] 1124  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[67] 1113  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[68] 1108  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[69] 1130  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[70] 1139  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DOUT_B[71] 1120  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE

CLK CAS_OUT_DOUT_B[0] 2594  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[1] 2564  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[2] 2609  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[3] 2584  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[4] 2573  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[5] 2598  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[6] 2576  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[7] 2579  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[8] 2555  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[9] 2572  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[10] 2582  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[11] 2559  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[12] 2562  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[13] 2589  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[14] 2536  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[15] 2549  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[16] 2589  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[17] 2588  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[18] 2560  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[19] 2580  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[20] 2545  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[21] 2573  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[22] 2568  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[23] 2584  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[24] 2570  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[25] 2603  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[26] 2568  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[27] 2553  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[28] 2567  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[29] 2559  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[30] 2563  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[31] 2566  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[32] 2579  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[33] 2561  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[34] 2577  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[35] 2557  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[36] 2567  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[37] 2586  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[38] 2555  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[39] 2554  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[40] 2537  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[41] 2571  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[42] 2557  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[43] 2573  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[44] 2569  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[45] 2545  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[46] 2567  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[47] 2554  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[48] 2564  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[49] 2560  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[50] 2566  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[51] 2573  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[52] 2572  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[53] 2569  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[54] 2545  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[55] 2562  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[56] 2537  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[57] 2563  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[58] 2575  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[59] 2543  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[60] 2551  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[61] 2545  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[62] 2559  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[63] 2562  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[64] 2557  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[65] 2577  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[66] 2573  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[67] 2564  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[68] 2549  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[69] 2570  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[70] 2580  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[71] 2560  CASCADE_ORDER_B: FIRST OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE

CLK CAS_OUT_DOUT_B[0]  760  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[1]  688  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[2]  787  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[3]  693  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[4]  742  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[5]  694  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[6]  682  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[7]  687  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[8]  667  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[9]  749  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[10] 684  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[11] 673  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[12] 674  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[13] 659  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[14] 645  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[15] 649  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[16] 670  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[17] 660  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[18] 650  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[19] 663  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[20] 635  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[21] 644  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[22] 651  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[23] 664  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[24] 674  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[25] 696  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[26] 664  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[27] 676  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[28] 656  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[29] 692  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[30] 675  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[31] 665  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[32] 676  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[33] 693  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[34] 681  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[35] 664  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[36] 658  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[37] 726  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[38] 696  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[39] 694  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[40] 684  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[41] 708  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[42] 687  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[43] 730  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[44] 698  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[45] 705  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[46] 718  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[47] 687  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[48] 705  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[49] 702  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[50] 700  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[51] 705  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[52] 695  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[53] 711  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[54] 681  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[55] 671  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[56] 666  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[57] 677  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[58] 700  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[59] 669  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[60] 683  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[61] 672  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[62] 696  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[63] 692  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[64] 695  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[65] 719  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[66] 716  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[67] 729  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[68] 699  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[69] 718  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[70] 723  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[71] 739  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE

CLK CAS_OUT_DOUT_B[0]  2155  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[1]  2138  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[2]  2177  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[3]  2145  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[4]  2133  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[5]  2149  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[6]  2138  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[7]  2138  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[8]  2116  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[9]  2137  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[10] 2128  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[11] 2122  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[12] 2127  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[13] 2121  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[14] 2097  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[15] 2113  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[16] 2136  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[17] 2122  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[18] 2116  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[19] 2130  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[20] 2104  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[21] 2113  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[22] 2117  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[23] 2130  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[24] 2134  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[25] 2161  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[26] 2111  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[27] 2121  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[28] 2100  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[29] 2108  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[30] 2119  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[31] 2115  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[32] 2113  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[33] 2106  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[34] 2123  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[35] 2104  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[36] 2124  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[37] 2162  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[38] 2121  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[39] 2122  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[40] 2109  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[41] 2139  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[42] 2119  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[43] 2158  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[44] 2135  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[45] 2143  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[46] 2151  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[47] 2133  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[48] 2142  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[49] 2150  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[50] 2155  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[51] 2161  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[52] 2154  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[53] 2170  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[54] 2148  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[55] 2143  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[56] 2139  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[57] 2155  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[58] 2177  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[59] 2146  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[60] 2159  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[61] 2148  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[62] 2171  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[63] 2167  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[64] 2170  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[65] 2194  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[66] 2190  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[67] 2203  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[68] 2173  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[69] 2191  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[70] 2196  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[71] 2211  CASCADE_ORDER_B: FIRST  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE


CLK CAS_OUT_EN_B         419     CASCADE_ORDER_B: FIRST
CLK CAS_OUT_RDACCESS_B   417     CASCADE_ORDER_B: FIRST
CLK CAS_OUT_RDB_WR_B     398     CASCADE_ORDER_B: FIRST


# middle in cascade chain

# clk->out

CLK CAS_OUT_ADDR_B[0]  426  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[1]  425  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[2]  427  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[3]  418  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[4]  423  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[5]  427  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[6]  430  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[7]  423  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[8]  424  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[9]  432  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[10] 421  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[11] 400  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[12] 414  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[13] 406  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[14] 395  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[15] 394  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[16] 404  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[17] 402  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[18] 410  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[19] 393  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[20] 407  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[21] 382  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_ADDR_B[22] 404  CASCADE_ORDER_B: MIDDLE


CLK CAS_OUT_BWE_B[0] 488  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_BWE_B[1] 403  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_BWE_B[2] 395  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_BWE_B[3] 401  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_BWE_B[4] 399  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_BWE_B[5] 478  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_BWE_B[6] 415  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_BWE_B[7] 391  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_BWE_B[8] 484  CASCADE_ORDER_B: MIDDLE

CLK CAS_OUT_DIN_B[0]  388  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[1]  359  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[2]  399  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[3]  381  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[4]  428  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[5]  488  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[6]  411  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[7]  373  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[8]  401  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[9]  401  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[10] 383  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[11] 412  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[12] 392  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[13] 379  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[14] 409  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[15] 372  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[16] 384  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[17] 358  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[18] 468  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[19] 381  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[20] 509  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[21] 369  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[22] 389  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[23] 385  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[24] 370  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[25] 374  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[26] 414  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[27] 396  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[28] 347  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[29] 373  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[30] 410  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[31] 346  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[32] 363  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[33] 370  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[34] 380  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[35] 384  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[36] 361  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[37] 367  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[38] 337  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[39] 407  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[40] 356  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[41] 364  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[42] 334  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[43] 388  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[44] 357  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[45] 353  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[46] 330  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[47] 338  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[48] 332  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[49] 408  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[50] 351  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[51] 385  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[52] 336  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[53] 363  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[54] 341  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[55] 346  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[56] 323  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[57] 312  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[58] 342  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[59] 321  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[60] 335  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[61] 328  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[62] 327  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[63] 332  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[64] 334  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[65] 379  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[66] 499  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[67] 356  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[68] 322  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[69] 334  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[70] 473  CASCADE_ORDER_B: MIDDLE
CLK CAS_OUT_DIN_B[71] 380  CASCADE_ORDER_B: MIDDLE


CLK CAS_OUT_DOUT_B[0]  509  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[1]  523  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[2]  514  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[3]  517  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[4]  510  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[5]  521  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[6]  516  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[7]  506  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[8]  504  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[9]  517  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[10] 522  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[11] 514  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[12] 515  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[13] 518  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[14] 495  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[15] 512  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[16] 526  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[17] 515  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[18] 525  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[19] 525  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[20] 510  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[21] 513  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[22] 519  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[23] 539  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[24] 525  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[25] 543  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[26] 514  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[27] 505  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[28] 501  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[29] 509  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[30] 521  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[31] 521  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[32] 519  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[33] 510  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[34] 534  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[35] 521  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[36] 503  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[37] 527  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[38] 513  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[39] 511  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[40] 505  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[41] 521  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[42] 522  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[43] 533  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[44] 512  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[45] 501  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[46] 534  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[47] 507  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[48] 508  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[49] 497  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[50] 520  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[51] 517  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[52] 509  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[53] 524  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[54] 515  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[55] 518  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[56] 508  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[57] 509  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[58] 523  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[59] 513  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[60] 500  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[61] 512  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[62] 507  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[63] 504  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[64] 498  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[65] 521  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[66] 507  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[67] 516  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[68] 510  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[69] 516  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[70] 498  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE
CLK CAS_OUT_DOUT_B[71] 514  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: TRUE

CLK CAS_OUT_DOUT_B[0]  764  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[1]  690  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[2]  791  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[3]  695  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[4]  745  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[5]  696  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[6]  684  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[7]  690  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[8]  668  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[9]  750  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[10] 685  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[11] 673  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[12] 674  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[13] 659  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[14] 646  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[15] 649  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[16] 676  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[17] 661  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[18] 650  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[19] 663  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[20] 636  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[21] 645  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[22] 652  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[23] 668  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[24] 676  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[25] 698  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[26] 665  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[27] 678  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[28] 656  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[29] 693  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[30] 677  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[31] 666  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[32] 677  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[33] 694  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[34] 684  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[35] 666  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[36] 659  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[37] 730  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[38] 698  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[39] 695  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[40] 686  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[41] 712  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[42] 687  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[43] 732  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[44] 700  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[45] 706  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[46] 719  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[47] 689  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[48] 707  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[49] 704  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[50] 701  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[51] 706  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[52] 697  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[53] 712  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[54] 682  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[55] 672  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[56] 669  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[57] 680  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[58] 702  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[59] 670  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[60] 684  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[61] 673  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[62] 698  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[63] 693  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[64] 696  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[65] 721  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[66] 716  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[67] 731  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[68] 701  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[69] 720  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[70] 725  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[71] 740  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE

CLK CAS_OUT_DOUT_B[0]  2160  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[1]  2140  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[2]  2181  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[3]  2147  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[4]  2136  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[5]  2150  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[6]  2139  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[7]  2141  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[8]  2117  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[9]  2139  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[10] 2129  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[11] 2122  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[12] 2127  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[13] 2121  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[14] 2098  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[15] 2113  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[16] 2141  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[17] 2123  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[18] 2116  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[19] 2131  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[20] 2104  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[21] 2114  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[22] 2118  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[23] 2135  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[24] 2136  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[25] 2163  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[26] 2112  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[27] 2123  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[28] 2100  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[29] 2109  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[30] 2121  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[31] 2116  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[32] 2114  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[33] 2107  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[34] 2127  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[35] 2106  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[36] 2125  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[37] 2166  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[38] 2122  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[39] 2123  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[40] 2110  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[41] 2144  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[42] 2120  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[43] 2159  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[44] 2136  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[45] 2144  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[46] 2152  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[47] 2135  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[48] 2144  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[49] 2152  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[50] 2155  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[51] 2163  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[52] 2157  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[53] 2171  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[54] 2149  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[55] 2144  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[56] 2141  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[57] 2157  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[58] 2178  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[59] 2146  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[60] 2159  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[61] 2149  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[62] 2173  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[63] 2168  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[64] 2170  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[65] 2196  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[66] 2190  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[67] 2205  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[68] 2174  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[69] 2193  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[70] 2198  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[71] 2213  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE

CLK CAS_OUT_DOUT_B[0]  1150  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[1]  1116  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[2]  1164  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[3]  1128  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[4]  1122  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[5]  1139  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[6]  1117  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[7]  1129  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[8]  1106  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[9]  1123  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[10] 1119  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[11] 1114  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[12] 1122  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[13] 1136  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[14] 1088  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[15] 1100  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[16] 1147  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[17] 1125  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[18] 1113  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[19] 1128  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[20] 1099  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[21] 1113  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[22] 1118  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[23] 1138  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[24] 1119  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[25] 1146  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[26] 1129  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[27] 1115  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[28] 1118  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[29] 1111  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[30] 1113  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[31] 1116  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[32] 1117  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[33] 1106  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[34] 1130  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[35] 1107  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[36] 1108  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[37] 1132  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[38] 1103  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[39] 1102  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[40] 1088  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[41] 1134  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[42] 1118  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[43] 1135  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[44] 1122  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[45] 1096  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[46] 1118  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[47] 1107  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[48] 1107  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[49] 1113  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[50] 1117  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[51] 1124  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[52] 1114  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[53] 1118  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[54] 1096  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[55] 1101  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[56] 1089  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[57] 1125  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[58] 1136  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[59] 1092  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[60] 1102  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[61] 1096  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[62] 1113  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[63] 1103  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[64] 1111  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[65] 1139  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[66] 1125  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[67] 1114  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[68] 1110  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[69] 1131  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[70] 1141  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE
CLK CAS_OUT_DOUT_B[71] 1121  CASCADE_ORDER_B: MIDDLE OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: TRUE

CLK CAS_OUT_DOUT_B[0]  2598  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[1]  2566  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[2]  2613  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[3]  2587  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[4]  2576  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[5]  2600  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[6]  2577  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[7]  2583  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[8]  2557  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[9]  2574  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[10] 2583  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[11] 2559  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[12] 2562  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[13] 2589  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[14] 2537  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[15] 2550  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[16] 2596  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[17] 2589  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[18] 2560  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[19] 2581  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[20] 2546  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[21] 2574  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[22] 2569  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[23] 2589  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[24] 2572  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[25] 2606  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[26] 2569  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[27] 2555  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[28] 2568  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[29] 2560  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[30] 2565  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[31] 2567  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[32] 2580  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[33] 2562  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[34] 2581  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[35] 2560  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[36] 2569  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[37] 2590  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[38] 2556  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[39] 2556  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[40] 2539  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[41] 2575  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[42] 2558  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[43] 2575  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[44] 2570  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[45] 2546  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[46] 2568  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[47] 2556  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[48] 2567  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[49] 2562  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[50] 2567  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[51] 2574  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[52] 2576  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[53] 2570  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[54] 2546  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[55] 2563  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[56] 2539  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[57] 2566  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[58] 2576  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[59] 2544  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[60] 2552  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[61] 2546  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[62] 2562  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[63] 2563  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[64] 2557  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[65] 2579  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[66] 2574  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[67] 2566  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[68] 2550  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[69] 2572  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[70] 2581  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE
CLK CAS_OUT_DOUT_B[71] 2562  CASCADE_ORDER_B: MIDDLE  OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE OREG_B: FALSE


CLK CAS_OUT_EN_B       419
CLK CAS_OUT_RDACCESS_B 417
CLK CAS_OUT_RDB_WR_B   398
CLK CAS_OUT_DBITERR_B  513  OREG_ECC_B: TRUE
CLK CAS_OUT_DBITERR_B  521  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_DBITERR_B  1071 OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_DBITERR_B  2521 OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: FALSE
CLK CAS_OUT_DBITERR_B  871  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE
CLK CAS_OUT_SBITERR_B  523  OREG_ECC_B: TRUE
CLK CAS_OUT_SBITERR_B  530  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: TRUE
CLK CAS_OUT_SBITERR_B  1014 OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: TRUE
CLK CAS_OUT_SBITERR_B  2478 OREG_ECC_B: FALSE EN_ECC_RD_B: TRUE  OREG_B: FALSE
CLK CAS_OUT_SBITERR_B  880  OREG_ECC_B: FALSE EN_ECC_RD_B: FALSE OREG_B: FALSE


# clk->in

CLK CAS_IN_ADDR_B[0]  307  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[1]  321  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[2]  306  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[3]  307  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[4]  303  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[5]  319  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[6]  323  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[7]  312  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[8]  315  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[9]  308  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[10] 317  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[11] 316  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[12] 353  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[13] 364  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[14] 375  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[15] 378  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[16] 376  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[17] 384  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[18] 356  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[19] 357  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[20] 359  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[21] 362  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_ADDR_B[22] 367  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE

CLK CAS_IN_ADDR_B[0]  261  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[1]  231  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[2]  260  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[3]  259  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[4]  265  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[5]  263  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[6]  262  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[7]  260  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[8]  259  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[9]  223  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[10] 260  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[11] 284  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[12] 268  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[13] 286  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[14] 294  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[15] 301  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[16] 288  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[17] 281  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[18] 279  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[19] 288  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[20] 272  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[21] 284  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_ADDR_B[22] 294  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE


CLK CAS_IN_BWE_B[0] 302  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_BWE_B[1] 296  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_BWE_B[2] 296  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_BWE_B[3] 332  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_BWE_B[4] 393  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_BWE_B[5] 304  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_BWE_B[6] 339  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_BWE_B[7] 435  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_BWE_B[8] 408  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE

CLK CAS_IN_BWE_B[0] 291  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_BWE_B[1] 281  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_BWE_B[2] 297  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_BWE_B[3] 284  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_BWE_B[4] 277  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_BWE_B[5] 272  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_BWE_B[6] 280  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_BWE_B[7] 292  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_BWE_B[8] 287  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE

CLK CAS_IN_DIN_B[0]  250  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[1]  300  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[2]  267  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[3]  276  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[4]  289  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[5]  333  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[6]  261  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[7]  314  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[8]  275  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[9]  277  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[10] 301  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[11] 306  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[12] 355  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[13] 326  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[14] 299  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[15] 319  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[16] 294  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[17] 350  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[18] 288  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[19] 301  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[20] 263  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[21] 295  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[22] 302  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[23] 311  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[24] 309  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[25] 331  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[26] 324  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[27] 292  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[28] 342  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[29] 284  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[30] 270  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[31] 398  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[32] 328  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[33] 328  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[34] 331  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[35] 304  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[36] 271  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[37] 302  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[38] 298  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[39] 245  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[40] 285  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[41] 289  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[42] 306  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[43] 313  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[44] 311  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[45] 325  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[46] 315  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[47] 304  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[48] 302  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[49] 264  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[50] 330  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[51] 265  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[52] 316  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[53] 296  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[54] 327  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[55] 365  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[56] 315  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[57] 347  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[58] 314  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[59] 320  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[60] 331  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[61] 323  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[62] 321  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[63] 318  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[64] 319  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[65] 307  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[66] 328  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[67] 312  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[68] 326  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[69] 333  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[70] 286  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE
CLK CAS_IN_DIN_B[71] 301  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: FALSE


# with EN_ECC_WR_A, DIN has only 64 bits
CLK CAS_IN_DIN_B[0]  450  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[1]  476  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[2]  331  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[3]  429  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[4]  453  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[5]  456  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[6]  481  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[7]  462  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[8]  463  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[9]  410  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[10] 443  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[11] 476  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[12] 467  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[13] 413  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[14] 389  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[15] 441  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[16] 317  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[17] 425  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[18] 374  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[19] 366  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[20] 445  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[21] 412  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[22] 383  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[23] 373  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[24] 369  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[25] 438  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[26] 465  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[27] 463  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[28] 473  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[29] 438  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[30] 424  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[31] 398  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[32] 473  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[33] 456  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[34] 447  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[35] 422  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[36] 446  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[37] 481  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[38] 425  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[39] 430  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[40] 437  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[41] 473  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[42] 455  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[43] 464  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[44] 429  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[45] 462  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[46] 464  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[47] 469  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[48] 442  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[49] 483  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[50] 473  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[51] 471  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[52] 458  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[53] 462  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[54] 451  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[55] 462  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[56] 445  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[57] 448  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[58] 470  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[59] 452  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[60] 471  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[61] 431  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[62] 474  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE
CLK CAS_IN_DIN_B[63] 447  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE EN_ECC_WR_B: TRUE

CLK CAS_IN_DIN_B[0]  262  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[1]  259  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[2]  254  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[3]  269  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[4]  259  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[5]  261  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[6]  259  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[7]  264  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[8]  258  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[9]  248  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[10] 258  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[11] 265  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[12] 255  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[13] 263  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[14] 255  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[15] 248  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[16] 251  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[17] 276  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[18] 257  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[19] 248  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[20] 266  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[21] 249  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[22] 256  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[23] 250  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[24] 268  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[25] 264  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[26] 258  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[27] 263  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[28] 270  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[29] 264  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[30] 261  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[31] 274  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[32] 264  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[33] 262  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[34] 264  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[35] 253  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[36] 273  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[37] 265  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[38] 252  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[39] 275  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[40] 248  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[41] 263  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[42] 280  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[43] 282  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[44] 293  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[45] 285  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[46] 295  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[47] 301  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[48] 267  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[49] 282  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[50] 290  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[51] 256  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[52] 290  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[53] 300  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[54] 293  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[55] 255  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[56] 293  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[57] 254  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[58] 297  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[59] 292  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[60] 270  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[61] 301  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[62] 294  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[63] 290  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[64] 306  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[65] 288  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[66] 299  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[67] 291  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[68] 296  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[69] 292  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[70] 305  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_DIN_B[71] 298  CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE


CLK CAS_IN_DOUT_B[0]  59  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[1]  50  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[2]  52  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[3]  44  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[4]  48  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[5]  57  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[6]  52  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[7]  52  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[8]  56  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[9]  51  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[10] 57  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[11] 52  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[12] 53  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[13] 29  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[14] 55  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[15] 30  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[16] 56  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[17] 70  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[18] 58  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[19] 40  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[20] 54  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[21] 24  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[22] 74  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[23] 53  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[24] 59  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[25] 53  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[26] 61  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[27] 55  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[28] 47  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[29] 63  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[30] 44  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[31] 34  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[32] 44  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[33] 33  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[34] 48  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[35] 47  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[36] 46  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[37] 45  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[38] 48  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[39] 61  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[40] 43  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[41] 44  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[42] 58  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[43] 42  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[44] 46  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[45] 38  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[46] 44  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[47] 45  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[48] 43  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[49] 47  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[50] 48  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[51] 48  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[52] 49  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[53] 46  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[54] 45  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[55] 48  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[56] 49  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[57] 54  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[58] 47  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[59] 46  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[60] 58  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[61] 46  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[62] 53  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[63] 48  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[64] 59  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[65] 44  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[66] 44  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[67] 53  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[68] 78  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[69] 45  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[70] 43  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_DOUT_B[71] 67  CASCADE_ORDER_B: MIDDLE LAST


CLK CAS_IN_DBITERR_B  44  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_SBITERR_B  49  CASCADE_ORDER_B: MIDDLE LAST
CLK CAS_IN_EN_B       279 CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_EN_B       220 CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_RDACCESS_B  80 CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_RDACCESS_B 231 CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE
CLK CAS_IN_RDB_WR_B   355 CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: FALSE
CLK CAS_IN_RDB_WR_B   219 CASCADE_ORDER_B: MIDDLE LAST REG_CAS_B: TRUE


# in->out

CAS_IN_ADDR_B[0]  CAS_OUT_ADDR_B[0]  164  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[1]  CAS_OUT_ADDR_B[1]  162  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[2]  CAS_OUT_ADDR_B[2]  165  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[3]  CAS_OUT_ADDR_B[3]  166  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[4]  CAS_OUT_ADDR_B[4]  168  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[5]  CAS_OUT_ADDR_B[5]  167  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[6]  CAS_OUT_ADDR_B[6]  172  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[7]  CAS_OUT_ADDR_B[7]  162  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[8]  CAS_OUT_ADDR_B[8]  159  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[9]  CAS_OUT_ADDR_B[9]  162  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[10] CAS_OUT_ADDR_B[10] 163  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[11] CAS_OUT_ADDR_B[11] 171  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[12] CAS_OUT_ADDR_B[12] 172  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[13] CAS_OUT_ADDR_B[13] 179  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[14] CAS_OUT_ADDR_B[14] 161  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[15] CAS_OUT_ADDR_B[15] 170  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[16] CAS_OUT_ADDR_B[16] 171  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[17] CAS_OUT_ADDR_B[17] 175  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[18] CAS_OUT_ADDR_B[18] 181  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[19] CAS_OUT_ADDR_B[19] 162  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[20] CAS_OUT_ADDR_B[20] 171  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[21] CAS_OUT_ADDR_B[21] 159  CASCADE_ORDER_B: MIDDLE
CAS_IN_ADDR_B[22] CAS_OUT_ADDR_B[22] 173  CASCADE_ORDER_B: MIDDLE


CAS_IN_BWE_B[0] CAS_OUT_BWE_B[0] 165  CASCADE_ORDER_B: MIDDLE
CAS_IN_BWE_B[1] CAS_OUT_BWE_B[1] 162  CASCADE_ORDER_B: MIDDLE
CAS_IN_BWE_B[2] CAS_OUT_BWE_B[2] 174  CASCADE_ORDER_B: MIDDLE
CAS_IN_BWE_B[3] CAS_OUT_BWE_B[3] 165  CASCADE_ORDER_B: MIDDLE
CAS_IN_BWE_B[4] CAS_OUT_BWE_B[4] 158  CASCADE_ORDER_B: MIDDLE
CAS_IN_BWE_B[5] CAS_OUT_BWE_B[5] 164  CASCADE_ORDER_B: MIDDLE
CAS_IN_BWE_B[6] CAS_OUT_BWE_B[6] 180  CASCADE_ORDER_B: MIDDLE
CAS_IN_BWE_B[7] CAS_OUT_BWE_B[7] 168  CASCADE_ORDER_B: MIDDLE
CAS_IN_BWE_B[8] CAS_OUT_BWE_B[8] 168  CASCADE_ORDER_B: MIDDLE


CAS_IN_DIN_B[0]  CAS_OUT_DIN_B[0]  158  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[1]  CAS_OUT_DIN_B[1]  162  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[2]  CAS_OUT_DIN_B[2]  173  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[3]  CAS_OUT_DIN_B[3]  175  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[4]  CAS_OUT_DIN_B[4]  174  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[5]  CAS_OUT_DIN_B[5]  180  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[6]  CAS_OUT_DIN_B[6]  176  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[7]  CAS_OUT_DIN_B[7]  166  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[8]  CAS_OUT_DIN_B[8]  171  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[9]  CAS_OUT_DIN_B[9]  181  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[10] CAS_OUT_DIN_B[10] 176  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[11] CAS_OUT_DIN_B[11] 171  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[12] CAS_OUT_DIN_B[12] 167  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[13] CAS_OUT_DIN_B[13] 169  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[14] CAS_OUT_DIN_B[14] 191  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[15] CAS_OUT_DIN_B[15] 169  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[16] CAS_OUT_DIN_B[16] 171  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[17] CAS_OUT_DIN_B[17] 180  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[18] CAS_OUT_DIN_B[18] 182  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[19] CAS_OUT_DIN_B[19] 170  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[20] CAS_OUT_DIN_B[20] 162  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[21] CAS_OUT_DIN_B[21] 167  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[22] CAS_OUT_DIN_B[22] 175  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[23] CAS_OUT_DIN_B[23] 182  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[24] CAS_OUT_DIN_B[24] 167  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[25] CAS_OUT_DIN_B[25] 170  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[26] CAS_OUT_DIN_B[26] 183  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[27] CAS_OUT_DIN_B[27] 180  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[28] CAS_OUT_DIN_B[28] 172  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[29] CAS_OUT_DIN_B[29] 154  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[30] CAS_OUT_DIN_B[30] 174  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[31] CAS_OUT_DIN_B[31] 165  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[32] CAS_OUT_DIN_B[32] 177  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[33] CAS_OUT_DIN_B[33] 183  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[34] CAS_OUT_DIN_B[34] 191  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[35] CAS_OUT_DIN_B[35] 164  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[36] CAS_OUT_DIN_B[36] 158  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[37] CAS_OUT_DIN_B[37] 171  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[38] CAS_OUT_DIN_B[38] 165  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[39] CAS_OUT_DIN_B[39] 167  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[40] CAS_OUT_DIN_B[40] 172  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[41] CAS_OUT_DIN_B[41] 177  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[42] CAS_OUT_DIN_B[42] 171  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[43] CAS_OUT_DIN_B[43] 183  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[44] CAS_OUT_DIN_B[44] 170  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[45] CAS_OUT_DIN_B[45] 188  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[46] CAS_OUT_DIN_B[46] 171  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[47] CAS_OUT_DIN_B[47] 166  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[48] CAS_OUT_DIN_B[48] 180  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[49] CAS_OUT_DIN_B[49] 183  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[50] CAS_OUT_DIN_B[50] 185  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[51] CAS_OUT_DIN_B[51] 181  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[52] CAS_OUT_DIN_B[52] 172  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[53] CAS_OUT_DIN_B[53] 180  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[54] CAS_OUT_DIN_B[54] 179  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[55] CAS_OUT_DIN_B[55] 175  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[56] CAS_OUT_DIN_B[56] 169  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[57] CAS_OUT_DIN_B[57] 175  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[58] CAS_OUT_DIN_B[58] 168  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[59] CAS_OUT_DIN_B[59] 168  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[60] CAS_OUT_DIN_B[60] 179  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[61] CAS_OUT_DIN_B[61] 184  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[62] CAS_OUT_DIN_B[62] 166  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[63] CAS_OUT_DIN_B[63] 171  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[64] CAS_OUT_DIN_B[64] 170  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[65] CAS_OUT_DIN_B[65] 179  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[66] CAS_OUT_DIN_B[66] 172  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[67] CAS_OUT_DIN_B[67] 167  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[68] CAS_OUT_DIN_B[68] 164  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[69] CAS_OUT_DIN_B[69] 172  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[70] CAS_OUT_DIN_B[70] 177  CASCADE_ORDER_B: MIDDLE
CAS_IN_DIN_B[71] CAS_OUT_DIN_B[71] 180  CASCADE_ORDER_B: MIDDLE

CAS_IN_DOUT_B[0]  CAS_OUT_DOUT_B[0]  181  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[1]  CAS_OUT_DOUT_B[1]  196  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[2]  CAS_OUT_DOUT_B[2]  200  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[3]  CAS_OUT_DOUT_B[3]  197  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[4]  CAS_OUT_DOUT_B[4]  186  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[5]  CAS_OUT_DOUT_B[5]  187  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[6]  CAS_OUT_DOUT_B[6]  192  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[7]  CAS_OUT_DOUT_B[7]  175  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[8]  CAS_OUT_DOUT_B[8]  178  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[9]  CAS_OUT_DOUT_B[9]  195  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[10] CAS_OUT_DOUT_B[10] 193  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[11] CAS_OUT_DOUT_B[11] 196  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[12] CAS_OUT_DOUT_B[12] 182  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[13] CAS_OUT_DOUT_B[13] 200  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[14] CAS_OUT_DOUT_B[14] 171  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[15] CAS_OUT_DOUT_B[15] 160  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[16] CAS_OUT_DOUT_B[16] 202  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[17] CAS_OUT_DOUT_B[17] 166  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[18] CAS_OUT_DOUT_B[18] 183  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[19] CAS_OUT_DOUT_B[19] 172  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[20] CAS_OUT_DOUT_B[20] 149  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[21] CAS_OUT_DOUT_B[21] 194  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[22] CAS_OUT_DOUT_B[22] 173  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[23] CAS_OUT_DOUT_B[23] 201  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[24] CAS_OUT_DOUT_B[24] 175  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[25] CAS_OUT_DOUT_B[25] 192  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[26] CAS_OUT_DOUT_B[26] 169  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[27] CAS_OUT_DOUT_B[27] 166  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[28] CAS_OUT_DOUT_B[28] 156  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[29] CAS_OUT_DOUT_B[29] 154  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[30] CAS_OUT_DOUT_B[30] 171  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[31] CAS_OUT_DOUT_B[31] 191  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[32] CAS_OUT_DOUT_B[32] 161  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[33] CAS_OUT_DOUT_B[33] 202  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[34] CAS_OUT_DOUT_B[34] 196  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[35] CAS_OUT_DOUT_B[35] 160  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[36] CAS_OUT_DOUT_B[36] 145  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[37] CAS_OUT_DOUT_B[37] 194  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[38] CAS_OUT_DOUT_B[38] 175  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[39] CAS_OUT_DOUT_B[39] 168  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[40] CAS_OUT_DOUT_B[40] 178  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[41] CAS_OUT_DOUT_B[41] 190  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[42] CAS_OUT_DOUT_B[42] 201  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[43] CAS_OUT_DOUT_B[43] 193  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[44] CAS_OUT_DOUT_B[44] 174  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[45] CAS_OUT_DOUT_B[45] 196  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[46] CAS_OUT_DOUT_B[46] 176  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[47] CAS_OUT_DOUT_B[47] 176  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[48] CAS_OUT_DOUT_B[48] 166  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[49] CAS_OUT_DOUT_B[49] 178  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[50] CAS_OUT_DOUT_B[50] 172  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[51] CAS_OUT_DOUT_B[51] 185  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[52] CAS_OUT_DOUT_B[52] 165  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[53] CAS_OUT_DOUT_B[53] 186  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[54] CAS_OUT_DOUT_B[54] 185  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[55] CAS_OUT_DOUT_B[55] 202  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[56] CAS_OUT_DOUT_B[56] 181  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[57] CAS_OUT_DOUT_B[57] 183  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[58] CAS_OUT_DOUT_B[58] 201  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[59] CAS_OUT_DOUT_B[59] 183  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[60] CAS_OUT_DOUT_B[60] 180  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[61] CAS_OUT_DOUT_B[61] 167  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[62] CAS_OUT_DOUT_B[62] 196  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[63] CAS_OUT_DOUT_B[63] 194  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[64] CAS_OUT_DOUT_B[64] 197  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[65] CAS_OUT_DOUT_B[65] 192  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[66] CAS_OUT_DOUT_B[66] 181  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[67] CAS_OUT_DOUT_B[67] 184  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[68] CAS_OUT_DOUT_B[68] 149  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[69] CAS_OUT_DOUT_B[69] 181  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[70] CAS_OUT_DOUT_B[70] 172  CASCADE_ORDER_B: MIDDLE
CAS_IN_DOUT_B[71] CAS_OUT_DOUT_B[71] 185  CASCADE_ORDER_B: MIDDLE


CAS_IN_DBITERR_B  CAS_OUT_DBITERR_B     201 CASCADE_ORDER_B: MIDDLE
CAS_IN_SBITERR_B  CAS_OUT_SBITERR_B     172 CASCADE_ORDER_B: MIDDLE
CAS_IN_EN_B       CAS_OUT_EN_B          160 CASCADE_ORDER_B: MIDDLE
CAS_IN_RDACCESS_B CAS_OUT_RDACCESS_B    188 CASCADE_ORDER_B: MIDDLE
# same as that of A
CAS_IN_RDB_WR_B   CAS_OUT_RDB_WR_B      166 CASCADE_ORDER_B: MIDDLE



# last in the chain

# clk->in

## CLK CAS_IN_ADDR_A[0]  498  CASCADE_ORDER_A: LAST REG_CAS_A: FALSE  is the same as middle
#
## CLK CAS_IN_ADDR_A[0] 242 CASCADE_ORDER_A: LAST REG_CAS_A: TRUE is the same as middle
#
## CLK CAS_IN_BWE_A[0] 476  CASCADE_ORDER_A: LAST REG_CAS_A: FALSE is the same as middle
#
## CLK CAS_IN_BWE_A[0] 246  CASCADE_ORDER_A: LAST REG_CAS_A: TRUE is within 1ps of middle
#
#
## CLK CAS_IN_DIN_A[0]  455  CASCADE_ORDER_A: LAST REG_CAS_A: FALSE  EN_ECC_WR_A: FALSE  is within 1 ps of middle
#
## CLK CAS_IN_DIN_A[0]  535 CASCADE_ORDER_A: LAST REG_CAS_A: FALSE  EN_ECC_WR_A: TRUE  is within 1 ps of middle
#
## CLK CAS_IN_DIN_A[0]  242 CASCADE_ORDER_A: LAST REG_CAS_A: TRUE is the same as middle
#
## CLK CAS_IN_DOUT_A[0] 67 is the same as that for middle

# same as that of A
CAS_IN_DOUT_B[i] DOUT_B[i] 193  i: 0-71 CASCADE_ORDER_B: LAST

# same as that of A
CAS_IN_RDACCESS_B DOUT_B[i]  231  i: 0-71 CASCADE_ORDER_B: LAST

