{
  "id": "32",
  "stream": "computer-science-information-technology",
  "packet": "2023",
  "year": "2023",
  "type": "MCQ",
  "key": "",
  "question_text": "Question 32 \n \nA 4 kilobyte (KB) byte-addressable memory is realized using four 1 KB memory blocks. Two input \naddress lines (IA4 and IA3) are connected to the chip select (CS) port of these memory blocks through a \ndecoder as shown in the figure. The remaining ten input address lines from IA11\u2013IA0 are connected to \nthe address port of these blocks. The chip select (CS) is active high.\n[Computer Organisation & Architecture, Data Path & Control Unit]\n\nGATE 2023 \n [Forenoon Session]\nComputer Science Engineering\nPAGE\n33\n\nMSB\nIA11\nIA10\nIA9\nIA8\nIA7\nIA6\nIA5\nIA2\n1KB memory\n1KB memory\n1KB memory\n10 bit\n1KB memory\nIA1\nIA0\nAddr\nAddr\nAddr\nAddr\nLSB\nDecoder\nX1\n CS\nX2\n CS\nX3\nX4\nCS\nCS\n0\nQ\nIA4\nIA3\nA1\nA0\n1\nQ\n2\nQ\n3\nQ\nThe input memory addresses (IA11\u2013IA0), in decimal, for the starting locations (Addr=0) of each block \n(indicated as X1, X2, X3, X4 in the figure) are among the options given below. Which one of the following \noptions is CORRECT? \n \n(A)  (0, 1, 2, 3)  \n(B)  (0, 1024, 2048, 3072)  \n \n(C)  (0, 8, 16, 24)  \n(D)  (0, 0, 0, 0) \nAns. (C) \nSol.\n \nThe addresses are of length 12 bits.\nThe 2:4 decoder with input \n3\nIA\n  and \n4\nIA\n  decides which chip is selected.\nPossible values of \n4\n3\nIA IA\n  at 4.\nFor starting address the valued \n11\n5\n.....\nI\nI\n  remains \n'0'\n and we\u2019re focused on value from \n4\n0\n......\nI\nI\n .\nSo,\n4\nI\n  \n2\nI\n  \nResulting value/Starting address\n0 \n0  \n0\n(\n)\nX\n \n0(00000)\n0 \n1  \n1\n(\n)\nX\n \n8(01000)\n1 \n0  \n2\n(\n)\nX\n \n16(10000)\n1 \n1  \n3\n(\n)\nX\n \n24(11000)\nHence, the correct option is (C). \nQuestion 33 \n \n  \n \n(Digital Electronics) \n \nConsider a sequential digital circuit consisting of T flip-flops and D flip-flops as shown in the figure. \nCLKIN is the clock input to the circuit. At the beginning, Q1, Q2 and Q3 have values 0, 1 and 1, \nrespectively.\n\nGATE 2023 \n [Forenoon Session]\nComputer Science Engineering\nPAGE\n34\n\nT\nD\nT\nQ1\nQ\nQ2\nQ\nQ3\nQ\nCLK\nCLK\nCLKIN\nCLK\nWhich one of the given values of (Q1, Q2, Q3) can NEVER be obtained with this digital circuit?\n[Digital Logic, Sequential Circuit] \n \n(A)  (0, 0, 1)  \n(B)  (1, 0, 0)  \n \n(C)  (1, 0, 1)  \n(D)  (1, 1, 1) \nAns. (A) \nSol.\n \nGiven circuit is made from two \nT\n  flip flops and one D flp-flop.\nHere, \n1\n3\n\uf03d\nT\nQ\nSo,  \n1\n1\n1\n3\n1\n3\n1\n\uf02b\n\uf03d\n\uf0c5\n\uf03d\n\uf0c5\n\uf03d\nQ\nT\nQ\nQ\nQ\nQ\nQ\nAlso, \n2\n1\n\uf03d\nD\nQ\nSo, \n2\n1\n\uf02b\n\uf03d\nQ\nQ\nNow, \n3\n2\n\uf03d\nT\nQ\n3\n3\n2\n3\n2\n\uf02b\n\uf03d\n\uf0c5\n\uf03d\n\uf0c5\nQ\nT\nQ\nQ\nQ\nThe state table looks like :\n1\nQ\n  \n2\nQ\n  \n3\nQ\n  \n1\n3\n1\nT\nQ\nQ\n\uf03d\n2\n1\nD\nQ\n\uf03d\n \n3\n2\n3\nT\nQ\nQ\n\uf03d\n\uf0c5\n0 \n1 \n1 \n0 \n0 \n0 \n0 \n0 \n0 \n1 \n0 \n0 \n1 \n0 \n0 \n0 \n1 \n0 \n0 \n1 \n0 \n1 \n0 \n1 \n1 \n0 \n1 \n1 \n1 \n1 \n1 \n1 \n1 \n1 \n1 \n0 \n1 \n1 \n0 \n0 \n1 \n1 \n \n \nSo, the missing state is 001. \n \nHence, the correct option is (A). \nQuestion 34 \n \n(Digital Electronics) \n \nA Boolean digital circuit is composed using two 4-input multiplexers (M1 and M2) and one 2-input \nmultiplexer (M3) as shown in the figure. X0\u2013X7 are the inputs of the multiplexers M1 and M2 and could \nbe connected to either 0 or 1. The select lines of the multiplexers are connected to Boolean variables A, B \nand C as shown. \n \n \n[Digital Logic, Combination circuit]\n\nGATE 2023 \n [Forenoon Session]\nComputer Science Engineering\nPAGE\n35\n\nMultiplexer\n0\nX0\nM1\n1\nX1\nQ\n2\nX2\nMultiplexer\n3\nX3\nS1 S0\nM3\n0\nA\nC\nQ\nMultiplexer\n1\nS\n0\nX4\nM2\n1\nX5\nQ\n2\nX6\n3\nX7\nS1 S0\nA\nC\nWhich one of the following set of values of (X0, X1, X2, X3, X4, X5, X6, X7) will realise the Boolean\nB\nfunction \n.\n. .\nA\nAC\nAB C\n\uf02b\n\uf02b\n? \n \n(A)  (1, 1, 0, 0, 1, 1, 1, 0)  \n(B)  (1, 1, 0, 0, 1, 1, 0, 1)  \n \n(C)  (1, 1, 0, 1, 1, 1, 0, 0)  \n(D)  (0, 0, 1, 1, 0, 1, 1, 1) \nAns. (C) \nSol.\n \nGiven :\n\uf03d\n\uf02b\n\uf0d7\n\uf02b\nF\nA\nA C\nABC\n .\nSince final output is given by \n2 1\n\uf0b4\n mux \n3\nm\nSo, MSB (most significant bit) is selection line of \n3\nm\n  i.e. \nB\n .\nAlso we can observe from \n1\nM\n  and \n2\nM\n , that the selection lines \n1\n0\n( ,\n)\n( , )\n\uf03d\nS S\nA C\n  so the function has \nC\nas LSB\nThe function \n( , , )\n \uf03d\n\uf02b\n\uf02b\nF B A C\nA\nAC\nABC\n  is implemented using inputs as :\nB \nA \nC\n0\nX\n  \n0 \n0 \n0 \n1\n\uf0ae\nDue to \n'\nA\n1\nX\n  \n0 \n0 \n1 \n1\n\uf0ae\nDue to \n'\nA\n2\nX\n  \n0 \n1 \n0 \n0\n3\nX\n  \n0 \n1 \n1 \n1\n\uf0ae\nDue to \n'\nAB C\n\nGATE 2023 \n [Forenoon Session]\nComputer Science Engineering\nPAGE\n36\n\n4\nX\n  \n1 \n0 \n0 \n1\n\uf0ae\nDue to \n'\nA\n5\nX\n  \n1 \n0 \n1 \n1\n\uf0ae\nDue to \n'\nA\n6\nX\n  \n1 \n1 \n0 \n0\n7\nX\n  \n1 \n1 \n1 \n0\n\nSo, \n0\n1\n7\n(\n,\n.........\n)\n(11011100)\n\uf03d\nX\nX\nX\nHence, the correct option is (C). \nQuestion 35 \n \nConsider the IEEE-754 single precision floating point numbers P=0xC1800000 and Q=0x3F5C2EF4. \nWhich one of the following corresponds to the product of these numbers (i.e., P \u00d7 Q), represented in the \nIEEE-754 single precision format?\n[Computer Organization & Architecture, Machine Instruction & Addressing Format] \n \n(A)  0x404C2EF4  \n(B)  0x405C2EF4  \n \n(C)  0xC15C2EF4  \n(D)  0xC14C2EF4 \nAns. (C) \nSol.\n \nHere, \n0 1800000\n\uf03d\uf0b4\n\uf03d\nP\n1100  0001  1000 0000  0000  0000 0000 0000 \n \nIn IEEE-754 single precision format. \n \n( )\n \uf0ae\nS\n Sign bit \n1\n\uf03d\nBiased exponent \n131\n\uf03d\n \n \nActual exponent \n131 127\n4\n\uf03d\n\uf02d\n\uf03d\n \n \n( )\n \uf0ae\nm\n Mantissa = 0000 0000 0000 0000 0000 000\nThe number \n( 1)\n(1. ) 2\n\uf03d\uf02d\n\uf0b4\n\uf0b4\ns\ne\nm\n1\n4\n( 1)\n1.0 2\n16\n\uf03d\uf02d\n\uf0b4\n\uf0b4\n\uf03d\uf02d\nSimilarity, \n0x3F5C2EE4\nQ\n \uf03d\n\uf03d\n 0011 1111 0101 1100 0010 1110 1111 0100\nSign \n0\n\uf03d\n \n \nBiased exponent \n126\n\uf03d\n \n \nActual exponent \n126 127\n1\n\uf03d\n\uf02d\n\uf03d\uf02d\n1\n1.10111000010111011110100 2\n\uf02d\n\uf03d\n\uf0b4\nQ\nSo,\n1\n4\n*\n1.10111000010111011110100 2\n2\n\uf02d\n\uf03d\uf02d\n\uf0b4\n\uf0b4\nP Q\n\n3\n*\n1.10111000010111011110100 2\n\uf03d\uf02d\n\uf0b4\nP Q\n\nSign \n1\n\uf03d\n \n \nBiased exponent \n127\n3\n130\n10000010\n\uf03d\n\uf02b\uf03d\n\uf03d\n. \n \nThe number in IEEE-754 format is :\n1 \n1000  0010 \n1011  1000  0101  1101 1110 100\n\nGATE 2023 \n [Forenoon Session]\nComputer Science Engineering\nPAGE\n37\n\nMostissa\n\uf0af\nSign bit\n\uf0af\nExponent\n\uf0af\n\n0xC15C2EF4\n  \n \nHence, the correct option is (C). \nQuestion 36 \n \nLet A be a priority queue for maintaining a set of elements. Suppose A is implemented using a max-heap \ndata structure. The operation Extract-Max(A) extracts and deletes the maximum element from A. The \noperation Insert(A, key) inserts a new element key in A. The properties of a max-heap are preserved at \nthe end of each of these operations. \n \nWhen A contains n elements, which one of the following statements about the worst case running time of \nthese two operations is TRUE? \n \n  \n \n [Data Structure, tree] \n \n(A)  Both Extract-Max(\nA\n) and Insert(\nA\n, key) run in O(\nl\n).  \n \n(B)  Both Extract-Max(\nA\n) and Insert(\nA\n, key) run in \nO\n(log(\nn\n)).  \n \n(C)  Extract-Max(\nA\n) runs in \nO\n(\nl\n) whereas Insert(\nA\n, key) runs in \nO\n(\nn\n).  \n \n(D)  Extract-Max(\nA\n) runs in \nO\n(\nl\n) whereas Insert(\nA\n, key) runs in \nO\n(log(\nn\n)). \nAns. (B) \nSol.\n \nSince both extract-max (A) and Insert (A) needs to perform heapify ( ) operation, both take \n0(log( ))\nn\ntime. \n \nHence, the correct option is (B). \nQuestion 37 \n \nConsider the C function foo and the binary tree shown.\n10\n5\n11\n3\n8\n13\ntype\ndef\n struct node { \n \n \nint val; \n \n \nstruct node *left, *right; \n \n} node; \n \n \n \nint \nf\noo(node *\np \n) { \n \n \nint retval; \n \n \nif (\np\n == NULL) \n \n \n \nreturn 0; \n \n \nelse { \n \n \n \nretval = p->val + foo(p->left) + \nf\noo(\np\n->right);\n\nGATE 2023 \n [Forenoon Session]\nComputer Science Engineering\nPAGE\n38\n\nprintf(\"%\nd\n \", retval); \n \n \n \nreturn retval; \n \n \n} \n \n} \n \nWhen foo is called with a pointer to the root node of the given binary tree, what will it print?\n[Data Structure, Tree] \n \n(A)  3 8 5 13 11 10  \n(B)  3 5 8 10 11 13  \n \n(C)  3 8 16 13 24 50  \n(D)  3 16 8 50 24 13 \nAns. (C) \nSol.\n \n:\n \nMethod 1 \n:\n \n \nGiven :\n Retval\n(\nleft)\n(\nri\nt\no\ng\noo\no\nh )\nP\nva\nP\nf\nl\nP\nf\n\uf03d\n\uf0ae\n\uf02b\n\uf0ae\n\uf02b\n\uf0ae\nNow, considering given tree with root 10. \n \nRetval\n 10\n(\nleft)\noo(\noo\nright)\nP\nf\nP\nf\n\uf03d\n\uf02b\n\uf0ae\n\uf02b\n\uf0ae\nSo, until we execute leaf node we won\u2019t get to return to root node. \n \nAlso child-Nodes 3, 8 and 13 will return value of leaf nodes, i.e. 3,8 and 13 only. \n \nSo, 5 node will return \n5\n3 8\n16\n\uf02b\uf02b\n\uf03d\n. \n \n \n11 node will return \n11 13\n24\n\uf02b\n\uf03d\n \n \n \n10 node will return \n10 16\n24\n50\n\uf02b\n\uf02b\n\uf03d\n \n \nSince there\u2019s no rule about evaluation order of parameters of \n' '\n\uf02b\n but considering/assuming left right rule \nby default we get output as : \n3,8,16,13,24,50\n.\nHence, the correct option is (C). \n \n:\n \nMethod 2 \n:\n \n \nRet val \nval\n00(\nLeft)\n00(\nRight)\nP\nF\nP\nF\nP\n\uf03d\n\uf0ae\n\uf02b\n\uf0ae\n\uf02b\n\uf0ae\n10+16+24\n10\nRetval = 50\n5+3+8\nRetval = 16\n11\n5\n11+0+13\nRetval = 24\n13\n8\n3\n13+0+0\n8+0+0\n3+0+0\nRetval = 3\nRetval = 8\nRetval = 13\n\nOutput = 3, 8, 16, 13, 24, 50",
  "answer_text": "",
  "explanation_text": ""
}