// Seed: 4172567419
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    output logic id_7,
    input id_8,
    input id_9,
    input logic id_10,
    input id_11
);
  integer id_12;
  type_18(
      1'b0, id_0
  );
  assign id_7 = id_9;
  logic id_13 = id_5 % id_12;
  logic id_14;
endmodule
