<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>_cnt_max2</thread>
	</reg_ops>
	<thread>
		<name>_cnt_max2</name>
		<resource>
			<latency>0</latency>
			<delay>0.5156</delay>
			<module_name>st_weight_addr_gen_N_Mux_16_3_21_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(3)</label>
			<unit_area>113.5440</unit_area>
			<comb_area>113.5440</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>227.0880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2346</delay>
			<module_name>st_weight_addr_gen_Add2i1u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>101.7108</unit_area>
			<comb_area>101.7108</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>203.4216</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>32</reg_bits>
		<reg_count>2</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5740</mux_area>
		<control_area>0.0000</control_area>
		<total_area>697.1876</total_area>
		<comb_area>522.0836</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_set_max_num</thread>
	</reg_ops>
	<thread>
		<name>_set_max_num</name>
		<resource>
			<latency>0</latency>
			<delay>1.2418</delay>
			<module_name>st_weight_addr_gen_Mul_16Ux16U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>790.4304</unit_area>
			<comb_area>790.4304</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>790.4304</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1261</delay>
			<module_name>st_weight_addr_gen_Add3u8u8Subu16u16_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>(( d - c ) + (b + a))</label>
			<unit_area>244.8720</unit_area>
			<comb_area>244.8720</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>489.7440</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>112</reg_bits>
		<reg_count>7</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>112</count>
			<total_area>612.8640</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1893.0384</total_area>
		<comb_area>1280.1744</comb_area>
		<seq_area>612.8640</seq_area>
		<total_bits>112</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_st_weight_data_valid</thread>
	</reg_ops>
	<thread>
		<name>_st_weight_data_valid</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_cache_en</thread>
	</reg_ops>
	<thread>
		<name>_cache_en</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_st_weight_addr_valid</thread>
	</reg_ops>
	<thread>
		<name>_st_weight_addr_valid</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_delay</thread>
	</reg_ops>
	<thread>
		<name>_delay</name>
		<reg_bits>17</reg_bits>
		<reg_count>17</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>17</count>
			<total_area>93.0240</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>48.6487</mux_area>
		<control_area>0.0000</control_area>
		<total_area>141.6727</total_area>
		<comb_area>48.6487</comb_area>
		<seq_area>93.0240</seq_area>
		<total_bits>17</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_st_weight_addr</thread>
	</reg_ops>
	<thread>
		<name>_st_weight_addr</name>
		<reg_bits>32</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5739</mux_area>
		<control_area>0.0000</control_area>
		<total_area>266.6779</total_area>
		<comb_area>91.5739</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_tmp_st_weight_addr</thread>
	</reg_ops>
	<thread>
		<name>_tmp_st_weight_addr</name>
		<resource>
			<latency>0</latency>
			<delay>0.5738</delay>
			<module_name>st_weight_addr_gen_Add3u32u32u32_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>((c + b) + a)</label>
			<unit_area>690.2244</unit_area>
			<comb_area>690.2244</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>690.2244</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3978</delay>
			<module_name>st_weight_addr_gen_Add_32Ux32U_32U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>519.6690</unit_area>
			<comb_area>519.6690</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>519.6690</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>32</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5739</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1476.5713</total_area>
		<comb_area>1301.4673</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_org_pos</thread>
	</reg_ops>
	<thread>
		<name>_org_pos</name>
		<resource>
			<latency>0</latency>
			<delay>1.0973</delay>
			<module_name>st_weight_addr_gen_Mul_16Ux16U_32U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>*</label>
			<unit_area>2538.5634</unit_area>
			<comb_area>2538.5634</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7615.6902</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1990</delay>
			<module_name>st_weight_addr_gen_Add_32Ux16U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>211.6980</unit_area>
			<comb_area>211.6980</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>211.6980</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>128</reg_bits>
		<reg_count>4</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>128</count>
			<total_area>700.4160</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>366.2956</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8894.0998</total_area>
		<comb_area>8193.6838</comb_area>
		<seq_area>700.4160</seq_area>
		<total_bits>128</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_of_pos</thread>
	</reg_ops>
	<thread>
		<name>_of_pos</name>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>133.3390</total_area>
		<comb_area>45.7870</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_if_pos</thread>
	</reg_ops>
	<thread>
		<name>_if_pos</name>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>133.3390</total_area>
		<comb_area>45.7870</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_iy_pos</thread>
	</reg_ops>
	<thread>
		<name>_iy_pos</name>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>133.3390</total_area>
		<comb_area>45.7870</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ix_pos</thread>
	</reg_ops>
	<thread>
		<name>_ix_pos</name>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>133.3390</total_area>
		<comb_area>45.7870</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_run</thread>
	</reg_ops>
	<thread>
		<name>_run</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>st_weight_addr_gen_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.3857</total_area>
		<comb_area>4.9137</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ix_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_ix_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>st_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ix_counter</thread>
	</reg_ops>
	<thread>
		<name>_ix_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.8628</delay>
			<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>99.1800</unit_area>
			<comb_area>99.1800</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>99.1800</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>254.4070</total_area>
		<comb_area>166.8550</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_iy_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_iy_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>st_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_iy_counter</thread>
	</reg_ops>
	<thread>
		<name>_iy_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.2828</delay>
			<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>154.0881</unit_area>
			<comb_area>154.0881</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>154.0881</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>309.3151</total_area>
		<comb_area>221.7631</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_if_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_if_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>st_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_if_counter</thread>
	</reg_ops>
	<thread>
		<name>_if_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.2828</delay>
			<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>154.0881</unit_area>
			<comb_area>154.0881</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>154.0881</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>309.3151</total_area>
		<comb_area>221.7631</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ox_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_ox_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>st_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ox_counter</thread>
	</reg_ops>
	<thread>
		<name>_ox_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.2828</delay>
			<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>154.0881</unit_area>
			<comb_area>154.0881</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>154.0881</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>309.3151</total_area>
		<comb_area>221.7631</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_oy_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_oy_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>st_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_oy_counter</thread>
	</reg_ops>
	<thread>
		<name>_oy_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.2828</delay>
			<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>154.0881</unit_area>
			<comb_area>154.0881</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>154.0881</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>309.3151</total_area>
		<comb_area>221.7631</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_of_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_of_ctrl</name>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.0000</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_of_ctrl2</thread>
	</reg_ops>
	<thread>
		<name>_of_ctrl2</name>
		<resource>
			<latency>0</latency>
			<delay>0.4220</delay>
			<module_name>st_weight_addr_gen_EqSubi32u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 32ULL)</label>
			<unit_area>134.6625</unit_area>
			<comb_area>134.6625</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>134.6625</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>143.5545</total_area>
		<comb_area>143.5545</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_of_counter</thread>
	</reg_ops>
	<thread>
		<name>_of_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.2653</delay>
			<module_name>st_weight_addr_gen_MuxAdd2i32u16u16u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 32ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>127.4805</unit_area>
			<comb_area>127.4805</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>127.4805</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>282.7075</total_area>
		<comb_area>195.1555</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_finish</thread>
	</reg_ops>
	<thread>
		<name>_finish</name>
		<resource>
			<latency>0</latency>
			<delay>0.0687</delay>
			<module_name>st_weight_addr_gen_AndReduction_4S_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>and_reduce</label>
			<unit_area>11.4741</unit_area>
			<comb_area>11.4741</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>11.4741</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>st_weight_addr_gen_AndReduction_2S_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>and_reduce</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>st_weight_addr_gen_AndReduction_2S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>and_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>21.7341</total_area>
		<comb_area>21.7341</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_enable</thread>
	</reg_ops>
	<thread>
		<name>_enable</name>
		<resource>
			<latency>0</latency>
			<delay>0.3371</delay>
			<module_name>st_weight_addr_gen_Nei1u16_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>!=</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.7840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>st_weight_addr_gen_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>st_weight_addr_gen_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>32.2737</total_area>
		<comb_area>26.8017</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<resource>
		<latency>0</latency>
		<delay>1.0973</delay>
		<module_name>st_weight_addr_gen_Mul_16Ux16U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>2538.5634</unit_area>
		<comb_area>2538.5634</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>7615.6902</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4209</delay>
		<module_name>st_weight_addr_gen_EqSubi1u16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>5</count>
		<not_in_use/>
		<label>(b == a - 1ULL)</label>
		<unit_area>171.6498</unit_area>
		<comb_area>171.6498</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>858.2490</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.2418</delay>
		<module_name>st_weight_addr_gen_Mul_16Ux16U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>790.4304</unit_area>
		<comb_area>790.4304</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>790.4304</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5738</delay>
		<module_name>st_weight_addr_gen_Add3u32u32u32_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>((c + b) + a)</label>
		<unit_area>690.2244</unit_area>
		<comb_area>690.2244</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>690.2244</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2828</delay>
		<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>154.0881</unit_area>
		<comb_area>154.0881</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>616.3524</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>st_weight_addr_gen_Add_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>519.6690</unit_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>519.6690</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1261</delay>
		<module_name>st_weight_addr_gen_Add3u8u8Subu16u16_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( d - c ) + (b + a))</label>
		<unit_area>244.8720</unit_area>
		<comb_area>244.8720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>489.7440</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5156</delay>
		<module_name>st_weight_addr_gen_N_Mux_16_3_21_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(3)</label>
		<unit_area>113.5440</unit_area>
		<comb_area>113.5440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>227.0880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1990</delay>
		<module_name>st_weight_addr_gen_Add_32Ux16U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>211.6980</unit_area>
		<comb_area>211.6980</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>211.6980</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2346</delay>
		<module_name>st_weight_addr_gen_Add2i1u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>101.7108</unit_area>
		<comb_area>101.7108</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>203.4216</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4220</delay>
		<module_name>st_weight_addr_gen_EqSubi32u16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(b == a - 32ULL)</label>
		<unit_area>134.6625</unit_area>
		<comb_area>134.6625</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>134.6625</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>131.3280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2653</delay>
		<module_name>st_weight_addr_gen_MuxAdd2i32u16u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 32ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>127.4805</unit_area>
		<comb_area>127.4805</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>127.4805</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8628</delay>
		<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>99.1800</unit_area>
		<comb_area>99.1800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>99.1800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>53.3520</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3371</delay>
		<module_name>st_weight_addr_gen_Nei1u16_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!=</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0687</delay>
		<module_name>st_weight_addr_gen_AndReduction_4S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>and_reduce</label>
		<unit_area>11.4741</unit_area>
		<comb_area>11.4741</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>11.4741</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>st_weight_addr_gen_AndReduction_2S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>and_reduce</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>st_weight_addr_gen_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>st_weight_addr_gen_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>st_weight_addr_gen_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>st_weight_addr_gen_AndReduction_2S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>and_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>512</reg_bits>
	<reg_count>46</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>512</count>
		<total_area>3075.2640</total_area>
		<unit_area>6.0064</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>6.0064</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>0.0000</mux_area>
	<control_area>0.0000</control_area>
	<total_area>15891.5601</total_area>
	<comb_area>12816.2961</comb_area>
	<seq_area>3075.2640</seq_area>
	<total_bits>512</total_bits>
	<state_count>58</state_count>
	<netlist>
		<module_name>st_weight_addr_gen</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>618</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rstn</name>
			<datatype W="1">bool</datatype>
			<source_loc>619</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>stop</name>
			<datatype W="1">bool</datatype>
			<source_loc>4580</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>start</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>644</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>start_rising</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4885</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>feature_width</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4177</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>feature_height</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4180</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>feature_channel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>684</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>out_feature_width</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>685</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>out_feature_height</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>686</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>out_feature_channel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4183</source_loc>
		</port>
		<source_loc>
			<id>3015</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3764,2277</sub_loc>
		</source_loc>
		<source_loc>
			<id>3017</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3764,2258</sub_loc>
		</source_loc>
		<source_loc>
			<id>4944</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3015,3017,4175,4511,4887</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>filter_width</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4944</source_loc>
		</port>
		<source_loc>
			<id>3014</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3763,2278</sub_loc>
		</source_loc>
		<source_loc>
			<id>3016</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3763,2267</sub_loc>
		</source_loc>
		<source_loc>
			<id>4942</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3014,3016,4174,4886</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>filter_height</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4942</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>filter_channel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4176</source_loc>
		</port>
		<source_loc>
			<id>2994</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3758,2297</sub_loc>
		</source_loc>
		<source_loc>
			<id>4932</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2994,4135</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>stride_x</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>4932</source_loc>
		</port>
		<source_loc>
			<id>2989</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3757,2333</sub_loc>
		</source_loc>
		<source_loc>
			<id>4928</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2989,4134</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>stride_y</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>4928</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>pad_top_size</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>4181</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>pad_bottom_size</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>4182</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>pad_left_size</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>4178</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>pad_right_size</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>4179</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>read_weight_base_addr</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4509</source_loc>
		</port>
		<source_loc>
			<id>4469</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4466,4468</sub_loc>
		</source_loc>
		<source_loc>
			<id>4470</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4469,4471,4472</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>st_weight_addr</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4470</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</port>
		<port>
			<direction>out</direction>
			<name>st_weight_addr_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>4362</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>4229</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4226,4228</sub_loc>
		</source_loc>
		<source_loc>
			<id>4230</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4229,4231,4232</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>st_weight_data_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>4230</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>4237</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4234,4236</sub_loc>
		</source_loc>
		<source_loc>
			<id>4238</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4237,4239,4240</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>cache_en</name>
			<datatype W="1">bool</datatype>
			<source_loc>4238</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<signal>
			<name>st_weight_addr_gen_AndReduction_2S_1U_1_42_in1</name>
			<datatype W="2">sc_int</datatype>
			<source_loc>1704</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_AndReduction_2S_1U_4_41_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4866</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_AndReduction_2S_1U_4_41_in1</name>
			<datatype W="2">sc_int</datatype>
			<source_loc>1704</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_AndReduction_4S_1U_1_40_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4865</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_AndReduction_4S_1U_1_40_in1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>1704</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_And_1Ux1U_1U_4_48_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4894</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_And_1Ux1U_1U_4_47_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4890</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_And_1Ux1U_1U_4_46_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4893</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Not_1U_1U_4_45_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4889</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4913</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4868,4888,4867</sub_loc>
		</source_loc>
		<signal>
			<name>st_weight_addr_gen_AndReduction_2S_1U_1_42_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4913</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Nei1u16_4_44_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4892</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Nei1u16_4_43_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4891</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Or_1Ux1U_1U_4_49_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4895</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3280</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>883,3726</sub_loc>
		</source_loc>
		<source_loc>
			<id>5052</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3280,4581,4882,4883,4896,4915,4916</sub_loc>
		</source_loc>
		<signal>
			<name>enable</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5052</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Not_1U_1U_4_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4582</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_And_1Ux1U_1U_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4583</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4603</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_4_18_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4623</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Muxi0u16u1_4_19_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4624</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_20_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4648</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_22_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4668</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4677</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4651,4667,4605,4621,4645,4859,4604,3245</sub_loc>
		</source_loc>
		<signal>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4677</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Muxi0u16u1_4_23_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4669</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_24_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4692</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_26_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4712</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4721</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4695,4711,4650,4666,4689,4860,4649,3226</sub_loc>
		</source_loc>
		<signal>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_21_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4721</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Muxi0u16u1_4_27_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4713</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_28_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4736</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_30_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4755</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4765</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4739,4754,4694,4710,4733,4861,4693,3207</sub_loc>
		</source_loc>
		<signal>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4765</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Muxi0u16u1_4_31_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4756</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3197</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>857,3613</sub_loc>
		</source_loc>
		<source_loc>
			<id>1896</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>189</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3196</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>857,1896</sub_loc>
		</source_loc>
		<source_loc>
			<id>4989</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3197,3196,4734,4750,4751,4757,4767,4768</sub_loc>
		</source_loc>
		<signal>
			<name>ox_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4989</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_32_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4779</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_34_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4798</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4808</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4782,4797,4738,4753,4776,4862,4737,3188</sub_loc>
		</source_loc>
		<signal>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_29_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4808</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Muxi0u16u1_4_35_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4799</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3178</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>860,3588</sub_loc>
		</source_loc>
		<source_loc>
			<id>1933</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>205</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3177</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>860,1933</sub_loc>
		</source_loc>
		<source_loc>
			<id>4975</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3178,3177,4777,4793,4794,4800,4810,4811</sub_loc>
		</source_loc>
		<signal>
			<name>oy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4975</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>st_weight_addr_gen_EqSubi32u16u16_1_36_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4822</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4850</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4824,4840,4864,4823</sub_loc>
		</source_loc>
		<signal>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_37_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4850</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_MuxAdd2i32u16u16u1_1_38_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4842</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4826</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4816,4819,4841,4781,4796,4815,4863,4780</sub_loc>
		</source_loc>
		<signal>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_33_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4826</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Muxi0u16u1_4_39_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4843</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3254</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>845,3688</sub_loc>
		</source_loc>
		<source_loc>
			<id>1658</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>142</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3253</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>845,1658</sub_loc>
		</source_loc>
		<source_loc>
			<id>5037</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3254,3253,4619,4625,4635,4636</sub_loc>
		</source_loc>
		<signal>
			<name>ix_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5037</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>3235</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>849,3663</sub_loc>
		</source_loc>
		<source_loc>
			<id>1689</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>158</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3234</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>849,1689</sub_loc>
		</source_loc>
		<source_loc>
			<id>5021</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3235,3234,4664,4670,4680,4681</sub_loc>
		</source_loc>
		<signal>
			<name>iy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5021</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>3216</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>853,3638</sub_loc>
		</source_loc>
		<source_loc>
			<id>1807</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>173</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3215</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>853,1807</sub_loc>
		</source_loc>
		<source_loc>
			<id>5005</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3216,3215,4708,4714,4724,4725</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>5005</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>3159</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>863,3552</sub_loc>
		</source_loc>
		<source_loc>
			<id>1971</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>229</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3158</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>863,1971</sub_loc>
		</source_loc>
		<source_loc>
			<id>4965</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3159,3158,4838,4844,4853,4854</sub_loc>
		</source_loc>
		<signal>
			<name>of_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4965</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>4573</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4508,4570,4572</sub_loc>
		</source_loc>
		<source_loc>
			<id>4574</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4573,4575,4576</sub_loc>
		</source_loc>
		<signal>
			<name>ix_pos</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4574</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>4565</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4510,4562,4564</sub_loc>
		</source_loc>
		<source_loc>
			<id>4566</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4565,4567,4568</sub_loc>
		</source_loc>
		<signal>
			<name>iy_pos</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4566</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>4557</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4512,4554,4556</sub_loc>
		</source_loc>
		<source_loc>
			<id>4558</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4557,4559,4560</sub_loc>
		</source_loc>
		<signal>
			<name>if_pos</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4558</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>4549</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4513,4546,4548</sub_loc>
		</source_loc>
		<source_loc>
			<id>4550</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4549,4551,4552</sub_loc>
		</source_loc>
		<signal>
			<name>of_pos_slice</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>4550</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_11</module_name>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Add_32Ux16U_32U_4_13_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4520</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_12_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4518</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_11_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4516</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_10_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4514</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4525</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4479,4506,4515</sub_loc>
		</source_loc>
		<source_loc>
			<id>4536</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4525,4537,4538</sub_loc>
		</source_loc>
		<signal>
			<name>org_of_pos</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4536</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4524</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4478,4505,4517</sub_loc>
		</source_loc>
		<source_loc>
			<id>4527</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4524,4528,4529</sub_loc>
		</source_loc>
		<signal>
			<name>org_if_pos</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4527</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Add_32Ux32U_32U_1_8_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4480</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4523</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4477,4504,4519</sub_loc>
		</source_loc>
		<source_loc>
			<id>4533</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4523,4534,4535</sub_loc>
		</source_loc>
		<signal>
			<name>org_iy_pos</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4533</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4522</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4476,4503,4521</sub_loc>
		</source_loc>
		<source_loc>
			<id>4530</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4522,4531,4532</sub_loc>
		</source_loc>
		<signal>
			<name>org_ix_pos</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4530</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Add3u32u32u32_1_9_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4481</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4489</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4467,4475,4482</sub_loc>
		</source_loc>
		<source_loc>
			<id>4490</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4489,4491,4492</sub_loc>
		</source_loc>
		<signal>
			<name>tmp_st_weight_addr</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4490</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4411</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4343,4359,4378,4383</sub_loc>
		</source_loc>
		<source_loc>
			<id>4453</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4411,4454,4455</sub_loc>
		</source_loc>
		<signal>
			<name>st_weight_addr_valid_4d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4453</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4410</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4342,4358,4377,4384</sub_loc>
		</source_loc>
		<source_loc>
			<id>4450</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4410,4451,4452</sub_loc>
		</source_loc>
		<signal>
			<name>st_weight_addr_valid_3d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4450</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4409</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4341,4357,4376,4385</sub_loc>
		</source_loc>
		<source_loc>
			<id>4447</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4409,4448,4449</sub_loc>
		</source_loc>
		<signal>
			<name>st_weight_addr_valid_2d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4447</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4408</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4340,4356,4375,4386</sub_loc>
		</source_loc>
		<source_loc>
			<id>4444</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4408,4445,4446</sub_loc>
		</source_loc>
		<signal>
			<name>st_weight_addr_valid_1d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4444</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4406</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4337,4354,4373,4389</sub_loc>
		</source_loc>
		<source_loc>
			<id>4438</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4406,4439,4440</sub_loc>
		</source_loc>
		<signal>
			<name>run_8d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4438</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4405</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4336,4353,4372,4390</sub_loc>
		</source_loc>
		<source_loc>
			<id>4435</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4405,4436,4437</sub_loc>
		</source_loc>
		<signal>
			<name>run_7d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4435</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4404</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4335,4352,4371,4391</sub_loc>
		</source_loc>
		<source_loc>
			<id>4432</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4404,4433,4434</sub_loc>
		</source_loc>
		<signal>
			<name>run_6d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4432</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4403</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4334,4351,4370,4392</sub_loc>
		</source_loc>
		<source_loc>
			<id>4429</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4403,4430,4431</sub_loc>
		</source_loc>
		<signal>
			<name>run_5d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4429</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4402</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4333,4350,4369,4393</sub_loc>
		</source_loc>
		<source_loc>
			<id>4426</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4402,4427,4428</sub_loc>
		</source_loc>
		<signal>
			<name>run_4d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4426</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5042</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3263,4606,4622,4366,4579,4584,4591,4592,4600</sub_loc>
		</source_loc>
		<signal>
			<name>run</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5042</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4400</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4330,4347,4367,4396</sub_loc>
		</source_loc>
		<source_loc>
			<id>4417</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4400,4418,4419</sub_loc>
		</source_loc>
		<signal>
			<name>run_1d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4417</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4401</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4331,4348,4368,4395</sub_loc>
		</source_loc>
		<source_loc>
			<id>4420</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4401,4421,4422</sub_loc>
		</source_loc>
		<signal>
			<name>run_2d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4420</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4407</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4338,4355,4374,4388</sub_loc>
		</source_loc>
		<source_loc>
			<id>4441</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4407,4442,4443</sub_loc>
		</source_loc>
		<signal>
			<name>run_9d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4441</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4412</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4344,4360,4379,4382</sub_loc>
		</source_loc>
		<source_loc>
			<id>4456</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4412,4457,4458</sub_loc>
		</source_loc>
		<signal>
			<name>st_weight_addr_valid_5d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4456</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4397</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4243,4332,4349,4394</sub_loc>
		</source_loc>
		<source_loc>
			<id>4423</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4397,4424,4425</sub_loc>
		</source_loc>
		<signal>
			<name>run_3d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4423</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4398</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4235,4339,4387</sub_loc>
		</source_loc>
		<source_loc>
			<id>4414</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4398,4415,4416</sub_loc>
		</source_loc>
		<signal>
			<name>run_10d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4414</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4399</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4227,4345,4361,4381</sub_loc>
		</source_loc>
		<source_loc>
			<id>4459</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4399,4460,4461</sub_loc>
		</source_loc>
		<signal>
			<name>st_weight_addr_valid_6d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4459</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Mul_16Ux16U_16U_4_5_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4184</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3124</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3765,2055</sub_loc>
		</source_loc>
		<source_loc>
			<id>3122</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3765,2060</sub_loc>
		</source_loc>
		<source_loc>
			<id>4956</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3124,3122,4185,4206,4507</sub_loc>
		</source_loc>
		<signal>
			<name>cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4956</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>4213</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4186,4214,4821</sub_loc>
		</source_loc>
		<signal>
			<name>of_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4213</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>4207</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4191,4208,4691</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4207</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>4211</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4192,4212,4647</sub_loc>
		</source_loc>
		<signal>
			<name>iy_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4211</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>4209</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4193,4210,4602</sub_loc>
		</source_loc>
		<signal>
			<name>ix_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4209</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Add3u8u8Subu16u16_4_6_out1</name>
			<datatype W="16">sc_int</datatype>
			<source_loc>4187</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Add3u8u8Subu16u16_4_7_out1</name>
			<datatype W="16">sc_int</datatype>
			<source_loc>4189</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_N_Mux_16_3_21_4_2_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4141</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_N_Mux_16_3_21_4_2_in2</name>
			<datatype W="15">sc_uint</datatype>
			<source_loc>2311</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_N_Mux_16_3_21_4_2_in3</name>
			<datatype W="14">sc_uint</datatype>
			<source_loc>2321</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2932</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2326,2301</sub_loc>
		</source_loc>
		<source_loc>
			<id>2993</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3759,2932</sub_loc>
		</source_loc>
		<source_loc>
			<id>4934</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2993,4136,4190,4216</sub_loc>
		</source_loc>
		<signal>
			<name>ox_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4934</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<signal>
			<name>st_weight_addr_gen_N_Mux_16_3_21_4_1_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4138</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_N_Mux_16_3_21_4_1_in2</name>
			<datatype W="15">sc_uint</datatype>
			<source_loc>2347</source_loc>
			<async/>
		</signal>
		<signal>
			<name>st_weight_addr_gen_N_Mux_16_3_21_4_1_in3</name>
			<datatype W="14">sc_uint</datatype>
			<source_loc>2357</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2931</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2362,2337</sub_loc>
		</source_loc>
		<source_loc>
			<id>2988</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3760,2931</sub_loc>
		</source_loc>
		<source_loc>
			<id>4930</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2988,4137,4188,4218</sub_loc>
		</source_loc>
		<signal>
			<name>oy_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4930</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Add2i1u16_1_3_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4139</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4154</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4133,4140</sub_loc>
		</source_loc>
		<source_loc>
			<id>4159</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4154,4160,4161,4778</sub_loc>
		</source_loc>
		<signal>
			<name>oy_cnt_max2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4159</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>st_weight_addr_gen_Add2i1u16_1_4_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4142</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4155</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4132,4143</sub_loc>
		</source_loc>
		<source_loc>
			<id>4156</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4155,4157,4158,4735</sub_loc>
		</source_loc>
		<signal>
			<name>ox_cnt_max2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4156</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>2289</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>379</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2978</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2289</sub_loc>
		</source_loc>
		<thread>
			<name>drive_ox_cnt_max2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>ox_cnt_max2</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Add2i1u16_1_4_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2978</source_loc>
			<thread>_cnt_max2</thread>
		</thread>
		<thread>
			<name>drive_oy_cnt_max2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>oy_cnt_max2</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Add2i1u16_1_3_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2978</source_loc>
			<thread>_cnt_max2</thread>
		</thread>
		<assign>
			<name>drive_st_weight_addr_gen_N_Mux_16_3_21_4_1_in3</name>
			<lhs>
				<name>st_weight_addr_gen_N_Mux_16_3_21_4_1_in3</name>
			</lhs>
			<rhs>
				<name>oy_cnt_max</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_st_weight_addr_gen_N_Mux_16_3_21_4_1_in2</name>
			<lhs>
				<name>st_weight_addr_gen_N_Mux_16_3_21_4_1_in2</name>
			</lhs>
			<rhs>
				<name>oy_cnt_max</name>
			</rhs>
		</assign>
		<thread>
			<name>st_weight_addr_gen_N_Mux_16_3_21_4_1</name>
			<dissolved_from>st_weight_addr_gen_N_Mux_16_3_21_4_1</dissolved_from>
			<async/>
			<mux_area>113.5440</mux_area>
			<mux_delay>0.1625</mux_delay>
			<control_delay>0.5156</control_delay>
			<rhs>
				<name>oy_cnt_max</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_N_Mux_16_3_21_4_1_out1</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_N_Mux_16_3_21_4_1_in2</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_N_Mux_16_3_21_4_1_in3</name>
			</rhs>
			<cond>
				<name>stride_y</name>
			</cond>
			<source_loc>3756</source_loc>
			<thread>_cnt_max2</thread>
		</thread>
		<assign>
			<name>drive_st_weight_addr_gen_N_Mux_16_3_21_4_2_in3</name>
			<lhs>
				<name>st_weight_addr_gen_N_Mux_16_3_21_4_2_in3</name>
			</lhs>
			<rhs>
				<name>ox_cnt_max</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_st_weight_addr_gen_N_Mux_16_3_21_4_2_in2</name>
			<lhs>
				<name>st_weight_addr_gen_N_Mux_16_3_21_4_2_in2</name>
			</lhs>
			<rhs>
				<name>ox_cnt_max</name>
			</rhs>
		</assign>
		<thread>
			<name>st_weight_addr_gen_N_Mux_16_3_21_4_2</name>
			<dissolved_from>st_weight_addr_gen_N_Mux_16_3_21_4_2</dissolved_from>
			<async/>
			<mux_area>113.5440</mux_area>
			<mux_delay>0.1625</mux_delay>
			<control_delay>0.5156</control_delay>
			<rhs>
				<name>ox_cnt_max</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_N_Mux_16_3_21_4_2_out1</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_N_Mux_16_3_21_4_2_in2</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_N_Mux_16_3_21_4_2_in3</name>
			</rhs>
			<cond>
				<name>stride_x</name>
			</cond>
			<source_loc>3756</source_loc>
			<thread>_cnt_max2</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Add2i1u16_1_3</name>
			<dissolved_from>st_weight_addr_gen_Add2i1u16_1_3</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_N_Mux_16_3_21_4_1_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Add2i1u16_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2364</source_loc>
			<thread>_cnt_max2</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Add2i1u16_1_4</name>
			<dissolved_from>st_weight_addr_gen_Add2i1u16_1_4</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_N_Mux_16_3_21_4_2_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Add2i1u16_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2364</source_loc>
			<thread>_cnt_max2</thread>
		</thread>
		<thread>
			<name>drive_ox_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>st_weight_addr_gen_Add3u8u8Subu16u16_4_7_out1</name>
			</rhs>
			<lhs>
				<name>ox_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4216</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_oy_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>st_weight_addr_gen_Add3u8u8Subu16u16_4_6_out1</name>
			</rhs>
			<lhs>
				<name>oy_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4218</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_ix_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>filter_width</name>
			</rhs>
			<lhs>
				<name>ix_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4210</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_iy_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>filter_height</name>
			</rhs>
			<lhs>
				<name>iy_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4212</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>filter_channel</name>
			</rhs>
			<lhs>
				<name>if_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4208</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_of_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>out_feature_channel</name>
			</rhs>
			<lhs>
				<name>of_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4214</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>st_weight_addr_gen_Mul_16Ux16U_16U_4_5_out1</name>
			</rhs>
			<lhs>
				<name>cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4206</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Mul_16Ux16U_16U_4_5</name>
			<dissolved_from>st_weight_addr_gen_Mul_16Ux16U_16U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>filter_height</name>
			</rhs>
			<rhs>
				<name>filter_width</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Mul_16Ux16U_16U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2279</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Add3u8u8Subu16u16_4_6</name>
			<dissolved_from>st_weight_addr_gen_Add3u8u8Subu16u16_4_6</dissolved_from>
			<async/>
			<rhs>
				<name>pad_bottom_size</name>
			</rhs>
			<rhs>
				<name>pad_top_size</name>
			</rhs>
			<rhs>
				<name>filter_height</name>
			</rhs>
			<rhs>
				<name>feature_height</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Add3u8u8Subu16u16_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2272</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Add3u8u8Subu16u16_4_7</name>
			<dissolved_from>st_weight_addr_gen_Add3u8u8Subu16u16_4_7</dissolved_from>
			<async/>
			<rhs>
				<name>pad_right_size</name>
			</rhs>
			<rhs>
				<name>pad_left_size</name>
			</rhs>
			<rhs>
				<name>filter_width</name>
			</rhs>
			<rhs>
				<name>feature_width</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Add3u8u8Subu16u16_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2272</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<source_loc>
			<id>2240</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>355</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3022</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2240</sub_loc>
		</source_loc>
		<thread>
			<name>drive_st_weight_data_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_weight_data_valid</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_valid_6d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3022</source_loc>
			<thread>_st_weight_data_valid</thread>
		</thread>
		<source_loc>
			<id>2229</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>345</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3028</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2229</sub_loc>
		</source_loc>
		<thread>
			<name>drive_cache_en</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>cache_en</name>
			</lhs>
			<rhs>
				<name>run_10d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3028</source_loc>
			<thread>_cache_en</thread>
		</thread>
		<source_loc>
			<id>2218</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>337</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3034</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2218</sub_loc>
		</source_loc>
		<thread>
			<name>drive_st_weight_addr_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_weight_addr_valid</name>
			</lhs>
			<rhs>
				<name>run_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3034</source_loc>
			<thread>_st_weight_addr_valid</thread>
		</thread>
		<source_loc>
			<id>2102</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>296</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3040</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2102</sub_loc>
		</source_loc>
		<thread>
			<name>drive_st_weight_addr_valid_6d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_weight_addr_valid_6d</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_valid_5d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_10d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_10d</name>
			</lhs>
			<rhs>
				<name>run_9d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_3d</name>
			</lhs>
			<rhs>
				<name>run_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_1d</name>
			</lhs>
			<rhs>
				<name>run</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_2d</name>
			</lhs>
			<rhs>
				<name>run_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_4d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_4d</name>
			</lhs>
			<rhs>
				<name>run_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_5d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_5d</name>
			</lhs>
			<rhs>
				<name>run_4d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_6d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_6d</name>
			</lhs>
			<rhs>
				<name>run_5d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_7d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_7d</name>
			</lhs>
			<rhs>
				<name>run_6d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_8d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_8d</name>
			</lhs>
			<rhs>
				<name>run_7d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_9d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_9d</name>
			</lhs>
			<rhs>
				<name>run_8d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_st_weight_addr_valid_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_weight_addr_valid_1d</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_valid</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_st_weight_addr_valid_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_weight_addr_valid_2d</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_valid_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_st_weight_addr_valid_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_weight_addr_valid_3d</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_valid_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_st_weight_addr_valid_4d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_weight_addr_valid_4d</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_valid_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_st_weight_addr_valid_5d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_weight_addr_valid_5d</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_valid_4d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3040</source_loc>
			<thread>_delay</thread>
		</thread>
		<source_loc>
			<id>2091</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>288</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3094</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2091</sub_loc>
		</source_loc>
		<thread>
			<name>drive_st_weight_addr</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>st_weight_addr</name>
			</lhs>
			<rhs>
				<name>tmp_st_weight_addr</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3094</source_loc>
			<thread>_st_weight_addr</thread>
		</thread>
		<source_loc>
			<id>2073</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>279</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3100</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2073</sub_loc>
		</source_loc>
		<thread>
			<name>drive_tmp_st_weight_addr</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>tmp_st_weight_addr</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Add3u32u32u32_1_9_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3100</source_loc>
			<thread>_tmp_st_weight_addr</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Add_32Ux32U_32U_1_8</name>
			<dissolved_from>st_weight_addr_gen_Add_32Ux32U_32U_1_8</dissolved_from>
			<async/>
			<rhs>
				<name>org_iy_pos</name>
			</rhs>
			<rhs>
				<name>org_ix_pos</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Add_32Ux32U_32U_1_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2081</source_loc>
			<thread>_tmp_st_weight_addr</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Add3u32u32u32_1_9</name>
			<dissolved_from>st_weight_addr_gen_Add3u32u32u32_1_9</dissolved_from>
			<async/>
			<rhs>
				<name>org_of_pos</name>
			</rhs>
			<rhs>
				<name>org_if_pos</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_Add_32Ux32U_32U_1_8_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Add3u32u32u32_1_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2083</source_loc>
			<thread>_tmp_st_weight_addr</thread>
		</thread>
		<source_loc>
			<id>2029</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>262</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>3109</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2029</sub_loc>
		</source_loc>
		<thread>
			<name>drive_org_of_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>org_of_pos</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_10_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3109</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>drive_org_if_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>org_if_pos</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_11_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3109</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>drive_org_iy_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>org_iy_pos</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_12_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3109</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>drive_org_ix_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>org_ix_pos</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Add_32Ux16U_32U_4_13_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3109</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_10</name>
			<dissolved_from>st_weight_addr_gen_Mul_16Ux16U_32U_1_10</dissolved_from>
			<async/>
			<rhs>
				<name>cnt_max</name>
			</rhs>
			<rhs>
				<value>0</value>
				<name>of_pos_slice</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2061</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_11</name>
			<dissolved_from>st_weight_addr_gen_Mul_16Ux16U_32U_1_11</dissolved_from>
			<async/>
			<rhs>
				<name>cnt_max</name>
			</rhs>
			<rhs>
				<name>if_pos</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2061</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_12</name>
			<dissolved_from>st_weight_addr_gen_Mul_16Ux16U_32U_1_12</dissolved_from>
			<async/>
			<rhs>
				<name>filter_width</name>
			</rhs>
			<rhs>
				<name>iy_pos</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2061</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Add_32Ux16U_32U_4_13</name>
			<dissolved_from>st_weight_addr_gen_Add_32Ux16U_32U_4_13</dissolved_from>
			<async/>
			<rhs>
				<name>ix_pos</name>
			</rhs>
			<rhs>
				<name>read_weight_base_addr</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Add_32Ux16U_32U_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2046</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<source_loc>
			<id>2015</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>253</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3129</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2015</sub_loc>
		</source_loc>
		<thread>
			<name>drive_of_pos_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>of_pos_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>of_cnt</name>
					</rhs>
					<lsb>5</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<cond>
			</cond>
			<source_loc>3129</source_loc>
			<thread>_of_pos</thread>
		</thread>
		<source_loc>
			<id>2004</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>246</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3135</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2004</sub_loc>
		</source_loc>
		<thread>
			<name>drive_if_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_pos</name>
			</lhs>
			<rhs>
				<name>if_cnt</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3135</source_loc>
			<thread>_if_pos</thread>
		</thread>
		<source_loc>
			<id>1993</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>239</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3141</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1993</sub_loc>
		</source_loc>
		<thread>
			<name>drive_iy_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>iy_pos</name>
			</lhs>
			<rhs>
				<name>iy_cnt</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3141</source_loc>
			<thread>_iy_pos</thread>
		</thread>
		<source_loc>
			<id>1982</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>232</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3147</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1982</sub_loc>
		</source_loc>
		<thread>
			<name>drive_ix_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>ix_pos</name>
			</lhs>
			<rhs>
				<name>ix_cnt</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3147</source_loc>
			<thread>_ix_pos</thread>
		</thread>
		<source_loc>
			<id>1960</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>221</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3153</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1960</sub_loc>
		</source_loc>
		<thread>
			<name>drive_of_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>of_cnt</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Muxi0u16u1_4_39_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3153</source_loc>
			<thread>_of_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_MuxAdd2i32u16u16u1_1_38</name>
			<dissolved_from>st_weight_addr_gen_MuxAdd2i32u16u16u1_1_38</dissolved_from>
			<async/>
			<rhs>
				<value>32</value>
			</rhs>
			<rhs>
				<name>of_cnt</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_MuxAdd2i32u16u16u1_1_38_out1</name>
			</lhs>
			<cond>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_33_out1</name>
			</cond>
			<source_loc>3766</source_loc>
			<thread>_of_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Muxi0u16u1_4_39</name>
			<dissolved_from>st_weight_addr_gen_Muxi0u16u1_4_39</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Muxi0u16u1_4_39_out1</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_MuxAdd2i32u16u16u1_1_38_out1</name>
			</rhs>
			<cond>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_37_out1</name>
			</cond>
			<source_loc>3767</source_loc>
			<thread>_of_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_EqSubi32u16u16_1_36</name>
			<dissolved_from>st_weight_addr_gen_EqSubi32u16u16_1_36</dissolved_from>
			<async/>
			<rhs>
				<value>32</value>
			</rhs>
			<rhs>
				<name>of_cnt_max</name>
			</rhs>
			<rhs>
				<name>of_cnt</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_EqSubi32u16u16_1_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1955</source_loc>
			<thread>_of_ctrl2</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_37</name>
			<dissolved_from>st_weight_addr_gen_And_1Ux1U_1U_1_37</dissolved_from>
			<async/>
			<rhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_33_out1</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_EqSubi32u16u16_1_36_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_37_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1956</source_loc>
			<thread>_of_ctrl2</thread>
		</thread>
		<source_loc>
			<id>1922</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>199</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3172</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1922</sub_loc>
		</source_loc>
		<thread>
			<name>drive_oy_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>oy_cnt</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Muxi0u16u1_4_35_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3172</source_loc>
			<thread>_oy_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_34</name>
			<dissolved_from>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_34</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>oy_cnt</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_34_out1</name>
			</lhs>
			<cond>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_29_out1</name>
			</cond>
			<source_loc>3768</source_loc>
			<thread>_oy_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Muxi0u16u1_4_35</name>
			<dissolved_from>st_weight_addr_gen_Muxi0u16u1_4_35</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Muxi0u16u1_4_35_out1</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_34_out1</name>
			</rhs>
			<cond>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_33_out1</name>
			</cond>
			<source_loc>3767</source_loc>
			<thread>_oy_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_32</name>
			<dissolved_from>st_weight_addr_gen_EqSubi1u16u16_1_32</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>oy_cnt_max2</name>
			</rhs>
			<rhs>
				<name>oy_cnt</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_EqSubi1u16u16_1_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1916</source_loc>
			<thread>_oy_ctrl</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_33</name>
			<dissolved_from>st_weight_addr_gen_And_1Ux1U_1U_1_33</dissolved_from>
			<async/>
			<rhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_29_out1</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_EqSubi1u16u16_1_32_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1956</source_loc>
			<thread>_oy_ctrl</thread>
		</thread>
		<source_loc>
			<id>1885</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>183</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3191</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1885</sub_loc>
		</source_loc>
		<thread>
			<name>drive_ox_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>ox_cnt</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Muxi0u16u1_4_31_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3191</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_30</name>
			<dissolved_from>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_30</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>ox_cnt</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_30_out1</name>
			</lhs>
			<cond>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			</cond>
			<source_loc>3768</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Muxi0u16u1_4_31</name>
			<dissolved_from>st_weight_addr_gen_Muxi0u16u1_4_31</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Muxi0u16u1_4_31_out1</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_30_out1</name>
			</rhs>
			<cond>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_29_out1</name>
			</cond>
			<source_loc>3767</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_28</name>
			<dissolved_from>st_weight_addr_gen_EqSubi1u16u16_1_28</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>ox_cnt_max2</name>
			</rhs>
			<rhs>
				<name>ox_cnt</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_EqSubi1u16u16_1_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1916</source_loc>
			<thread>_ox_ctrl</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_29</name>
			<dissolved_from>st_weight_addr_gen_And_1Ux1U_1U_1_29</dissolved_from>
			<async/>
			<rhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_EqSubi1u16u16_1_28_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1956</source_loc>
			<thread>_ox_ctrl</thread>
		</thread>
		<source_loc>
			<id>1774</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>167</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3210</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1774</sub_loc>
		</source_loc>
		<thread>
			<name>drive_if_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Muxi0u16u1_4_27_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3210</source_loc>
			<thread>_if_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_26</name>
			<dissolved_from>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_26</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>if_cnt</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_26_out1</name>
			</lhs>
			<cond>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_21_out1</name>
			</cond>
			<source_loc>3768</source_loc>
			<thread>_if_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Muxi0u16u1_4_27</name>
			<dissolved_from>st_weight_addr_gen_Muxi0u16u1_4_27</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Muxi0u16u1_4_27_out1</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_26_out1</name>
			</rhs>
			<cond>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			</cond>
			<source_loc>3767</source_loc>
			<thread>_if_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_24</name>
			<dissolved_from>st_weight_addr_gen_EqSubi1u16u16_1_24</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>if_cnt_max</name>
			</rhs>
			<rhs>
				<name>if_cnt</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_EqSubi1u16u16_1_24_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1916</source_loc>
			<thread>_if_ctrl</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_25</name>
			<dissolved_from>st_weight_addr_gen_And_1Ux1U_1U_1_25</dissolved_from>
			<async/>
			<rhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_21_out1</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_EqSubi1u16u16_1_24_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1956</source_loc>
			<thread>_if_ctrl</thread>
		</thread>
		<source_loc>
			<id>1681</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>152</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3229</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1681</sub_loc>
		</source_loc>
		<thread>
			<name>drive_iy_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>iy_cnt</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Muxi0u16u1_4_23_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3229</source_loc>
			<thread>_iy_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_22</name>
			<dissolved_from>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_22</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>iy_cnt</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_22_out1</name>
			</lhs>
			<cond>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			</cond>
			<source_loc>3768</source_loc>
			<thread>_iy_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Muxi0u16u1_4_23</name>
			<dissolved_from>st_weight_addr_gen_Muxi0u16u1_4_23</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Muxi0u16u1_4_23_out1</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_22_out1</name>
			</rhs>
			<cond>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_21_out1</name>
			</cond>
			<source_loc>3767</source_loc>
			<thread>_iy_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_20</name>
			<dissolved_from>st_weight_addr_gen_EqSubi1u16u16_1_20</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>iy_cnt_max</name>
			</rhs>
			<rhs>
				<name>iy_cnt</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_EqSubi1u16u16_1_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1916</source_loc>
			<thread>_iy_ctrl</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_21</name>
			<dissolved_from>st_weight_addr_gen_And_1Ux1U_1U_1_21</dissolved_from>
			<async/>
			<rhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_EqSubi1u16u16_1_20_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1956</source_loc>
			<thread>_iy_ctrl</thread>
		</thread>
		<source_loc>
			<id>1650</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>136</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3248</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1650</sub_loc>
		</source_loc>
		<thread>
			<name>drive_ix_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>ix_cnt</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Muxi0u16u1_4_19_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3248</source_loc>
			<thread>_ix_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_4_18</name>
			<dissolved_from>st_weight_addr_gen_MuxAdd2i1u16u16u1_4_18</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>ix_cnt</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_4_18_out1</name>
			</lhs>
			<cond>
				<name>run</name>
			</cond>
			<source_loc>3768</source_loc>
			<thread>_ix_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Muxi0u16u1_4_19</name>
			<dissolved_from>st_weight_addr_gen_Muxi0u16u1_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Muxi0u16u1_4_19_out1</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_4_18_out1</name>
			</rhs>
			<cond>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			</cond>
			<source_loc>3767</source_loc>
			<thread>_ix_counter</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_16</name>
			<dissolved_from>st_weight_addr_gen_EqSubi1u16u16_1_16</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>ix_cnt_max</name>
			</rhs>
			<rhs>
				<name>ix_cnt</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_EqSubi1u16u16_1_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1916</source_loc>
			<thread>_ix_ctrl</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_17</name>
			<dissolved_from>st_weight_addr_gen_And_1Ux1U_1U_1_17</dissolved_from>
			<async/>
			<rhs>
				<name>run</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_EqSubi1u16u16_1_16_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1956</source_loc>
			<thread>_ix_ctrl</thread>
		</thread>
		<source_loc>
			<id>1623</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>121</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3266</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1623</sub_loc>
		</source_loc>
		<thread>
			<name>drive_run</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_4_15_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3266</source_loc>
			<thread>_run</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Not_1U_1U_4_14</name>
			<dissolved_from>st_weight_addr_gen_Not_1U_1U_4_14</dissolved_from>
			<async/>
			<rhs>
				<name>stop</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Not_1U_1U_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3778</source_loc>
			<thread>_run</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_And_1Ux1U_1U_4_15</name>
			<dissolved_from>st_weight_addr_gen_And_1Ux1U_1U_4_15</dissolved_from>
			<async/>
			<rhs>
				<name>enable</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_Not_1U_1U_4_14_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1956</source_loc>
			<thread>_run</thread>
		</thread>
		<source_loc>
			<id>1599</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>110</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3273</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1599</sub_loc>
		</source_loc>
		<thread>
			<name>drive_enable</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>enable</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_Or_1Ux1U_1U_4_49_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3273</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Nei1u16_4_43</name>
			<dissolved_from>st_weight_addr_gen_Nei1u16_4_43</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>filter_width</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Nei1u16_4_43_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1721</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Nei1u16_4_44</name>
			<dissolved_from>st_weight_addr_gen_Nei1u16_4_44</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>filter_height</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Nei1u16_4_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1721</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Not_1U_1U_4_45</name>
			<dissolved_from>st_weight_addr_gen_Not_1U_1U_4_45</dissolved_from>
			<async/>
			<rhs>
				<name>st_weight_addr_gen_AndReduction_2S_1U_1_42_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Not_1U_1U_4_45_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3778</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_And_1Ux1U_1U_4_46</name>
			<dissolved_from>st_weight_addr_gen_And_1Ux1U_1U_4_46</dissolved_from>
			<async/>
			<rhs>
				<name>st_weight_addr_gen_Nei1u16_4_43_out1</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_Nei1u16_4_44_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_4_46_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1956</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_And_1Ux1U_1U_4_47</name>
			<dissolved_from>st_weight_addr_gen_And_1Ux1U_1U_4_47</dissolved_from>
			<async/>
			<rhs>
				<name>enable</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_Not_1U_1U_4_45_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_4_47_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1956</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_And_1Ux1U_1U_4_48</name>
			<dissolved_from>st_weight_addr_gen_And_1Ux1U_1U_4_48</dissolved_from>
			<async/>
			<rhs>
				<name>start_rising</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_4_46_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_4_48_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1956</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>st_weight_addr_gen_Or_1Ux1U_1U_4_49</name>
			<dissolved_from>st_weight_addr_gen_Or_1Ux1U_1U_4_49</dissolved_from>
			<async/>
			<rhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_4_47_out1</name>
			</rhs>
			<rhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_4_48_out1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_Or_1Ux1U_1U_4_49_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3780</source_loc>
			<thread>_enable</thread>
		</thread>
		<assign>
			<name>drive_st_weight_addr_gen_AndReduction_4S_1U_1_40_in1</name>
			<lhs>
				<name>st_weight_addr_gen_AndReduction_4S_1U_1_40_in1</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_37_out1</name>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_33_out1</name>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_29_out1</name>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>st_weight_addr_gen_AndReduction_4S_1U_1_40</name>
			<dissolved_from>st_weight_addr_gen_AndReduction_4S_1U_1_40</dissolved_from>
			<async/>
			<rhs>
				<name>st_weight_addr_gen_AndReduction_4S_1U_1_40_in1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_AndReduction_4S_1U_1_40_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1704</source_loc>
			<thread>_finish</thread>
		</thread>
		<assign>
			<name>drive_st_weight_addr_gen_AndReduction_2S_1U_4_41_in1</name>
			<lhs>
				<name>st_weight_addr_gen_AndReduction_2S_1U_4_41_in1</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_21_out1</name>
				<name>st_weight_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>st_weight_addr_gen_AndReduction_2S_1U_4_41</name>
			<dissolved_from>st_weight_addr_gen_AndReduction_2S_1U_4_41</dissolved_from>
			<async/>
			<rhs>
				<name>st_weight_addr_gen_AndReduction_2S_1U_4_41_in1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_AndReduction_2S_1U_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1704</source_loc>
			<thread>_finish</thread>
		</thread>
		<assign>
			<name>drive_st_weight_addr_gen_AndReduction_2S_1U_1_42_in1</name>
			<lhs>
				<name>st_weight_addr_gen_AndReduction_2S_1U_1_42_in1</name>
			</lhs>
			<rhs>
				<name>st_weight_addr_gen_AndReduction_4S_1U_1_40_out1</name>
				<name>st_weight_addr_gen_AndReduction_2S_1U_4_41_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>st_weight_addr_gen_AndReduction_2S_1U_1_42</name>
			<dissolved_from>st_weight_addr_gen_AndReduction_2S_1U_1_42</dissolved_from>
			<async/>
			<rhs>
				<name>st_weight_addr_gen_AndReduction_2S_1U_1_42_in1</name>
			</rhs>
			<lhs>
				<name>st_weight_addr_gen_AndReduction_2S_1U_1_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1704</source_loc>
			<thread>_finish</thread>
		</thread>
		<source_loc>
			<id>4594</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4582</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Not_1U_1U_4</module_name>
			<name>st_weight_addr_gen_Not_1U_1U_4_14</name>
			<instance_name>st_weight_addr_gen_Not_1U_1U_4_14</instance_name>
			<source_loc>4594</source_loc>
			<thread>_run</thread>
			<dissolved_to>st_weight_addr_gen_Not_1U_1U_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4608</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4604</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_17</name>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_17</instance_name>
			<source_loc>4608</source_loc>
			<thread>_ix_ctrl</thread>
			<dissolved_to>st_weight_addr_gen_And_1Ux1U_1U_1_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4609</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4603</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_16</name>
			<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_16</instance_name>
			<source_loc>4609</source_loc>
			<thread>_ix_ctrl</thread>
			<dissolved_to>st_weight_addr_gen_EqSubi1u16u16_1_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4654</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4648</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_20</name>
			<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_20</instance_name>
			<source_loc>4654</source_loc>
			<thread>_iy_ctrl</thread>
			<dissolved_to>st_weight_addr_gen_EqSubi1u16u16_1_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4637</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4623</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_4_18</name>
			<instance_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_4_18</instance_name>
			<source_loc>4637</source_loc>
			<thread>_ix_counter</thread>
			<dissolved_to>st_weight_addr_gen_MuxAdd2i1u16u16u1_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4639</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4624</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
			<name>st_weight_addr_gen_Muxi0u16u1_4_19</name>
			<instance_name>st_weight_addr_gen_Muxi0u16u1_4_19</instance_name>
			<source_loc>4639</source_loc>
			<thread>_ix_counter</thread>
			<dissolved_to>st_weight_addr_gen_Muxi0u16u1_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4653</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4649</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_21</name>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_21</instance_name>
			<source_loc>4653</source_loc>
			<thread>_iy_ctrl</thread>
			<dissolved_to>st_weight_addr_gen_And_1Ux1U_1U_1_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4494</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4480</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Add_32Ux32U_32U_1</module_name>
			<name>st_weight_addr_gen_Add_32Ux32U_32U_1_8</name>
			<instance_name>st_weight_addr_gen_Add_32Ux32U_32U_1_8</instance_name>
			<source_loc>4494</source_loc>
			<thread>_tmp_st_weight_addr</thread>
			<dissolved_to>st_weight_addr_gen_Add_32Ux32U_32U_1_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4593</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4583</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>st_weight_addr_gen_And_1Ux1U_1U_4_15</name>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_4_15</instance_name>
			<source_loc>4593</source_loc>
			<thread>_run</thread>
			<dissolved_to>st_weight_addr_gen_And_1Ux1U_1U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4539</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4520</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Add_32Ux16U_32U_4</module_name>
			<name>st_weight_addr_gen_Add_32Ux16U_32U_4_13</name>
			<instance_name>st_weight_addr_gen_Add_32Ux16U_32U_4_13</instance_name>
			<source_loc>4539</source_loc>
			<thread>_org_pos</thread>
			<dissolved_to>st_weight_addr_gen_Add_32Ux16U_32U_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4542</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4514</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Mul_16Ux16U_32U_1</module_name>
			<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_10</name>
			<instance_name>st_weight_addr_gen_Mul_16Ux16U_32U_1_10</instance_name>
			<source_loc>4542</source_loc>
			<thread>_org_pos</thread>
			<dissolved_to>st_weight_addr_gen_Mul_16Ux16U_32U_1_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4543</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4516</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Mul_16Ux16U_32U_1</module_name>
			<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_11</name>
			<instance_name>st_weight_addr_gen_Mul_16Ux16U_32U_1_11</instance_name>
			<source_loc>4543</source_loc>
			<thread>_org_pos</thread>
			<dissolved_to>st_weight_addr_gen_Mul_16Ux16U_32U_1_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4544</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4518</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Mul_16Ux16U_32U_1</module_name>
			<name>st_weight_addr_gen_Mul_16Ux16U_32U_1_12</name>
			<instance_name>st_weight_addr_gen_Mul_16Ux16U_32U_1_12</instance_name>
			<source_loc>4544</source_loc>
			<thread>_org_pos</thread>
			<dissolved_to>st_weight_addr_gen_Mul_16Ux16U_32U_1_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4682</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4668</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_22</name>
			<instance_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_22</instance_name>
			<source_loc>4682</source_loc>
			<thread>_iy_counter</thread>
			<dissolved_to>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4493</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4481</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Add3u32u32u32_1</module_name>
			<name>st_weight_addr_gen_Add3u32u32u32_1_9</name>
			<instance_name>st_weight_addr_gen_Add3u32u32u32_1_9</instance_name>
			<source_loc>4493</source_loc>
			<thread>_tmp_st_weight_addr</thread>
			<dissolved_to>st_weight_addr_gen_Add3u32u32u32_1_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4683</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4669</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
			<name>st_weight_addr_gen_Muxi0u16u1_4_23</name>
			<instance_name>st_weight_addr_gen_Muxi0u16u1_4_23</instance_name>
			<source_loc>4683</source_loc>
			<thread>_iy_counter</thread>
			<dissolved_to>st_weight_addr_gen_Muxi0u16u1_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4223</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4184</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Mul_16Ux16U_16U_4</module_name>
			<name>st_weight_addr_gen_Mul_16Ux16U_16U_4_5</name>
			<instance_name>st_weight_addr_gen_Mul_16Ux16U_16U_4_5</instance_name>
			<source_loc>4223</source_loc>
			<thread>_set_max_num</thread>
			<dissolved_to>st_weight_addr_gen_Mul_16Ux16U_16U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4697</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4693</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_25</name>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_25</instance_name>
			<source_loc>4697</source_loc>
			<thread>_if_ctrl</thread>
			<dissolved_to>st_weight_addr_gen_And_1Ux1U_1U_1_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4221</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4189</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Add3u8u8Subu16u16_4</module_name>
			<name>st_weight_addr_gen_Add3u8u8Subu16u16_4_7</name>
			<instance_name>st_weight_addr_gen_Add3u8u8Subu16u16_4_7</instance_name>
			<source_loc>4221</source_loc>
			<thread>_set_max_num</thread>
			<dissolved_to>st_weight_addr_gen_Add3u8u8Subu16u16_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4698</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4692</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_24</name>
			<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_24</instance_name>
			<source_loc>4698</source_loc>
			<thread>_if_ctrl</thread>
			<dissolved_to>st_weight_addr_gen_EqSubi1u16u16_1_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4219</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4187</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Add3u8u8Subu16u16_4</module_name>
			<name>st_weight_addr_gen_Add3u8u8Subu16u16_4_6</name>
			<instance_name>st_weight_addr_gen_Add3u8u8Subu16u16_4_6</instance_name>
			<source_loc>4219</source_loc>
			<thread>_set_max_num</thread>
			<dissolved_to>st_weight_addr_gen_Add3u8u8Subu16u16_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4726</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4712</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_26</name>
			<instance_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_26</instance_name>
			<source_loc>4726</source_loc>
			<thread>_if_counter</thread>
			<dissolved_to>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4165</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4141</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_N_Mux_16_3_21_4</module_name>
			<name>st_weight_addr_gen_N_Mux_16_3_21_4_2</name>
			<instance_name>st_weight_addr_gen_N_Mux_16_3_21_4_2</instance_name>
			<source_loc>4165</source_loc>
			<thread>_cnt_max2</thread>
			<dissolved_to>st_weight_addr_gen_N_Mux_16_3_21_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4727</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4713</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
			<name>st_weight_addr_gen_Muxi0u16u1_4_27</name>
			<instance_name>st_weight_addr_gen_Muxi0u16u1_4_27</instance_name>
			<source_loc>4727</source_loc>
			<thread>_if_counter</thread>
			<dissolved_to>st_weight_addr_gen_Muxi0u16u1_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4164</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4138</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_N_Mux_16_3_21_4</module_name>
			<name>st_weight_addr_gen_N_Mux_16_3_21_4_1</name>
			<instance_name>st_weight_addr_gen_N_Mux_16_3_21_4_1</instance_name>
			<source_loc>4164</source_loc>
			<thread>_cnt_max2</thread>
			<dissolved_to>st_weight_addr_gen_N_Mux_16_3_21_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4740</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4737</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_29</name>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_29</instance_name>
			<source_loc>4740</source_loc>
			<thread>_ox_ctrl</thread>
			<dissolved_to>st_weight_addr_gen_And_1Ux1U_1U_1_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4163</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4142</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Add2i1u16_1</module_name>
			<name>st_weight_addr_gen_Add2i1u16_1_4</name>
			<instance_name>st_weight_addr_gen_Add2i1u16_1_4</instance_name>
			<source_loc>4163</source_loc>
			<thread>_cnt_max2</thread>
			<dissolved_to>st_weight_addr_gen_Add2i1u16_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4741</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4736</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_28</name>
			<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_28</instance_name>
			<source_loc>4741</source_loc>
			<thread>_ox_ctrl</thread>
			<dissolved_to>st_weight_addr_gen_EqSubi1u16u16_1_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4162</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4139</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Add2i1u16_1</module_name>
			<name>st_weight_addr_gen_Add2i1u16_1_3</name>
			<instance_name>st_weight_addr_gen_Add2i1u16_1_3</instance_name>
			<source_loc>4162</source_loc>
			<thread>_cnt_max2</thread>
			<dissolved_to>st_weight_addr_gen_Add2i1u16_1_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4769</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4755</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_30</name>
			<instance_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_30</instance_name>
			<source_loc>4769</source_loc>
			<thread>_ox_counter</thread>
			<dissolved_to>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4923</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4895</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Or_1Ux1U_1U_4</module_name>
			<name>st_weight_addr_gen_Or_1Ux1U_1U_4_49</name>
			<instance_name>st_weight_addr_gen_Or_1Ux1U_1U_4_49</instance_name>
			<source_loc>4923</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_weight_addr_gen_Or_1Ux1U_1U_4_49</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4770</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4756</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
			<name>st_weight_addr_gen_Muxi0u16u1_4_31</name>
			<instance_name>st_weight_addr_gen_Muxi0u16u1_4_31</instance_name>
			<source_loc>4770</source_loc>
			<thread>_ox_counter</thread>
			<dissolved_to>st_weight_addr_gen_Muxi0u16u1_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4922</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4889</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Not_1U_1U_4</module_name>
			<name>st_weight_addr_gen_Not_1U_1U_4_45</name>
			<instance_name>st_weight_addr_gen_Not_1U_1U_4_45</instance_name>
			<source_loc>4922</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_weight_addr_gen_Not_1U_1U_4_45</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4920</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4891</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Nei1u16_4</module_name>
			<name>st_weight_addr_gen_Nei1u16_4_43</name>
			<instance_name>st_weight_addr_gen_Nei1u16_4_43</instance_name>
			<source_loc>4920</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_weight_addr_gen_Nei1u16_4_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4921</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4892</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Nei1u16_4</module_name>
			<name>st_weight_addr_gen_Nei1u16_4_44</name>
			<instance_name>st_weight_addr_gen_Nei1u16_4_44</instance_name>
			<source_loc>4921</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_weight_addr_gen_Nei1u16_4_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4783</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4780</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_33</name>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_33</instance_name>
			<source_loc>4783</source_loc>
			<thread>_oy_ctrl</thread>
			<dissolved_to>st_weight_addr_gen_And_1Ux1U_1U_1_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4919</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4894</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>st_weight_addr_gen_And_1Ux1U_1U_4_48</name>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_4_48</instance_name>
			<source_loc>4919</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_weight_addr_gen_And_1Ux1U_1U_4_48</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4784</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4779</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<name>st_weight_addr_gen_EqSubi1u16u16_1_32</name>
			<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_32</instance_name>
			<source_loc>4784</source_loc>
			<thread>_oy_ctrl</thread>
			<dissolved_to>st_weight_addr_gen_EqSubi1u16u16_1_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4918</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4890</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>st_weight_addr_gen_And_1Ux1U_1U_4_47</name>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_4_47</instance_name>
			<source_loc>4918</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_weight_addr_gen_And_1Ux1U_1U_4_47</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4812</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4798</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_34</name>
			<instance_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_34</instance_name>
			<source_loc>4812</source_loc>
			<thread>_oy_counter</thread>
			<dissolved_to>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4813</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4799</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
			<name>st_weight_addr_gen_Muxi0u16u1_4_35</name>
			<instance_name>st_weight_addr_gen_Muxi0u16u1_4_35</instance_name>
			<source_loc>4813</source_loc>
			<thread>_oy_counter</thread>
			<dissolved_to>st_weight_addr_gen_Muxi0u16u1_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4917</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4893</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>st_weight_addr_gen_And_1Ux1U_1U_4_46</name>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_4_46</instance_name>
			<source_loc>4917</source_loc>
			<thread>_enable</thread>
			<dissolved_to>st_weight_addr_gen_And_1Ux1U_1U_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4827</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4823</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>st_weight_addr_gen_And_1Ux1U_1U_1_37</name>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_37</instance_name>
			<source_loc>4827</source_loc>
			<thread>_of_ctrl2</thread>
			<dissolved_to>st_weight_addr_gen_And_1Ux1U_1U_1_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4828</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4822</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_EqSubi32u16u16_1</module_name>
			<name>st_weight_addr_gen_EqSubi32u16u16_1_36</name>
			<instance_name>st_weight_addr_gen_EqSubi32u16u16_1_36</instance_name>
			<source_loc>4828</source_loc>
			<thread>_of_ctrl2</thread>
			<dissolved_to>st_weight_addr_gen_EqSubi32u16u16_1_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4855</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4842</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_MuxAdd2i32u16u16u1_1</module_name>
			<name>st_weight_addr_gen_MuxAdd2i32u16u16u1_1_38</name>
			<instance_name>st_weight_addr_gen_MuxAdd2i32u16u16u1_1_38</instance_name>
			<source_loc>4855</source_loc>
			<thread>_of_counter</thread>
			<dissolved_to>st_weight_addr_gen_MuxAdd2i32u16u16u1_1_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4856</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4843</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
			<name>st_weight_addr_gen_Muxi0u16u1_4_39</name>
			<instance_name>st_weight_addr_gen_Muxi0u16u1_4_39</instance_name>
			<source_loc>4856</source_loc>
			<thread>_of_counter</thread>
			<dissolved_to>st_weight_addr_gen_Muxi0u16u1_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4869</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4867</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_AndReduction_2S_1U_1</module_name>
			<name>st_weight_addr_gen_AndReduction_2S_1U_1_42</name>
			<instance_name>st_weight_addr_gen_AndReduction_2S_1U_1_42</instance_name>
			<source_loc>4869</source_loc>
			<thread>_finish</thread>
			<dissolved_to>st_weight_addr_gen_AndReduction_2S_1U_1_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4870</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4866</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_AndReduction_2S_1U_4</module_name>
			<name>st_weight_addr_gen_AndReduction_2S_1U_4_41</name>
			<instance_name>st_weight_addr_gen_AndReduction_2S_1U_4_41</instance_name>
			<source_loc>4870</source_loc>
			<thread>_finish</thread>
			<dissolved_to>st_weight_addr_gen_AndReduction_2S_1U_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4873</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4865</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>st_weight_addr_gen_AndReduction_4S_1U_1</module_name>
			<name>st_weight_addr_gen_AndReduction_4S_1U_1_40</name>
			<instance_name>st_weight_addr_gen_AndReduction_4S_1U_1_40</instance_name>
			<source_loc>4873</source_loc>
			<thread>_finish</thread>
			<dissolved_to>st_weight_addr_gen_AndReduction_4S_1U_1_40</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 6 warnings, area=15891, bits=512</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>1290</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>21</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>21</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1641</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>58</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>294</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>294</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>120</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>63</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>40</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>51</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>140</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>87</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>174</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>71</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>72</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>21</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>29</count>
		</message_count>
	</message_counts>
	<end_time>Fri Jan 22 11:58:27 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>2</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>10</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>13</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>3</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>30</real_time>
			<cpu_time>7</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>30</real_time>
			<cpu_time>17</cpu_time>
		</phase>
	</timers>
	<footprint>625284</footprint>
	<subprocess_footprint>0</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
