Timing Analyzer report for vgaDriver
Sat Aug 24 00:45:00 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk50to25:clk50to25|clk_out'
 13. Slow 1200mV 85C Model Setup: 'clock_50MHz'
 14. Slow 1200mV 85C Model Hold: 'clock_50MHz'
 15. Slow 1200mV 85C Model Hold: 'clk50to25:clk50to25|clk_out'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk50to25:clk50to25|clk_out'
 24. Slow 1200mV 0C Model Setup: 'clock_50MHz'
 25. Slow 1200mV 0C Model Hold: 'clock_50MHz'
 26. Slow 1200mV 0C Model Hold: 'clk50to25:clk50to25|clk_out'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk50to25:clk50to25|clk_out'
 34. Fast 1200mV 0C Model Setup: 'clock_50MHz'
 35. Fast 1200mV 0C Model Hold: 'clock_50MHz'
 36. Fast 1200mV 0C Model Hold: 'clk50to25:clk50to25|clk_out'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; vgaDriver                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE30F23C7                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                   ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; Clock Name                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                         ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; clk50to25:clk50to25|clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50to25:clk50to25|clk_out } ;
; clock_50MHz                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_50MHz }                 ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                ;
+------------+-----------------+-----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note ;
+------------+-----------------+-----------------------------+------+
; 137.42 MHz ; 137.42 MHz      ; clk50to25:clk50to25|clk_out ;      ;
+------------+-----------------+-----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk50to25:clk50to25|clk_out ; -6.277 ; -217.815      ;
; clock_50MHz                 ; -0.517 ; -1.395        ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; clock_50MHz                 ; 0.337 ; 0.000         ;
; clk50to25:clk50to25|clk_out ; 0.612 ; 0.000         ;
+-----------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clock_50MHz                 ; -3.000 ; -9.671        ;
; clk50to25:clk50to25|clk_out ; -1.285 ; -123.360      ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50to25:clk50to25|clk_out'                                                                                                              ;
+--------+----------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -6.277 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.195      ;
; -6.277 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.195      ;
; -6.277 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.195      ;
; -6.277 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.195      ;
; -6.277 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.195      ;
; -6.277 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.195      ;
; -6.277 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.195      ;
; -6.170 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.088      ;
; -6.170 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.088      ;
; -6.170 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.088      ;
; -6.170 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.088      ;
; -6.170 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.088      ;
; -6.170 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.088      ;
; -6.170 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.088      ;
; -6.165 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.083      ;
; -6.165 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.083      ;
; -6.165 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.083      ;
; -6.165 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.083      ;
; -6.165 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.083      ;
; -6.165 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.083      ;
; -6.165 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.083      ;
; -6.124 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.042      ;
; -6.124 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.042      ;
; -6.124 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.042      ;
; -6.124 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.042      ;
; -6.124 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.042      ;
; -6.124 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.042      ;
; -6.124 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 7.042      ;
; -6.084 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 7.013      ;
; -6.084 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 7.013      ;
; -6.084 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 7.013      ;
; -6.084 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 7.013      ;
; -6.084 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 7.013      ;
; -6.084 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 7.013      ;
; -6.084 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 7.013      ;
; -6.040 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.958      ;
; -6.040 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.958      ;
; -6.040 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.958      ;
; -6.040 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.958      ;
; -6.040 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.958      ;
; -6.040 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.958      ;
; -6.040 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.958      ;
; -6.030 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.959      ;
; -6.030 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.959      ;
; -6.030 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.959      ;
; -6.030 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.959      ;
; -6.030 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.959      ;
; -6.030 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.959      ;
; -6.030 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.959      ;
; -6.029 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.078     ; 6.949      ;
; -6.000 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.078     ; 6.920      ;
; -5.993 ; vgaPxlGen:vgaPxlGen|p2X[7] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.911      ;
; -5.993 ; vgaPxlGen:vgaPxlGen|p2X[7] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.911      ;
; -5.993 ; vgaPxlGen:vgaPxlGen|p2X[7] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.911      ;
; -5.993 ; vgaPxlGen:vgaPxlGen|p2X[7] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.911      ;
; -5.993 ; vgaPxlGen:vgaPxlGen|p2X[7] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.911      ;
; -5.993 ; vgaPxlGen:vgaPxlGen|p2X[7] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.911      ;
; -5.993 ; vgaPxlGen:vgaPxlGen|p2X[7] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.911      ;
; -5.977 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.078     ; 6.897      ;
; -5.977 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.078     ; 6.897      ;
; -5.977 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.078     ; 6.897      ;
; -5.977 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.078     ; 6.897      ;
; -5.977 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.078     ; 6.897      ;
; -5.971 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.076     ; 6.893      ;
; -5.958 ; vgaPxlGen:vgaPxlGen|bY[3]  ; vgaPxlGen:vgaPxlGen|relYB[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.065     ; 6.891      ;
; -5.958 ; vgaPxlGen:vgaPxlGen|bY[3]  ; vgaPxlGen:vgaPxlGen|relYB[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.065     ; 6.891      ;
; -5.958 ; vgaPxlGen:vgaPxlGen|bY[3]  ; vgaPxlGen:vgaPxlGen|relYB[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.065     ; 6.891      ;
; -5.958 ; vgaPxlGen:vgaPxlGen|bY[3]  ; vgaPxlGen:vgaPxlGen|relYB[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.065     ; 6.891      ;
; -5.958 ; vgaPxlGen:vgaPxlGen|bY[3]  ; vgaPxlGen:vgaPxlGen|relYB[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.065     ; 6.891      ;
; -5.945 ; vgaPxlGen:vgaPxlGen|p2Y[7] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.874      ;
; -5.945 ; vgaPxlGen:vgaPxlGen|p2Y[7] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.874      ;
; -5.945 ; vgaPxlGen:vgaPxlGen|p2Y[7] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.874      ;
; -5.945 ; vgaPxlGen:vgaPxlGen|p2Y[7] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.874      ;
; -5.945 ; vgaPxlGen:vgaPxlGen|p2Y[7] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.874      ;
; -5.945 ; vgaPxlGen:vgaPxlGen|p2Y[7] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.874      ;
; -5.945 ; vgaPxlGen:vgaPxlGen|p2Y[7] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.874      ;
; -5.942 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.076     ; 6.864      ;
; -5.935 ; vgaPxlGen:vgaPxlGen|p1X[3] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.078     ; 6.855      ;
; -5.921 ; vgaPxlGen:vgaPxlGen|bX[2]  ; vgaPxlGen:vgaPxlGen|relYB[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.079     ; 6.840      ;
; -5.921 ; vgaPxlGen:vgaPxlGen|bX[2]  ; vgaPxlGen:vgaPxlGen|relYB[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.079     ; 6.840      ;
; -5.921 ; vgaPxlGen:vgaPxlGen|bX[2]  ; vgaPxlGen:vgaPxlGen|relYB[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.079     ; 6.840      ;
; -5.921 ; vgaPxlGen:vgaPxlGen|bX[2]  ; vgaPxlGen:vgaPxlGen|relYB[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.079     ; 6.840      ;
; -5.921 ; vgaPxlGen:vgaPxlGen|bX[2]  ; vgaPxlGen:vgaPxlGen|relYB[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.079     ; 6.840      ;
; -5.919 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.076     ; 6.841      ;
; -5.919 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.076     ; 6.841      ;
; -5.919 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.076     ; 6.841      ;
; -5.919 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.076     ; 6.841      ;
; -5.919 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.076     ; 6.841      ;
; -5.913 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.842      ;
; -5.913 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.842      ;
; -5.913 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.842      ;
; -5.913 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.842      ;
; -5.913 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.842      ;
; -5.913 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.842      ;
; -5.913 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.069     ; 6.842      ;
; -5.911 ; vgaPxlGen:vgaPxlGen|p1Y[6] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.076     ; 6.833      ;
; -5.906 ; vgaPxlGen:vgaPxlGen|p1X[3] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.078     ; 6.826      ;
; -5.902 ; vgaPxlGen:vgaPxlGen|p2X[6] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.820      ;
; -5.902 ; vgaPxlGen:vgaPxlGen|p2X[6] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.820      ;
; -5.902 ; vgaPxlGen:vgaPxlGen|p2X[6] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.080     ; 6.820      ;
+--------+----------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_50MHz'                                                                                                                                                                                                                        ;
+--------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.517 ; clk50to25:clk50to25|clk_out  ; clk50to25:clk50to25|clk_out                                                                                                          ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.500        ; 2.605      ; 3.842      ;
; -0.465 ; vgaPxlGen:vgaPxlGen|relY[4]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.314      ; 1.807      ;
; -0.421 ; vgaPxlGen:vgaPxlGen|relY[6]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.314      ; 1.763      ;
; -0.413 ; vgaPxlGen:vgaPxlGen|relYB[0] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.309      ; 1.750      ;
; -0.375 ; vgaPxlGen:vgaPxlGen|relY[3]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.314      ; 1.717      ;
; -0.328 ; vgaPxlGen:vgaPxlGen|relYB[3] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.309      ; 1.665      ;
; -0.323 ; vgaPxlGen:vgaPxlGen|relYB[2] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.309      ; 1.660      ;
; -0.322 ; vgaPxlGen:vgaPxlGen|relY[5]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.314      ; 1.664      ;
; -0.304 ; vgaPxlGen:vgaPxlGen|relYB[1] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.309      ; 1.641      ;
; -0.243 ; vgaPxlGen:vgaPxlGen|relYB[4] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.309      ; 1.580      ;
; -0.228 ; vgaPxlGen:vgaPxlGen|relY[1]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.314      ; 1.570      ;
; -0.212 ; vgaPxlGen:vgaPxlGen|relY[0]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.314      ; 1.554      ;
; -0.010 ; clk50to25:clk50to25|clk_out  ; clk50to25:clk50to25|clk_out                                                                                                          ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 2.605      ; 3.835      ;
; -0.007 ; vgaPxlGen:vgaPxlGen|relY[2]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.314      ; 1.349      ;
+--------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_50MHz'                                                                                                                                                                                                                        ;
+-------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.337 ; clk50to25:clk50to25|clk_out  ; clk50to25:clk50to25|clk_out                                                                                                          ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 2.704      ; 3.489      ;
; 0.501 ; vgaPxlGen:vgaPxlGen|relY[2]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.534      ; 1.287      ;
; 0.707 ; vgaPxlGen:vgaPxlGen|relY[0]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.534      ; 1.493      ;
; 0.721 ; vgaPxlGen:vgaPxlGen|relY[1]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.534      ; 1.507      ;
; 0.744 ; vgaPxlGen:vgaPxlGen|relYB[4] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.529      ; 1.525      ;
; 0.791 ; vgaPxlGen:vgaPxlGen|relYB[1] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.529      ; 1.572      ;
; 0.792 ; vgaPxlGen:vgaPxlGen|relYB[3] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.529      ; 1.573      ;
; 0.795 ; vgaPxlGen:vgaPxlGen|relY[5]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.534      ; 1.581      ;
; 0.810 ; vgaPxlGen:vgaPxlGen|relYB[2] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.529      ; 1.591      ;
; 0.844 ; vgaPxlGen:vgaPxlGen|relY[3]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.534      ; 1.630      ;
; 0.873 ; vgaPxlGen:vgaPxlGen|relYB[0] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.529      ; 1.654      ;
; 0.878 ; clk50to25:clk50to25|clk_out  ; clk50to25:clk50to25|clk_out                                                                                                          ; clk50to25:clk50to25|clk_out ; clock_50MHz ; -0.500       ; 2.704      ; 3.530      ;
; 0.888 ; vgaPxlGen:vgaPxlGen|relY[6]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.534      ; 1.674      ;
; 0.928 ; vgaPxlGen:vgaPxlGen|relY[4]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.534      ; 1.714      ;
+-------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50to25:clk50to25|clk_out'                                                                                                             ;
+-------+---------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.612 ; vgaSync:vgaSync|hpos[8]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.496      ; 1.294      ;
; 0.686 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.944      ;
; 0.687 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[1]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.945      ;
; 0.688 ; vgaSync:vgaSync|hpos[9]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.089      ; 0.963      ;
; 0.693 ; vgaSync:vgaSync|vpos[6]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.951      ;
; 0.693 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[1]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.951      ;
; 0.694 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.952      ;
; 0.697 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.955      ;
; 0.700 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.958      ;
; 0.702 ; vgaSync:vgaSync|vpos[7]   ; vgaSync:vgaSync|vpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.960      ;
; 0.704 ; vgaSync:vgaSync|vpos[9]   ; vgaSync:vgaSync|vpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.962      ;
; 0.705 ; vgaSync:vgaSync|vpos[5]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.963      ;
; 0.705 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.963      ;
; 0.706 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.964      ;
; 0.707 ; vgaSync:vgaSync|vpos[8]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.965      ;
; 0.709 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.967      ;
; 0.709 ; vgaSync:vgaSync|hpos[8]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.967      ;
; 0.710 ; vgaSync:vgaSync|hpos[8]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.968      ;
; 0.715 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[0]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.973      ;
; 0.715 ; vgaSync:vgaSync|vpos[3]   ; vgaSync:vgaSync|vpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.973      ;
; 0.715 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.496      ; 1.397      ;
; 0.722 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[0]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 0.980      ;
; 0.787 ; vgaSync:vgaSync|hpos[8]   ; vgaSync:vgaSync|pxl_en       ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.045      ;
; 0.810 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.068      ;
; 0.846 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.496      ; 1.528      ;
; 0.860 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.496      ; 1.542      ;
; 0.877 ; vgaSync:vgaSync|hpos[7]   ; vgaSync:vgaSync|hpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; vgaSync:vgaSync|hpos[7]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.496      ; 1.574      ;
; 0.899 ; vgaSync:vgaSync|hpos[7]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.157      ;
; 0.961 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.496      ; 1.643      ;
; 0.981 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.496      ; 1.663      ;
; 1.005 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.263      ;
; 1.011 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.269      ;
; 1.012 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.270      ;
; 1.013 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.271      ;
; 1.018 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.276      ;
; 1.019 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[1]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.277      ;
; 1.020 ; vgaSync:vgaSync|pxl_en    ; vgaPxlGen:vgaPxlGen|b        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.492      ; 1.698      ;
; 1.020 ; vgaSync:vgaSync|vpos[7]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.278      ;
; 1.020 ; vgaSync:vgaSync|vpos[6]   ; vgaSync:vgaSync|vpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.278      ;
; 1.020 ; vgaSync:vgaSync|hpos[9]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; -0.335     ; 0.871      ;
; 1.022 ; vgaSync:vgaSync|vpos[5]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.280      ;
; 1.023 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.281      ;
; 1.024 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.282      ;
; 1.024 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.282      ;
; 1.025 ; vgaSync:vgaSync|vpos[6]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.283      ;
; 1.026 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[1]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.284      ;
; 1.027 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.285      ;
; 1.029 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.287      ;
; 1.031 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.289      ;
; 1.032 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.290      ;
; 1.032 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.290      ;
; 1.032 ; vgaSync:vgaSync|vpos[3]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.290      ;
; 1.034 ; vgaSync:vgaSync|vpos[8]   ; vgaSync:vgaSync|vpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.292      ;
; 1.036 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.294      ;
; 1.037 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.295      ;
; 1.041 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.299      ;
; 1.052 ; vgaSync:vgaSync|vsync     ; vgaPxlGen:vgaPxlGen|bY[1]    ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.310      ;
; 1.086 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.496      ; 1.768      ;
; 1.088 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.346      ;
; 1.099 ; vgaSync:vgaSync|hpos[9]   ; vgaSync:vgaSync|pxl_en       ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; -0.335     ; 0.950      ;
; 1.101 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.359      ;
; 1.106 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.496      ; 1.788      ;
; 1.111 ; vgaPxlGen:vgaPxlGen|bY[1] ; vgaPxlGen:vgaPxlGen|relYB[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.080      ; 1.377      ;
; 1.126 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.384      ;
; 1.131 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.389      ;
; 1.132 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.390      ;
; 1.133 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.391      ;
; 1.137 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.395      ;
; 1.138 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.396      ;
; 1.141 ; vgaSync:vgaSync|vpos[7]   ; vgaSync:vgaSync|vpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.399      ;
; 1.143 ; vgaSync:vgaSync|vpos[5]   ; vgaSync:vgaSync|vpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.401      ;
; 1.144 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.402      ;
; 1.145 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.403      ;
; 1.146 ; vgaSync:vgaSync|vpos[6]   ; vgaSync:vgaSync|vpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.404      ;
; 1.148 ; vgaSync:vgaSync|vpos[5]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.406      ;
; 1.149 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.407      ;
; 1.150 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.408      ;
; 1.150 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.408      ;
; 1.152 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.410      ;
; 1.153 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.411      ;
; 1.153 ; vgaSync:vgaSync|vpos[3]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.411      ;
; 1.155 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.413      ;
; 1.157 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.415      ;
; 1.158 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.416      ;
; 1.158 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.416      ;
; 1.158 ; vgaSync:vgaSync|vpos[3]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.416      ;
; 1.159 ; vgaSync:vgaSync|vpos[4]   ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.076      ; 1.421      ;
; 1.162 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.420      ;
; 1.163 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.421      ;
; 1.167 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.425      ;
; 1.195 ; vgaSync:vgaSync|hpos[7]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.453      ;
; 1.198 ; vgaSync:vgaSync|vpos[5]   ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.076      ; 1.460      ;
; 1.247 ; vgaSync:vgaSync|vsync     ; vgaPxlGen:vgaPxlGen|bY[9]    ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.073      ; 1.506      ;
; 1.247 ; vgaSync:vgaSync|vsync     ; vgaPxlGen:vgaPxlGen|bY[7]    ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.073      ; 1.506      ;
; 1.247 ; vgaSync:vgaSync|vsync     ; vgaPxlGen:vgaPxlGen|bY[5]    ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.073      ; 1.506      ;
; 1.247 ; vgaSync:vgaSync|vsync     ; vgaPxlGen:vgaPxlGen|bY[3]    ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.073      ; 1.506      ;
; 1.252 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.510      ;
; 1.257 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.515      ;
; 1.258 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.072      ; 1.516      ;
+-------+---------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                 ;
+------------+-----------------+-----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note ;
+------------+-----------------+-----------------------------+------+
; 149.57 MHz ; 149.57 MHz      ; clk50to25:clk50to25|clk_out ;      ;
+------------+-----------------+-----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk50to25:clk50to25|clk_out ; -5.686 ; -193.063      ;
; clock_50MHz                 ; -0.431 ; -1.055        ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; clock_50MHz                 ; 0.308 ; 0.000         ;
; clk50to25:clk50to25|clk_out ; 0.540 ; 0.000         ;
+-----------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clock_50MHz                 ; -3.000 ; -9.583        ;
; clk50to25:clk50to25|clk_out ; -1.285 ; -123.360      ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50to25:clk50to25|clk_out'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -5.686 ; vgaPxlGen:vgaPxlGen|p2X[3]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.610      ;
; -5.686 ; vgaPxlGen:vgaPxlGen|p2X[3]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.610      ;
; -5.686 ; vgaPxlGen:vgaPxlGen|p2X[3]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.610      ;
; -5.686 ; vgaPxlGen:vgaPxlGen|p2X[3]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.610      ;
; -5.686 ; vgaPxlGen:vgaPxlGen|p2X[3]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.610      ;
; -5.686 ; vgaPxlGen:vgaPxlGen|p2X[3]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.610      ;
; -5.686 ; vgaPxlGen:vgaPxlGen|p2X[3]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.610      ;
; -5.592 ; vgaPxlGen:vgaPxlGen|p2X[2]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.516      ;
; -5.592 ; vgaPxlGen:vgaPxlGen|p2X[2]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.516      ;
; -5.592 ; vgaPxlGen:vgaPxlGen|p2X[2]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.516      ;
; -5.592 ; vgaPxlGen:vgaPxlGen|p2X[2]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.516      ;
; -5.592 ; vgaPxlGen:vgaPxlGen|p2X[2]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.516      ;
; -5.592 ; vgaPxlGen:vgaPxlGen|p2X[2]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.516      ;
; -5.592 ; vgaPxlGen:vgaPxlGen|p2X[2]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.516      ;
; -5.587 ; vgaPxlGen:vgaPxlGen|p2X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.511      ;
; -5.587 ; vgaPxlGen:vgaPxlGen|p2X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.511      ;
; -5.587 ; vgaPxlGen:vgaPxlGen|p2X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.511      ;
; -5.587 ; vgaPxlGen:vgaPxlGen|p2X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.511      ;
; -5.587 ; vgaPxlGen:vgaPxlGen|p2X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.511      ;
; -5.587 ; vgaPxlGen:vgaPxlGen|p2X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.511      ;
; -5.587 ; vgaPxlGen:vgaPxlGen|p2X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.511      ;
; -5.549 ; vgaPxlGen:vgaPxlGen|p2X[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.473      ;
; -5.549 ; vgaPxlGen:vgaPxlGen|p2X[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.473      ;
; -5.549 ; vgaPxlGen:vgaPxlGen|p2X[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.473      ;
; -5.549 ; vgaPxlGen:vgaPxlGen|p2X[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.473      ;
; -5.549 ; vgaPxlGen:vgaPxlGen|p2X[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.473      ;
; -5.549 ; vgaPxlGen:vgaPxlGen|p2X[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.473      ;
; -5.549 ; vgaPxlGen:vgaPxlGen|p2X[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.473      ;
; -5.516 ; vgaPxlGen:vgaPxlGen|p2Y[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.452      ;
; -5.516 ; vgaPxlGen:vgaPxlGen|p2Y[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.452      ;
; -5.516 ; vgaPxlGen:vgaPxlGen|p2Y[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.452      ;
; -5.516 ; vgaPxlGen:vgaPxlGen|p2Y[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.452      ;
; -5.516 ; vgaPxlGen:vgaPxlGen|p2Y[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.452      ;
; -5.516 ; vgaPxlGen:vgaPxlGen|p2Y[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.452      ;
; -5.516 ; vgaPxlGen:vgaPxlGen|p2Y[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.452      ;
; -5.477 ; vgaPxlGen:vgaPxlGen|p2X[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.401      ;
; -5.477 ; vgaPxlGen:vgaPxlGen|p2X[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.401      ;
; -5.477 ; vgaPxlGen:vgaPxlGen|p2X[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.401      ;
; -5.477 ; vgaPxlGen:vgaPxlGen|p2X[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.401      ;
; -5.477 ; vgaPxlGen:vgaPxlGen|p2X[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.401      ;
; -5.477 ; vgaPxlGen:vgaPxlGen|p2X[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.401      ;
; -5.477 ; vgaPxlGen:vgaPxlGen|p2X[4]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.401      ;
; -5.435 ; vgaPxlGen:vgaPxlGen|p2X[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.359      ;
; -5.435 ; vgaPxlGen:vgaPxlGen|p2X[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.359      ;
; -5.435 ; vgaPxlGen:vgaPxlGen|p2X[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.359      ;
; -5.435 ; vgaPxlGen:vgaPxlGen|p2X[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.359      ;
; -5.435 ; vgaPxlGen:vgaPxlGen|p2X[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.359      ;
; -5.435 ; vgaPxlGen:vgaPxlGen|p2X[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.359      ;
; -5.435 ; vgaPxlGen:vgaPxlGen|p2X[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.359      ;
; -5.434 ; vgaPxlGen:vgaPxlGen|p2Y[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.370      ;
; -5.434 ; vgaPxlGen:vgaPxlGen|p2Y[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.370      ;
; -5.434 ; vgaPxlGen:vgaPxlGen|p2Y[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.370      ;
; -5.434 ; vgaPxlGen:vgaPxlGen|p2Y[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.370      ;
; -5.434 ; vgaPxlGen:vgaPxlGen|p2Y[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.370      ;
; -5.434 ; vgaPxlGen:vgaPxlGen|p2Y[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.370      ;
; -5.434 ; vgaPxlGen:vgaPxlGen|p2Y[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.370      ;
; -5.430 ; vgaPxlGen:vgaPxlGen|p1X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 6.356      ;
; -5.394 ; vgaPxlGen:vgaPxlGen|bY[3]                                                                                                            ; vgaPxlGen:vgaPxlGen|relYB[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.057     ; 6.336      ;
; -5.394 ; vgaPxlGen:vgaPxlGen|bY[3]                                                                                                            ; vgaPxlGen:vgaPxlGen|relYB[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.057     ; 6.336      ;
; -5.394 ; vgaPxlGen:vgaPxlGen|bY[3]                                                                                                            ; vgaPxlGen:vgaPxlGen|relYB[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.057     ; 6.336      ;
; -5.394 ; vgaPxlGen:vgaPxlGen|bY[3]                                                                                                            ; vgaPxlGen:vgaPxlGen|relYB[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.057     ; 6.336      ;
; -5.394 ; vgaPxlGen:vgaPxlGen|bY[3]                                                                                                            ; vgaPxlGen:vgaPxlGen|relYB[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.057     ; 6.336      ;
; -5.393 ; vgaPxlGen:vgaPxlGen|p1X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 6.319      ;
; -5.393 ; vgaPxlGen:vgaPxlGen|p1X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 6.319      ;
; -5.393 ; vgaPxlGen:vgaPxlGen|p1X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 6.319      ;
; -5.393 ; vgaPxlGen:vgaPxlGen|p1X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 6.319      ;
; -5.393 ; vgaPxlGen:vgaPxlGen|p1X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 6.319      ;
; -5.393 ; vgaPxlGen:vgaPxlGen|p1X[1]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 6.319      ;
; -5.391 ; vgaPxlGen:vgaPxlGen|p2Y[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.327      ;
; -5.391 ; vgaPxlGen:vgaPxlGen|p2Y[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.327      ;
; -5.391 ; vgaPxlGen:vgaPxlGen|p2Y[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.327      ;
; -5.391 ; vgaPxlGen:vgaPxlGen|p2Y[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.327      ;
; -5.391 ; vgaPxlGen:vgaPxlGen|p2Y[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.327      ;
; -5.391 ; vgaPxlGen:vgaPxlGen|p2Y[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.327      ;
; -5.391 ; vgaPxlGen:vgaPxlGen|p2Y[7]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.327      ;
; -5.390 ; vgaPxlGen:vgaPxlGen|p1Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.071     ; 6.318      ;
; -5.355 ; vgaPxlGen:vgaPxlGen|p2X[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.279      ;
; -5.355 ; vgaPxlGen:vgaPxlGen|p2X[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.279      ;
; -5.355 ; vgaPxlGen:vgaPxlGen|p2X[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.279      ;
; -5.355 ; vgaPxlGen:vgaPxlGen|p2X[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.279      ;
; -5.355 ; vgaPxlGen:vgaPxlGen|p2X[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.279      ;
; -5.355 ; vgaPxlGen:vgaPxlGen|p2X[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.279      ;
; -5.355 ; vgaPxlGen:vgaPxlGen|p2X[6]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.075     ; 6.279      ;
; -5.353 ; vgaPxlGen:vgaPxlGen|p1Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.071     ; 6.281      ;
; -5.353 ; vgaPxlGen:vgaPxlGen|p1Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.071     ; 6.281      ;
; -5.353 ; vgaPxlGen:vgaPxlGen|p1Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.071     ; 6.281      ;
; -5.353 ; vgaPxlGen:vgaPxlGen|p1Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.071     ; 6.281      ;
; -5.353 ; vgaPxlGen:vgaPxlGen|p1Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.071     ; 6.281      ;
; -5.353 ; vgaPxlGen:vgaPxlGen|p1Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.071     ; 6.281      ;
; -5.348 ; vgaPxlGen:vgaPxlGen|p2Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.284      ;
; -5.348 ; vgaPxlGen:vgaPxlGen|p2Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.284      ;
; -5.348 ; vgaPxlGen:vgaPxlGen|p2Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.284      ;
; -5.348 ; vgaPxlGen:vgaPxlGen|p2Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.284      ;
; -5.348 ; vgaPxlGen:vgaPxlGen|p2Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.284      ;
; -5.348 ; vgaPxlGen:vgaPxlGen|p2Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.284      ;
; -5.348 ; vgaPxlGen:vgaPxlGen|p2Y[5]                                                                                                           ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.063     ; 6.284      ;
; -5.342 ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; vgaPxlGen:vgaPxlGen|b        ; clock_50MHz                 ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.123     ; 6.208      ;
; -5.341 ; vgaPxlGen:vgaPxlGen|bX[2]                                                                                                            ; vgaPxlGen:vgaPxlGen|relYB[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 6.267      ;
; -5.341 ; vgaPxlGen:vgaPxlGen|bX[2]                                                                                                            ; vgaPxlGen:vgaPxlGen|relYB[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 6.267      ;
; -5.341 ; vgaPxlGen:vgaPxlGen|bX[2]                                                                                                            ; vgaPxlGen:vgaPxlGen|relYB[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.073     ; 6.267      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_50MHz'                                                                                                                                                                                                                         ;
+--------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.431 ; clk50to25:clk50to25|clk_out  ; clk50to25:clk50to25|clk_out                                                                                                          ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.500        ; 2.371      ; 3.504      ;
; -0.333 ; vgaPxlGen:vgaPxlGen|relY[4]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.301      ; 1.654      ;
; -0.292 ; vgaPxlGen:vgaPxlGen|relY[6]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.301      ; 1.613      ;
; -0.291 ; vgaPxlGen:vgaPxlGen|relYB[0] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.294      ; 1.605      ;
; -0.252 ; vgaPxlGen:vgaPxlGen|relY[3]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.301      ; 1.573      ;
; -0.224 ; vgaPxlGen:vgaPxlGen|relYB[2] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.294      ; 1.538      ;
; -0.212 ; vgaPxlGen:vgaPxlGen|relYB[3] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.294      ; 1.526      ;
; -0.206 ; vgaPxlGen:vgaPxlGen|relY[5]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.301      ; 1.527      ;
; -0.204 ; vgaPxlGen:vgaPxlGen|relYB[1] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.294      ; 1.518      ;
; -0.160 ; vgaPxlGen:vgaPxlGen|relYB[4] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.294      ; 1.474      ;
; -0.144 ; vgaPxlGen:vgaPxlGen|relY[1]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.301      ; 1.465      ;
; -0.131 ; vgaPxlGen:vgaPxlGen|relY[0]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.301      ; 1.452      ;
; 0.078  ; vgaPxlGen:vgaPxlGen|relY[2]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.301      ; 1.243      ;
; 0.084  ; clk50to25:clk50to25|clk_out  ; clk50to25:clk50to25|clk_out                                                                                                          ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 2.371      ; 3.489      ;
+--------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_50MHz'                                                                                                                                                                                                                         ;
+-------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.308 ; clk50to25:clk50to25|clk_out  ; clk50to25:clk50to25|clk_out                                                                                                          ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 2.459      ; 3.181      ;
; 0.442 ; vgaPxlGen:vgaPxlGen|relY[2]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.504      ; 1.177      ;
; 0.613 ; vgaPxlGen:vgaPxlGen|relY[0]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.504      ; 1.348      ;
; 0.621 ; vgaPxlGen:vgaPxlGen|relY[1]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.504      ; 1.356      ;
; 0.645 ; vgaPxlGen:vgaPxlGen|relYB[4] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.497      ; 1.373      ;
; 0.704 ; vgaPxlGen:vgaPxlGen|relYB[1] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.497      ; 1.432      ;
; 0.719 ; vgaPxlGen:vgaPxlGen|relYB[2] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.497      ; 1.447      ;
; 0.725 ; vgaPxlGen:vgaPxlGen|relY[5]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.504      ; 1.460      ;
; 0.728 ; vgaPxlGen:vgaPxlGen|relYB[3] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.497      ; 1.456      ;
; 0.764 ; vgaPxlGen:vgaPxlGen|relY[3]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.504      ; 1.499      ;
; 0.803 ; vgaPxlGen:vgaPxlGen|relYB[0] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.497      ; 1.531      ;
; 0.808 ; vgaPxlGen:vgaPxlGen|relY[6]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.504      ; 1.543      ;
; 0.843 ; clk50to25:clk50to25|clk_out  ; clk50to25:clk50to25|clk_out                                                                                                          ; clk50to25:clk50to25|clk_out ; clock_50MHz ; -0.500       ; 2.459      ; 3.216      ;
; 0.849 ; vgaPxlGen:vgaPxlGen|relY[4]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.504      ; 1.584      ;
+-------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50to25:clk50to25|clk_out'                                                                                                              ;
+-------+---------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.540 ; vgaSync:vgaSync|hpos[8]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.458      ; 1.169      ;
; 0.625 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[1]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 0.861      ;
; 0.625 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 0.862      ;
; 0.625 ; vgaSync:vgaSync|hpos[9]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.081      ; 0.877      ;
; 0.631 ; vgaSync:vgaSync|vpos[6]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 0.867      ;
; 0.631 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[1]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 0.868      ;
; 0.631 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 0.868      ;
; 0.631 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.458      ; 1.260      ;
; 0.633 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 0.869      ;
; 0.636 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 0.873      ;
; 0.639 ; vgaSync:vgaSync|vpos[7]   ; vgaSync:vgaSync|vpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 0.875      ;
; 0.640 ; vgaSync:vgaSync|vpos[9]   ; vgaSync:vgaSync|vpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 0.876      ;
; 0.640 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 0.877      ;
; 0.642 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 0.879      ;
; 0.643 ; vgaSync:vgaSync|vpos[5]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 0.879      ;
; 0.643 ; vgaSync:vgaSync|vpos[8]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 0.879      ;
; 0.644 ; vgaSync:vgaSync|hpos[8]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 0.881      ;
; 0.645 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 0.881      ;
; 0.645 ; vgaSync:vgaSync|hpos[8]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 0.882      ;
; 0.651 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[0]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 0.887      ;
; 0.651 ; vgaSync:vgaSync|vpos[3]   ; vgaSync:vgaSync|vpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 0.887      ;
; 0.656 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[0]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 0.893      ;
; 0.722 ; vgaSync:vgaSync|hpos[8]   ; vgaSync:vgaSync|pxl_en       ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 0.959      ;
; 0.739 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 0.976      ;
; 0.746 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.458      ; 1.375      ;
; 0.756 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.458      ; 1.385      ;
; 0.799 ; vgaSync:vgaSync|hpos[7]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.458      ; 1.428      ;
; 0.811 ; vgaSync:vgaSync|hpos[7]   ; vgaSync:vgaSync|hpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.048      ;
; 0.832 ; vgaSync:vgaSync|hpos[7]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.069      ;
; 0.844 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.458      ; 1.473      ;
; 0.862 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.458      ; 1.491      ;
; 0.911 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.147      ;
; 0.913 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.150      ;
; 0.917 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.154      ;
; 0.917 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.154      ;
; 0.918 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[1]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.154      ;
; 0.919 ; vgaSync:vgaSync|vpos[6]   ; vgaSync:vgaSync|vpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.155      ;
; 0.921 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.157      ;
; 0.923 ; vgaSync:vgaSync|pxl_en    ; vgaPxlGen:vgaPxlGen|b        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.454      ; 1.548      ;
; 0.923 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[1]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.160      ;
; 0.924 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.161      ;
; 0.924 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.161      ;
; 0.925 ; vgaSync:vgaSync|vpos[7]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.161      ;
; 0.928 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.165      ;
; 0.929 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.166      ;
; 0.929 ; vgaSync:vgaSync|hpos[9]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; -0.311     ; 0.789      ;
; 0.929 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.165      ;
; 0.930 ; vgaSync:vgaSync|vpos[5]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.166      ;
; 0.930 ; vgaSync:vgaSync|vpos[6]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.166      ;
; 0.931 ; vgaSync:vgaSync|vpos[8]   ; vgaSync:vgaSync|vpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.167      ;
; 0.932 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.168      ;
; 0.933 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.169      ;
; 0.934 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.171      ;
; 0.935 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.172      ;
; 0.938 ; vgaSync:vgaSync|vpos[3]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.174      ;
; 0.939 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.176      ;
; 0.944 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.180      ;
; 0.954 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.458      ; 1.583      ;
; 0.968 ; vgaSync:vgaSync|vsync     ; vgaPxlGen:vgaPxlGen|bY[1]    ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.204      ;
; 0.971 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.458      ; 1.600      ;
; 0.986 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.223      ;
; 0.996 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.233      ;
; 1.010 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.246      ;
; 1.012 ; vgaSync:vgaSync|hpos[9]   ; vgaSync:vgaSync|pxl_en       ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; -0.311     ; 0.872      ;
; 1.016 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.253      ;
; 1.016 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.253      ;
; 1.018 ; vgaPxlGen:vgaPxlGen|bY[1] ; vgaPxlGen:vgaPxlGen|relYB[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.074      ; 1.263      ;
; 1.021 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.257      ;
; 1.024 ; vgaSync:vgaSync|vpos[7]   ; vgaSync:vgaSync|vpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.260      ;
; 1.027 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.264      ;
; 1.027 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.264      ;
; 1.028 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.265      ;
; 1.028 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.264      ;
; 1.029 ; vgaSync:vgaSync|vpos[5]   ; vgaSync:vgaSync|vpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.265      ;
; 1.029 ; vgaSync:vgaSync|vpos[6]   ; vgaSync:vgaSync|vpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.265      ;
; 1.031 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.267      ;
; 1.033 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.270      ;
; 1.034 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.271      ;
; 1.037 ; vgaSync:vgaSync|vpos[3]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.273      ;
; 1.038 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.275      ;
; 1.039 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.276      ;
; 1.039 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.275      ;
; 1.040 ; vgaSync:vgaSync|vpos[5]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.276      ;
; 1.042 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.278      ;
; 1.043 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.279      ;
; 1.044 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.281      ;
; 1.045 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.282      ;
; 1.048 ; vgaSync:vgaSync|vpos[3]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.284      ;
; 1.049 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.286      ;
; 1.054 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.290      ;
; 1.070 ; vgaSync:vgaSync|vpos[4]   ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.068      ; 1.309      ;
; 1.097 ; vgaSync:vgaSync|hpos[7]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.334      ;
; 1.099 ; vgaSync:vgaSync|vpos[5]   ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.068      ; 1.338      ;
; 1.120 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.356      ;
; 1.126 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.363      ;
; 1.126 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.363      ;
; 1.131 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.367      ;
; 1.137 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.374      ;
; 1.137 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.066      ; 1.374      ;
; 1.138 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.065      ; 1.374      ;
+-------+---------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk50to25:clk50to25|clk_out ; -2.546 ; -63.298       ;
; clock_50MHz                 ; -0.018 ; -0.018        ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; clock_50MHz                 ; 0.156 ; 0.000         ;
; clk50to25:clk50to25|clk_out ; 0.287 ; 0.000         ;
+-----------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clock_50MHz                 ; -3.000 ; -7.077        ;
; clk50to25:clk50to25|clk_out ; -1.000 ; -96.000       ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50to25:clk50to25|clk_out'                                                                                                               ;
+--------+----------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -2.546 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.487      ;
; -2.546 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.487      ;
; -2.546 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.487      ;
; -2.546 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.487      ;
; -2.546 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.487      ;
; -2.546 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.487      ;
; -2.546 ; vgaPxlGen:vgaPxlGen|p2X[3] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.487      ;
; -2.536 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.477      ;
; -2.536 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.477      ;
; -2.536 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.477      ;
; -2.536 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.477      ;
; -2.536 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.477      ;
; -2.536 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.477      ;
; -2.536 ; vgaPxlGen:vgaPxlGen|p2X[1] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.477      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.487      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.487      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.487      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.487      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.487      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.487      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2Y[6] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.487      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.476      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.476      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.476      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.476      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.476      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.476      ;
; -2.535 ; vgaPxlGen:vgaPxlGen|p2X[2] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.476      ;
; -2.483 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.435      ;
; -2.483 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.435      ;
; -2.483 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.435      ;
; -2.483 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.435      ;
; -2.483 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.435      ;
; -2.483 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.435      ;
; -2.483 ; vgaPxlGen:vgaPxlGen|p2Y[4] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.435      ;
; -2.464 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.405      ;
; -2.464 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.405      ;
; -2.464 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.405      ;
; -2.464 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.405      ;
; -2.464 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.405      ;
; -2.464 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.405      ;
; -2.464 ; vgaPxlGen:vgaPxlGen|p2X[5] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.405      ;
; -2.453 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.394      ;
; -2.453 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.394      ;
; -2.453 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.394      ;
; -2.453 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.394      ;
; -2.453 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.394      ;
; -2.453 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.394      ;
; -2.453 ; vgaPxlGen:vgaPxlGen|p2X[4] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.394      ;
; -2.450 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.044     ; 3.393      ;
; -2.448 ; vgaPxlGen:vgaPxlGen|p1Y[6] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.393      ;
; -2.446 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.044     ; 3.389      ;
; -2.444 ; vgaSync:vgaSync|vpos[0]    ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.396      ;
; -2.444 ; vgaPxlGen:vgaPxlGen|p1Y[6] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.389      ;
; -2.440 ; vgaPxlGen:vgaPxlGen|bX[2]  ; vgaPxlGen:vgaPxlGen|relYB[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.044     ; 3.383      ;
; -2.440 ; vgaPxlGen:vgaPxlGen|bX[2]  ; vgaPxlGen:vgaPxlGen|relYB[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.044     ; 3.383      ;
; -2.440 ; vgaPxlGen:vgaPxlGen|bX[2]  ; vgaPxlGen:vgaPxlGen|relYB[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.044     ; 3.383      ;
; -2.440 ; vgaPxlGen:vgaPxlGen|bX[2]  ; vgaPxlGen:vgaPxlGen|relYB[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.044     ; 3.383      ;
; -2.440 ; vgaPxlGen:vgaPxlGen|bX[2]  ; vgaPxlGen:vgaPxlGen|relYB[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.044     ; 3.383      ;
; -2.440 ; vgaSync:vgaSync|vpos[0]    ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.392      ;
; -2.432 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.044     ; 3.375      ;
; -2.432 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.044     ; 3.375      ;
; -2.432 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.044     ; 3.375      ;
; -2.432 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.044     ; 3.375      ;
; -2.432 ; vgaPxlGen:vgaPxlGen|p1X[1] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.044     ; 3.375      ;
; -2.430 ; vgaPxlGen:vgaPxlGen|p1Y[6] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.375      ;
; -2.430 ; vgaPxlGen:vgaPxlGen|p1Y[6] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.375      ;
; -2.430 ; vgaPxlGen:vgaPxlGen|p1Y[6] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.375      ;
; -2.430 ; vgaPxlGen:vgaPxlGen|p1Y[6] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.375      ;
; -2.430 ; vgaPxlGen:vgaPxlGen|p1Y[6] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.375      ;
; -2.414 ; vgaPxlGen:vgaPxlGen|bY[3]  ; vgaPxlGen:vgaPxlGen|relYB[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.030     ; 3.371      ;
; -2.414 ; vgaPxlGen:vgaPxlGen|bY[3]  ; vgaPxlGen:vgaPxlGen|relYB[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.030     ; 3.371      ;
; -2.414 ; vgaPxlGen:vgaPxlGen|bY[3]  ; vgaPxlGen:vgaPxlGen|relYB[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.030     ; 3.371      ;
; -2.414 ; vgaPxlGen:vgaPxlGen|bY[3]  ; vgaPxlGen:vgaPxlGen|relYB[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.030     ; 3.371      ;
; -2.414 ; vgaPxlGen:vgaPxlGen|bY[3]  ; vgaPxlGen:vgaPxlGen|relYB[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.030     ; 3.371      ;
; -2.405 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.357      ;
; -2.405 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.357      ;
; -2.405 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.357      ;
; -2.405 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.357      ;
; -2.405 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.357      ;
; -2.405 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.357      ;
; -2.405 ; vgaPxlGen:vgaPxlGen|p2Y[5] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.357      ;
; -2.401 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.346      ;
; -2.397 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.342      ;
; -2.395 ; vgaSync:vgaSync|hpos[2]    ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 3.337      ;
; -2.393 ; vgaSync:vgaSync|vpos[2]    ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.345      ;
; -2.391 ; vgaSync:vgaSync|hpos[2]    ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 3.333      ;
; -2.389 ; vgaSync:vgaSync|vpos[2]    ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.035     ; 3.341      ;
; -2.388 ; vgaPxlGen:vgaPxlGen|bX[4]  ; vgaPxlGen:vgaPxlGen|relYB[4] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 3.330      ;
; -2.388 ; vgaPxlGen:vgaPxlGen|bX[4]  ; vgaPxlGen:vgaPxlGen|relYB[3] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 3.330      ;
; -2.388 ; vgaPxlGen:vgaPxlGen|bX[4]  ; vgaPxlGen:vgaPxlGen|relYB[2] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 3.330      ;
; -2.388 ; vgaPxlGen:vgaPxlGen|bX[4]  ; vgaPxlGen:vgaPxlGen|relYB[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 3.330      ;
; -2.388 ; vgaPxlGen:vgaPxlGen|bX[4]  ; vgaPxlGen:vgaPxlGen|relYB[0] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.045     ; 3.330      ;
; -2.383 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.328      ;
; -2.383 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[3]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.328      ;
; -2.383 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[2]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.328      ;
; -2.383 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[1]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.328      ;
; -2.383 ; vgaPxlGen:vgaPxlGen|p1Y[5] ; vgaPxlGen:vgaPxlGen|relY[0]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.042     ; 3.328      ;
; -2.381 ; vgaPxlGen:vgaPxlGen|p2X[6] ; vgaPxlGen:vgaPxlGen|relY[6]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.322      ;
; -2.381 ; vgaPxlGen:vgaPxlGen|p2X[6] ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 1.000        ; -0.046     ; 3.322      ;
+--------+----------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_50MHz'                                                                                                                                                                                                                         ;
+--------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.018 ; clk50to25:clk50to25|clk_out  ; clk50to25:clk50to25|clk_out                                                                                                          ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.500        ; 1.288      ; 1.888      ;
; 0.138  ; vgaPxlGen:vgaPxlGen|relY[4]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.113      ; 0.974      ;
; 0.153  ; vgaPxlGen:vgaPxlGen|relY[6]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.113      ; 0.959      ;
; 0.157  ; vgaPxlGen:vgaPxlGen|relYB[0] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.107      ; 0.949      ;
; 0.188  ; vgaPxlGen:vgaPxlGen|relY[3]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.113      ; 0.924      ;
; 0.216  ; vgaPxlGen:vgaPxlGen|relYB[3] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.107      ; 0.890      ;
; 0.226  ; vgaPxlGen:vgaPxlGen|relY[5]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.113      ; 0.886      ;
; 0.227  ; vgaPxlGen:vgaPxlGen|relYB[2] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.107      ; 0.879      ;
; 0.232  ; vgaPxlGen:vgaPxlGen|relYB[1] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.107      ; 0.874      ;
; 0.291  ; vgaPxlGen:vgaPxlGen|relYB[4] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.107      ; 0.815      ;
; 0.298  ; vgaPxlGen:vgaPxlGen|relY[1]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.113      ; 0.814      ;
; 0.307  ; vgaPxlGen:vgaPxlGen|relY[0]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.113      ; 0.805      ;
; 0.409  ; vgaPxlGen:vgaPxlGen|relY[2]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 0.113      ; 0.703      ;
; 0.484  ; clk50to25:clk50to25|clk_out  ; clk50to25:clk50to25|clk_out                                                                                                          ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 1.000        ; 1.288      ; 1.886      ;
+--------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_50MHz'                                                                                                                                                                                                                         ;
+-------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.156 ; clk50to25:clk50to25|clk_out  ; clk50to25:clk50to25|clk_out                                                                                                          ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 1.342      ; 1.717      ;
; 0.225 ; vgaPxlGen:vgaPxlGen|relY[2]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.238      ; 0.597      ;
; 0.318 ; vgaPxlGen:vgaPxlGen|relY[0]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.238      ; 0.690      ;
; 0.321 ; vgaPxlGen:vgaPxlGen|relY[1]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.238      ; 0.693      ;
; 0.327 ; vgaPxlGen:vgaPxlGen|relYB[4] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.231      ; 0.692      ;
; 0.375 ; vgaPxlGen:vgaPxlGen|relYB[1] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.231      ; 0.740      ;
; 0.377 ; vgaPxlGen:vgaPxlGen|relYB[2] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.231      ; 0.742      ;
; 0.379 ; vgaPxlGen:vgaPxlGen|relY[5]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.238      ; 0.751      ;
; 0.385 ; vgaPxlGen:vgaPxlGen|relYB[3] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.231      ; 0.750      ;
; 0.410 ; vgaPxlGen:vgaPxlGen|relY[3]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.238      ; 0.782      ;
; 0.433 ; vgaPxlGen:vgaPxlGen|relYB[0] ; vgaPxlGen:vgaPxlGen|bolasprite:bola|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ram_block1a0~porta_address_reg0   ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.231      ; 0.798      ;
; 0.436 ; vgaPxlGen:vgaPxlGen|relY[6]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.238      ; 0.808      ;
; 0.446 ; vgaPxlGen:vgaPxlGen|relY[4]  ; vgaPxlGen:vgaPxlGen|barrasprite:Barra|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ram_block1a0~porta_address_reg0 ; clk50to25:clk50to25|clk_out ; clock_50MHz ; 0.000        ; 0.238      ; 0.818      ;
; 0.675 ; clk50to25:clk50to25|clk_out  ; clk50to25:clk50to25|clk_out                                                                                                          ; clk50to25:clk50to25|clk_out ; clock_50MHz ; -0.500       ; 1.342      ; 1.736      ;
+-------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50to25:clk50to25|clk_out'                                                                                                              ;
+-------+---------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.287 ; vgaSync:vgaSync|hpos[8]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.236      ; 0.607      ;
; 0.314 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[1]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.437      ;
; 0.317 ; vgaSync:vgaSync|vpos[6]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.439      ;
; 0.318 ; vgaSync:vgaSync|hpos[9]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.045      ; 0.447      ;
; 0.320 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.442      ;
; 0.320 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[1]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.441      ;
; 0.320 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.443      ;
; 0.324 ; vgaSync:vgaSync|vpos[9]   ; vgaSync:vgaSync|vpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.446      ;
; 0.324 ; vgaSync:vgaSync|vpos[5]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.446      ;
; 0.324 ; vgaSync:vgaSync|vpos[7]   ; vgaSync:vgaSync|vpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.446      ;
; 0.326 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.448      ;
; 0.326 ; vgaSync:vgaSync|vpos[8]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.448      ;
; 0.326 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.447      ;
; 0.326 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.447      ;
; 0.328 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[0]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.450      ;
; 0.328 ; vgaSync:vgaSync|hpos[8]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.449      ;
; 0.328 ; vgaSync:vgaSync|hpos[8]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.449      ;
; 0.330 ; vgaSync:vgaSync|vpos[3]   ; vgaSync:vgaSync|vpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.452      ;
; 0.333 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[0]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.454      ;
; 0.339 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.236      ; 0.659      ;
; 0.358 ; vgaSync:vgaSync|hpos[8]   ; vgaSync:vgaSync|pxl_en       ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.479      ;
; 0.368 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.489      ;
; 0.402 ; vgaSync:vgaSync|hpos[7]   ; vgaSync:vgaSync|hpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.523      ;
; 0.405 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.236      ; 0.725      ;
; 0.412 ; vgaSync:vgaSync|hpos[7]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.533      ;
; 0.415 ; vgaSync:vgaSync|hpos[7]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.236      ; 0.735      ;
; 0.417 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.236      ; 0.737      ;
; 0.464 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.236      ; 0.785      ;
; 0.469 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.590      ;
; 0.472 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; vgaSync:vgaSync|vpos[5]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.595      ;
; 0.473 ; vgaSync:vgaSync|vpos[7]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.595      ;
; 0.474 ; vgaSync:vgaSync|pxl_en    ; vgaPxlGen:vgaPxlGen|b        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.231      ; 0.789      ;
; 0.475 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[1]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.597      ;
; 0.475 ; vgaSync:vgaSync|vpos[6]   ; vgaSync:vgaSync|vpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.597      ;
; 0.475 ; vgaSync:vgaSync|hpos[6]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; vgaSync:vgaSync|hpos[9]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; -0.154     ; 0.405      ;
; 0.478 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.600      ;
; 0.478 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.600      ;
; 0.478 ; vgaSync:vgaSync|vpos[6]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.600      ;
; 0.479 ; vgaSync:vgaSync|vpos[3]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.601      ;
; 0.479 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.236      ; 0.799      ;
; 0.480 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[1]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.601      ;
; 0.480 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.601      ;
; 0.481 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.603      ;
; 0.483 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[2]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.604      ;
; 0.483 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.604      ;
; 0.484 ; vgaSync:vgaSync|vpos[8]   ; vgaSync:vgaSync|vpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.605      ;
; 0.487 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.609      ;
; 0.487 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.608      ;
; 0.490 ; vgaSync:vgaSync|vsync     ; vgaPxlGen:vgaPxlGen|bY[1]    ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.611      ;
; 0.504 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.625      ;
; 0.506 ; vgaSync:vgaSync|hpos[9]   ; vgaSync:vgaSync|pxl_en       ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; -0.154     ; 0.436      ;
; 0.511 ; vgaPxlGen:vgaPxlGen|bY[1] ; vgaPxlGen:vgaPxlGen|relYB[1] ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.045      ; 0.640      ;
; 0.515 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hsync        ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.636      ;
; 0.527 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.649      ;
; 0.530 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.652      ;
; 0.531 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.236      ; 0.851      ;
; 0.532 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.653      ;
; 0.534 ; vgaSync:vgaSync|vpos[4]   ; vgaPxlGen:vgaPxlGen|relY[4]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.041      ; 0.659      ;
; 0.535 ; vgaSync:vgaSync|hpos[1]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; vgaSync:vgaSync|hpos[3]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; vgaSync:vgaSync|vpos[5]   ; vgaSync:vgaSync|vpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.658      ;
; 0.536 ; vgaSync:vgaSync|vpos[7]   ; vgaSync:vgaSync|vpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.658      ;
; 0.538 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.659      ;
; 0.539 ; vgaSync:vgaSync|vpos[5]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.661      ;
; 0.541 ; vgaSync:vgaSync|hpos[5]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.662      ;
; 0.541 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.663      ;
; 0.541 ; vgaSync:vgaSync|vpos[6]   ; vgaSync:vgaSync|vpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.663      ;
; 0.542 ; vgaSync:vgaSync|vpos[3]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.664      ;
; 0.544 ; vgaSync:vgaSync|vpos[0]   ; vgaSync:vgaSync|vpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.666      ;
; 0.544 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.666      ;
; 0.545 ; vgaSync:vgaSync|vpos[5]   ; vgaPxlGen:vgaPxlGen|relY[5]  ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.041      ; 0.670      ;
; 0.545 ; vgaSync:vgaSync|vpos[3]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.667      ;
; 0.545 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[9]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.236      ; 0.865      ;
; 0.546 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[3]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.667      ;
; 0.546 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.667      ;
; 0.547 ; vgaSync:vgaSync|vpos[2]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.669      ;
; 0.549 ; vgaSync:vgaSync|hpos[0]   ; vgaSync:vgaSync|hpos[4]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.670      ;
; 0.549 ; vgaSync:vgaSync|hpos[2]   ; vgaSync:vgaSync|hpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.670      ;
; 0.550 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.672      ;
; 0.550 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[7]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.671      ;
; 0.551 ; vgaSync:vgaSync|hpos[7]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.672      ;
; 0.553 ; vgaSync:vgaSync|vpos[4]   ; vgaSync:vgaSync|vpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.675      ;
; 0.553 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|hpos[8]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.674      ;
; 0.568 ; vgaSync:vgaSync|vsync     ; vgaPxlGen:vgaPxlGen|bY[9]    ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.690      ;
; 0.568 ; vgaSync:vgaSync|vsync     ; vgaPxlGen:vgaPxlGen|bY[7]    ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.690      ;
; 0.568 ; vgaSync:vgaSync|vsync     ; vgaPxlGen:vgaPxlGen|bY[5]    ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.690      ;
; 0.568 ; vgaSync:vgaSync|vsync     ; vgaPxlGen:vgaPxlGen|bY[3]    ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.690      ;
; 0.578 ; vgaSync:vgaSync|hpos[4]   ; vgaSync:vgaSync|pxl_en       ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.037      ; 0.699      ;
; 0.593 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[5]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.715      ;
; 0.596 ; vgaSync:vgaSync|vpos[1]   ; vgaSync:vgaSync|vpos[6]      ; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 0.000        ; 0.038      ; 0.718      ;
+-------+---------------------------+------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+------------------------------+----------+-------+----------+---------+---------------------+
; Clock                        ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack             ; -6.277   ; 0.156 ; N/A      ; N/A     ; -3.000              ;
;  clk50to25:clk50to25|clk_out ; -6.277   ; 0.287 ; N/A      ; N/A     ; -1.285              ;
;  clock_50MHz                 ; -0.517   ; 0.156 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS              ; -219.21  ; 0.0   ; 0.0      ; 0.0     ; -133.031            ;
;  clk50to25:clk50to25|clk_out ; -217.815 ; 0.000 ; N/A      ; N/A     ; -123.360            ;
;  clock_50MHz                 ; -1.395   ; 0.000 ; N/A      ; N/A     ; -9.671              ;
+------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_50MHz             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; x1[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x1[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x1[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x1[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x2[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x2[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x2[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x2[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y2[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y2[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y2[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y2[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y2[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y2[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y2[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y2[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y2[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y2[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x2[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x2[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x2[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x2[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x2[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x2[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; yb[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; yb[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; yb[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; yb[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; yb[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; yb[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; yb[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; yb[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; yb[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; yb[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xb[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xb[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xb[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xb[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xb[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xb[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xb[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xb[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xb[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xb[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y1[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y1[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y1[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y1[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y1[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y1[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y1[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y1[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y1[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y1[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x1[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x1[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x1[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x1[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x1[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x1[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.15 V              ; -0.0712 V           ; 0.183 V                              ; 0.24 V                               ; 6.39e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.66e-08 V                  ; 3.15 V             ; -0.0712 V          ; 0.183 V                             ; 0.24 V                              ; 6.39e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.15 V              ; -0.0712 V           ; 0.183 V                              ; 0.24 V                               ; 6.39e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.66e-08 V                  ; 3.15 V             ; -0.0712 V          ; 0.183 V                             ; 0.24 V                              ; 6.39e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.15 V              ; -0.0712 V           ; 0.183 V                              ; 0.24 V                               ; 6.39e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.66e-08 V                  ; 3.15 V             ; -0.0712 V          ; 0.183 V                             ; 0.24 V                              ; 6.39e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.09 V              ; -0.00967 V          ; 0.275 V                              ; 0.248 V                              ; 4.77e-09 s                  ; 3.67e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.66e-08 V                  ; 3.09 V             ; -0.00967 V         ; 0.275 V                             ; 0.248 V                             ; 4.77e-09 s                 ; 3.67e-09 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.15 V              ; -0.0712 V           ; 0.183 V                              ; 0.24 V                               ; 6.39e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.66e-08 V                  ; 3.15 V             ; -0.0712 V          ; 0.183 V                             ; 0.24 V                              ; 6.39e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.15 V              ; -0.0712 V           ; 0.183 V                              ; 0.24 V                               ; 6.39e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.66e-08 V                  ; 3.15 V             ; -0.0712 V          ; 0.183 V                             ; 0.24 V                              ; 6.39e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.15 V              ; -0.0712 V           ; 0.183 V                              ; 0.24 V                               ; 6.39e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.66e-08 V                  ; 3.15 V             ; -0.0712 V          ; 0.183 V                             ; 0.24 V                              ; 6.39e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.15 V              ; -0.0712 V           ; 0.183 V                              ; 0.24 V                               ; 6.39e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.66e-08 V                  ; 3.15 V             ; -0.0712 V          ; 0.183 V                             ; 0.24 V                              ; 6.39e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.15 V              ; -0.0712 V           ; 0.183 V                              ; 0.24 V                               ; 6.39e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.66e-08 V                  ; 3.15 V             ; -0.0712 V          ; 0.183 V                             ; 0.24 V                              ; 6.39e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.15 V              ; -0.0712 V           ; 0.183 V                              ; 0.24 V                               ; 6.39e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.66e-08 V                  ; 3.15 V             ; -0.0712 V          ; 0.183 V                             ; 0.24 V                              ; 6.39e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.15 V              ; -0.0712 V           ; 0.183 V                              ; 0.24 V                               ; 6.39e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.66e-08 V                  ; 3.15 V             ; -0.0712 V          ; 0.183 V                             ; 0.24 V                              ; 6.39e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.15 V              ; -0.0712 V           ; 0.183 V                              ; 0.24 V                               ; 6.39e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.66e-08 V                  ; 3.15 V             ; -0.0712 V          ; 0.183 V                             ; 0.24 V                              ; 6.39e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.15 V              ; -0.0712 V           ; 0.183 V                              ; 0.24 V                               ; 6.39e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.66e-08 V                  ; 3.15 V             ; -0.0712 V          ; 0.183 V                             ; 0.24 V                              ; 6.39e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-08 V                   ; 3.15 V              ; -0.0712 V           ; 0.183 V                              ; 0.24 V                               ; 6.39e-10 s                  ; 4.47e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 1.66e-08 V                  ; 3.15 V             ; -0.0712 V          ; 0.183 V                             ; 0.24 V                              ; 6.39e-10 s                 ; 4.47e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.79e-09 V                   ; 2.37 V              ; -0.0226 V           ; 0.146 V                              ; 0.053 V                              ; 4.8e-10 s                   ; 4.31e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.79e-09 V                  ; 2.37 V             ; -0.0226 V          ; 0.146 V                             ; 0.053 V                             ; 4.8e-10 s                  ; 4.31e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.29e-09 V                   ; 2.36 V              ; -0.00431 V          ; 0.132 V                              ; 0.013 V                              ; 6.77e-10 s                  ; 8.36e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.29e-09 V                  ; 2.36 V             ; -0.00431 V         ; 0.132 V                             ; 0.013 V                             ; 6.77e-10 s                 ; 8.36e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.13 V              ; -0.0528 V           ; 0.261 V                              ; 0.188 V                              ; 6.81e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.13 V             ; -0.0528 V          ; 0.261 V                             ; 0.188 V                             ; 6.81e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.13 V              ; -0.0528 V           ; 0.261 V                              ; 0.188 V                              ; 6.81e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.13 V             ; -0.0528 V          ; 0.261 V                             ; 0.188 V                             ; 6.81e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.13 V              ; -0.0528 V           ; 0.261 V                              ; 0.188 V                              ; 6.81e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.13 V             ; -0.0528 V          ; 0.261 V                             ; 0.188 V                             ; 6.81e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.08 V              ; -0.00526 V          ; 0.269 V                              ; 0.255 V                              ; 5.53e-09 s                  ; 4.48e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.08 V             ; -0.00526 V         ; 0.269 V                             ; 0.255 V                             ; 5.53e-09 s                 ; 4.48e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.13 V              ; -0.0528 V           ; 0.261 V                              ; 0.188 V                              ; 6.81e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.13 V             ; -0.0528 V          ; 0.261 V                             ; 0.188 V                             ; 6.81e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.13 V              ; -0.0528 V           ; 0.261 V                              ; 0.188 V                              ; 6.81e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.13 V             ; -0.0528 V          ; 0.261 V                             ; 0.188 V                             ; 6.81e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.13 V              ; -0.0528 V           ; 0.261 V                              ; 0.188 V                              ; 6.81e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.13 V             ; -0.0528 V          ; 0.261 V                             ; 0.188 V                             ; 6.81e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.13 V              ; -0.0528 V           ; 0.261 V                              ; 0.188 V                              ; 6.81e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.13 V             ; -0.0528 V          ; 0.261 V                             ; 0.188 V                             ; 6.81e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.13 V              ; -0.0528 V           ; 0.261 V                              ; 0.188 V                              ; 6.81e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.13 V             ; -0.0528 V          ; 0.261 V                             ; 0.188 V                             ; 6.81e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.13 V              ; -0.0528 V           ; 0.261 V                              ; 0.188 V                              ; 6.81e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.13 V             ; -0.0528 V          ; 0.261 V                             ; 0.188 V                             ; 6.81e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.13 V              ; -0.0528 V           ; 0.261 V                              ; 0.188 V                              ; 6.81e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.13 V             ; -0.0528 V          ; 0.261 V                             ; 0.188 V                             ; 6.81e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.13 V              ; -0.0528 V           ; 0.261 V                              ; 0.188 V                              ; 6.81e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.13 V             ; -0.0528 V          ; 0.261 V                             ; 0.188 V                             ; 6.81e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.13 V              ; -0.0528 V           ; 0.261 V                              ; 0.188 V                              ; 6.81e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.13 V             ; -0.0528 V          ; 0.261 V                             ; 0.188 V                             ; 6.81e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.13 V              ; -0.0528 V           ; 0.261 V                              ; 0.188 V                              ; 6.81e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.13 V             ; -0.0528 V          ; 0.261 V                             ; 0.188 V                             ; 6.81e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.7e-07 V                    ; 2.35 V              ; -0.00826 V          ; 0.089 V                              ; 0.034 V                              ; 6.08e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.7e-07 V                   ; 2.35 V             ; -0.00826 V         ; 0.089 V                             ; 0.034 V                             ; 6.08e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.08e-07 V                   ; 2.34 V              ; -0.00367 V          ; 0.099 V                              ; 0.024 V                              ; 7.72e-10 s                  ; 1.04e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.08e-07 V                  ; 2.34 V             ; -0.00367 V         ; 0.099 V                             ; 0.024 V                             ; 7.72e-10 s                 ; 1.04e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                       ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 11008    ; 0        ; 0        ; 0        ;
; clock_50MHz                 ; clk50to25:clk50to25|clk_out ; 29       ; 0        ; 0        ; 0        ;
; clk50to25:clk50to25|clk_out ; clock_50MHz                 ; 13       ; 1        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; 11008    ; 0        ; 0        ; 0        ;
; clock_50MHz                 ; clk50to25:clk50to25|clk_out ; 29       ; 0        ; 0        ; 0        ;
; clk50to25:clk50to25|clk_out ; clock_50MHz                 ; 13       ; 1        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 61    ; 61   ;
; Unconstrained Input Port Paths  ; 157   ; 157  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------+
; Clock Status Summary                                                           ;
+-----------------------------+-----------------------------+------+-------------+
; Target                      ; Clock                       ; Type ; Status      ;
+-----------------------------+-----------------------------+------+-------------+
; clk50to25:clk50to25|clk_out ; clk50to25:clk50to25|clk_out ; Base ; Constrained ;
; clock_50MHz                 ; clock_50MHz                 ; Base ; Constrained ;
+-----------------------------+-----------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x1[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x2[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xb[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y1[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y2[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; yb[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Aug 24 00:44:55 2019
Info: Command: quartus_sta vgaDriver -c vgaDriver
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgaDriver.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50to25:clk50to25|clk_out clk50to25:clk50to25|clk_out
    Info (332105): create_clock -period 1.000 -name clock_50MHz clock_50MHz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.277            -217.815 clk50to25:clk50to25|clk_out 
    Info (332119):    -0.517              -1.395 clock_50MHz 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 clock_50MHz 
    Info (332119):     0.612               0.000 clk50to25:clk50to25|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -9.671 clock_50MHz 
    Info (332119):    -1.285            -123.360 clk50to25:clk50to25|clk_out 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.686            -193.063 clk50to25:clk50to25|clk_out 
    Info (332119):    -0.431              -1.055 clock_50MHz 
Info (332146): Worst-case hold slack is 0.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.308               0.000 clock_50MHz 
    Info (332119):     0.540               0.000 clk50to25:clk50to25|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -9.583 clock_50MHz 
    Info (332119):    -1.285            -123.360 clk50to25:clk50to25|clk_out 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.546
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.546             -63.298 clk50to25:clk50to25|clk_out 
    Info (332119):    -0.018              -0.018 clock_50MHz 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 clock_50MHz 
    Info (332119):     0.287               0.000 clk50to25:clk50to25|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.077 clock_50MHz 
    Info (332119):    -1.000             -96.000 clk50to25:clk50to25|clk_out 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Sat Aug 24 00:45:00 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


