From d86ed189c852e74494b70fbe51beffc121409a01 Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Mon, 14 Jul 2014 10:02:38 -0700
Subject: [PATCH 613/827] drm: xilinx: dp: Add the pixel clock frequency DT property

This patch comes from:
  https://github.com/Xilinx/linux-xlnx.git

The supported maximum pixel clock can vary depending on the IP
configuration. This patch adds the optional pclock DT property,
"xlnx,max-pclock-frequency", so the maximum pixel clock rate
can be configured when needed.

Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
(cherry picked from commit 4857aaf1107841ded8db0cad10746fee4424692e)
Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 drivers/gpu/drm/xilinx/xilinx_drm_dp.c | 10 +++++++---
 1 file changed, 7 insertions(+), 3 deletions(-)

diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
index 9444c47..d570c1c 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
@@ -234,8 +234,6 @@
 #define XILINX_DP_MISC0_BPC_16				(4 << 5)
 #define XILINX_DP_MISC1_Y_ONLY				(1 << 7)
 
-#define XILINX_DP_MAX_CLOCK				150000
-
 #define DP_REDUCED_BIT_RATE				162000
 #define DP_HIGH_BIT_RATE				270000
 #define DP_HIGH_BIT_RATE2				540000
@@ -272,6 +270,7 @@ struct xilinx_drm_dp_mode {
  * @max_lanes: max number of lanes
  * @max_link_rate: max link rate
  * @max_bpc: maximum bits-per-color
+ * @max_pclock: maximum pixel clock rate
  * @enable_yonly: enable yonly color space logic
  * @enable_ycrcb: enable ycrcb color space logic
  * @misc0: misc0 configuration (per DP v1.2 spec)
@@ -283,6 +282,7 @@ struct xilinx_drm_dp_config {
 	u32 max_lanes;
 	u32 max_link_rate;
 	u32 max_bpc;
+	u32 max_pclock;
 	bool enable_yonly;
 	bool enable_ycrcb;
 
@@ -796,10 +796,11 @@ static int xilinx_drm_dp_mode_valid(struct drm_encoder *encoder,
 	struct xilinx_drm_dp *dp = to_dp(encoder);
 	u8 max_lanes = dp->link_config.max_lanes;
 	u8 bpp = dp->config.bpp;
+	u32 max_pclock = dp->config.max_pclock;
 	int max_rate = dp->link_config.max_rate;
 	int rate;
 
-	if (mode->clock > XILINX_DP_MAX_CLOCK)
+	if (max_pclock && mode->clock > max_pclock)
 		return MODE_CLOCK_HIGH;
 
 	rate = xilinx_drm_dp_max_rate(max_rate, max_lanes, bpp);
@@ -1224,6 +1225,9 @@ static int xilinx_drm_dp_parse_of(struct xilinx_drm_dp *dp)
 
 	config->bpp = num_colors * bpc;
 
+	of_property_read_u32(node, "xlnx,max-pclock-frequency",
+			     &config->max_pclock);
+
 	return 0;
 }
 
-- 
2.9.3

