# system info simple_avmm_bfm on 2019.04.09.12:48:42
system_info:
name,value
DEVICE,10M02DCV36I7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1554785298
#
#
# Files generated for simple_avmm_bfm on 2019.04.09.12:48:42
files:
filepath,kind,attributes,module,is_top
simulation/simple_avmm_bfm.v,VERILOG,,simple_avmm_bfm,true
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_master_bfm,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_master_bfm,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_master_bfm,false
simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG,,altera_avalon_mm_master_bfm,false
simulation/submodules/simple_avmm_bfm_onchip_memory2_0.hex,HEX,,simple_avmm_bfm_onchip_memory2_0,false
simulation/submodules/simple_avmm_bfm_onchip_memory2_0.v,VERILOG,,simple_avmm_bfm_onchip_memory2_0,false
simulation/submodules/simple_avmm_bfm_reg32_read_port.v,VERILOG,,simple_avmm_bfm_reg32_read_port,false
simulation/submodules/simple_avmm_bfm_reg32_write_port.v,VERILOG,,simple_avmm_bfm_reg32_write_port,false
simulation/submodules/simple_avmm_bfm_sysid_qsys_0.v,VERILOG,,simple_avmm_bfm_sysid_qsys_0,false
simulation/submodules/simple_avmm_bfm_mm_interconnect_0.v,VERILOG,,simple_avmm_bfm_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/simple_avmm_bfm_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,simple_avmm_bfm_mm_interconnect_0_router,false
simulation/submodules/simple_avmm_bfm_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,simple_avmm_bfm_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/simple_avmm_bfm_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,simple_avmm_bfm_mm_interconnect_0_cmd_demux,false
simulation/submodules/simple_avmm_bfm_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,simple_avmm_bfm_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,simple_avmm_bfm_mm_interconnect_0_cmd_mux,false
simulation/submodules/simple_avmm_bfm_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,simple_avmm_bfm_mm_interconnect_0_rsp_demux,false
simulation/submodules/simple_avmm_bfm_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,simple_avmm_bfm_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,simple_avmm_bfm_mm_interconnect_0_rsp_mux,false
simulation/submodules/simple_avmm_bfm_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,simple_avmm_bfm_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/simple_avmm_bfm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,simple_avmm_bfm_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
simple_avmm_bfm.mm_master_bfm_0,altera_avalon_mm_master_bfm
simple_avmm_bfm.onchip_memory2_0,simple_avmm_bfm_onchip_memory2_0
simple_avmm_bfm.reg32_read_port,simple_avmm_bfm_reg32_read_port
simple_avmm_bfm.reg32_write_port,simple_avmm_bfm_reg32_write_port
simple_avmm_bfm.sysid_qsys_0,simple_avmm_bfm_sysid_qsys_0
simple_avmm_bfm.mm_interconnect_0,simple_avmm_bfm_mm_interconnect_0
simple_avmm_bfm.mm_interconnect_0.mm_master_bfm_0_m0_translator,altera_merlin_master_translator
simple_avmm_bfm.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
simple_avmm_bfm.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
simple_avmm_bfm.mm_interconnect_0.reg32_write_port_s1_translator,altera_merlin_slave_translator
simple_avmm_bfm.mm_interconnect_0.reg32_read_port_s1_translator,altera_merlin_slave_translator
simple_avmm_bfm.mm_interconnect_0.mm_master_bfm_0_m0_agent,altera_merlin_master_agent
simple_avmm_bfm.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
simple_avmm_bfm.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
simple_avmm_bfm.mm_interconnect_0.reg32_write_port_s1_agent,altera_merlin_slave_agent
simple_avmm_bfm.mm_interconnect_0.reg32_read_port_s1_agent,altera_merlin_slave_agent
simple_avmm_bfm.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
simple_avmm_bfm.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
simple_avmm_bfm.mm_interconnect_0.reg32_write_port_s1_agent_rsp_fifo,altera_avalon_sc_fifo
simple_avmm_bfm.mm_interconnect_0.reg32_read_port_s1_agent_rsp_fifo,altera_avalon_sc_fifo
simple_avmm_bfm.mm_interconnect_0.router,simple_avmm_bfm_mm_interconnect_0_router
simple_avmm_bfm.mm_interconnect_0.router_001,simple_avmm_bfm_mm_interconnect_0_router_001
simple_avmm_bfm.mm_interconnect_0.router_002,simple_avmm_bfm_mm_interconnect_0_router_001
simple_avmm_bfm.mm_interconnect_0.router_003,simple_avmm_bfm_mm_interconnect_0_router_001
simple_avmm_bfm.mm_interconnect_0.router_004,simple_avmm_bfm_mm_interconnect_0_router_001
simple_avmm_bfm.mm_interconnect_0.mm_master_bfm_0_m0_limiter,altera_merlin_traffic_limiter
simple_avmm_bfm.mm_interconnect_0.sysid_qsys_0_control_slave_burst_adapter,altera_merlin_burst_adapter
simple_avmm_bfm.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter,altera_merlin_burst_adapter
simple_avmm_bfm.mm_interconnect_0.reg32_write_port_s1_burst_adapter,altera_merlin_burst_adapter
simple_avmm_bfm.mm_interconnect_0.reg32_read_port_s1_burst_adapter,altera_merlin_burst_adapter
simple_avmm_bfm.mm_interconnect_0.cmd_demux,simple_avmm_bfm_mm_interconnect_0_cmd_demux
simple_avmm_bfm.mm_interconnect_0.cmd_mux,simple_avmm_bfm_mm_interconnect_0_cmd_mux
simple_avmm_bfm.mm_interconnect_0.cmd_mux_001,simple_avmm_bfm_mm_interconnect_0_cmd_mux
simple_avmm_bfm.mm_interconnect_0.cmd_mux_002,simple_avmm_bfm_mm_interconnect_0_cmd_mux
simple_avmm_bfm.mm_interconnect_0.cmd_mux_003,simple_avmm_bfm_mm_interconnect_0_cmd_mux
simple_avmm_bfm.mm_interconnect_0.rsp_demux,simple_avmm_bfm_mm_interconnect_0_rsp_demux
simple_avmm_bfm.mm_interconnect_0.rsp_demux_001,simple_avmm_bfm_mm_interconnect_0_rsp_demux
simple_avmm_bfm.mm_interconnect_0.rsp_demux_002,simple_avmm_bfm_mm_interconnect_0_rsp_demux
simple_avmm_bfm.mm_interconnect_0.rsp_demux_003,simple_avmm_bfm_mm_interconnect_0_rsp_demux
simple_avmm_bfm.mm_interconnect_0.rsp_mux,simple_avmm_bfm_mm_interconnect_0_rsp_mux
simple_avmm_bfm.mm_interconnect_0.avalon_st_adapter,simple_avmm_bfm_mm_interconnect_0_avalon_st_adapter
simple_avmm_bfm.mm_interconnect_0.avalon_st_adapter.error_adapter_0,simple_avmm_bfm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
simple_avmm_bfm.mm_interconnect_0.avalon_st_adapter_001,simple_avmm_bfm_mm_interconnect_0_avalon_st_adapter
simple_avmm_bfm.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,simple_avmm_bfm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
simple_avmm_bfm.mm_interconnect_0.avalon_st_adapter_002,simple_avmm_bfm_mm_interconnect_0_avalon_st_adapter
simple_avmm_bfm.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,simple_avmm_bfm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
simple_avmm_bfm.mm_interconnect_0.avalon_st_adapter_003,simple_avmm_bfm_mm_interconnect_0_avalon_st_adapter
simple_avmm_bfm.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,simple_avmm_bfm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
simple_avmm_bfm.rst_controller,altera_reset_controller
