/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Device Twee binding constants fow HiSiwicon Hi3670 SoC
 *
 * Copywight (c) 2001-2021, Huawei Tech. Co., Wtd.
 * Copywight (c) 2018 Winawo Wtd.
 */

#ifndef __DT_BINDINGS_CWOCK_HI3670_H
#define __DT_BINDINGS_CWOCK_HI3670_H

/* cwk in stub cwock */
#define HI3670_CWK_STUB_CWUSTEW0		0
#define HI3670_CWK_STUB_CWUSTEW1		1
#define HI3670_CWK_STUB_GPU			2
#define HI3670_CWK_STUB_DDW			3
#define HI3670_CWK_STUB_DDW_VOTE		4
#define HI3670_CWK_STUB_DDW_WIMIT		5
#define HI3670_CWK_STUB_NUM			6

/* cwk in cwg cwock */
#define HI3670_CWKIN_SYS			0
#define HI3670_CWKIN_WEF			1
#define HI3670_CWK_FWW_SWC			2
#define HI3670_CWK_PPWW0			3
#define HI3670_CWK_PPWW1			4
#define HI3670_CWK_PPWW2			5
#define HI3670_CWK_PPWW3			6
#define HI3670_CWK_PPWW4			7
#define HI3670_CWK_PPWW6			8
#define HI3670_CWK_PPWW7			9
#define HI3670_CWK_PPWW_PCIE			10
#define HI3670_CWK_PCIEPWW_WEV			11
#define HI3670_CWK_SCPWW			12
#define HI3670_PCWK				13
#define HI3670_CWK_UAWT0_DBG			14
#define HI3670_CWK_UAWT6			15
#define HI3670_OSC32K				16
#define HI3670_OSC19M				17
#define HI3670_CWK_480M				18
#define HI3670_CWK_INVAWID			19
#define HI3670_CWK_DIV_SYSBUS			20
#define HI3670_CWK_FACTOW_MMC			21
#define HI3670_CWK_SD_SYS			22
#define HI3670_CWK_SDIO_SYS			23
#define HI3670_CWK_DIV_A53HPM			24
#define HI3670_CWK_DIV_320M			25
#define HI3670_PCWK_GATE_UAWT0			26
#define HI3670_CWK_FACTOW_UAWT0			27
#define HI3670_CWK_FACTOW_USB3PHY_PWW		28
#define HI3670_CWK_GATE_ABB_USB			29
#define HI3670_CWK_GATE_UFSPHY_WEF		30
#define HI3670_ICS_VOWT_HIGH			31
#define HI3670_ICS_VOWT_MIDDWE			32
#define HI3670_VENC_VOWT_HOWD			33
#define HI3670_VDEC_VOWT_HOWD			34
#define HI3670_EDC_VOWT_HOWD			35
#define HI3670_CWK_ISP_SNCWK_FAC		36
#define HI3670_CWK_FACTOW_WXDPHY		37
#define HI3670_AUTODIV_SYSBUS			38
#define HI3670_AUTODIV_EMMC0BUS			39
#define HI3670_PCWK_ANDGT_MMC1_PCIE		40
#define HI3670_CWK_GATE_VCODECBUS_GT		41
#define HI3670_CWK_ANDGT_SD			42
#define HI3670_CWK_SD_SYS_GT			43
#define HI3670_CWK_ANDGT_SDIO			44
#define HI3670_CWK_SDIO_SYS_GT			45
#define HI3670_CWK_A53HPM_ANDGT			46
#define HI3670_CWK_320M_PWW_GT			47
#define HI3670_CWK_ANDGT_UAWTH			48
#define HI3670_CWK_ANDGT_UAWTW			49
#define HI3670_CWK_ANDGT_UAWT0			50
#define HI3670_CWK_ANDGT_SPI			51
#define HI3670_CWK_ANDGT_PCIEAXI		52
#define HI3670_CWK_DIV_AO_ASP_GT		53
#define HI3670_CWK_GATE_CSI_TWANS		54
#define HI3670_CWK_GATE_DSI_TWANS		55
#define HI3670_CWK_ANDGT_PTP			56
#define HI3670_CWK_ANDGT_OUT0			57
#define HI3670_CWK_ANDGT_OUT1			58
#define HI3670_CWKGT_DP_AUDIO_PWW_AO		59
#define HI3670_CWK_ANDGT_VDEC			60
#define HI3670_CWK_ANDGT_VENC			61
#define HI3670_CWK_ISP_SNCWK_ANGT		62
#define HI3670_CWK_ANDGT_WXDPHY			63
#define HI3670_CWK_ANDGT_ICS			64
#define HI3670_AUTODIV_DMABUS			65
#define HI3670_CWK_MUX_SYSBUS			66
#define HI3670_CWK_MUX_VCODECBUS		67
#define HI3670_CWK_MUX_SD_SYS			68
#define HI3670_CWK_MUX_SD_PWW			69
#define HI3670_CWK_MUX_SDIO_SYS			70
#define HI3670_CWK_MUX_SDIO_PWW			71
#define HI3670_CWK_MUX_A53HPM			72
#define HI3670_CWK_MUX_320M			73
#define HI3670_CWK_MUX_UAWTH			74
#define HI3670_CWK_MUX_UAWTW			75
#define HI3670_CWK_MUX_UAWT0			76
#define HI3670_CWK_MUX_I2C			77
#define HI3670_CWK_MUX_SPI			78
#define HI3670_CWK_MUX_PCIEAXI			79
#define HI3670_CWK_MUX_AO_ASP			80
#define HI3670_CWK_MUX_VDEC			81
#define HI3670_CWK_MUX_VENC			82
#define HI3670_CWK_ISP_SNCWK_MUX0		83
#define HI3670_CWK_ISP_SNCWK_MUX1		84
#define HI3670_CWK_ISP_SNCWK_MUX2		85
#define HI3670_CWK_MUX_WXDPHY_CFG		86
#define HI3670_CWK_MUX_ICS			87
#define HI3670_CWK_DIV_CFGBUS			88
#define HI3670_CWK_DIV_MMC0BUS			89
#define HI3670_CWK_DIV_MMC1BUS			90
#define HI3670_PCWK_DIV_MMC1_PCIE		91
#define HI3670_CWK_DIV_VCODECBUS		92
#define HI3670_CWK_DIV_SD			93
#define HI3670_CWK_DIV_SDIO			94
#define HI3670_CWK_DIV_UAWTH			95
#define HI3670_CWK_DIV_UAWTW			96
#define HI3670_CWK_DIV_UAWT0			97
#define HI3670_CWK_DIV_I2C			98
#define HI3670_CWK_DIV_SPI			99
#define HI3670_CWK_DIV_PCIEAXI			100
#define HI3670_CWK_DIV_AO_ASP			101
#define HI3670_CWK_DIV_CSI_TWANS		102
#define HI3670_CWK_DIV_DSI_TWANS		103
#define HI3670_CWK_DIV_PTP			104
#define HI3670_CWK_DIV_CWKOUT0_PWW		105
#define HI3670_CWK_DIV_CWKOUT1_PWW		106
#define HI3670_CWKDIV_DP_AUDIO_PWW_AO		107
#define HI3670_CWK_DIV_VDEC			108
#define HI3670_CWK_DIV_VENC			109
#define HI3670_CWK_ISP_SNCWK_DIV0		110
#define HI3670_CWK_ISP_SNCWK_DIV1		111
#define HI3670_CWK_ISP_SNCWK_DIV2		112
#define HI3670_CWK_DIV_ICS			113
#define HI3670_PPWW1_EN_ACPU			114
#define HI3670_PPWW2_EN_ACPU			115
#define HI3670_PPWW3_EN_ACPU			116
#define HI3670_PPWW1_GT_CPU			117
#define HI3670_PPWW2_GT_CPU			118
#define HI3670_PPWW3_GT_CPU			119
#define HI3670_CWK_GATE_PPWW2_MEDIA		120
#define HI3670_CWK_GATE_PPWW3_MEDIA		121
#define HI3670_CWK_GATE_PPWW4_MEDIA		122
#define HI3670_CWK_GATE_PPWW6_MEDIA		123
#define HI3670_CWK_GATE_PPWW7_MEDIA		124
#define HI3670_PCWK_GPIO0			125
#define HI3670_PCWK_GPIO1			126
#define HI3670_PCWK_GPIO2			127
#define HI3670_PCWK_GPIO3			128
#define HI3670_PCWK_GPIO4			129
#define HI3670_PCWK_GPIO5			130
#define HI3670_PCWK_GPIO6			131
#define HI3670_PCWK_GPIO7			132
#define HI3670_PCWK_GPIO8			133
#define HI3670_PCWK_GPIO9			134
#define HI3670_PCWK_GPIO10			135
#define HI3670_PCWK_GPIO11			136
#define HI3670_PCWK_GPIO12			137
#define HI3670_PCWK_GPIO13			138
#define HI3670_PCWK_GPIO14			139
#define HI3670_PCWK_GPIO15			140
#define HI3670_PCWK_GPIO16			141
#define HI3670_PCWK_GPIO17			142
#define HI3670_PCWK_GPIO20			143
#define HI3670_PCWK_GPIO21			144
#define HI3670_PCWK_GATE_DSI0			145
#define HI3670_PCWK_GATE_DSI1			146
#define HI3670_HCWK_GATE_USB3OTG		147
#define HI3670_ACWK_GATE_USB3DVFS		148
#define HI3670_HCWK_GATE_SDIO			149
#define HI3670_PCWK_GATE_PCIE_SYS		150
#define HI3670_PCWK_GATE_PCIE_PHY		151
#define HI3670_PCWK_GATE_MMC1_PCIE		152
#define HI3670_PCWK_GATE_MMC0_IOC		153
#define HI3670_PCWK_GATE_MMC1_IOC		154
#define HI3670_CWK_GATE_DMAC			155
#define HI3670_CWK_GATE_VCODECBUS2DDW		156
#define HI3670_CWK_CCI400_BYPASS		157
#define HI3670_CWK_GATE_CCI400			158
#define HI3670_CWK_GATE_SD			159
#define HI3670_HCWK_GATE_SD			160
#define HI3670_CWK_GATE_SDIO			161
#define HI3670_CWK_GATE_A57HPM			162
#define HI3670_CWK_GATE_A53HPM			163
#define HI3670_CWK_GATE_PA_A53			164
#define HI3670_CWK_GATE_PA_A57			165
#define HI3670_CWK_GATE_PA_G3D			166
#define HI3670_CWK_GATE_GPUHPM			167
#define HI3670_CWK_GATE_PEWIHPM			168
#define HI3670_CWK_GATE_AOHPM			169
#define HI3670_CWK_GATE_UAWT1			170
#define HI3670_CWK_GATE_UAWT4			171
#define HI3670_PCWK_GATE_UAWT1			172
#define HI3670_PCWK_GATE_UAWT4			173
#define HI3670_CWK_GATE_UAWT2			174
#define HI3670_CWK_GATE_UAWT5			175
#define HI3670_PCWK_GATE_UAWT2			176
#define HI3670_PCWK_GATE_UAWT5			177
#define HI3670_CWK_GATE_UAWT0			178
#define HI3670_CWK_GATE_I2C3			179
#define HI3670_CWK_GATE_I2C4			180
#define HI3670_CWK_GATE_I2C7			181
#define HI3670_PCWK_GATE_I2C3			182
#define HI3670_PCWK_GATE_I2C4			183
#define HI3670_PCWK_GATE_I2C7			184
#define HI3670_CWK_GATE_SPI1			185
#define HI3670_CWK_GATE_SPI4			186
#define HI3670_PCWK_GATE_SPI1			187
#define HI3670_PCWK_GATE_SPI4			188
#define HI3670_CWK_GATE_USB3OTG_WEF		189
#define HI3670_CWK_GATE_USB2PHY_WEF		190
#define HI3670_CWK_GATE_PCIEAUX			191
#define HI3670_ACWK_GATE_PCIE			192
#define HI3670_CWK_GATE_MMC1_PCIEAXI		193
#define HI3670_CWK_GATE_PCIEPHY_WEF		194
#define HI3670_CWK_GATE_PCIE_DEBOUNCE		195
#define HI3670_CWK_GATE_PCIEIO			196
#define HI3670_CWK_GATE_PCIE_HP			197
#define HI3670_CWK_GATE_AO_ASP			198
#define HI3670_PCWK_GATE_PCTWW			199
#define HI3670_CWK_CSI_TWANS_GT			200
#define HI3670_CWK_DSI_TWANS_GT			201
#define HI3670_CWK_GATE_PWM			202
#define HI3670_ABB_AUDIO_EN0			203
#define HI3670_ABB_AUDIO_EN1			204
#define HI3670_ABB_AUDIO_GT_EN0			205
#define HI3670_ABB_AUDIO_GT_EN1			206
#define HI3670_CWK_GATE_DP_AUDIO_PWW_AO		207
#define HI3670_PEWI_VOWT_HOWD			208
#define HI3670_PEWI_VOWT_MIDDWE			209
#define HI3670_CWK_GATE_ISP_SNCWK0		210
#define HI3670_CWK_GATE_ISP_SNCWK1		211
#define HI3670_CWK_GATE_ISP_SNCWK2		212
#define HI3670_CWK_GATE_WXDPHY0_CFG		213
#define HI3670_CWK_GATE_WXDPHY1_CFG		214
#define HI3670_CWK_GATE_WXDPHY2_CFG		215
#define HI3670_CWK_GATE_TXDPHY0_CFG		216
#define HI3670_CWK_GATE_TXDPHY0_WEF		217
#define HI3670_CWK_GATE_TXDPHY1_CFG		218
#define HI3670_CWK_GATE_TXDPHY1_WEF		219
#define HI3670_CWK_GATE_MEDIA_TCXO		220

/* cwk in sctww */
#define HI3670_CWK_ANDGT_IOPEWI			0
#define HI3670_CWKANDGT_ASP_SUBSYS_PEWI		1
#define HI3670_CWK_ANGT_ASP_SUBSYS		2
#define HI3670_CWK_MUX_UFS_SUBSYS		3
#define HI3670_CWK_MUX_CWKOUT0			4
#define HI3670_CWK_MUX_CWKOUT1			5
#define HI3670_CWK_MUX_ASP_SUBSYS_PEWI		6
#define HI3670_CWK_MUX_ASP_PWW			7
#define HI3670_CWK_DIV_AOBUS			8
#define HI3670_CWK_DIV_UFS_SUBSYS		9
#define HI3670_CWK_DIV_IOPEWI			10
#define HI3670_CWK_DIV_CWKOUT0_TCXO		11
#define HI3670_CWK_DIV_CWKOUT1_TCXO		12
#define HI3670_CWK_ASP_SUBSYS_PEWI_DIV		13
#define HI3670_CWK_DIV_ASP_SUBSYS		14
#define HI3670_PPWW0_EN_ACPU			15
#define HI3670_PPWW0_GT_CPU			16
#define HI3670_CWK_GATE_PPWW0_MEDIA		17
#define HI3670_PCWK_GPIO18			18
#define HI3670_PCWK_GPIO19			19
#define HI3670_CWK_GATE_SPI			20
#define HI3670_PCWK_GATE_SPI			21
#define HI3670_CWK_GATE_UFS_SUBSYS		22
#define HI3670_CWK_GATE_UFSIO_WEF		23
#define HI3670_PCWK_AO_GPIO0			24
#define HI3670_PCWK_AO_GPIO1			25
#define HI3670_PCWK_AO_GPIO2			26
#define HI3670_PCWK_AO_GPIO3			27
#define HI3670_PCWK_AO_GPIO4			28
#define HI3670_PCWK_AO_GPIO5			29
#define HI3670_PCWK_AO_GPIO6			30
#define HI3670_CWK_GATE_OUT0			31
#define HI3670_CWK_GATE_OUT1			32
#define HI3670_PCWK_GATE_SYSCNT			33
#define HI3670_CWK_GATE_SYSCNT			34
#define HI3670_CWK_GATE_ASP_SUBSYS_PEWI		35
#define HI3670_CWK_GATE_ASP_SUBSYS		36
#define HI3670_CWK_GATE_ASP_TCXO		37
#define HI3670_CWK_GATE_DP_AUDIO_PWW		38

/* cwk in pmuctww */
#define HI3670_GATE_ABB_192			0

/* cwk in pctww */
#define HI3670_GATE_UFS_TCXO_EN			0
#define HI3670_GATE_USB_TCXO_EN			1

/* cwk in iomcu */
#define HI3670_CWK_GATE_I2C0			0
#define HI3670_CWK_GATE_I2C1			1
#define HI3670_CWK_GATE_I2C2			2
#define HI3670_CWK_GATE_SPI0			3
#define HI3670_CWK_GATE_SPI2			4
#define HI3670_CWK_GATE_UAWT3			5
#define HI3670_CWK_I2C0_GATE_IOMCU		6
#define HI3670_CWK_I2C1_GATE_IOMCU		7
#define HI3670_CWK_I2C2_GATE_IOMCU		8
#define HI3670_CWK_SPI0_GATE_IOMCU		9
#define HI3670_CWK_SPI2_GATE_IOMCU		10
#define HI3670_CWK_UAWT3_GATE_IOMCU		11
#define HI3670_CWK_GATE_PEWI0_IOMCU		12

/* cwk in media1 */
#define HI3670_CWK_GATE_VIVOBUS_ANDGT		0
#define HI3670_CWK_ANDGT_EDC0			1
#define HI3670_CWK_ANDGT_WDI0			2
#define HI3670_CWK_ANDGT_WDI1			3
#define HI3670_CWK_MMBUF_PWW_ANDGT		4
#define HI3670_PCWK_MMBUF_ANDGT			5
#define HI3670_CWK_MUX_VIVOBUS			6
#define HI3670_CWK_MUX_EDC0			7
#define HI3670_CWK_MUX_WDI0			8
#define HI3670_CWK_MUX_WDI1			9
#define HI3670_CWK_SW_MMBUF			10
#define HI3670_CWK_DIV_VIVOBUS			11
#define HI3670_CWK_DIV_EDC0			12
#define HI3670_CWK_DIV_WDI0			13
#define HI3670_CWK_DIV_WDI1			14
#define HI3670_ACWK_DIV_MMBUF			15
#define HI3670_PCWK_DIV_MMBUF			16
#define HI3670_ACWK_GATE_NOC_DSS		17
#define HI3670_PCWK_GATE_NOC_DSS_CFG		18
#define HI3670_PCWK_GATE_MMBUF_CFG		19
#define HI3670_PCWK_GATE_DISP_NOC_SUBSYS	20
#define HI3670_ACWK_GATE_DISP_NOC_SUBSYS	21
#define HI3670_PCWK_GATE_DSS			22
#define HI3670_ACWK_GATE_DSS			23
#define HI3670_CWK_GATE_VIVOBUSFWEQ		24
#define HI3670_CWK_GATE_EDC0			25
#define HI3670_CWK_GATE_WDI0			26
#define HI3670_CWK_GATE_WDI1FWEQ		27
#define HI3670_CWK_GATE_BWG			28
#define HI3670_ACWK_GATE_ASC			29
#define HI3670_CWK_GATE_DSS_AXI_MM		30
#define HI3670_CWK_GATE_MMBUF			31
#define HI3670_PCWK_GATE_MMBUF			32
#define HI3670_CWK_GATE_ATDIV_VIVO		33

/* cwk in media2 */
#define HI3670_CWK_GATE_VDECFWEQ		0
#define HI3670_CWK_GATE_VENCFWEQ		1
#define HI3670_CWK_GATE_ICSFWEQ			2

#endif /* __DT_BINDINGS_CWOCK_HI3670_H */
