/*******************************************************************************
* Copyright 2021-2024, Cypress Semiconductor Corporation (an Infineon company) or
* an affiliate of Cypress Semiconductor Corporation.  All rights reserved.
*
* This software, including source code, documentation and related
* materials ("Software") is owned by Cypress Semiconductor Corporation
* or one of its affiliates ("Cypress") and is protected by and subject to
* worldwide patent protection (United States and foreign),
* United States copyright laws and international treaty provisions.
* Therefore, you may use this Software only as provided in the license
* agreement accompanying the software package from which you
* obtained this Software ("EULA").
* If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
* non-transferable license to copy, modify, and compile the Software
* source code solely for use in connection with Cypress's
* integrated circuit products.  Any reproduction, modification, translation,
* compilation, or representation of this Software except as specified
* above is prohibited without the express written permission of Cypress.
*
* Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
* EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress
* reserves the right to make changes to the Software without notice. Cypress
* does not assume any liability arising out of the application or use of the
* Software or any product or circuit described in the Software. Cypress does
* not authorize its products for use in any products where a malfunction or
* failure of the Cypress product may reasonably be expected to result in
* significant property damage, injury or death ("High Risk Product"). By
* including Cypress's product in a High Risk Product, the manufacturer
* of such system or application assumes all risk of such use and in doing
* so agrees to indemnify Cypress against all liability.
*******************************************************************************/


#pragma once

// Two types of notch filters are implemented:
// Type 1: Integrate-and-dump filter
// Type 2: Sinc filter
// Integrate-and-dump filter (type 1) requires minimal memory but it is not full rate
// and involves downsampling.
// Sinc filter (type 2) is a full-rate filter and doesn't require downsampling.
// However, it requires more memory.

// TYPE 1 ..........................................................................
typedef struct
{
    uint32_t notch_ratio;       // notch frequency = running frequency / notch ratio
    uint32_t samp_idx;          // sample index
    float32_t coeff;                // scaling coefficient
    float32_t integ;                // integrator
    float32_t output;               // filter output
} INTEG_DUMP_FILT_t;

void INTEG_DUMP_FILT_Init(INTEG_DUMP_FILT_t* filt, const uint32_t notch_ratio);
void INTEG_DUMP_FILT_Reset(INTEG_DUMP_FILT_t* filt);
void INTEG_DUMP_FILT_Run(INTEG_DUMP_FILT_t* filt, const float32_t input);


// TYPE 2 ..........................................................................
// TBD: Check automatic DC offset removal
#define MAX_NOTCH_RATIO     100U
typedef struct
{
    uint32_t notch_ratio;       // notch frequency = running frequency / notch ratio
    uint32_t samp_idx;          // sample index
    float32_t coeff;                // scaling coefficient
    float32_t integ;                // integrator
    float32_t output;               // filter output
    float32_t samp[MAX_NOTCH_RATIO];// samples memory
} SINC_FILT_t;

void SINC_FILT_Init(SINC_FILT_t* filt, const uint32_t notch_ratio);
void SINC_FILT_Reset(SINC_FILT_t* filt);
void SINC_FILT_Run(SINC_FILT_t* filt, const float32_t input);
