
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.660980                       # Number of seconds simulated
sim_ticks                                1660980268500                       # Number of ticks simulated
final_tick                               1660980268500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  32399                       # Simulator instruction rate (inst/s)
host_op_rate                                    56783                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              107627307                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826272                       # Number of bytes of host memory used
host_seconds                                 15432.70                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       423640576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          423684032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     72568960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72568960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6619384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6620063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1133890                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1133890                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          255054551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             255080714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43690441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43690441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43690441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         255054551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            298771154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6620063                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1133890                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6620063                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1133890                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              422494656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1189376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                72550848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               423684032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             72568960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  18584                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   264                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5469094                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            424204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            405731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            407870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            433946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            402666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            403132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            412129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            401768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            405033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            404101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           405862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           410119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           421469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           424400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           417725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           421324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             79262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             70878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             66978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             66817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             66285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            66860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            72567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72335                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1660964018500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6620063                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1133890                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6601479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  66557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  66543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  66534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  66533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  66533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  66525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  66588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  66600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  66540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  66531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  66516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  66515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5881643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.167894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.034633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.723947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5351190     90.98%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       389300      6.62%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32394      0.55%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14593      0.25%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10318      0.18%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9887      0.17%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13203      0.22%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8628      0.15%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52130      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5881643                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        66515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.247809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.484097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    143.632772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         58761     88.34%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7030     10.57%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          377      0.57%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          167      0.25%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           88      0.13%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           30      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           18      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           22      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         66515                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        66515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.042878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.013489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31495     47.35%     47.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1025      1.54%     48.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            33644     50.58%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              350      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         66515                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 150897224250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            274674955500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33007395000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22858.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41608.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       254.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    255.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1338345                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  515098                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     214208.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    23.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22206721320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12116762625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25673278800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3713480640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         108487036320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         868710212280                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         234560699250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1275468191235                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            767.901608                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 384959957000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   55463720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1220555005500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22258499760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12145014750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25818257400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3632292720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         108487036320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         865631830950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         237261033750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1275233965650                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.760592                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 389122101500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   55463720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1216392861000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3321960537                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3321960537                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements          12779984                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.804670                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           281002725                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12781008                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.985960                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         966634500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.804670                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          618                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         600348474                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        600348474                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    209023517                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       209023517                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71979208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71979208                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     281002725                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        281002725                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    281002725                       # number of overall hits
system.cpu.dcache.overall_hits::total       281002725                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12275608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12275608                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       505400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       505400                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12781008                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12781008                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12781008                       # number of overall misses
system.cpu.dcache.overall_misses::total      12781008                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 681231968000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 681231968000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21384467000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21384467000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 702616435000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 702616435000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 702616435000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 702616435000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.055471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055471                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006973                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.043505                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043505                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.043505                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043505                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55494.763925                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55494.763925                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42311.964780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42311.964780                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54973.475879                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54973.475879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54973.475879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54973.475879                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3434669                       # number of writebacks
system.cpu.dcache.writebacks::total           3434669                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12275608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12275608                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       505400                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       505400                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12781008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12781008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12781008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12781008                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 668956360000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 668956360000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  20879067000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20879067000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 689835427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 689835427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 689835427000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 689835427000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.055471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.043505                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043505                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043505                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043505                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54494.763925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54494.763925                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 41311.964780                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41311.964780                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53973.475879                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53973.475879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53973.475879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53973.475879                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                23                       # number of replacements
system.cpu.icache.tags.tagsinuse           621.013556                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          996054.785294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   621.013556                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.303229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.303229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          657                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.320801                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636548                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317254                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317254                       # number of overall hits
system.cpu.icache.overall_hits::total       677317254                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53987000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53987000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53987000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53987000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53987000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53987000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79392.647059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79392.647059                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79392.647059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79392.647059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79392.647059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79392.647059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           23                       # number of writebacks
system.cpu.icache.writebacks::total                23                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53307000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53307000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53307000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53307000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53307000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53307000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78392.647059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78392.647059                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78392.647059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78392.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78392.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78392.647059                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6722426                       # number of replacements
system.l2.tags.tagsinuse                 16157.949051                       # Cycle average of tags in use
system.l2.tags.total_refs                    17821295                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6738754                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.644598                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              330454303500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3228.791457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.626728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      12927.530866                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.197070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.789034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986203                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9603                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3044                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996582                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32805848                       # Number of tag accesses
system.l2.tags.data_accesses                 32805848                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3434669                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3434669                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           23                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               23                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             292671                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                292671                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5868953                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5868953                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6161624                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6161625                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              6161624                       # number of overall hits
system.l2.overall_hits::total                 6161625                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           212729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              212729                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6406655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6406655                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 679                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6619384                       # number of demand (read+write) misses
system.l2.demand_misses::total                6620063                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                679                       # number of overall misses
system.l2.overall_misses::cpu.data            6619384                       # number of overall misses
system.l2.overall_misses::total               6620063                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17047920500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17047920500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52274000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52274000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 588918941500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 588918941500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52274000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  605966862000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     606019136000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52274000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 605966862000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    606019136000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3434669                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3434669                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           23                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           23                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         505400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            505400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12275608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12275608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               680                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12781008                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12781688                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              680                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12781008                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12781688                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.420912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.420912                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.521901                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.521901                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998529                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.517908                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.517933                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998529                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.517908                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.517933                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80139.146520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80139.146520                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76986.745214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76986.745214                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91922.999053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91922.999053                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76986.745214                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91544.298080                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91542.804955                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76986.745214                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91544.298080                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91542.804955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1133890                       # number of writebacks
system.l2.writebacks::total                   1133890                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       495633                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        495633                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       212729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         212729                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6406655                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6406655                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6619384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6620063                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6619384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6620063                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  14920630500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14920630500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45484000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45484000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 524852391500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 524852391500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45484000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 539773022000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 539818506000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45484000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 539773022000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 539818506000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.420912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.420912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.521901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.521901                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.517908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.517933                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.517908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.517933                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70139.146520                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70139.146520                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66986.745214                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66986.745214                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81922.999053                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81922.999053                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66986.745214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81544.298080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81542.804955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66986.745214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81544.298080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81542.804955                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6407334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1133890                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5469094                       # Transaction distribution
system.membus.trans_dist::ReadExReq            212729                       # Transaction distribution
system.membus.trans_dist::ReadExResp           212729                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6407334                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19843110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19843110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19843110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    496252992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    496252992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               496252992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13223047                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13223047    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13223047                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17767290500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36928097500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     25561695                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     12780007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         615075                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       615075                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          12276288                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4568559                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           23                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14933850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           505400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          505400                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12275608                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     38341999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              38343382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1037803328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1037848320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6722426                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         19504114                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031536                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.174760                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18889038     96.85%     96.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 615076      3.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19504114                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16215539500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19171512000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
