{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670626293451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 16:51:33 2022 " "Processing started: Fri Dec  9 16:51:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670626293452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670626293452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670626293452 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670626293492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670626293713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670626293713 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1670626293758 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1670626293758 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670626294429 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670626294465 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670626294492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.108 " "Worst-case setup slack is 2.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626294542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626294542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.108               0.000 iCLK  " "    2.108               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626294542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670626294542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.314 " "Worst-case hold slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626294552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626294552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 iCLK  " "    0.314               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626294552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670626294552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670626294556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670626294559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.629 " "Worst-case minimum pulse width slack is 9.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626294563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626294563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.629               0.000 iCLK  " "    9.629               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626294563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670626294563 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626294657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626294657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626294657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626294657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.573 ns " "Worst Case Available Settling Time: 24.573 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626294657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626294657 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626294657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.108 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.108" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294671 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626294671 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.108  " "Path #1: Setup slack is 2.108 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_reg:ID_EX\|dffg_N:x2\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\|s_Q " "From Node    : ID_EX_reg:ID_EX\|dffg_N:x2\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q " "To Node      : EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.089      3.089  R        clock network delay " "     3.089      3.089  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.232     uTco  ID_EX_reg:ID_EX\|dffg_N:x2\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\|s_Q " "     3.321      0.232     uTco  ID_EX_reg:ID_EX\|dffg_N:x2\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.000 FF  CELL  ID_EX\|x2\|\\G_NBit_DFFG:0:ONESCOMPI\|s_Q\|q " "     3.321      0.000 FF  CELL  ID_EX\|x2\|\\G_NBit_DFFG:0:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.910      1.589 FF    IC  mainALU\|addsub\|\\G_fullAdder:0:fullAdderlist\|or1\|o_F~0\|dataa " "     4.910      1.589 FF    IC  mainALU\|addsub\|\\G_fullAdder:0:fullAdderlist\|or1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.264      0.354 FF  CELL  mainALU\|addsub\|\\G_fullAdder:0:fullAdderlist\|or1\|o_F~0\|combout " "     5.264      0.354 FF  CELL  mainALU\|addsub\|\\G_fullAdder:0:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.507      0.243 FF    IC  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~0\|datad " "     5.507      0.243 FF    IC  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.632      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~0\|combout " "     5.632      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.881      0.249 FF    IC  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|datad " "     5.881      0.249 FF    IC  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.006      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|combout " "     6.006      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.382      0.376 FF    IC  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|datad " "     6.382      0.376 FF    IC  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.507      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|combout " "     6.507      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.765      0.258 FF    IC  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|datac " "     6.765      0.258 FF    IC  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.046      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|combout " "     7.046      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.304      0.258 FF    IC  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|datac " "     7.304      0.258 FF    IC  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.585      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|combout " "     7.585      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.844      0.259 FF    IC  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|datac " "     7.844      0.259 FF    IC  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.125      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|combout " "     8.125      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.385      0.260 FF    IC  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|datac " "     8.385      0.260 FF    IC  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.666      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|combout " "     8.666      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.917      0.251 FF    IC  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|datad " "     8.917      0.251 FF    IC  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.042      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|combout " "     9.042      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.292      0.250 FF    IC  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|datad " "     9.292      0.250 FF    IC  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.417      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|combout " "     9.417      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.667      0.250 FF    IC  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|datad " "     9.667      0.250 FF    IC  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.792      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|combout " "     9.792      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.047      0.255 FF    IC  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|datac " "    10.047      0.255 FF    IC  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.328      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|combout " "    10.328      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.580      0.252 FF    IC  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|datad " "    10.580      0.252 FF    IC  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.705      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|combout " "    10.705      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.958      0.253 FF    IC  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|datad " "    10.958      0.253 FF    IC  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.083      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|combout " "    11.083      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.335      0.252 FF    IC  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|datad " "    11.335      0.252 FF    IC  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.460      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|combout " "    11.460      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.857      0.397 FF    IC  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|datac " "    11.857      0.397 FF    IC  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.138      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|combout " "    12.138      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.388      0.250 FF    IC  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|datad " "    12.388      0.250 FF    IC  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.513      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|combout " "    12.513      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.764      0.251 FF    IC  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|datad " "    12.764      0.251 FF    IC  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.889      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|combout " "    12.889      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.143      0.254 FF    IC  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|datac " "    13.143      0.254 FF    IC  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.424      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|combout " "    13.424      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.676      0.252 FF    IC  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|datad " "    13.676      0.252 FF    IC  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.801      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|combout " "    13.801      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.053      0.252 FF    IC  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|datad " "    14.053      0.252 FF    IC  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.178      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|combout " "    14.178      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.431      0.253 FF    IC  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|datad " "    14.431      0.253 FF    IC  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.556      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|combout " "    14.556      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.805      0.249 FF    IC  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|datad " "    14.805      0.249 FF    IC  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.930      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|combout " "    14.930      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.188      0.258 FF    IC  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|datac " "    15.188      0.258 FF    IC  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.469      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|combout " "    15.469      0.281 FF  CELL  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.718      0.249 FF    IC  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|datad " "    15.718      0.249 FF    IC  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.843      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|combout " "    15.843      0.125 FF  CELL  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.796      0.953 FF    IC  mainALU\|s_out\[25\]~196\|datac " "    16.796      0.953 FF    IC  mainALU\|s_out\[25\]~196\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.057      0.261 FR  CELL  mainALU\|s_out\[25\]~196\|combout " "    17.057      0.261 FR  CELL  mainALU\|s_out\[25\]~196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.244      2.187 RR    IC  mainALU\|beq_bne_block\|ouput_or\|o_F~0\|dataa " "    19.244      2.187 RR    IC  mainALU\|beq_bne_block\|ouput_or\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.661      0.417 RR  CELL  mainALU\|beq_bne_block\|ouput_or\|o_F~0\|combout " "    19.661      0.417 RR  CELL  mainALU\|beq_bne_block\|ouput_or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.897      0.236 RR    IC  mainALU\|beq_bne_block\|output\|o_F~2\|dataa " "    19.897      0.236 RR    IC  mainALU\|beq_bne_block\|output\|o_F~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.257      0.360 RF  CELL  mainALU\|beq_bne_block\|output\|o_F~2\|combout " "    20.257      0.360 RF  CELL  mainALU\|beq_bne_block\|output\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.491      0.234 FF    IC  mainALU\|beq_bne_block\|output\|o_F~3\|datac " "    20.491      0.234 FF    IC  mainALU\|beq_bne_block\|output\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.771      0.280 FF  CELL  mainALU\|beq_bne_block\|output\|o_F~3\|combout " "    20.771      0.280 FF  CELL  mainALU\|beq_bne_block\|output\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.771      0.000 FF    IC  EX_MEM\|x3_1\|s_Q\|d " "    20.771      0.000 FF    IC  EX_MEM\|x3_1\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.875      0.104 FF  CELL  EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q " "    20.875      0.104 FF  CELL  EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.977      2.977  R        clock network delay " "    22.977      2.977  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.985      0.008           clock pessimism removed " "    22.985      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.965     -0.020           clock uncertainty " "    22.965     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.983      0.018     uTsu  EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q " "    22.983      0.018     uTsu  EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.875 " "Data Arrival Time  :    20.875" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.983 " "Data Required Time :    22.983" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.108  " "Slack              :     2.108 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294672 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626294672 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.314 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.314" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626294684 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.314  " "Path #1: Hold slack is 0.314 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q " "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.984      2.984  R        clock network delay " "     2.984      2.984  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      0.232     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q " "     3.216      0.232     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      0.000 RR  CELL  EX_MEM\|x1_3\|\\G_NBit_DFFG:30:ONESCOMPI\|s_Q\|q " "     3.216      0.000 RR  CELL  EX_MEM\|x1_3\|\\G_NBit_DFFG:30:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.888      0.672 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[8\] " "     3.888      0.672 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.960      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.960      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.456      3.456  R        clock network delay " "     3.456      3.456  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.424     -0.032           clock pessimism removed " "     3.424     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.424      0.000           clock uncertainty " "     3.424      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.646      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.646      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.960 " "Data Arrival Time  :     3.960" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.646 " "Data Required Time :     3.646" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.314  " "Slack              :     0.314 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626294684 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626294684 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670626294687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670626294716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670626295310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.528 " "Worst-case setup slack is 3.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.528               0.000 iCLK  " "    3.528               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670626295514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 iCLK  " "    0.309               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670626295524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670626295528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670626295531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 iCLK  " "    9.648               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670626295536 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626295626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626295626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626295626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626295626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.723 ns " "Worst Case Available Settling Time: 25.723 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626295626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626295626 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626295626 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.528 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.528" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295641 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626295641 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.528  " "Path #1: Setup slack is 3.528 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_reg:ID_EX\|dffg_N:x2\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\|s_Q " "From Node    : ID_EX_reg:ID_EX\|dffg_N:x2\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q " "To Node      : EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.805      2.805  R        clock network delay " "     2.805      2.805  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.018      0.213     uTco  ID_EX_reg:ID_EX\|dffg_N:x2\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\|s_Q " "     3.018      0.213     uTco  ID_EX_reg:ID_EX\|dffg_N:x2\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.018      0.000 RR  CELL  ID_EX\|x2\|\\G_NBit_DFFG:0:ONESCOMPI\|s_Q\|q " "     3.018      0.000 RR  CELL  ID_EX\|x2\|\\G_NBit_DFFG:0:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.413      1.395 RR    IC  mainALU\|addsub\|\\G_fullAdder:0:fullAdderlist\|or1\|o_F~0\|dataa " "     4.413      1.395 RR    IC  mainALU\|addsub\|\\G_fullAdder:0:fullAdderlist\|or1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.741      0.328 RR  CELL  mainALU\|addsub\|\\G_fullAdder:0:fullAdderlist\|or1\|o_F~0\|combout " "     4.741      0.328 RR  CELL  mainALU\|addsub\|\\G_fullAdder:0:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.938      0.197 RR    IC  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~0\|datad " "     4.938      0.197 RR    IC  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.082      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~0\|combout " "     5.082      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.290      0.208 RR    IC  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|datad " "     5.290      0.208 RR    IC  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.434      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|combout " "     5.434      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.783      0.349 RR    IC  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|datad " "     5.783      0.349 RR    IC  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.927      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|combout " "     5.927      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.135      0.208 RR    IC  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|datac " "     6.135      0.208 RR    IC  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.400      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|combout " "     6.400      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.608      0.208 RR    IC  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|datac " "     6.608      0.208 RR    IC  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.873      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|combout " "     6.873      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.082      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|datac " "     7.082      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.347      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|combout " "     7.347      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.557      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|datac " "     7.557      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.822      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|combout " "     7.822      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.032      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|datad " "     8.032      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.176      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|combout " "     8.176      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.385      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|datad " "     8.385      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.529      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|combout " "     8.529      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.738      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|datad " "     8.738      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.882      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|combout " "     8.882      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.088      0.206 RR    IC  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|datac " "     9.088      0.206 RR    IC  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.353      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|combout " "     9.353      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.564      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|datad " "     9.564      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.708      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|combout " "     9.708      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.920      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|datad " "     9.920      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.064      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|combout " "    10.064      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.275      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|datad " "    10.275      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.419      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|combout " "    10.419      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.792      0.373 RR    IC  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|datac " "    10.792      0.373 RR    IC  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.057      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|combout " "    11.057      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.266      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|datad " "    11.266      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.410      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|combout " "    11.410      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.620      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|datad " "    11.620      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.764      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|combout " "    11.764      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.969      0.205 RR    IC  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|datac " "    11.969      0.205 RR    IC  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.234      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|combout " "    12.234      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.445      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|datad " "    12.445      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.589      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|combout " "    12.589      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.800      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|datad " "    12.800      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.944      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|combout " "    12.944      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.156      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|datad " "    13.156      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.300      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|combout " "    13.300      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.509      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|datad " "    13.509      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.653      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|combout " "    13.653      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.862      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|datac " "    13.862      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.127      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|combout " "    14.127      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.335      0.208 RR    IC  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|datad " "    14.335      0.208 RR    IC  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.479      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|combout " "    14.479      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.391      0.912 RR    IC  mainALU\|s_out\[25\]~196\|datac " "    15.391      0.912 RR    IC  mainALU\|s_out\[25\]~196\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.656      0.265 RR  CELL  mainALU\|s_out\[25\]~196\|combout " "    15.656      0.265 RR  CELL  mainALU\|s_out\[25\]~196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.702      2.046 RR    IC  mainALU\|beq_bne_block\|ouput_or\|o_F~0\|dataa " "    17.702      2.046 RR    IC  mainALU\|beq_bne_block\|ouput_or\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.082      0.380 RR  CELL  mainALU\|beq_bne_block\|ouput_or\|o_F~0\|combout " "    18.082      0.380 RR  CELL  mainALU\|beq_bne_block\|ouput_or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.301      0.219 RR    IC  mainALU\|beq_bne_block\|output\|o_F~2\|dataa " "    18.301      0.219 RR    IC  mainALU\|beq_bne_block\|output\|o_F~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.630      0.329 RF  CELL  mainALU\|beq_bne_block\|output\|o_F~2\|combout " "    18.630      0.329 RF  CELL  mainALU\|beq_bne_block\|output\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.843      0.213 FF    IC  mainALU\|beq_bne_block\|output\|o_F~3\|datac " "    18.843      0.213 FF    IC  mainALU\|beq_bne_block\|output\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.094      0.251 FF  CELL  mainALU\|beq_bne_block\|output\|o_F~3\|combout " "    19.094      0.251 FF  CELL  mainALU\|beq_bne_block\|output\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.094      0.000 FF    IC  EX_MEM\|x3_1\|s_Q\|d " "    19.094      0.000 FF    IC  EX_MEM\|x3_1\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.184      0.090 FF  CELL  EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q " "    19.184      0.090 FF  CELL  EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.706      2.706  R        clock network delay " "    22.706      2.706  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.713      0.007           clock pessimism removed " "    22.713      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.693     -0.020           clock uncertainty " "    22.693     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.712      0.019     uTsu  EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q " "    22.712      0.019     uTsu  EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.184 " "Data Arrival Time  :    19.184" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.712 " "Data Required Time :    22.712" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.528  " "Slack              :     3.528 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295642 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626295642 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.309 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.309" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626295653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.309  " "Path #1: Hold slack is 0.309 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q " "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.713      2.713  R        clock network delay " "     2.713      2.713  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.926      0.213     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q " "     2.926      0.213     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.926      0.000 FF  CELL  EX_MEM\|x1_3\|\\G_NBit_DFFG:30:ONESCOMPI\|s_Q\|q " "     2.926      0.000 FF  CELL  EX_MEM\|x1_3\|\\G_NBit_DFFG:30:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.536      0.610 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[8\] " "     3.536      0.610 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.615      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.615      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.133      3.133  R        clock network delay " "     3.133      3.133  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.105     -0.028           clock pessimism removed " "     3.105     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.105      0.000           clock uncertainty " "     3.105      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.306      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.306      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.615 " "Data Arrival Time  :     3.615" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.306 " "Data Required Time :     3.306" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.309  " "Slack              :     0.309 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626295653 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670626295655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.085 " "Worst-case setup slack is 11.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.085               0.000 iCLK  " "   11.085               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670626295838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 iCLK  " "    0.113               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670626295852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670626295858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670626295863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.372 " "Worst-case minimum pulse width slack is 9.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 iCLK  " "    9.372               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670626295870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670626295870 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626295970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626295970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626295970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626295970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.104 ns " "Worst Case Available Settling Time: 32.104 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626295970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670626295970 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626295970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.085 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.085" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295985 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626295985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.085  " "Path #1: Setup slack is 11.085 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_reg:ID_EX\|dffg_N:x2\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\|s_Q " "From Node    : ID_EX_reg:ID_EX\|dffg_N:x2\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q " "To Node      : EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.660      1.660  R        clock network delay " "     1.660      1.660  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.765      0.105     uTco  ID_EX_reg:ID_EX\|dffg_N:x2\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\|s_Q " "     1.765      0.105     uTco  ID_EX_reg:ID_EX\|dffg_N:x2\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.765      0.000 FF  CELL  ID_EX\|x2\|\\G_NBit_DFFG:0:ONESCOMPI\|s_Q\|q " "     1.765      0.000 FF  CELL  ID_EX\|x2\|\\G_NBit_DFFG:0:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.630      0.865 FF    IC  mainALU\|addsub\|\\G_fullAdder:0:fullAdderlist\|or1\|o_F~0\|dataa " "     2.630      0.865 FF    IC  mainALU\|addsub\|\\G_fullAdder:0:fullAdderlist\|or1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.803      0.173 FF  CELL  mainALU\|addsub\|\\G_fullAdder:0:fullAdderlist\|or1\|o_F~0\|combout " "     2.803      0.173 FF  CELL  mainALU\|addsub\|\\G_fullAdder:0:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.921      0.118 FF    IC  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~0\|datad " "     2.921      0.118 FF    IC  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.984      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~0\|combout " "     2.984      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.103      0.119 FF    IC  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|datad " "     3.103      0.119 FF    IC  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.166      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|combout " "     3.166      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.356      0.190 FF    IC  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|datad " "     3.356      0.190 FF    IC  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.419      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|combout " "     3.419      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.543      0.124 FF    IC  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|datac " "     3.543      0.124 FF    IC  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.676      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|combout " "     3.676      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.801      0.125 FF    IC  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|datac " "     3.801      0.125 FF    IC  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.934      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|combout " "     3.934      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.060      0.126 FF    IC  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|datac " "     4.060      0.126 FF    IC  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.193      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|combout " "     4.193      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.320      0.127 FF    IC  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|datac " "     4.320      0.127 FF    IC  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.453      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|combout " "     4.453      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.574      0.121 FF    IC  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|datad " "     4.574      0.121 FF    IC  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.637      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|combout " "     4.637      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.756      0.119 FF    IC  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|datad " "     4.756      0.119 FF    IC  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.819      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|combout " "     4.819      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.937      0.118 FF    IC  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|datad " "     4.937      0.118 FF    IC  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|combout " "     5.000      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.121      0.121 FF    IC  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|datac " "     5.121      0.121 FF    IC  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.254      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|combout " "     5.254      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.376      0.122 FF    IC  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|datad " "     5.376      0.122 FF    IC  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.439      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|combout " "     5.439      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.562      0.123 FF    IC  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|datad " "     5.562      0.123 FF    IC  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.625      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|combout " "     5.625      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.747      0.122 FF    IC  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|datad " "     5.747      0.122 FF    IC  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.810      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|combout " "     5.810      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.008      0.198 FF    IC  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|datac " "     6.008      0.198 FF    IC  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.141      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|combout " "     6.141      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.260      0.119 FF    IC  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|datad " "     6.260      0.119 FF    IC  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.323      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|combout " "     6.323      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.444      0.121 FF    IC  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|datad " "     6.444      0.121 FF    IC  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.507      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|combout " "     6.507      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.629      0.122 FF    IC  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|datac " "     6.629      0.122 FF    IC  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.762      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|combout " "     6.762      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.883      0.121 FF    IC  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|datad " "     6.883      0.121 FF    IC  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.946      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|combout " "     6.946      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.068      0.122 FF    IC  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|datad " "     7.068      0.122 FF    IC  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.131      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|combout " "     7.131      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.254      0.123 FF    IC  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|datad " "     7.254      0.123 FF    IC  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.317      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|combout " "     7.317      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.436      0.119 FF    IC  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|datad " "     7.436      0.119 FF    IC  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.499      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|combout " "     7.499      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.624      0.125 FF    IC  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|datac " "     7.624      0.125 FF    IC  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.757      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|combout " "     7.757      0.133 FF  CELL  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.877      0.120 FF    IC  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|datad " "     7.877      0.120 FF    IC  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.940      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|combout " "     7.940      0.063 FF  CELL  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.452      0.512 FF    IC  mainALU\|s_out\[25\]~196\|datac " "     8.452      0.512 FF    IC  mainALU\|s_out\[25\]~196\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.585      0.133 FF  CELL  mainALU\|s_out\[25\]~196\|combout " "     8.585      0.133 FF  CELL  mainALU\|s_out\[25\]~196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.743      1.158 FF    IC  mainALU\|beq_bne_block\|ouput_or\|o_F~0\|dataa " "     9.743      1.158 FF    IC  mainALU\|beq_bne_block\|ouput_or\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.936      0.193 FF  CELL  mainALU\|beq_bne_block\|ouput_or\|o_F~0\|combout " "     9.936      0.193 FF  CELL  mainALU\|beq_bne_block\|ouput_or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.071      0.135 FF    IC  mainALU\|beq_bne_block\|output\|o_F~2\|dataa " "    10.071      0.135 FF    IC  mainALU\|beq_bne_block\|output\|o_F~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.241      0.170 FR  CELL  mainALU\|beq_bne_block\|output\|o_F~2\|combout " "    10.241      0.170 FR  CELL  mainALU\|beq_bne_block\|output\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.330      0.089 RR    IC  mainALU\|beq_bne_block\|output\|o_F~3\|datac " "    10.330      0.089 RR    IC  mainALU\|beq_bne_block\|output\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.454      0.124 RF  CELL  mainALU\|beq_bne_block\|output\|o_F~3\|combout " "    10.454      0.124 RF  CELL  mainALU\|beq_bne_block\|output\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.454      0.000 FF    IC  EX_MEM\|x3_1\|s_Q\|d " "    10.454      0.000 FF    IC  EX_MEM\|x3_1\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.504      0.050 FF  CELL  EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q " "    10.504      0.050 FF  CELL  EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.597      1.597  R        clock network delay " "    21.597      1.597  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.602      0.005           clock pessimism removed " "    21.602      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.582     -0.020           clock uncertainty " "    21.582     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.589      0.007     uTsu  EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q " "    21.589      0.007     uTsu  EX_MEM_reg:EX_MEM\|dffg:x3_1\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.504 " "Data Arrival Time  :    10.504" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.589 " "Data Required Time :    21.589" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.085  " "Slack              :    11.085 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295986 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626295986 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.113 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626295997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.113  " "Path #1: Hold slack is 0.113 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q " "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.601      1.601  R        clock network delay " "     1.601      1.601  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.706      0.105     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q " "     1.706      0.105     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.706      0.000 RR  CELL  EX_MEM\|x1_3\|\\G_NBit_DFFG:30:ONESCOMPI\|s_Q\|q " "     1.706      0.000 RR  CELL  EX_MEM\|x1_3\|\\G_NBit_DFFG:30:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.008      0.302 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[8\] " "     2.008      0.302 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.044      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     2.044      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.847      1.847  R        clock network delay " "     1.847      1.847  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.827     -0.020           clock pessimism removed " "     1.827     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.827      0.000           clock uncertainty " "     1.827      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.931      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     1.931      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.044 " "Data Arrival Time  :     2.044" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.931 " "Data Required Time :     1.931" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.113  " "Slack              :     0.113 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670626295997 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670626295997 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670626296426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670626296431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "767 " "Peak virtual memory: 767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670626296537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  9 16:51:36 2022 " "Processing ended: Fri Dec  9 16:51:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670626296537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670626296537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670626296537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670626296537 ""}
