Warnings, critical warnings and errors from synthesis and implementation

Created: 2024-07-14 11:47:25

----SYNTHESIS----
WARNING: [Synth 8-6014] Unused sequential element set_x.inc_reg was removed.  [rtl/mouse_logic/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element set_x.x_inter_reg was removed.  [rtl/mouse_logic/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element set_y.inc_reg was removed.  [rtl/mouse_logic/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element set_y.y_inter_reg was removed.  [rtl/mouse_logic/MouseCtl.vhd:520]
WARNING: [Synth 8-7071] port 'enable_mouse_display_out' of module 'MouseDisplay' is unconnected for instance 'u_MouseDisplay' [rtl/mouse_logic/draw_mouse.sv:52]
WARNING: [Synth 8-7023] instance 'u_MouseDisplay' of module 'MouseDisplay' has 9 connections declared, but only 8 given [rtl/mouse_logic/draw_mouse.sv:52]
WARNING: [Synth 8-87] always_comb on 'state_nxt_reg' did not result in combinational logic [rtl/draw_logic/draw_rect_ctl.sv:49]
WARNING: [Synth 8-87] always_comb on 'ypos_nxt_reg' did not result in combinational logic [rtl/draw_logic/draw_rect_ctl.sv:50]
WARNING: [Synth 8-87] always_comb on 'stop_reg' did not result in combinational logic [rtl/draw_logic/draw_rect_ctl.sv:48]
WARNING: [Synth 8-87] always_comb on 'endgame_reg' did not result in combinational logic [rtl/draw_logic/draw_rect_ctl.sv:88]
WARNING: [Synth 8-87] always_comb on 'xpos_nxt_reg' did not result in combinational logic [rtl/draw_logic/draw_obstacle_ctl.sv:56]
WARNING: [Synth 8-87] always_comb on 'endgame_reg' did not result in combinational logic [rtl/draw_logic/draw_obstacle_ctl.sv:99]
WARNING: [Synth 8-3848] Net xpos in module/entity top_vga does not have driver. [rtl/top_logic/top_vga.sv:44]
WARNING: [Synth 8-3848] Net ypos in module/entity top_vga does not have driver. [rtl/top_logic/top_vga.sv:45]
WARNING: [Synth 8-7129] Port in\.rgb[11] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[10] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[9] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[8] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[7] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[6] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[5] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[4] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[3] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[2] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[1] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port in\.rgb[0] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-327] inferring latch for variable 'endgame_reg' [rtl/draw_logic/draw_rect_ctl.sv:88]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_nxt_reg' [rtl/draw_logic/draw_rect_ctl.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_nxt_reg' [rtl/draw_logic/draw_rect_ctl.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_nxt_reg' [rtl/draw_logic/draw_rect_ctl.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 'ypos_nxt_reg' [rtl/draw_logic/draw_rect_ctl.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 'stop_reg' [rtl/draw_logic/draw_rect_ctl.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'endgame_reg' [rtl/draw_logic/draw_obstacle_ctl.sv:99]
WARNING: [Synth 8-327] inferring latch for variable 'xpos_nxt_reg' [rtl/draw_logic/draw_obstacle_ctl.sv:56]
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_rect_ctl/endgame_reg) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_obstacle_ctl/endgame_reg) is unused and will be removed from module top_vga_basys3.

----IMPLEMENTATION----
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_draw_obstacle_ctl/xpos_nxt__0 is a gated clock net sourced by a combinational pin u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_2/O, cell u_top_vga/u_draw_obstacle_ctl/xpos_nxt_reg[10]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_draw_rect_ctl/state_nxt is a gated clock net sourced by a combinational pin u_top_vga/u_draw_rect_ctl/FSM_sequential_state_nxt_reg[1]_i_2/O, cell u_top_vga/u_draw_rect_ctl/FSM_sequential_state_nxt_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_vga/u_draw_rect_ctl/stop_reg_i_2_n_0 is a gated clock net sourced by a combinational pin u_top_vga/u_draw_rect_ctl/stop_reg_i_2/O, cell u_top_vga/u_draw_rect_ctl/stop_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[12] (net: u_top_vga/u_font_rom/ADDRARDADDR[9]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.hcount_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_top_vga/u_font_rom/char_line_pixels_reg has an input control pin u_top_vga/u_font_rom/char_line_pixels_reg/ADDRARDADDR[13] (net: u_top_vga/u_font_rom/ADDRARDADDR[10]) which is driven by a register (u_top_vga/u_draw_obstacle/out\\.vcount_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
