// Seed: 3708256275
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output tri   id_0,
    input  logic id_1,
    output tri1  id_2,
    input  wor   id_3,
    output logic id_4
);
  always @(negedge id_1) begin
    id_4 <= id_1;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_12, id_13;
  module_0();
endmodule
