Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1310
design__instance__area,16079.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.004977670032531023
power__switching__total,0.003542458638548851
power__leakage__total,9.130913554145081E-7
power__total,0.00852104090154171
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25658031980863305
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25662062090556675
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11369430718695124
timing__setup__ws__corner:nom_fast_1p32V_m40C,7.851456595996158
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.113694
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.687048
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.264490103971279
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2645291283116982
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6191992094323663
timing__setup__ws__corner:nom_slow_1p08V_125C,2.525005165312768
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.619199
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.201458
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25956487693899066
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2596045119020908
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3012190027110537
timing__setup__ws__corner:nom_typ_1p20V_25C,5.8827522296332075
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.301219
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.147057
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25658031980863305
clock__skew__worst_setup,0.25662062090556675
timing__hold__ws,0.11369430718695124
timing__setup__ws,2.525005165312768
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113694
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.201458
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1310
design__instance__area__stdcell,16079.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.555576
design__instance__utilization__stdcell,0.555576
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,28
design__instance__area__class:inverter,154.224
design__instance__count__class:sequential_cell,69
design__instance__area__class:sequential_cell,3146.17
design__instance__count__class:multi_input_combinational_cell,1078
design__instance__area__class:multi_input_combinational_cell,11280.1
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,126
design__instance__area__class:timing_repair_buffer,1427.93
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,26373.6
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,29
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1390
route__net__special,2
route__drc_errors__iter:0,922
route__wirelength__iter:0,30229
route__drc_errors__iter:1,541
route__wirelength__iter:1,29967
route__drc_errors__iter:2,498
route__wirelength__iter:2,29925
route__drc_errors__iter:3,82
route__wirelength__iter:3,29579
route__drc_errors__iter:4,29
route__wirelength__iter:4,29566
route__drc_errors__iter:5,1
route__wirelength__iter:5,29567
route__drc_errors__iter:6,0
route__wirelength__iter:6,29567
route__drc_errors,0
route__wirelength,29567
route__vias,8689
route__vias__singlecut,8689
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,216.63
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,54
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,54
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,54
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,54
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19929
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.1999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000710307
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000660934
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000961256
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000660934
design_powergrid__voltage__worst,0.000660934
design_powergrid__voltage__worst__net:VPWR,1.19929
design_powergrid__drop__worst,0.000710307
design_powergrid__drop__worst__net:VPWR,0.000710307
design_powergrid__voltage__worst__net:VGND,0.000660934
design_powergrid__drop__worst__net:VGND,0.000660934
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000097399999999999995804224328654896680745878256857395172119140625
ir__drop__worst,0.000710000000000000019116652705264414180419407784938812255859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
