Info Session started: Sat Nov 11 20:12:25 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32IMC
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-LW-01.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         C
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-LW-01.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-LW-01.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-LW-01.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:12:25 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-LW-01.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00004504 0x00000000 0x00000000 0x00000028 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x0000122e 0x0000122e R-E   1000
Info (OR_PD) LOAD           0x00003000 0x80002000 0x80002000 0x00001504 0x00001504 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80003120
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x800033d0
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-LW-01.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80003120 size 688 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80003120
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x800033d0
Info (ICV_PVSN) parameter 'user_version' is '2.3'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80003120 bytes 4 0xfffffffe
Info (ICV_FN) Finishing coverage at 0x80001210
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/C/C-LW-01.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : C
Info   Threshold             : 1
Info   Instructions counted  : 364
Info   Unique instructions   : 5/25 :  20.00%
Info   Coverage points hit   : 51/546 :   9.34%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
fffffffe
fffffffd
fffffffb
fffffff7
ffffffef
ffffffdf
ffffffbf
ffffff7f
fffffeff
fffffdff
fffffeff
fffff7ff
ffffefff
ffffdfff
ffffefff
ffff7fff
fffeffff
fffdffff
fffbffff
fff7ffff
ffefffff
ffdfffff
ffbfffff
ff7fffff
feffffff
fdffffff
feffffff
f7ffffff
efffffff
dfffffff
efffffff
7fffffff
ffffffff
00000001
00000002
00000004
00000008
00000010
00000020
00000040
00000080
00000100
00000200
00000400
00000800
00001000
00002000
00004000
00008000
00000001
00000002
00040000
00080000
00000010
00000020
00400000
00800000
00000100
00000200
04000000
08000000
00001000
00002000
40000000
80000000
00000000
fffffffe
fffffffd
fffffffb
fffffff7
ffffffef
ffffffdf
ffffffbf
ffffff7f
fffffeff
fffffdff
fffffeff
fffff7ff
ffffefff
ffffdfff
ffffefff
ffff7fff
fffeffff
fffdffff
fffbffff
fff7ffff
ffefffff
ffdfffff
ffbfffff
ff7fffff
feffffff
fdffffff
feffffff
f7ffffff
efffffff
dfffffff
efffffff
7fffffff
ffffffff
00000001
00000002
00000004
00000008
00000010
00000020
00000040
00000080
00000100
00000200
00000400
00000800
00001000
00002000
00004000
00008000
00000001
00000002
00040000
00080000
00000010
00000020
00400000
00800000
00000100
00000200
04000000
08000000
00001000
00002000
40000000
80000000
00000000
fffffffe
fffffffd
fffffffb
fffffff7
ffffffef
ffffffdf
ffffffbf
ffffff7f
fffffeff
fffffdff
fffffeff
fffff7ff
ffffefff
ffffdfff
ffffefff
ffff7fff
fffeffff
fffdffff
fffbffff
fff7ffff
ffefffff
ffdfffff
ffbfffff
ff7fffff
feffffff
fdffffff
feffffff
f7ffffff
efffffff
dfffffff
efffffff
7fffffff
ffffffff
00000001
00000002
00000004
deadbeef
deadbeef
00000000
00000000
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32IMC)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x80000034
Info   Simulated instructions: 1,328
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.03 seconds
Info   System time           : 0.01 seconds
Info   Elapsed time          : 0.06 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:12:26 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:12:26 2023

