
raspbian-preinstalled/last:     file format elf32-littlearm


Disassembly of section .init:

000111e0 <.init>:
   111e0:	push	{r3, lr}
   111e4:	bl	1202c <ftello64@plt+0xa6c>
   111e8:	pop	{r3, pc}

Disassembly of section .plt:

000111ec <raise@plt-0x14>:
   111ec:	push	{lr}		; (str lr, [sp, #-4]!)
   111f0:	ldr	lr, [pc, #4]	; 111fc <raise@plt-0x4>
   111f4:	add	lr, pc, lr
   111f8:	ldr	pc, [lr, #8]!
   111fc:	andeq	r6, r1, r8, lsr #25

00011200 <raise@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #90112	; 0x16000
   11208:	ldr	pc, [ip, #3240]!	; 0xca8

0001120c <gmtime_r@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #90112	; 0x16000
   11214:	ldr	pc, [ip, #3232]!	; 0xca0

00011218 <getpwnam@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #90112	; 0x16000
   11220:	ldr	pc, [ip, #3224]!	; 0xc98

00011224 <__strncat_chk@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #90112	; 0x16000
   1122c:	ldr	pc, [ip, #3216]!	; 0xc90

00011230 <strcmp@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #90112	; 0x16000
   11238:	ldr	pc, [ip, #3208]!	; 0xc88

0001123c <strtol@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #90112	; 0x16000
   11244:	ldr	pc, [ip, #3200]!	; 0xc80

00011248 <strcspn@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #90112	; 0x16000
   11250:	ldr	pc, [ip, #3192]!	; 0xc78

00011254 <mktime@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #90112	; 0x16000
   1125c:	ldr	pc, [ip, #3184]!	; 0xc70

00011260 <free@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #90112	; 0x16000
   11268:	ldr	pc, [ip, #3176]!	; 0xc68

0001126c <ferror@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #90112	; 0x16000
   11274:	ldr	pc, [ip, #3168]!	; 0xc60

00011278 <strndup@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #90112	; 0x16000
   11280:	ldr	pc, [ip, #3160]!	; 0xc58

00011284 <_exit@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #90112	; 0x16000
   1128c:	ldr	pc, [ip, #3152]!	; 0xc50

00011290 <memcpy@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #90112	; 0x16000
   11298:	ldr	pc, [ip, #3144]!	; 0xc48

0001129c <__strtoull_internal@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #90112	; 0x16000
   112a4:	ldr	pc, [ip, #3136]!	; 0xc40

000112a8 <signal@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #90112	; 0x16000
   112b0:	ldr	pc, [ip, #3128]!	; 0xc38

000112b4 <time@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #90112	; 0x16000
   112bc:	ldr	pc, [ip, #3120]!	; 0xc30

000112c0 <ctime@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #90112	; 0x16000
   112c8:	ldr	pc, [ip, #3112]!	; 0xc28

000112cc <dcgettext@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #90112	; 0x16000
   112d4:	ldr	pc, [ip, #3104]!	; 0xc20

000112d8 <strdup@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #90112	; 0x16000
   112e0:	ldr	pc, [ip, #3096]!	; 0xc18

000112e4 <__stack_chk_fail@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #90112	; 0x16000
   112ec:	ldr	pc, [ip, #3088]!	; 0xc10

000112f0 <strptime@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #90112	; 0x16000
   112f8:	ldr	pc, [ip, #3080]!	; 0xc08

000112fc <localtime_r@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #90112	; 0x16000
   11304:	ldr	pc, [ip, #3072]!	; 0xc00

00011308 <textdomain@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #90112	; 0x16000
   11310:	ldr	pc, [ip, #3064]!	; 0xbf8

00011314 <err@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #90112	; 0x16000
   1131c:	ldr	pc, [ip, #3056]!	; 0xbf0

00011320 <__fxstat64@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #90112	; 0x16000
   11328:	ldr	pc, [ip, #3048]!	; 0xbe8

0001132c <__memcpy_chk@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #90112	; 0x16000
   11334:	ldr	pc, [ip, #3040]!	; 0xbe0

00011338 <strtoll@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #90112	; 0x16000
   11340:	ldr	pc, [ip, #3032]!	; 0xbd8

00011344 <gettimeofday@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #90112	; 0x16000
   1134c:	ldr	pc, [ip, #3024]!	; 0xbd0

00011350 <fread@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #90112	; 0x16000
   11358:	ldr	pc, [ip, #3016]!	; 0xbc8

0001135c <__fpending@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #90112	; 0x16000
   11364:	ldr	pc, [ip, #3008]!	; 0xbc0

00011368 <sysinfo@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #90112	; 0x16000
   11370:	ldr	pc, [ip, #3000]!	; 0xbb8

00011374 <malloc@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #90112	; 0x16000
   1137c:	ldr	pc, [ip, #2992]!	; 0xbb0

00011380 <__libc_start_main@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #90112	; 0x16000
   11388:	ldr	pc, [ip, #2984]!	; 0xba8

0001138c <strftime@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #90112	; 0x16000
   11394:	ldr	pc, [ip, #2976]!	; 0xba0

00011398 <localtime@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #90112	; 0x16000
   113a0:	ldr	pc, [ip, #2968]!	; 0xb98

000113a4 <__gmon_start__@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #90112	; 0x16000
   113ac:	ldr	pc, [ip, #2960]!	; 0xb90

000113b0 <getopt_long@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #90112	; 0x16000
   113b8:	ldr	pc, [ip, #2952]!	; 0xb88

000113bc <__ctype_b_loc@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #90112	; 0x16000
   113c4:	ldr	pc, [ip, #2944]!	; 0xb80

000113c8 <exit@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #90112	; 0x16000
   113d0:	ldr	pc, [ip, #2936]!	; 0xb78

000113d4 <strtoul@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #90112	; 0x16000
   113dc:	ldr	pc, [ip, #2928]!	; 0xb70

000113e0 <strlen@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #90112	; 0x16000
   113e8:	ldr	pc, [ip, #2920]!	; 0xb68

000113ec <strchr@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #90112	; 0x16000
   113f4:	ldr	pc, [ip, #2912]!	; 0xb60

000113f8 <warnx@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #90112	; 0x16000
   11400:	ldr	pc, [ip, #2904]!	; 0xb58

00011404 <__errno_location@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #90112	; 0x16000
   1140c:	ldr	pc, [ip, #2896]!	; 0xb50

00011410 <strncasecmp@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #90112	; 0x16000
   11418:	ldr	pc, [ip, #2888]!	; 0xb48

0001141c <__sprintf_chk@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #90112	; 0x16000
   11424:	ldr	pc, [ip, #2880]!	; 0xb40

00011428 <snprintf@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #90112	; 0x16000
   11430:	ldr	pc, [ip, #2872]!	; 0xb38

00011434 <__cxa_atexit@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #90112	; 0x16000
   1143c:	ldr	pc, [ip, #2864]!	; 0xb30

00011440 <__vasprintf_chk@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #90112	; 0x16000
   11448:	ldr	pc, [ip, #2856]!	; 0xb28

0001144c <setvbuf@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #90112	; 0x16000
   11454:	ldr	pc, [ip, #2848]!	; 0xb20

00011458 <memset@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #90112	; 0x16000
   11460:	ldr	pc, [ip, #2840]!	; 0xb18

00011464 <__xpg_basename@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #90112	; 0x16000
   1146c:	ldr	pc, [ip, #2832]!	; 0xb10

00011470 <fscanf@plt>:
   11470:	add	ip, pc, #0, 12
   11474:	add	ip, ip, #90112	; 0x16000
   11478:	ldr	pc, [ip, #2824]!	; 0xb08

0001147c <fgetc@plt>:
   1147c:	add	ip, pc, #0, 12
   11480:	add	ip, ip, #90112	; 0x16000
   11484:	ldr	pc, [ip, #2816]!	; 0xb00

00011488 <__printf_chk@plt>:
   11488:	add	ip, pc, #0, 12
   1148c:	add	ip, ip, #90112	; 0x16000
   11490:	ldr	pc, [ip, #2808]!	; 0xaf8

00011494 <strtod@plt>:
   11494:	add	ip, pc, #0, 12
   11498:	add	ip, ip, #90112	; 0x16000
   1149c:	ldr	pc, [ip, #2800]!	; 0xaf0

000114a0 <fileno@plt>:
   114a0:	add	ip, pc, #0, 12
   114a4:	add	ip, ip, #90112	; 0x16000
   114a8:	ldr	pc, [ip, #2792]!	; 0xae8

000114ac <__fprintf_chk@plt>:
   114ac:	add	ip, pc, #0, 12
   114b0:	add	ip, ip, #90112	; 0x16000
   114b4:	ldr	pc, [ip, #2784]!	; 0xae0

000114b8 <access@plt>:
   114b8:	add	ip, pc, #0, 12
   114bc:	add	ip, ip, #90112	; 0x16000
   114c0:	ldr	pc, [ip, #2776]!	; 0xad8

000114c4 <fclose@plt>:
   114c4:	add	ip, pc, #0, 12
   114c8:	add	ip, ip, #90112	; 0x16000
   114cc:	ldr	pc, [ip, #2768]!	; 0xad0

000114d0 <fseeko64@plt>:
   114d0:	add	ip, pc, #0, 12
   114d4:	add	ip, ip, #90112	; 0x16000
   114d8:	ldr	pc, [ip, #2760]!	; 0xac8

000114dc <__fread_chk@plt>:
   114dc:	add	ip, pc, #0, 12
   114e0:	add	ip, ip, #90112	; 0x16000
   114e4:	ldr	pc, [ip, #2752]!	; 0xac0

000114e8 <setlocale@plt>:
   114e8:	add	ip, pc, #0, 12
   114ec:	add	ip, ip, #90112	; 0x16000
   114f0:	ldr	pc, [ip, #2744]!	; 0xab8

000114f4 <errx@plt>:
   114f4:	add	ip, pc, #0, 12
   114f8:	add	ip, ip, #90112	; 0x16000
   114fc:	ldr	pc, [ip, #2736]!	; 0xab0

00011500 <getnameinfo@plt>:
   11500:	add	ip, pc, #0, 12
   11504:	add	ip, ip, #90112	; 0x16000
   11508:	ldr	pc, [ip, #2728]!	; 0xaa8

0001150c <warn@plt>:
   1150c:	add	ip, pc, #0, 12
   11510:	add	ip, ip, #90112	; 0x16000
   11514:	ldr	pc, [ip, #2720]!	; 0xaa0

00011518 <fputc@plt>:
   11518:	add	ip, pc, #0, 12
   1151c:	add	ip, ip, #90112	; 0x16000
   11520:	ldr	pc, [ip, #2712]!	; 0xa98

00011524 <localeconv@plt>:
   11524:	add	ip, pc, #0, 12
   11528:	add	ip, ip, #90112	; 0x16000
   1152c:	ldr	pc, [ip, #2704]!	; 0xa90

00011530 <putc@plt>:
   11530:	add	ip, pc, #0, 12
   11534:	add	ip, ip, #90112	; 0x16000
   11538:	ldr	pc, [ip, #2696]!	; 0xa88

0001153c <__strtoll_internal@plt>:
   1153c:	add	ip, pc, #0, 12
   11540:	add	ip, ip, #90112	; 0x16000
   11544:	ldr	pc, [ip, #2688]!	; 0xa80

00011548 <fopen64@plt>:
   11548:	add	ip, pc, #0, 12
   1154c:	add	ip, ip, #90112	; 0x16000
   11550:	ldr	pc, [ip, #2680]!	; 0xa78

00011554 <clock_gettime@plt>:
   11554:	add	ip, pc, #0, 12
   11558:	add	ip, ip, #90112	; 0x16000
   1155c:	ldr	pc, [ip, #2672]!	; 0xa70

00011560 <bindtextdomain@plt>:
   11560:	add	ip, pc, #0, 12
   11564:	add	ip, ip, #90112	; 0x16000
   11568:	ldr	pc, [ip, #2664]!	; 0xa68

0001156c <__xstat64@plt>:
   1156c:	add	ip, pc, #0, 12
   11570:	add	ip, ip, #90112	; 0x16000
   11574:	ldr	pc, [ip, #2656]!	; 0xa60

00011578 <fputs@plt>:
   11578:	add	ip, pc, #0, 12
   1157c:	add	ip, ip, #90112	; 0x16000
   11580:	ldr	pc, [ip, #2648]!	; 0xa58

00011584 <strncmp@plt>:
   11584:	add	ip, pc, #0, 12
   11588:	add	ip, ip, #90112	; 0x16000
   1158c:	ldr	pc, [ip, #2640]!	; 0xa50

00011590 <abort@plt>:
   11590:	add	ip, pc, #0, 12
   11594:	add	ip, ip, #90112	; 0x16000
   11598:	ldr	pc, [ip, #2632]!	; 0xa48

0001159c <__snprintf_chk@plt>:
   1159c:	add	ip, pc, #0, 12
   115a0:	add	ip, ip, #90112	; 0x16000
   115a4:	ldr	pc, [ip, #2624]!	; 0xa40

000115a8 <strspn@plt>:
   115a8:	add	ip, pc, #0, 12
   115ac:	add	ip, ip, #90112	; 0x16000
   115b0:	ldr	pc, [ip, #2616]!	; 0xa38

000115b4 <__assert_fail@plt>:
   115b4:	add	ip, pc, #0, 12
   115b8:	add	ip, ip, #90112	; 0x16000
   115bc:	ldr	pc, [ip, #2608]!	; 0xa30

000115c0 <ftello64@plt>:
   115c0:	add	ip, pc, #0, 12
   115c4:	add	ip, ip, #90112	; 0x16000
   115c8:	ldr	pc, [ip, #2600]!	; 0xa28

Disassembly of section .text:

000115d0 <.text>:
   115d0:	ldr	r3, [pc, #2372]	; 11f1c <ftello64@plt+0x95c>
   115d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   115d8:	sub	sp, sp, #92	; 0x5c
   115dc:	ldr	r3, [r3]
   115e0:	mov	r5, r0
   115e4:	mov	r2, #40	; 0x28
   115e8:	mov	r7, r1
   115ec:	add	r0, sp, #32
   115f0:	mov	r1, #0
   115f4:	mov	r6, r1
   115f8:	str	r3, [sp, #84]	; 0x54
   115fc:	bl	11458 <memset@plt>
   11600:	mov	r2, #16
   11604:	mov	lr, #4
   11608:	mov	ip, #8
   1160c:	mov	r3, #1
   11610:	ldr	r1, [pc, #2312]	; 11f20 <ftello64@plt+0x960>
   11614:	mov	r0, #6
   11618:	str	r2, [sp, #40]	; 0x28
   1161c:	strb	lr, [sp, #32]
   11620:	str	ip, [sp, #36]	; 0x24
   11624:	str	r3, [sp, #72]	; 0x48
   11628:	str	r6, [sp, #80]	; 0x50
   1162c:	str	r6, [sp, #76]	; 0x4c
   11630:	bl	114e8 <setlocale@plt>
   11634:	ldr	r1, [pc, #2280]	; 11f24 <ftello64@plt+0x964>
   11638:	ldr	r0, [pc, #2280]	; 11f28 <ftello64@plt+0x968>
   1163c:	bl	11560 <bindtextdomain@plt>
   11640:	ldr	r0, [pc, #2272]	; 11f28 <ftello64@plt+0x968>
   11644:	bl	11308 <textdomain@plt>
   11648:	ldr	r0, [pc, #2268]	; 11f2c <ftello64@plt+0x96c>
   1164c:	bl	16a14 <ftello64@plt+0x5454>
   11650:	ldr	r3, [pc, #2264]	; 11f30 <ftello64@plt+0x970>
   11654:	ldr	r1, [pc, #2264]	; 11f34 <ftello64@plt+0x974>
   11658:	ldr	r9, [pc, #2264]	; 11f38 <ftello64@plt+0x978>
   1165c:	ldr	r0, [r3]
   11660:	bl	11230 <strcmp@plt>
   11664:	ldrb	r3, [sp, #32]
   11668:	ldr	r8, [pc, #2252]	; 11f3c <ftello64@plt+0x97c>
   1166c:	ldr	sl, [pc, #2252]	; 11f40 <ftello64@plt+0x980>
   11670:	bic	r3, r3, #1
   11674:	lsl	r2, r5, #2
   11678:	str	r6, [sp, #8]
   1167c:	str	r2, [sp, #12]
   11680:	cmp	r0, r6
   11684:	movne	r0, r3
   11688:	orreq	r0, r3, #1
   1168c:	strb	r0, [sp, #32]
   11690:	mov	r3, #0
   11694:	str	r3, [sp]
   11698:	mov	r2, r8
   1169c:	mov	r3, r9
   116a0:	mov	r1, r7
   116a4:	mov	r0, r5
   116a8:	bl	113b0 <getopt_long@plt>
   116ac:	cmn	r0, #1
   116b0:	beq	11aac <ftello64@plt+0x4ec>
   116b4:	cmp	r0, #69	; 0x45
   116b8:	ble	1173c <ftello64@plt+0x17c>
   116bc:	ldr	r4, [pc, #2176]	; 11f44 <ftello64@plt+0x984>
   116c0:	add	r2, sp, #76	; 0x4c
   116c4:	mov	r3, #70	; 0x46
   116c8:	cmp	r0, r3
   116cc:	blt	11718 <ftello64@plt+0x158>
   116d0:	beq	11700 <ftello64@plt+0x140>
   116d4:	mov	r1, r4
   116d8:	ldr	r3, [r1, #4]!
   116dc:	cmp	r0, r3
   116e0:	movlt	ip, #0
   116e4:	movge	ip, #1
   116e8:	cmp	r3, #0
   116ec:	moveq	ip, #0
   116f0:	cmp	ip, #0
   116f4:	beq	11718 <ftello64@plt+0x158>
   116f8:	cmp	r0, r3
   116fc:	bne	116d8 <ftello64@plt+0x118>
   11700:	ldr	r3, [r2]
   11704:	cmp	r3, #0
   11708:	streq	r0, [r2]
   1170c:	beq	11718 <ftello64@plt+0x158>
   11710:	cmp	r0, r3
   11714:	bne	11e28 <ftello64@plt+0x868>
   11718:	ldr	r3, [r4, #64]!	; 0x40
   1171c:	add	r2, r2, #4
   11720:	cmp	r0, r3
   11724:	movlt	r1, #0
   11728:	movge	r1, #1
   1172c:	cmp	r3, #0
   11730:	moveq	r1, #0
   11734:	cmp	r1, #0
   11738:	bne	116c8 <ftello64@plt+0x108>
   1173c:	sub	r3, r0, #48	; 0x30
   11740:	cmp	r3, #80	; 0x50
   11744:	ldrls	pc, [pc, r3, lsl #2]
   11748:	b	11db8 <ftello64@plt+0x7f8>
   1174c:	muleq	r1, r4, sl
   11750:	muleq	r1, r4, sl
   11754:	muleq	r1, r4, sl
   11758:	muleq	r1, r4, sl
   1175c:	muleq	r1, r4, sl
   11760:	muleq	r1, r4, sl
   11764:	muleq	r1, r4, sl
   11768:	muleq	r1, r4, sl
   1176c:	muleq	r1, r4, sl
   11770:	muleq	r1, r4, sl
   11774:			; <UNDEFINED> instruction: 0x00011db8
   11778:			; <UNDEFINED> instruction: 0x00011db8
   1177c:			; <UNDEFINED> instruction: 0x00011db8
   11780:			; <UNDEFINED> instruction: 0x00011db8
   11784:			; <UNDEFINED> instruction: 0x00011db8
   11788:			; <UNDEFINED> instruction: 0x00011db8
   1178c:			; <UNDEFINED> instruction: 0x00011db8
   11790:			; <UNDEFINED> instruction: 0x00011db8
   11794:			; <UNDEFINED> instruction: 0x00011db8
   11798:			; <UNDEFINED> instruction: 0x00011db8
   1179c:			; <UNDEFINED> instruction: 0x00011db8
   117a0:			; <UNDEFINED> instruction: 0x00011db8
   117a4:	andeq	r1, r1, r8, lsl #21
   117a8:			; <UNDEFINED> instruction: 0x00011db8
   117ac:			; <UNDEFINED> instruction: 0x00011db8
   117b0:			; <UNDEFINED> instruction: 0x00011db8
   117b4:			; <UNDEFINED> instruction: 0x00011db8
   117b8:			; <UNDEFINED> instruction: 0x00011db8
   117bc:			; <UNDEFINED> instruction: 0x00011db8
   117c0:			; <UNDEFINED> instruction: 0x00011db8
   117c4:			; <UNDEFINED> instruction: 0x00011db8
   117c8:			; <UNDEFINED> instruction: 0x00011db8
   117cc:			; <UNDEFINED> instruction: 0x00011db8
   117d0:			; <UNDEFINED> instruction: 0x00011db8
   117d4:	andeq	r1, r1, r8, ror sl
   117d8:			; <UNDEFINED> instruction: 0x00011db8
   117dc:			; <UNDEFINED> instruction: 0x00011db8
   117e0:			; <UNDEFINED> instruction: 0x00011db8
   117e4:	andeq	r1, r1, r0, lsr sl
   117e8:			; <UNDEFINED> instruction: 0x00011db8
   117ec:			; <UNDEFINED> instruction: 0x00011db8
   117f0:			; <UNDEFINED> instruction: 0x00011db8
   117f4:			; <UNDEFINED> instruction: 0x00011db8
   117f8:			; <UNDEFINED> instruction: 0x00011db8
   117fc:			; <UNDEFINED> instruction: 0x00011db8
   11800:			; <UNDEFINED> instruction: 0x00011db8
   11804:			; <UNDEFINED> instruction: 0x00011db8
   11808:			; <UNDEFINED> instruction: 0x00011db8
   1180c:			; <UNDEFINED> instruction: 0x00011db8
   11810:	andeq	r1, r1, r0, lsr #20
   11814:			; <UNDEFINED> instruction: 0x00011db8
   11818:			; <UNDEFINED> instruction: 0x00011db8
   1181c:	andeq	r1, r1, r0, lsl sl
   11820:			; <UNDEFINED> instruction: 0x00011db8
   11824:	andeq	r1, r1, r8, ror #19
   11828:			; <UNDEFINED> instruction: 0x00011db8
   1182c:	andeq	r1, r1, r0, asr #22
   11830:	ldrdeq	r1, [r1], -r8
   11834:			; <UNDEFINED> instruction: 0x00011db8
   11838:			; <UNDEFINED> instruction: 0x00011db8
   1183c:			; <UNDEFINED> instruction: 0x00011db8
   11840:			; <UNDEFINED> instruction: 0x00011db8
   11844:			; <UNDEFINED> instruction: 0x000119b0
   11848:			; <UNDEFINED> instruction: 0x00011db8
   1184c:	andeq	r1, r1, r4, lsl #19
   11850:			; <UNDEFINED> instruction: 0x00011db8
   11854:			; <UNDEFINED> instruction: 0x00011db8
   11858:	andeq	r1, r1, r8, asr r9
   1185c:	andeq	r1, r1, ip, lsr #18
   11860:			; <UNDEFINED> instruction: 0x00011db8
   11864:			; <UNDEFINED> instruction: 0x00011db8
   11868:	andeq	r1, r1, r8, lsl #18
   1186c:	strdeq	r1, [r1], -r8
   11870:			; <UNDEFINED> instruction: 0x00011db8
   11874:			; <UNDEFINED> instruction: 0x00011db8
   11878:			; <UNDEFINED> instruction: 0x00011db8
   1187c:			; <UNDEFINED> instruction: 0x00011db8
   11880:			; <UNDEFINED> instruction: 0x00011db8
   11884:			; <UNDEFINED> instruction: 0x00011db8
   11888:			; <UNDEFINED> instruction: 0x00011db8
   1188c:	muleq	r1, r0, r8
   11890:	ldr	r3, [sl]
   11894:	mov	fp, #0
   11898:	ldr	r4, [pc, #1704]	; 11f48 <ftello64@plt+0x988>
   1189c:	str	r6, [sp, #20]
   118a0:	mov	r6, fp
   118a4:	mov	fp, r7
   118a8:	mov	r7, r5
   118ac:	mov	r5, r3
   118b0:	str	r3, [sp, #16]
   118b4:	mov	r1, r5
   118b8:	ldr	r0, [r4]
   118bc:	bl	11230 <strcmp@plt>
   118c0:	cmp	r0, #0
   118c4:	beq	11b18 <ftello64@plt+0x558>
   118c8:	add	r6, r6, #1
   118cc:	cmp	r6, #4
   118d0:	add	r4, r4, #20
   118d4:	bne	118b4 <ftello64@plt+0x2f4>
   118d8:	mov	r2, #5
   118dc:	ldr	r1, [pc, #1640]	; 11f4c <ftello64@plt+0x98c>
   118e0:	mov	r0, #0
   118e4:	bl	112cc <dcgettext@plt>
   118e8:	ldr	r2, [sp, #16]
   118ec:	mov	r1, r0
   118f0:	mov	r0, #1
   118f4:	bl	114f4 <errx@plt>
   118f8:	ldrb	r3, [sp, #32]
   118fc:	orr	r3, r3, #2
   11900:	strb	r3, [sp, #32]
   11904:	b	11690 <ftello64@plt+0xd0>
   11908:	ldr	r3, [sp, #36]	; 0x24
   1190c:	cmp	r3, #31
   11910:	movls	r3, #32
   11914:	strls	r3, [sp, #36]	; 0x24
   11918:	ldr	r3, [sp, #40]	; 0x28
   1191c:	cmp	r3, #255	; 0xff
   11920:	movls	r3, #256	; 0x100
   11924:	strls	r3, [sp, #40]	; 0x28
   11928:	b	11690 <ftello64@plt+0xd0>
   1192c:	add	r1, sp, #24
   11930:	ldr	r0, [sl]
   11934:	bl	15bf8 <ftello64@plt+0x4638>
   11938:	cmp	r0, #0
   1193c:	blt	11efc <ftello64@plt+0x93c>
   11940:	ldr	r2, [pc, #1544]	; 11f50 <ftello64@plt+0x990>
   11944:	mov	r3, #0
   11948:	ldrd	r0, [sp, #24]
   1194c:	bl	1683c <ftello64@plt+0x527c>
   11950:	str	r0, [sp, #64]	; 0x40
   11954:	b	11690 <ftello64@plt+0xd0>
   11958:	add	r1, sp, #24
   1195c:	ldr	r0, [sl]
   11960:	bl	15bf8 <ftello64@plt+0x4638>
   11964:	cmp	r0, #0
   11968:	blt	11efc <ftello64@plt+0x93c>
   1196c:	ldr	r2, [pc, #1500]	; 11f50 <ftello64@plt+0x990>
   11970:	mov	r3, #0
   11974:	ldrd	r0, [sp, #24]
   11978:	bl	1683c <ftello64@plt+0x527c>
   1197c:	str	r0, [sp, #60]	; 0x3c
   11980:	b	11690 <ftello64@plt+0xd0>
   11984:	add	r1, sp, #24
   11988:	ldr	r0, [sl]
   1198c:	bl	15bf8 <ftello64@plt+0x4638>
   11990:	cmp	r0, #0
   11994:	blt	11efc <ftello64@plt+0x93c>
   11998:	ldr	r2, [pc, #1456]	; 11f50 <ftello64@plt+0x990>
   1199c:	mov	r3, #0
   119a0:	ldrd	r0, [sp, #24]
   119a4:	bl	1683c <ftello64@plt+0x527c>
   119a8:	str	r0, [sp, #68]	; 0x44
   119ac:	b	11690 <ftello64@plt+0xd0>
   119b0:	mov	r2, #5
   119b4:	ldr	r1, [pc, #1432]	; 11f54 <ftello64@plt+0x994>
   119b8:	mov	r0, #0
   119bc:	ldr	r4, [sl]
   119c0:	bl	112cc <dcgettext@plt>
   119c4:	mov	r1, r0
   119c8:	mov	r0, r4
   119cc:	bl	146d0 <ftello64@plt+0x3110>
   119d0:	str	r0, [sp, #44]	; 0x2c
   119d4:	b	11690 <ftello64@plt+0xd0>
   119d8:	ldrb	r3, [sp, #32]
   119dc:	orr	r3, r3, #32
   119e0:	strb	r3, [sp, #32]
   119e4:	b	11690 <ftello64@plt+0xd0>
   119e8:	ldr	r3, [sp, #8]
   119ec:	cmp	r3, #0
   119f0:	beq	11b30 <ftello64@plt+0x570>
   119f4:	ldr	r0, [sl]
   119f8:	bl	12e98 <ftello64@plt+0x18d8>
   119fc:	ldr	r2, [sp, #8]
   11a00:	add	r3, r6, #1
   11a04:	str	r0, [r2, r6, lsl #2]
   11a08:	mov	r6, r3
   11a0c:	b	11690 <ftello64@plt+0xd0>
   11a10:	ldrb	r3, [sp, #32]
   11a14:	orr	r3, r3, #16
   11a18:	strb	r3, [sp, #32]
   11a1c:	b	11690 <ftello64@plt+0xd0>
   11a20:	ldrb	r3, [sp, #32]
   11a24:	orr	r3, r3, #8
   11a28:	strb	r3, [sp, #32]
   11a2c:	b	11690 <ftello64@plt+0xd0>
   11a30:	mov	r2, #5
   11a34:	ldr	r1, [pc, #1308]	; 11f58 <ftello64@plt+0x998>
   11a38:	mov	r0, #0
   11a3c:	bl	112cc <dcgettext@plt>
   11a40:	ldr	r3, [pc, #1256]	; 11f30 <ftello64@plt+0x970>
   11a44:	ldr	r2, [r3]
   11a48:	ldr	r3, [pc, #1292]	; 11f5c <ftello64@plt+0x99c>
   11a4c:	mov	r1, r0
   11a50:	mov	r0, #1
   11a54:	bl	11488 <__printf_chk@plt>
   11a58:	ldr	r3, [pc, #1212]	; 11f1c <ftello64@plt+0x95c>
   11a5c:	ldr	r2, [sp, #84]	; 0x54
   11a60:	mov	r0, #0
   11a64:	ldr	r3, [r3]
   11a68:	cmp	r2, r3
   11a6c:	bne	11ef8 <ftello64@plt+0x938>
   11a70:	add	sp, sp, #92	; 0x5c
   11a74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a78:	ldrb	r3, [sp, #32]
   11a7c:	bic	r3, r3, #4
   11a80:	strb	r3, [sp, #32]
   11a84:	b	11690 <ftello64@plt+0xd0>
   11a88:	mov	r3, #2
   11a8c:	str	r3, [sp, #72]	; 0x48
   11a90:	b	11690 <ftello64@plt+0xd0>
   11a94:	ldr	r3, [sp, #44]	; 0x2c
   11a98:	mov	r2, #10
   11a9c:	mla	r3, r2, r3, r0
   11aa0:	sub	r3, r3, #48	; 0x30
   11aa4:	str	r3, [sp, #44]	; 0x2c
   11aa8:	b	11690 <ftello64@plt+0xd0>
   11aac:	ldr	r3, [pc, #1196]	; 11f60 <ftello64@plt+0x9a0>
   11ab0:	ldr	r3, [r3]
   11ab4:	cmp	r3, r5
   11ab8:	addlt	r7, r7, r3, lsl #2
   11abc:	ldr	r3, [sp, #8]
   11ac0:	strlt	r7, [sp, #48]	; 0x30
   11ac4:	cmp	r3, #0
   11ac8:	beq	11df0 <ftello64@plt+0x830>
   11acc:	cmp	r6, #0
   11ad0:	ldrne	r3, [sp, #8]
   11ad4:	addne	r4, r3, r6, lsl #2
   11ad8:	subne	r4, r4, #4
   11adc:	subne	r5, r3, #4
   11ae0:	beq	11b0c <ftello64@plt+0x54c>
   11ae4:	add	r0, sp, #52	; 0x34
   11ae8:	bl	1384c <ftello64@plt+0x228c>
   11aec:	ldr	r6, [r5, #4]!
   11af0:	add	r0, sp, #32
   11af4:	mov	r1, r6
   11af8:	bl	13000 <ftello64@plt+0x1a40>
   11afc:	mov	r0, r6
   11b00:	bl	11260 <free@plt>
   11b04:	cmp	r5, r4
   11b08:	bne	11ae4 <ftello64@plt+0x524>
   11b0c:	ldr	r0, [sp, #8]
   11b10:	bl	11260 <free@plt>
   11b14:	b	11a58 <ftello64@plt+0x498>
   11b18:	mov	r5, r7
   11b1c:	mov	r7, fp
   11b20:	mov	fp, r6
   11b24:	str	fp, [sp, #72]	; 0x48
   11b28:	ldr	r6, [sp, #20]
   11b2c:	b	11690 <ftello64@plt+0xd0>
   11b30:	ldr	r0, [sp, #12]
   11b34:	bl	120e0 <ftello64@plt+0xb20>
   11b38:	str	r0, [sp, #8]
   11b3c:	b	119f4 <ftello64@plt+0x434>
   11b40:	ldr	r3, [pc, #1052]	; 11f64 <ftello64@plt+0x9a4>
   11b44:	mov	r2, #5
   11b48:	ldr	r1, [pc, #1048]	; 11f68 <ftello64@plt+0x9a8>
   11b4c:	ldr	r4, [r3]
   11b50:	mov	r0, #0
   11b54:	bl	112cc <dcgettext@plt>
   11b58:	mov	r1, r4
   11b5c:	bl	11578 <fputs@plt>
   11b60:	mov	r2, #5
   11b64:	ldr	r1, [pc, #1024]	; 11f6c <ftello64@plt+0x9ac>
   11b68:	mov	r0, #0
   11b6c:	bl	112cc <dcgettext@plt>
   11b70:	ldr	r3, [pc, #952]	; 11f30 <ftello64@plt+0x970>
   11b74:	mov	r1, #1
   11b78:	ldr	r3, [r3]
   11b7c:	mov	r2, r0
   11b80:	mov	r0, r4
   11b84:	bl	114ac <__fprintf_chk@plt>
   11b88:	mov	r1, r4
   11b8c:	mov	r0, #10
   11b90:	bl	11518 <fputc@plt>
   11b94:	mov	r2, #5
   11b98:	ldr	r1, [pc, #976]	; 11f70 <ftello64@plt+0x9b0>
   11b9c:	mov	r0, #0
   11ba0:	bl	112cc <dcgettext@plt>
   11ba4:	mov	r1, r4
   11ba8:	bl	11578 <fputs@plt>
   11bac:	mov	r2, #5
   11bb0:	ldr	r1, [pc, #956]	; 11f74 <ftello64@plt+0x9b4>
   11bb4:	mov	r0, #0
   11bb8:	bl	112cc <dcgettext@plt>
   11bbc:	mov	r1, r4
   11bc0:	bl	11578 <fputs@plt>
   11bc4:	mov	r2, #5
   11bc8:	ldr	r1, [pc, #936]	; 11f78 <ftello64@plt+0x9b8>
   11bcc:	mov	r0, #0
   11bd0:	bl	112cc <dcgettext@plt>
   11bd4:	mov	r1, r4
   11bd8:	bl	11578 <fputs@plt>
   11bdc:	mov	r2, #5
   11be0:	ldr	r1, [pc, #916]	; 11f7c <ftello64@plt+0x9bc>
   11be4:	mov	r0, #0
   11be8:	bl	112cc <dcgettext@plt>
   11bec:	mov	r1, r4
   11bf0:	bl	11578 <fputs@plt>
   11bf4:	mov	r2, #5
   11bf8:	ldr	r1, [pc, #896]	; 11f80 <ftello64@plt+0x9c0>
   11bfc:	mov	r0, #0
   11c00:	bl	112cc <dcgettext@plt>
   11c04:	mov	r1, r4
   11c08:	bl	11578 <fputs@plt>
   11c0c:	mov	r2, #5
   11c10:	ldr	r1, [pc, #876]	; 11f84 <ftello64@plt+0x9c4>
   11c14:	mov	r0, #0
   11c18:	bl	112cc <dcgettext@plt>
   11c1c:	ldrb	r1, [sp, #32]
   11c20:	ldr	r2, [pc, #864]	; 11f88 <ftello64@plt+0x9c8>
   11c24:	ldr	r3, [pc, #864]	; 11f8c <ftello64@plt+0x9cc>
   11c28:	tst	r1, #1
   11c2c:	movne	r3, r2
   11c30:	mov	r1, #1
   11c34:	mov	r2, r0
   11c38:	mov	r0, r4
   11c3c:	bl	114ac <__fprintf_chk@plt>
   11c40:	mov	r2, #5
   11c44:	ldr	r1, [pc, #836]	; 11f90 <ftello64@plt+0x9d0>
   11c48:	mov	r0, #0
   11c4c:	bl	112cc <dcgettext@plt>
   11c50:	mov	r1, r4
   11c54:	bl	11578 <fputs@plt>
   11c58:	mov	r2, #5
   11c5c:	ldr	r1, [pc, #816]	; 11f94 <ftello64@plt+0x9d4>
   11c60:	mov	r0, #0
   11c64:	bl	112cc <dcgettext@plt>
   11c68:	mov	r1, r4
   11c6c:	bl	11578 <fputs@plt>
   11c70:	mov	r2, #5
   11c74:	ldr	r1, [pc, #796]	; 11f98 <ftello64@plt+0x9d8>
   11c78:	mov	r0, #0
   11c7c:	bl	112cc <dcgettext@plt>
   11c80:	mov	r1, r4
   11c84:	bl	11578 <fputs@plt>
   11c88:	mov	r2, #5
   11c8c:	ldr	r1, [pc, #776]	; 11f9c <ftello64@plt+0x9dc>
   11c90:	mov	r0, #0
   11c94:	bl	112cc <dcgettext@plt>
   11c98:	mov	r1, r4
   11c9c:	bl	11578 <fputs@plt>
   11ca0:	mov	r2, #5
   11ca4:	ldr	r1, [pc, #756]	; 11fa0 <ftello64@plt+0x9e0>
   11ca8:	mov	r0, #0
   11cac:	bl	112cc <dcgettext@plt>
   11cb0:	mov	r1, r4
   11cb4:	bl	11578 <fputs@plt>
   11cb8:	mov	r2, #5
   11cbc:	ldr	r1, [pc, #736]	; 11fa4 <ftello64@plt+0x9e4>
   11cc0:	mov	r0, #0
   11cc4:	bl	112cc <dcgettext@plt>
   11cc8:	mov	r1, r4
   11ccc:	bl	11578 <fputs@plt>
   11cd0:	mov	r2, #5
   11cd4:	ldr	r1, [pc, #716]	; 11fa8 <ftello64@plt+0x9e8>
   11cd8:	mov	r0, #0
   11cdc:	bl	112cc <dcgettext@plt>
   11ce0:	mov	r1, r4
   11ce4:	bl	11578 <fputs@plt>
   11ce8:	mov	r2, #5
   11cec:	ldr	r1, [pc, #696]	; 11fac <ftello64@plt+0x9ec>
   11cf0:	mov	r0, #0
   11cf4:	bl	112cc <dcgettext@plt>
   11cf8:	mov	r1, r4
   11cfc:	bl	11578 <fputs@plt>
   11d00:	mov	r2, #5
   11d04:	ldr	r1, [pc, #676]	; 11fb0 <ftello64@plt+0x9f0>
   11d08:	mov	r0, #0
   11d0c:	bl	112cc <dcgettext@plt>
   11d10:	mov	r1, r4
   11d14:	bl	11578 <fputs@plt>
   11d18:	mov	r2, #5
   11d1c:	ldr	r1, [pc, #656]	; 11fb4 <ftello64@plt+0x9f4>
   11d20:	mov	r0, #0
   11d24:	bl	112cc <dcgettext@plt>
   11d28:	mov	r1, r4
   11d2c:	bl	11578 <fputs@plt>
   11d30:	mov	r1, r4
   11d34:	mov	r0, #10
   11d38:	bl	11518 <fputc@plt>
   11d3c:	mov	r2, #5
   11d40:	ldr	r1, [pc, #624]	; 11fb8 <ftello64@plt+0x9f8>
   11d44:	mov	r0, #0
   11d48:	bl	112cc <dcgettext@plt>
   11d4c:	mov	r2, #5
   11d50:	ldr	r1, [pc, #612]	; 11fbc <ftello64@plt+0x9fc>
   11d54:	mov	r5, r0
   11d58:	mov	r0, #0
   11d5c:	bl	112cc <dcgettext@plt>
   11d60:	ldr	r2, [pc, #600]	; 11fc0 <ftello64@plt+0xa00>
   11d64:	mov	r3, r5
   11d68:	str	r2, [sp]
   11d6c:	ldr	r1, [pc, #592]	; 11fc4 <ftello64@plt+0xa04>
   11d70:	ldr	r2, [pc, #592]	; 11fc8 <ftello64@plt+0xa08>
   11d74:	str	r0, [sp, #4]
   11d78:	mov	r0, #1
   11d7c:	bl	11488 <__printf_chk@plt>
   11d80:	mov	r2, #5
   11d84:	ldr	r1, [pc, #576]	; 11fcc <ftello64@plt+0xa0c>
   11d88:	mov	r0, #0
   11d8c:	bl	112cc <dcgettext@plt>
   11d90:	ldr	r2, [pc, #568]	; 11fd0 <ftello64@plt+0xa10>
   11d94:	mov	r1, r0
   11d98:	mov	r0, #1
   11d9c:	bl	11488 <__printf_chk@plt>
   11da0:	ldr	r3, [pc, #556]	; 11fd4 <ftello64@plt+0xa14>
   11da4:	ldr	r0, [r3]
   11da8:	sub	r0, r0, r4
   11dac:	clz	r0, r0
   11db0:	lsr	r0, r0, #5
   11db4:	bl	113c8 <exit@plt>
   11db8:	ldr	r3, [pc, #532]	; 11fd4 <ftello64@plt+0xa14>
   11dbc:	mov	r2, #5
   11dc0:	ldr	r1, [pc, #528]	; 11fd8 <ftello64@plt+0xa18>
   11dc4:	mov	r0, #0
   11dc8:	ldr	r4, [r3]
   11dcc:	bl	112cc <dcgettext@plt>
   11dd0:	ldr	r3, [pc, #344]	; 11f30 <ftello64@plt+0x970>
   11dd4:	mov	r1, #1
   11dd8:	ldr	r3, [r3]
   11ddc:	mov	r2, r0
   11de0:	mov	r0, r4
   11de4:	bl	114ac <__fprintf_chk@plt>
   11de8:	mov	r0, #1
   11dec:	bl	113c8 <exit@plt>
   11df0:	mov	r0, #4
   11df4:	bl	120e0 <ftello64@plt+0xb20>
   11df8:	ldrb	r2, [sp, #32]
   11dfc:	ldr	r3, [pc, #392]	; 11f8c <ftello64@plt+0x9cc>
   11e00:	tst	r2, #1
   11e04:	mov	r4, r0
   11e08:	str	r0, [sp, #8]
   11e0c:	ldr	r0, [pc, #372]	; 11f88 <ftello64@plt+0x9c8>
   11e10:	moveq	r0, r3
   11e14:	bl	12e98 <ftello64@plt+0x18d8>
   11e18:	add	r3, r6, #1
   11e1c:	str	r0, [r4, r6, lsl #2]
   11e20:	mov	r6, r3
   11e24:	b	11acc <ftello64@plt+0x50c>
   11e28:	ldr	r6, [pc, #420]	; 11fd4 <ftello64@plt+0xa14>
   11e2c:	mov	r2, #5
   11e30:	ldr	r1, [pc, #420]	; 11fdc <ftello64@plt+0xa1c>
   11e34:	mov	r0, #0
   11e38:	ldr	r9, [r6]
   11e3c:	bl	112cc <dcgettext@plt>
   11e40:	ldr	r3, [pc, #232]	; 11f30 <ftello64@plt+0x970>
   11e44:	mov	r1, #1
   11e48:	sub	r5, r4, #4
   11e4c:	ldr	r3, [r3]
   11e50:	add	r4, r4, #56	; 0x38
   11e54:	ldr	r7, [pc, #388]	; 11fe0 <ftello64@plt+0xa20>
   11e58:	ldr	sl, [pc, #388]	; 11fe4 <ftello64@plt+0xa24>
   11e5c:	ldr	r8, [pc, #388]	; 11fe8 <ftello64@plt+0xa28>
   11e60:	mov	r2, r0
   11e64:	mov	r0, r9
   11e68:	bl	114ac <__fprintf_chk@plt>
   11e6c:	ldr	r0, [r5, #4]!
   11e70:	cmp	r0, #0
   11e74:	beq	11ecc <ftello64@plt+0x90c>
   11e78:	cmp	r0, #110	; 0x6e
   11e7c:	beq	11ee0 <ftello64@plt+0x920>
   11e80:	ldr	r2, [pc, #176]	; 11f38 <ftello64@plt+0x978>
   11e84:	b	11e98 <ftello64@plt+0x8d8>
   11e88:	add	r2, r2, #16
   11e8c:	ldr	r1, [r2, #12]
   11e90:	cmp	r0, r1
   11e94:	beq	11ee4 <ftello64@plt+0x924>
   11e98:	ldr	r3, [r2, #16]
   11e9c:	cmp	r3, #0
   11ea0:	bne	11e88 <ftello64@plt+0x8c8>
   11ea4:	sub	r3, r0, #33	; 0x21
   11ea8:	cmp	r3, #93	; 0x5d
   11eac:	bhi	11ec4 <ftello64@plt+0x904>
   11eb0:	mov	r3, r0
   11eb4:	mov	r2, r8
   11eb8:	mov	r1, #1
   11ebc:	ldr	r0, [r6]
   11ec0:	bl	114ac <__fprintf_chk@plt>
   11ec4:	cmp	r5, r4
   11ec8:	bne	11e6c <ftello64@plt+0x8ac>
   11ecc:	ldr	r1, [r6]
   11ed0:	mov	r0, #10
   11ed4:	bl	11518 <fputc@plt>
   11ed8:	mov	r0, #1
   11edc:	bl	113c8 <exit@plt>
   11ee0:	mov	r3, sl
   11ee4:	mov	r2, r7
   11ee8:	mov	r1, #1
   11eec:	ldr	r0, [r6]
   11ef0:	bl	114ac <__fprintf_chk@plt>
   11ef4:	b	11ec4 <ftello64@plt+0x904>
   11ef8:	bl	112e4 <__stack_chk_fail@plt>
   11efc:	mov	r2, #5
   11f00:	ldr	r1, [pc, #228]	; 11fec <ftello64@plt+0xa2c>
   11f04:	mov	r0, #0
   11f08:	bl	112cc <dcgettext@plt>
   11f0c:	ldr	r2, [sl]
   11f10:	mov	r1, r0
   11f14:	mov	r0, #1
   11f18:	bl	114f4 <errx@plt>
   11f1c:	muleq	r2, r8, sp
   11f20:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   11f24:	andeq	r6, r1, r0, ror #29
   11f28:	strdeq	r6, [r1], -r4
   11f2c:	andeq	r2, r1, r8, asr #29
   11f30:	andeq	r8, r2, r0, lsl r0
   11f34:	andeq	r6, r1, r0, lsl #30
   11f38:	andeq	r6, r1, r8, lsl #21
   11f3c:	andeq	r7, r1, r8, ror #8
   11f40:	andeq	r8, r2, r8, lsr #32
   11f44:	andeq	r6, r1, r8, lsl #23
   11f48:	andeq	r6, r1, r8, lsr sl
   11f4c:	andeq	r7, r1, r8, lsr #8
   11f50:	andeq	r4, pc, r0, asr #4
   11f54:	strdeq	r7, [r1], -r8
   11f58:	ldrdeq	r7, [r1], -r8
   11f5c:	andeq	r7, r1, r4, ror #7
   11f60:	andeq	r8, r2, r8, lsl r0
   11f64:	andeq	r8, r2, r4, lsr #32
   11f68:	andeq	r6, r1, r4, lsr pc
   11f6c:	andeq	r6, r1, r0, asr #30
   11f70:	andeq	r6, r1, ip, ror #30
   11f74:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   11f78:	andeq	r6, r1, r4, lsr #31
   11f7c:	ldrdeq	r6, [r1], -r4
   11f80:	andeq	r7, r1, r0, lsl r0
   11f84:	andeq	r7, r1, r4, asr r0
   11f88:			; <UNDEFINED> instruction: 0x00016eb8
   11f8c:	andeq	r6, r1, r8, asr #29
   11f90:	muleq	r1, r0, r0
   11f94:	ldrdeq	r7, [r1], -r4
   11f98:	andeq	r7, r1, ip, lsl r1
   11f9c:	andeq	r7, r1, ip, asr #2
   11fa0:	andeq	r7, r1, r4, lsl #3
   11fa4:	andeq	r7, r1, r8, asr #3
   11fa8:	andeq	r7, r1, ip, lsl #4
   11fac:	andeq	r7, r1, r4, asr r2
   11fb0:	muleq	r1, r0, r2
   11fb4:	andeq	r7, r1, r0, ror #5
   11fb8:	andeq	r7, r1, r0, ror #6
   11fbc:	andeq	r7, r1, r4, ror r3
   11fc0:	andeq	r7, r1, r4, lsr #7
   11fc4:	muleq	r1, r0, r3
   11fc8:	andeq	r7, r1, r4, lsl #7
   11fcc:			; <UNDEFINED> instruction: 0x000173b4
   11fd0:	ldrdeq	r7, [r1], -r0
   11fd4:	andeq	r8, r2, r0, lsr #32
   11fd8:	andeq	r7, r1, r0, asr #8
   11fdc:	andeq	r6, r1, r8, lsl #30
   11fe0:	andeq	r7, r1, r8, lsl #9
   11fe4:	ldrdeq	r6, [r1], -r8
   11fe8:	andeq	r6, r1, ip, lsr #30
   11fec:	andeq	r7, r1, r0, lsl r4
   11ff0:	mov	fp, #0
   11ff4:	mov	lr, #0
   11ff8:	pop	{r1}		; (ldr r1, [sp], #4)
   11ffc:	mov	r2, sp
   12000:	push	{r2}		; (str r2, [sp, #-4]!)
   12004:	push	{r0}		; (str r0, [sp, #-4]!)
   12008:	ldr	ip, [pc, #16]	; 12020 <ftello64@plt+0xa60>
   1200c:	push	{ip}		; (str ip, [sp, #-4]!)
   12010:	ldr	r0, [pc, #12]	; 12024 <ftello64@plt+0xa64>
   12014:	ldr	r3, [pc, #12]	; 12028 <ftello64@plt+0xa68>
   12018:	bl	11380 <__libc_start_main@plt>
   1201c:	bl	11590 <abort@plt>
   12020:	andeq	r6, r1, r0, lsl sl
   12024:	ldrdeq	r1, [r1], -r0
   12028:			; <UNDEFINED> instruction: 0x000169b0
   1202c:	ldr	r3, [pc, #20]	; 12048 <ftello64@plt+0xa88>
   12030:	ldr	r2, [pc, #20]	; 1204c <ftello64@plt+0xa8c>
   12034:	add	r3, pc, r3
   12038:	ldr	r2, [r3, r2]
   1203c:	cmp	r2, #0
   12040:	bxeq	lr
   12044:	b	113a4 <__gmon_start__@plt>
   12048:	andeq	r5, r1, r8, ror #28
   1204c:	andeq	r0, r0, r4, asr r1
   12050:	ldr	r0, [pc, #24]	; 12070 <ftello64@plt+0xab0>
   12054:	ldr	r3, [pc, #24]	; 12074 <ftello64@plt+0xab4>
   12058:	cmp	r3, r0
   1205c:	bxeq	lr
   12060:	ldr	r3, [pc, #16]	; 12078 <ftello64@plt+0xab8>
   12064:	cmp	r3, #0
   12068:	bxeq	lr
   1206c:	bx	r3
   12070:	andeq	r8, r2, ip
   12074:	andeq	r8, r2, ip
   12078:	andeq	r0, r0, r0
   1207c:	ldr	r0, [pc, #36]	; 120a8 <ftello64@plt+0xae8>
   12080:	ldr	r1, [pc, #36]	; 120ac <ftello64@plt+0xaec>
   12084:	sub	r1, r1, r0
   12088:	asr	r1, r1, #2
   1208c:	add	r1, r1, r1, lsr #31
   12090:	asrs	r1, r1, #1
   12094:	bxeq	lr
   12098:	ldr	r3, [pc, #16]	; 120b0 <ftello64@plt+0xaf0>
   1209c:	cmp	r3, #0
   120a0:	bxeq	lr
   120a4:	bx	r3
   120a8:	andeq	r8, r2, ip
   120ac:	andeq	r8, r2, ip
   120b0:	andeq	r0, r0, r0
   120b4:	push	{r4, lr}
   120b8:	ldr	r4, [pc, #24]	; 120d8 <ftello64@plt+0xb18>
   120bc:	ldrb	r3, [r4]
   120c0:	cmp	r3, #0
   120c4:	popne	{r4, pc}
   120c8:	bl	12050 <ftello64@plt+0xa90>
   120cc:	mov	r3, #1
   120d0:	strb	r3, [r4]
   120d4:	pop	{r4, pc}
   120d8:	andeq	r8, r2, ip, lsr #32
   120dc:	b	1207c <ftello64@plt+0xabc>
   120e0:	push	{r4, lr}
   120e4:	mov	r4, r0
   120e8:	bl	11374 <malloc@plt>
   120ec:	adds	r3, r4, #0
   120f0:	movne	r3, #1
   120f4:	cmp	r0, #0
   120f8:	movne	r3, #0
   120fc:	cmp	r3, #0
   12100:	popeq	{r4, pc}
   12104:	mov	r2, r4
   12108:	ldr	r1, [pc, #4]	; 12114 <ftello64@plt+0xb54>
   1210c:	mov	r0, #1
   12110:	bl	11314 <err@plt>
   12114:	andeq	r6, r1, r8, lsl #24
   12118:	push	{r4, lr}
   1211c:	mov	r2, #5
   12120:	ldr	r1, [pc, #52]	; 1215c <ftello64@plt+0xb9c>
   12124:	mov	r0, #0
   12128:	bl	112cc <dcgettext@plt>
   1212c:	mov	r4, r0
   12130:	ldr	r0, [pc, #40]	; 12160 <ftello64@plt+0xba0>
   12134:	bl	112c0 <ctime@plt>
   12138:	mov	r3, #0
   1213c:	mov	r1, r0
   12140:	mov	r0, r4
   12144:	strb	r3, [r1, #16]
   12148:	bl	113f8 <warnx@plt>
   1214c:	ldr	r1, [pc, #16]	; 12164 <ftello64@plt+0xba4>
   12150:	mov	r0, #3
   12154:	pop	{r4, lr}
   12158:	b	112a8 <signal@plt>
   1215c:	andeq	r6, r1, r4, lsr #24
   12160:	andeq	r8, r2, r0, lsr r0
   12164:	andeq	r2, r1, r8, lsl r1
   12168:	push	{r4, lr}
   1216c:	mov	r2, #5
   12170:	ldr	r1, [pc, #40]	; 121a0 <ftello64@plt+0xbe0>
   12174:	mov	r0, #0
   12178:	bl	112cc <dcgettext@plt>
   1217c:	mov	r4, r0
   12180:	ldr	r0, [pc, #28]	; 121a4 <ftello64@plt+0xbe4>
   12184:	bl	112c0 <ctime@plt>
   12188:	mov	r3, #0
   1218c:	mov	r1, r4
   12190:	mov	r2, r0
   12194:	strb	r3, [r0, #16]
   12198:	mov	r0, #1
   1219c:	bl	114f4 <errx@plt>
   121a0:	andeq	r6, r1, r4, lsr #24
   121a4:	andeq	r8, r2, r0, lsr r0
   121a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   121ac:	sub	sp, sp, #1040	; 0x410
   121b0:	ldr	r5, [pc, #564]	; 123ec <ftello64@plt+0xe2c>
   121b4:	sub	sp, sp, #4
   121b8:	subs	r9, r1, #0
   121bc:	ldr	r3, [r5]
   121c0:	ldr	r4, [pc, #552]	; 123f0 <ftello64@plt+0xe30>
   121c4:	mov	sl, r2
   121c8:	mov	r8, r0
   121cc:	str	r3, [sp, #1036]	; 0x40c
   121d0:	beq	122f8 <ftello64@plt+0xd38>
   121d4:	ldr	r2, [r4, #16]
   121d8:	ldr	r0, [r4, #4]
   121dc:	sub	r3, r2, r0
   121e0:	cmp	r3, #0
   121e4:	str	r3, [r4, #16]
   121e8:	bge	122a0 <ftello64@plt+0xce0>
   121ec:	ldr	r3, [r4, #8]
   121f0:	ldr	r1, [r4, #12]
   121f4:	subs	r6, r3, #16384	; 0x4000
   121f8:	sbc	r7, r1, #0
   121fc:	cmp	r6, #0
   12200:	sbcs	r3, r7, #0
   12204:	strd	r6, [r4, #8]
   12208:	blt	12280 <ftello64@plt+0xcc0>
   1220c:	sub	r0, r0, r2
   12210:	add	r3, sp, #12
   12214:	add	r0, r3, r0
   12218:	ldr	r1, [pc, #468]	; 123f4 <ftello64@plt+0xe34>
   1221c:	mov	fp, #0
   12220:	bl	11290 <memcpy@plt>
   12224:	mov	r2, r6
   12228:	mov	r3, r7
   1222c:	str	fp, [sp]
   12230:	mov	r0, r8
   12234:	bl	114d0 <fseeko64@plt>
   12238:	cmp	r0, fp
   1223c:	blt	123d0 <ftello64@plt+0xe10>
   12240:	mov	r3, r8
   12244:	mov	r2, #1
   12248:	mov	r1, #16384	; 0x4000
   1224c:	ldr	r0, [pc, #416]	; 123f4 <ftello64@plt+0xe34>
   12250:	bl	11350 <fread@plt>
   12254:	cmp	r0, #1
   12258:	mov	r6, r0
   1225c:	beq	122bc <ftello64@plt+0xcfc>
   12260:	ldr	r1, [pc, #400]	; 123f8 <ftello64@plt+0xe38>
   12264:	mov	r2, #5
   12268:	mov	r0, fp
   1226c:	bl	112cc <dcgettext@plt>
   12270:	mov	r1, sl
   12274:	bl	1150c <warn@plt>
   12278:	mov	r0, fp
   1227c:	b	12284 <ftello64@plt+0xcc4>
   12280:	mov	r0, #0
   12284:	ldr	r2, [sp, #1036]	; 0x40c
   12288:	ldr	r3, [r5]
   1228c:	cmp	r2, r3
   12290:	bne	123e8 <ftello64@plt+0xe28>
   12294:	add	sp, sp, #1040	; 0x410
   12298:	add	sp, sp, #4
   1229c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   122a0:	ldr	r1, [pc, #332]	; 123f4 <ftello64@plt+0xe34>
   122a4:	mov	r0, r9
   122a8:	add	r1, r1, r3
   122ac:	mov	r2, #384	; 0x180
   122b0:	bl	11290 <memcpy@plt>
   122b4:	mov	r0, #1
   122b8:	b	12284 <ftello64@plt+0xcc4>
   122bc:	ldr	r2, [r4, #16]
   122c0:	ldr	r1, [pc, #300]	; 123f4 <ftello64@plt+0xe34>
   122c4:	add	r7, r2, #16384	; 0x4000
   122c8:	mov	r3, #1024	; 0x400
   122cc:	add	r1, r1, r7
   122d0:	rsb	r2, r2, #0
   122d4:	add	r0, sp, #12
   122d8:	bl	1132c <__memcpy_chk@plt>
   122dc:	add	r1, sp, #12
   122e0:	mov	r0, r9
   122e4:	mov	r2, #384	; 0x180
   122e8:	str	r7, [r4, #16]
   122ec:	bl	11290 <memcpy@plt>
   122f0:	mov	r0, r6
   122f4:	b	12284 <ftello64@plt+0xcc4>
   122f8:	mov	r3, #2
   122fc:	mov	r1, #384	; 0x180
   12300:	str	r3, [sp]
   12304:	mov	r2, #0
   12308:	mov	r3, #0
   1230c:	str	r1, [r4, #4]
   12310:	bl	114d0 <fseeko64@plt>
   12314:	mov	r0, r8
   12318:	bl	115c0 <ftello64@plt>
   1231c:	mov	r6, r0
   12320:	mov	r7, r1
   12324:	orrs	r3, r6, r7
   12328:	strd	r6, [r4, #8]
   1232c:	beq	12280 <ftello64@plt+0xcc0>
   12330:	subs	r0, r0, #1
   12334:	sbc	r3, r1, #0
   12338:	ldr	r2, [pc, #188]	; 123fc <ftello64@plt+0xe3c>
   1233c:	str	r9, [sp]
   12340:	and	r2, r2, r3, asr #31
   12344:	adds	r2, r2, r0
   12348:	adc	r6, r9, r3
   1234c:	lsr	r2, r2, #14
   12350:	orr	r2, r2, r6, lsl #18
   12354:	bic	r6, r6, #16320	; 0x3fc0
   12358:	bic	r6, r6, #63	; 0x3f
   1235c:	orr	r6, r6, r2, lsr #18
   12360:	lsl	r7, r2, #14
   12364:	mov	r3, r6
   12368:	mov	r2, r7
   1236c:	mov	r0, r8
   12370:	bl	114d0 <fseeko64@plt>
   12374:	cmp	r0, #0
   12378:	blt	123dc <ftello64@plt+0xe1c>
   1237c:	ldr	ip, [r4, #8]
   12380:	str	r8, [sp]
   12384:	sub	ip, ip, r7
   12388:	mov	r2, ip
   1238c:	mov	r3, #1
   12390:	mov	r1, #16384	; 0x4000
   12394:	ldr	r0, [pc, #88]	; 123f4 <ftello64@plt+0xe34>
   12398:	str	ip, [r4, #16]
   1239c:	bl	114dc <__fread_chk@plt>
   123a0:	cmp	r0, #1
   123a4:	streq	r7, [r4, #8]
   123a8:	streq	r6, [r4, #12]
   123ac:	beq	12284 <ftello64@plt+0xcc4>
   123b0:	ldr	r1, [pc, #64]	; 123f8 <ftello64@plt+0xe38>
   123b4:	mov	r2, #5
   123b8:	mov	r0, r9
   123bc:	bl	112cc <dcgettext@plt>
   123c0:	mov	r1, sl
   123c4:	bl	1150c <warn@plt>
   123c8:	mov	r0, r9
   123cc:	b	12284 <ftello64@plt+0xcc4>
   123d0:	mov	r2, #5
   123d4:	ldr	r1, [pc, #36]	; 12400 <ftello64@plt+0xe40>
   123d8:	b	12268 <ftello64@plt+0xca8>
   123dc:	mov	r2, #5
   123e0:	ldr	r1, [pc, #24]	; 12400 <ftello64@plt+0xe40>
   123e4:	b	123b8 <ftello64@plt+0xdf8>
   123e8:	bl	112e4 <__stack_chk_fail@plt>
   123ec:	muleq	r2, r8, sp
   123f0:	andeq	r8, r2, r0, lsr r0
   123f4:	andeq	r8, r2, ip, asr #32
   123f8:	andeq	r6, r1, r8, asr #24
   123fc:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   12400:	andeq	r6, r1, r4, lsr ip
   12404:	adds	ip, r1, #0
   12408:	movne	ip, #1
   1240c:	cmp	r2, #0
   12410:	moveq	r2, ip
   12414:	movne	r2, #0
   12418:	cmp	r2, #0
   1241c:	bne	12428 <ftello64@plt+0xe68>
   12420:	mov	r2, r3
   12424:	b	121a8 <ftello64@plt+0xbe8>
   12428:	mov	r3, r0
   1242c:	mov	r2, #1
   12430:	mov	r0, r1
   12434:	mov	r1, #384	; 0x180
   12438:	b	11350 <fread@plt>
   1243c:	push	{r4, r5, lr}
   12440:	mov	ip, r3
   12444:	sub	sp, sp, #20
   12448:	mov	r5, r1
   1244c:	mov	r4, r2
   12450:	cmp	r0, #4
   12454:	ldrls	pc, [pc, r0, lsl #2]
   12458:	b	12548 <ftello64@plt+0xf88>
   1245c:	andeq	r2, r1, r4, ror r4
   12460:	andeq	r2, r1, r8, asr #10
   12464:	andeq	r2, r1, r0, ror #9
   12468:	andeq	r2, r1, r4, asr #9
   1246c:	andeq	r2, r1, r4, lsl #9
   12470:	mov	r0, r4
   12474:	mov	r3, #0
   12478:	strb	r3, [r5]
   1247c:	add	sp, sp, #20
   12480:	pop	{r4, r5, pc}
   12484:	mov	r0, r3
   12488:	bl	11398 <localtime@plt>
   1248c:	ldr	r3, [pc, #184]	; 1254c <ftello64@plt+0xf8c>
   12490:	mov	r1, r4
   12494:	ldr	r2, [r0, #4]
   12498:	str	r2, [sp, #8]
   1249c:	ldr	r2, [r0, #8]
   124a0:	str	r3, [sp]
   124a4:	str	r2, [sp, #4]
   124a8:	mov	r0, r5
   124ac:	mvn	r3, #0
   124b0:	mov	r2, #1
   124b4:	bl	1159c <__snprintf_chk@plt>
   124b8:	mov	r0, #0
   124bc:	add	sp, sp, #20
   124c0:	pop	{r4, r5, pc}
   124c4:	mov	r3, r2
   124c8:	mov	r0, ip
   124cc:	mov	r2, r1
   124d0:	mov	r1, #39	; 0x27
   124d4:	add	sp, sp, #20
   124d8:	pop	{r4, r5, lr}
   124dc:	b	16590 <ftello64@plt+0x4fd0>
   124e0:	mov	r0, r3
   124e4:	bl	112c0 <ctime@plt>
   124e8:	mov	r1, r4
   124ec:	ldr	r2, [pc, #92]	; 12550 <ftello64@plt+0xf90>
   124f0:	mov	r3, r0
   124f4:	mov	r0, r5
   124f8:	bl	11428 <snprintf@plt>
   124fc:	mov	r0, r5
   12500:	bl	113e0 <strlen@plt>
   12504:	subs	r4, r0, #0
   12508:	beq	12470 <ftello64@plt+0xeb0>
   1250c:	bl	113bc <__ctype_b_loc@plt>
   12510:	add	r1, r5, r4
   12514:	ldr	r0, [r0]
   12518:	b	12524 <ftello64@plt+0xf64>
   1251c:	subs	r4, r2, #0
   12520:	beq	12470 <ftello64@plt+0xeb0>
   12524:	ldrb	r3, [r1, #-1]!
   12528:	sub	r2, r4, #1
   1252c:	lsl	r3, r3, #1
   12530:	ldrh	r3, [r0, r3]
   12534:	tst	r3, #8192	; 0x2000
   12538:	bne	1251c <ftello64@plt+0xf5c>
   1253c:	mov	r0, r4
   12540:	add	r5, r5, r4
   12544:	b	12474 <ftello64@plt+0xeb4>
   12548:	bl	11590 <abort@plt>
   1254c:	andeq	r6, r1, r8, asr ip
   12550:	andeq	r6, r1, r4, asr ip
   12554:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12558:	mov	r8, r1
   1255c:	ldr	r1, [pc, #2232]	; 12e1c <ftello64@plt+0x185c>
   12560:	sub	sp, sp, #1024	; 0x400
   12564:	sub	sp, sp, #4
   12568:	ldr	lr, [r1]
   1256c:	mov	ip, #0
   12570:	str	r2, [sp, #68]	; 0x44
   12574:	add	r1, r8, #8
   12578:	mov	r2, #32
   1257c:	mov	r9, r0
   12580:	mov	fp, r3
   12584:	add	r0, sp, #216	; 0xd8
   12588:	mov	r3, #33	; 0x21
   1258c:	str	lr, [sp, #1020]	; 0x3fc
   12590:	strb	ip, [sp, #216]	; 0xd8
   12594:	bl	11224 <__strncat_chk@plt>
   12598:	add	r0, sp, #216	; 0xd8
   1259c:	mov	r2, #3
   125a0:	ldr	r1, [pc, #2168]	; 12e20 <ftello64@plt+0x1860>
   125a4:	bl	11584 <strncmp@plt>
   125a8:	subs	r4, r0, #0
   125ac:	bne	125d4 <ftello64@plt+0x1014>
   125b0:	bl	113bc <__ctype_b_loc@plt>
   125b4:	add	r2, sp, #1024	; 0x400
   125b8:	mvn	r3, #804	; 0x324
   125bc:	ldrsb	r3, [r2, r3]
   125c0:	lsl	r3, r3, #1
   125c4:	ldr	r2, [r0]
   125c8:	ldrh	r3, [r2, r3]
   125cc:	tst	r3, #2048	; 0x800
   125d0:	strbne	r4, [sp, #219]	; 0xdb
   125d4:	mov	r2, #4
   125d8:	ldr	r1, [pc, #2116]	; 12e24 <ftello64@plt+0x1864>
   125dc:	add	r0, sp, #216	; 0xd8
   125e0:	bl	11584 <strncmp@plt>
   125e4:	subs	r4, r0, #0
   125e8:	bne	12608 <ftello64@plt+0x1048>
   125ec:	bl	113bc <__ctype_b_loc@plt>
   125f0:	ldrsb	r3, [sp, #220]	; 0xdc
   125f4:	lsl	r3, r3, #1
   125f8:	ldr	r2, [r0]
   125fc:	ldrh	r3, [r2, r3]
   12600:	tst	r3, #2048	; 0x800
   12604:	strbne	r4, [sp, #220]	; 0xdc
   12608:	ldr	r5, [r9, #16]
   1260c:	cmp	r5, #0
   12610:	beq	12694 <ftello64@plt+0x10d4>
   12614:	ldr	r4, [r5]
   12618:	cmp	r4, #0
   1261c:	beq	1285c <ftello64@plt+0x129c>
   12620:	ldr	r7, [pc, #2048]	; 12e28 <ftello64@plt+0x1868>
   12624:	add	r6, r8, #44	; 0x2c
   12628:	add	sl, sp, #219	; 0xdb
   1262c:	b	1267c <ftello64@plt+0x10bc>
   12630:	mov	r1, r4
   12634:	add	r0, sp, #216	; 0xd8
   12638:	bl	11230 <strcmp@plt>
   1263c:	cmp	r0, #0
   12640:	beq	12694 <ftello64@plt+0x10d4>
   12644:	mov	r2, #3
   12648:	mov	r1, r7
   1264c:	add	r0, sp, #216	; 0xd8
   12650:	bl	11584 <strncmp@plt>
   12654:	cmp	r0, #0
   12658:	bne	12670 <ftello64@plt+0x10b0>
   1265c:	mov	r1, r4
   12660:	mov	r0, sl
   12664:	bl	11230 <strcmp@plt>
   12668:	cmp	r0, #0
   1266c:	beq	12694 <ftello64@plt+0x10d4>
   12670:	ldr	r4, [r5, #4]!
   12674:	cmp	r4, #0
   12678:	beq	1285c <ftello64@plt+0x129c>
   1267c:	mov	r2, #32
   12680:	mov	r1, r4
   12684:	mov	r0, r6
   12688:	bl	11584 <strncmp@plt>
   1268c:	cmp	r0, #0
   12690:	bne	12630 <ftello64@plt+0x1070>
   12694:	ldr	r3, [r9, #36]	; 0x24
   12698:	ldr	r2, [r8, #340]	; 0x154
   1269c:	cmp	r3, #0
   126a0:	str	r2, [sp, #72]	; 0x48
   126a4:	ldr	r6, [r9, #40]	; 0x28
   126a8:	beq	126c4 <ftello64@plt+0x1104>
   126ac:	cmp	r2, r3
   126b0:	bgt	1285c <ftello64@plt+0x129c>
   126b4:	ldr	r2, [sp, #68]	; 0x44
   126b8:	cmp	r3, r2
   126bc:	cmpgt	r2, #0
   126c0:	bgt	1285c <ftello64@plt+0x129c>
   126c4:	lsl	r3, r6, #2
   126c8:	str	r3, [sp, #60]	; 0x3c
   126cc:	add	r4, r3, r6
   126d0:	ldr	r3, [pc, #1876]	; 12e2c <ftello64@plt+0x186c>
   126d4:	add	r1, sp, #120	; 0x78
   126d8:	add	r4, r3, r4, lsl #2
   126dc:	mov	r2, #32
   126e0:	ldr	r0, [r4, #8]
   126e4:	add	r3, sp, #72	; 0x48
   126e8:	bl	1243c <ftello64@plt+0xe7c>
   126ec:	cmp	r0, #0
   126f0:	blt	12dfc <ftello64@plt+0x183c>
   126f4:	ldr	r3, [pc, #1844]	; 12e30 <ftello64@plt+0x1870>
   126f8:	add	sl, sp, #152	; 0x98
   126fc:	mov	r1, sl
   12700:	ldr	r3, [r3]
   12704:	ldr	r0, [r4, #16]
   12708:	strh	r3, [r1], #2
   1270c:	lsr	ip, r3, #16
   12710:	mov	r2, #30
   12714:	add	r3, sp, #68	; 0x44
   12718:	strb	ip, [sp, #154]	; 0x9a
   1271c:	ldr	r7, [sp, #68]	; 0x44
   12720:	ldr	r5, [sp, #72]	; 0x48
   12724:	bl	1243c <ftello64@plt+0xe7c>
   12728:	cmp	r0, #0
   1272c:	blt	12dfc <ftello64@plt+0x183c>
   12730:	ldr	r4, [pc, #1788]	; 12e34 <ftello64@plt+0x1874>
   12734:	ldr	r2, [sp, #68]	; 0x44
   12738:	ldr	r3, [r4, #20]
   1273c:	cmp	r2, r3
   12740:	beq	12810 <ftello64@plt+0x1250>
   12744:	ldr	r2, [pc, #1772]	; 12e38 <ftello64@plt+0x1878>
   12748:	sub	r3, r7, r5
   1274c:	ldr	lr, [pc, #1768]	; 12e3c <ftello64@plt+0x187c>
   12750:	smull	r1, r5, r2, r3
   12754:	smull	r1, lr, lr, r3
   12758:	ldr	r1, [pc, #1760]	; 12e40 <ftello64@plt+0x1880>
   1275c:	add	r5, r5, r3
   12760:	asr	ip, r3, #31
   12764:	rsb	r5, ip, r5, asr #5
   12768:	add	lr, lr, r3
   1276c:	smull	r0, r2, r2, r5
   12770:	rsb	lr, ip, lr, asr #11
   12774:	add	r2, r2, r5
   12778:	smull	r0, r1, r1, lr
   1277c:	ldr	r0, [pc, #1728]	; 12e44 <ftello64@plt+0x1884>
   12780:	str	r2, [sp, #64]	; 0x40
   12784:	asr	r7, r5, #31
   12788:	smull	r2, r0, r0, r3
   1278c:	ldr	r2, [sp, #64]	; 0x40
   12790:	add	r0, r0, r3
   12794:	rsb	r2, r7, r2, asr #5
   12798:	asr	r7, lr, #31
   1279c:	rsb	r1, r7, r1, asr #2
   127a0:	rsb	r2, r2, r2, lsl #4
   127a4:	add	r1, r1, r1, lsl #1
   127a8:	rsbs	r0, ip, r0, asr #16
   127ac:	sub	r2, r5, r2, lsl #2
   127b0:	sub	r1, lr, r1, lsl #3
   127b4:	bne	12d20 <ftello64@plt+0x1760>
   127b8:	cmp	r1, #0
   127bc:	bne	12880 <ftello64@plt+0x12c0>
   127c0:	cmp	r3, #0
   127c4:	blt	12d50 <ftello64@plt+0x1790>
   127c8:	add	r5, sp, #184	; 0xb8
   127cc:	stm	sp, {r1, r2}
   127d0:	mov	r0, r5
   127d4:	ldr	r3, [pc, #1644]	; 12e48 <ftello64@plt+0x1888>
   127d8:	mov	r2, #32
   127dc:	mov	r1, #1
   127e0:	bl	1141c <__sprintf_chk@plt>
   127e4:	sub	fp, fp, #1
   127e8:	cmp	fp, #6
   127ec:	ldrls	pc, [pc, fp, lsl #2]
   127f0:	b	12e18 <ftello64@plt+0x1858>
   127f4:	andeq	r2, r1, r4, asr #22
   127f8:	andeq	r2, r1, r8, asr fp
   127fc:	andeq	r2, r1, r0, lsl #18
   12800:	ldrdeq	r2, [r1], -r4
   12804:	andeq	r2, r1, r0, lsl #18
   12808:	andeq	r2, r1, r8, ror #22
   1280c:	andeq	r2, r1, r0, lsr fp
   12810:	ldr	ip, [r9, #40]	; 0x28
   12814:	cmp	ip, #1
   12818:	bls	1288c <ftello64@plt+0x12cc>
   1281c:	ldr	r3, [pc, #1576]	; 12e4c <ftello64@plt+0x188c>
   12820:	mov	lr, #0
   12824:	sub	fp, fp, #1
   12828:	ldm	r3, {r0, r1, r2, r3}
   1282c:	strb	lr, [sp, #184]	; 0xb8
   12830:	stm	sl, {r0, r1, r2, r3}
   12834:	cmp	fp, #6
   12838:	ldrls	pc, [pc, fp, lsl #2]
   1283c:	b	12e18 <ftello64@plt+0x1858>
   12840:	andeq	r2, r1, r0, asr #22
   12844:	andeq	r2, r1, r4, asr fp
   12848:	andeq	r2, r1, r4, asr #27
   1284c:	ldrdeq	r2, [r1], -r8
   12850:	andeq	r2, r1, r4, asr #27
   12854:			; <UNDEFINED> instruction: 0x00012dbc
   12858:	andeq	r2, r1, ip, lsr #22
   1285c:	mov	r0, #0
   12860:	ldr	r3, [pc, #1460]	; 12e1c <ftello64@plt+0x185c>
   12864:	ldr	r2, [sp, #1020]	; 0x3fc
   12868:	ldr	r3, [r3]
   1286c:	cmp	r2, r3
   12870:	bne	12df8 <ftello64@plt+0x1838>
   12874:	add	sp, sp, #1024	; 0x400
   12878:	add	sp, sp, #4
   1287c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12880:	cmp	r2, #0
   12884:	rsblt	r2, r2, #0
   12888:	b	127c8 <ftello64@plt+0x1208>
   1288c:	ldr	r3, [pc, #1468]	; 12e50 <ftello64@plt+0x1890>
   12890:	ldr	r2, [pc, #1468]	; 12e54 <ftello64@plt+0x1894>
   12894:	add	r5, sp, #184	; 0xb8
   12898:	ldm	r3, {r0, r1}
   1289c:	sub	fp, fp, #1
   128a0:	stm	sl, {r0, r1}
   128a4:	ldm	r2, {r0, r1}
   128a8:	stm	r5, {r0, r1}
   128ac:	cmp	fp, #6
   128b0:	ldrls	pc, [pc, fp, lsl #2]
   128b4:	b	12e18 <ftello64@plt+0x1858>
   128b8:	andeq	r2, r1, r4, asr #22
   128bc:	andeq	r2, r1, r8, asr fp
   128c0:	andeq	r2, r1, r0, lsl #18
   128c4:	andeq	r2, r1, r4, ror #17
   128c8:	andeq	r2, r1, r0, lsl #18
   128cc:	andeq	r2, r1, ip, ror #22
   128d0:	andeq	r2, r1, r0, lsr fp
   128d4:	ldr	r3, [r9, #40]	; 0x28
   128d8:	cmp	r3, #1
   128dc:	bhi	12bdc <ftello64@plt+0x161c>
   128e0:	ldr	r3, [pc, #1384]	; 12e50 <ftello64@plt+0x1890>
   128e4:	ldm	r3, {r0, r1}
   128e8:	ldr	r2, [pc, #1384]	; 12e58 <ftello64@plt+0x1898>
   128ec:	mov	r3, r5
   128f0:	stm	sl, {r0, r1}
   128f4:	ldm	r2, {r0, r1, r2}
   128f8:	stmia	r3!, {r0, r1}
   128fc:	strh	r2, [r3]
   12900:	ldrb	fp, [r9]
   12904:	tst	fp, #48	; 0x30
   12908:	addeq	r7, sp, #252	; 0xfc
   1290c:	beq	12c00 <ftello64@plt+0x1640>
   12910:	ldr	r3, [r8, #348]	; 0x15c
   12914:	lsr	fp, fp, #5
   12918:	cmp	r3, #0
   1291c:	and	fp, fp, #1
   12920:	ldr	r2, [r8, #352]	; 0x160
   12924:	bne	12d10 <ftello64@plt+0x1750>
   12928:	cmp	r2, #0
   1292c:	bne	12950 <ftello64@plt+0x1390>
   12930:	ldr	r2, [r8, #356]	; 0x164
   12934:	cmn	r2, #65536	; 0x10000
   12938:	beq	12d90 <ftello64@plt+0x17d0>
   1293c:	cmp	r2, #0
   12940:	bne	12950 <ftello64@plt+0x1390>
   12944:	ldr	r2, [r8, #360]	; 0x168
   12948:	cmp	r2, #0
   1294c:	beq	12d78 <ftello64@plt+0x17b8>
   12950:	add	r3, r8, #348	; 0x15c
   12954:	add	lr, sp, #94	; 0x5e
   12958:	ldm	r3, {r0, r1, r2, r3}
   1295c:	mov	r7, #0
   12960:	mov	ip, #10
   12964:	str	r7, [lr, #4]
   12968:	str	r7, [lr, #20]
   1296c:	strh	r7, [lr, #24]
   12970:	strh	ip, [sp, #92]	; 0x5c
   12974:	str	r7, [sp, #94]	; 0x5e
   12978:	add	ip, sp, #92	; 0x5c
   1297c:	add	r7, sp, #100	; 0x64
   12980:	mov	lr, #28
   12984:	stm	r7, {r0, r1, r2, r3}
   12988:	mov	r3, #0
   1298c:	add	r7, sp, #252	; 0xfc
   12990:	str	fp, [sp, #8]
   12994:	str	r3, [sp, #4]
   12998:	str	r3, [sp]
   1299c:	mov	r1, lr
   129a0:	mov	r0, ip
   129a4:	mov	r2, r7
   129a8:	mov	r3, #256	; 0x100
   129ac:	bl	11500 <getnameinfo@plt>
   129b0:	ldrb	fp, [r9]
   129b4:	cmp	r0, #0
   129b8:	blt	12c00 <ftello64@plt+0x1640>
   129bc:	ldr	r3, [sp, #60]	; 0x3c
   129c0:	tst	fp, #4
   129c4:	add	r6, r3, r6
   129c8:	ldr	r3, [pc, #1116]	; 12e2c <ftello64@plt+0x186c>
   129cc:	add	r8, r8, #44	; 0x2c
   129d0:	add	r6, r3, r6, lsl #2
   129d4:	ldr	r0, [r9, #4]
   129d8:	ldr	r2, [r6, #4]
   129dc:	ldr	r1, [r6, #12]
   129e0:	beq	12ca8 <ftello64@plt+0x16e8>
   129e4:	tst	fp, #8
   129e8:	bne	12c50 <ftello64@plt+0x1690>
   129ec:	ldr	lr, [r9, #8]
   129f0:	ldr	ip, [pc, #1124]	; 12e5c <ftello64@plt+0x189c>
   129f4:	str	r1, [sp, #40]	; 0x28
   129f8:	str	r1, [sp, #36]	; 0x24
   129fc:	mov	r3, #512	; 0x200
   12a00:	add	r1, sp, #120	; 0x78
   12a04:	str	r2, [sp, #28]
   12a08:	str	r2, [sp, #24]
   12a0c:	add	r6, sp, #508	; 0x1fc
   12a10:	add	r2, sp, #216	; 0xd8
   12a14:	stmib	sp, {r0, r8}
   12a18:	str	r1, [sp, #32]
   12a1c:	str	r2, [sp, #12]
   12a20:	str	r5, [sp, #48]	; 0x30
   12a24:	str	sl, [sp, #44]	; 0x2c
   12a28:	str	r7, [sp, #20]
   12a2c:	str	lr, [sp, #16]
   12a30:	str	ip, [sp]
   12a34:	mov	r0, r6
   12a38:	mov	r1, r3
   12a3c:	mov	r2, #1
   12a40:	bl	1159c <__snprintf_chk@plt>
   12a44:	mov	r8, r0
   12a48:	ldrsb	r3, [r6]
   12a4c:	mov	r5, r6
   12a50:	cmp	r3, #0
   12a54:	bne	12b98 <ftello64@plt+0x15d8>
   12a58:	mov	r3, #10
   12a5c:	strb	r3, [r5]
   12a60:	ldrsb	sl, [r6]
   12a64:	mov	r2, #0
   12a68:	strb	r2, [r5, #1]
   12a6c:	cmp	sl, r2
   12a70:	beq	12afc <ftello64@plt+0x153c>
   12a74:	bl	113bc <__ctype_b_loc@plt>
   12a78:	mov	r5, r6
   12a7c:	ldr	r7, [pc, #988]	; 12e60 <ftello64@plt+0x18a0>
   12a80:	mov	r6, r0
   12a84:	b	12ab8 <ftello64@plt+0x14f8>
   12a88:	cmp	sl, #13
   12a8c:	beq	12ae4 <ftello64@plt+0x1524>
   12a90:	cmp	sl, #0
   12a94:	bge	12c1c <ftello64@plt+0x165c>
   12a98:	uxtb	r3, sl
   12a9c:	mov	r0, fp
   12aa0:	ldr	r2, [pc, #956]	; 12e64 <ftello64@plt+0x18a4>
   12aa4:	mov	r1, #1
   12aa8:	bl	114ac <__fprintf_chk@plt>
   12aac:	ldrsb	sl, [r5, #1]!
   12ab0:	cmp	sl, #0
   12ab4:	beq	12afc <ftello64@plt+0x153c>
   12ab8:	ldr	r2, [r6]
   12abc:	lsl	r3, sl, #1
   12ac0:	ldr	fp, [r7]
   12ac4:	ldrh	r3, [r2, r3]
   12ac8:	tst	r3, #16384	; 0x4000
   12acc:	bne	12ae4 <ftello64@plt+0x1524>
   12ad0:	sub	r3, sl, #9
   12ad4:	uxtb	r3, r3
   12ad8:	cmp	sl, #7
   12adc:	cmpne	r3, #1
   12ae0:	bhi	12a88 <ftello64@plt+0x14c8>
   12ae4:	mov	r0, sl
   12ae8:	mov	r1, fp
   12aec:	bl	11530 <putc@plt>
   12af0:	ldrsb	sl, [r5, #1]!
   12af4:	cmp	sl, #0
   12af8:	bne	12ab8 <ftello64@plt+0x14f8>
   12afc:	cmp	r8, #512	; 0x200
   12b00:	bcs	12cfc <ftello64@plt+0x173c>
   12b04:	ldr	r3, [r4, #24]
   12b08:	ldr	r2, [r9, #12]
   12b0c:	add	r3, r3, #1
   12b10:	cmp	r3, r2
   12b14:	movcc	r0, #0
   12b18:	movcs	r0, #1
   12b1c:	cmp	r2, #0
   12b20:	str	r3, [r4, #24]
   12b24:	moveq	r0, #0
   12b28:	b	12860 <ftello64@plt+0x12a0>
   12b2c:	add	r5, sp, #184	; 0xb8
   12b30:	mov	r3, #0
   12b34:	strb	r3, [sp, #152]	; 0x98
   12b38:	strb	r3, [sp, #184]	; 0xb8
   12b3c:	b	12900 <ftello64@plt+0x1340>
   12b40:	add	r5, sp, #184	; 0xb8
   12b44:	ldr	r3, [pc, #796]	; 12e68 <ftello64@plt+0x18a8>
   12b48:	ldm	r3, {r0, r1}
   12b4c:	stm	sl, {r0, r1}
   12b50:	b	12900 <ftello64@plt+0x1340>
   12b54:	add	r5, sp, #184	; 0xb8
   12b58:	ldr	r3, [pc, #780]	; 12e6c <ftello64@plt+0x18ac>
   12b5c:	ldm	r3, {r0, r1}
   12b60:	stm	sl, {r0, r1}
   12b64:	b	12900 <ftello64@plt+0x1340>
   12b68:	ldr	ip, [r9, #40]	; 0x28
   12b6c:	cmp	ip, #1
   12b70:	bhi	12dcc <ftello64@plt+0x180c>
   12b74:	beq	12da0 <ftello64@plt+0x17e0>
   12b78:	ldr	r2, [pc, #752]	; 12e70 <ftello64@plt+0x18b0>
   12b7c:	mov	r3, r5
   12b80:	mov	ip, #0
   12b84:	ldm	r2, {r0, r1, r2}
   12b88:	strb	ip, [sp, #152]	; 0x98
   12b8c:	stmia	r3!, {r0, r1}
   12b90:	strh	r2, [r3]
   12b94:	b	12900 <ftello64@plt+0x1340>
   12b98:	ldrsb	r3, [r5, #1]!
   12b9c:	cmp	r3, #0
   12ba0:	bne	12b98 <ftello64@plt+0x15d8>
   12ba4:	cmp	r5, r6
   12ba8:	bls	12a58 <ftello64@plt+0x1498>
   12bac:	bl	113bc <__ctype_b_loc@plt>
   12bb0:	ldr	r1, [r0]
   12bb4:	ldrsb	r3, [r5, #-1]
   12bb8:	sub	r2, r5, #1
   12bbc:	lsl	r3, r3, #1
   12bc0:	ldrh	r3, [r1, r3]
   12bc4:	tst	r3, #8192	; 0x2000
   12bc8:	bne	12c40 <ftello64@plt+0x1680>
   12bcc:	cmp	r2, r6
   12bd0:	movls	r5, r2
   12bd4:	b	12a58 <ftello64@plt+0x1498>
   12bd8:	add	r5, sp, #184	; 0xb8
   12bdc:	ldr	lr, [pc, #656]	; 12e74 <ftello64@plt+0x18b4>
   12be0:	mov	ip, sl
   12be4:	mov	r7, #0
   12be8:	ldm	lr!, {r0, r1, r2, r3}
   12bec:	strb	r7, [sp, #184]	; 0xb8
   12bf0:	ldr	lr, [lr]
   12bf4:	stmia	ip!, {r0, r1, r2, r3}
   12bf8:	strh	lr, [ip]
   12bfc:	b	12900 <ftello64@plt+0x1340>
   12c00:	mov	r2, #255	; 0xff
   12c04:	add	r1, r8, #76	; 0x4c
   12c08:	mov	r0, r7
   12c0c:	bl	11290 <memcpy@plt>
   12c10:	mov	r3, #0
   12c14:	strb	r3, [sp, #507]	; 0x1fb
   12c18:	b	129bc <ftello64@plt+0x13fc>
   12c1c:	mov	r1, fp
   12c20:	mov	r0, #42	; 0x2a
   12c24:	bl	11530 <putc@plt>
   12c28:	cmn	r0, #1
   12c2c:	beq	12aac <ftello64@plt+0x14ec>
   12c30:	mov	r1, fp
   12c34:	eor	r0, sl, #64	; 0x40
   12c38:	bl	11530 <putc@plt>
   12c3c:	b	12aac <ftello64@plt+0x14ec>
   12c40:	cmp	r2, r6
   12c44:	mov	r5, r2
   12c48:	bne	12bb4 <ftello64@plt+0x15f4>
   12c4c:	b	12a58 <ftello64@plt+0x1498>
   12c50:	ldr	ip, [pc, #544]	; 12e78 <ftello64@plt+0x18b8>
   12c54:	mov	r3, #512	; 0x200
   12c58:	str	r1, [sp, #32]
   12c5c:	str	r1, [sp, #28]
   12c60:	str	r2, [sp, #20]
   12c64:	add	r1, sp, #120	; 0x78
   12c68:	str	r2, [sp, #16]
   12c6c:	add	r6, sp, #508	; 0x1fc
   12c70:	add	r2, sp, #216	; 0xd8
   12c74:	stmib	sp, {r0, r8}
   12c78:	str	r1, [sp, #24]
   12c7c:	str	r2, [sp, #12]
   12c80:	str	r7, [sp, #44]	; 0x2c
   12c84:	str	r5, [sp, #40]	; 0x28
   12c88:	str	sl, [sp, #36]	; 0x24
   12c8c:	str	ip, [sp]
   12c90:	mov	r0, r6
   12c94:	mov	r1, r3
   12c98:	mov	r2, #1
   12c9c:	bl	1159c <__snprintf_chk@plt>
   12ca0:	mov	r8, r0
   12ca4:	b	12a48 <ftello64@plt+0x1488>
   12ca8:	ldr	ip, [pc, #460]	; 12e7c <ftello64@plt+0x18bc>
   12cac:	mov	r3, #512	; 0x200
   12cb0:	str	r1, [sp, #32]
   12cb4:	str	r1, [sp, #28]
   12cb8:	str	r2, [sp, #20]
   12cbc:	add	r1, sp, #120	; 0x78
   12cc0:	str	r2, [sp, #16]
   12cc4:	add	r6, sp, #508	; 0x1fc
   12cc8:	add	r2, sp, #216	; 0xd8
   12ccc:	stmib	sp, {r0, r8}
   12cd0:	str	r1, [sp, #24]
   12cd4:	str	r2, [sp, #12]
   12cd8:	str	r5, [sp, #40]	; 0x28
   12cdc:	str	sl, [sp, #36]	; 0x24
   12ce0:	str	ip, [sp]
   12ce4:	mov	r0, r6
   12ce8:	mov	r1, r3
   12cec:	mov	r2, #1
   12cf0:	bl	1159c <__snprintf_chk@plt>
   12cf4:	mov	r8, r0
   12cf8:	b	12a48 <ftello64@plt+0x1488>
   12cfc:	ldr	r3, [pc, #348]	; 12e60 <ftello64@plt+0x18a0>
   12d00:	mov	r0, #10
   12d04:	ldr	r1, [r3]
   12d08:	bl	11530 <putc@plt>
   12d0c:	b	12b04 <ftello64@plt+0x1544>
   12d10:	cmp	r2, #0
   12d14:	bne	12950 <ftello64@plt+0x1390>
   12d18:	ldr	r2, [r8, #356]	; 0x164
   12d1c:	b	1293c <ftello64@plt+0x137c>
   12d20:	cmp	r2, #0
   12d24:	rsblt	r2, r2, #0
   12d28:	cmp	r1, #0
   12d2c:	rsblt	r1, r1, #0
   12d30:	add	r5, sp, #184	; 0xb8
   12d34:	stm	sp, {r0, r1, r2}
   12d38:	mov	r0, r5
   12d3c:	ldr	r3, [pc, #316]	; 12e80 <ftello64@plt+0x18c0>
   12d40:	mov	r2, #32
   12d44:	mov	r1, #1
   12d48:	bl	1141c <__sprintf_chk@plt>
   12d4c:	b	127e4 <ftello64@plt+0x1224>
   12d50:	cmp	r2, #0
   12d54:	rsblt	r2, r2, #0
   12d58:	add	r5, sp, #184	; 0xb8
   12d5c:	str	r2, [sp]
   12d60:	mov	r0, r5
   12d64:	ldr	r3, [pc, #280]	; 12e84 <ftello64@plt+0x18c4>
   12d68:	mov	r2, #32
   12d6c:	mov	r1, #1
   12d70:	bl	1141c <__sprintf_chk@plt>
   12d74:	b	127e4 <ftello64@plt+0x1224>
   12d78:	mov	r2, #2
   12d7c:	str	r2, [sp, #76]	; 0x4c
   12d80:	str	r3, [sp, #80]	; 0x50
   12d84:	mov	lr, #16
   12d88:	add	ip, sp, #76	; 0x4c
   12d8c:	b	12988 <ftello64@plt+0x13c8>
   12d90:	mov	r3, #2
   12d94:	str	r3, [sp, #76]	; 0x4c
   12d98:	ldr	r3, [r8, #360]	; 0x168
   12d9c:	b	12d80 <ftello64@plt+0x17c0>
   12da0:	ldr	r2, [pc, #224]	; 12e88 <ftello64@plt+0x18c8>
   12da4:	ldr	r3, [pc, #224]	; 12e8c <ftello64@plt+0x18cc>
   12da8:	ldm	r2, {r0, r1}
   12dac:	stm	sl, {r0, r1}
   12db0:	ldm	r3, {r0, r1, r2}
   12db4:	stm	r5, {r0, r1, r2}
   12db8:	b	12900 <ftello64@plt+0x1340>
   12dbc:	add	r5, sp, #184	; 0xb8
   12dc0:	b	12b6c <ftello64@plt+0x15ac>
   12dc4:	add	r5, sp, #184	; 0xb8
   12dc8:	b	12900 <ftello64@plt+0x1340>
   12dcc:	ldr	lr, [pc, #188]	; 12e90 <ftello64@plt+0x18d0>
   12dd0:	mov	ip, sl
   12dd4:	mov	r7, #0
   12dd8:	ldm	lr!, {r0, r1, r2, r3}
   12ddc:	strb	r7, [sp, #184]	; 0xb8
   12de0:	ldr	lr, [lr]
   12de4:	stmia	ip!, {r0, r1, r2, r3}
   12de8:	lsr	r3, lr, #16
   12dec:	strh	lr, [ip], #2
   12df0:	strb	r3, [ip]
   12df4:	b	12900 <ftello64@plt+0x1340>
   12df8:	bl	112e4 <__stack_chk_fail@plt>
   12dfc:	ldr	r1, [pc, #144]	; 12e94 <ftello64@plt+0x18d4>
   12e00:	mov	r2, #5
   12e04:	mov	r0, #0
   12e08:	bl	112cc <dcgettext@plt>
   12e0c:	mov	r1, r0
   12e10:	mov	r0, #1
   12e14:	bl	114f4 <errx@plt>
   12e18:	bl	11590 <abort@plt>
   12e1c:	muleq	r2, r8, sp
   12e20:	andeq	r6, r1, r4, ror #24
   12e24:	andeq	r6, r1, r8, ror #24
   12e28:	andeq	r6, r1, r0, ror ip
   12e2c:	andeq	r6, r1, r8, lsr sl
   12e30:	muleq	r1, r0, ip
   12e34:	andeq	r8, r2, r0, lsr r0
   12e38:	stmhi	r8, {r0, r3, r7, fp, pc}
   12e3c:			; <UNDEFINED> instruction: 0x91a2b3c5
   12e40:	bcs	feabd8f4 <optarg@@GLIBC_2.4+0xfea958cc>
   12e44:	eorgt	r4, lr, #29360128	; 0x1c00000
   12e48:			; <UNDEFINED> instruction: 0x00016cbc
   12e4c:	muleq	r1, r4, ip
   12e50:	andeq	r6, r1, r4, lsr #25
   12e54:	muleq	r1, ip, ip
   12e58:	strdeq	r6, [r1], -r0
   12e5c:	andeq	r6, r1, r0, lsr sp
   12e60:	andeq	r8, r2, r4, lsr #32
   12e64:	andeq	r6, r1, ip, lsr #27
   12e68:	ldrdeq	r6, [r1], -r8
   12e6c:	andeq	r6, r1, r0, ror #25
   12e70:	andeq	r6, r1, r4, lsr #26
   12e74:	andeq	r6, r1, r8, ror #25
   12e78:	andeq	r6, r1, ip, asr sp
   12e7c:	andeq	r6, r1, r8, lsl #27
   12e80:	andeq	r6, r1, ip, lsr #25
   12e84:	andeq	r6, r1, ip, asr #25
   12e88:	andeq	r6, r1, r0, lsl sp
   12e8c:	andeq	r6, r1, r8, lsl sp
   12e90:	strdeq	r6, [r1], -ip
   12e94:	andeq	r6, r1, r4, ror ip
   12e98:	subs	r3, r0, #0
   12e9c:	beq	12ebc <ftello64@plt+0x18fc>
   12ea0:	push	{r4, lr}
   12ea4:	bl	112d8 <strdup@plt>
   12ea8:	cmp	r0, #0
   12eac:	popne	{r4, pc}
   12eb0:	ldr	r1, [pc, #12]	; 12ec4 <ftello64@plt+0x1904>
   12eb4:	mov	r0, #1
   12eb8:	bl	11314 <err@plt>
   12ebc:	mov	r0, r3
   12ec0:	bx	lr
   12ec4:			; <UNDEFINED> instruction: 0x00016db4
   12ec8:	ldr	r3, [pc, #292]	; 12ff4 <ftello64@plt+0x1a34>
   12ecc:	push	{r4, r5, r6, lr}
   12ed0:	ldr	r4, [r3]
   12ed4:	mov	r0, r4
   12ed8:	bl	1135c <__fpending@plt>
   12edc:	mov	r6, r0
   12ee0:	mov	r0, r4
   12ee4:	bl	1126c <ferror@plt>
   12ee8:	mov	r5, r0
   12eec:	mov	r0, r4
   12ef0:	bl	114c4 <fclose@plt>
   12ef4:	cmp	r5, #0
   12ef8:	mov	r4, r0
   12efc:	bne	12fa4 <ftello64@plt+0x19e4>
   12f00:	cmp	r0, #0
   12f04:	beq	12f20 <ftello64@plt+0x1960>
   12f08:	bl	11404 <__errno_location@plt>
   12f0c:	cmp	r6, #0
   12f10:	ldr	r3, [r0]
   12f14:	bne	12f7c <ftello64@plt+0x19bc>
   12f18:	cmp	r3, #9
   12f1c:	bne	12f7c <ftello64@plt+0x19bc>
   12f20:	ldr	r3, [pc, #208]	; 12ff8 <ftello64@plt+0x1a38>
   12f24:	ldr	r4, [r3]
   12f28:	mov	r0, r4
   12f2c:	bl	1135c <__fpending@plt>
   12f30:	mov	r6, r0
   12f34:	mov	r0, r4
   12f38:	bl	1126c <ferror@plt>
   12f3c:	mov	r5, r0
   12f40:	mov	r0, r4
   12f44:	bl	114c4 <fclose@plt>
   12f48:	cmp	r5, #0
   12f4c:	mov	r4, r0
   12f50:	bne	12fd8 <ftello64@plt+0x1a18>
   12f54:	cmp	r0, #0
   12f58:	popeq	{r4, r5, r6, pc}
   12f5c:	cmp	r6, #0
   12f60:	bne	12f74 <ftello64@plt+0x19b4>
   12f64:	bl	11404 <__errno_location@plt>
   12f68:	ldr	r3, [r0]
   12f6c:	cmp	r3, #9
   12f70:	popeq	{r4, r5, r6, pc}
   12f74:	mov	r0, #1
   12f78:	bl	11284 <_exit@plt>
   12f7c:	cmp	r3, #32
   12f80:	beq	12f20 <ftello64@plt+0x1960>
   12f84:	cmp	r3, #0
   12f88:	beq	12fc0 <ftello64@plt+0x1a00>
   12f8c:	mov	r2, #5
   12f90:	ldr	r1, [pc, #100]	; 12ffc <ftello64@plt+0x1a3c>
   12f94:	mov	r0, #0
   12f98:	bl	112cc <dcgettext@plt>
   12f9c:	bl	1150c <warn@plt>
   12fa0:	b	12f74 <ftello64@plt+0x19b4>
   12fa4:	bl	11404 <__errno_location@plt>
   12fa8:	cmp	r4, #0
   12fac:	ldr	r3, [r0]
   12fb0:	bne	12f7c <ftello64@plt+0x19bc>
   12fb4:	cmp	r3, #32
   12fb8:	strne	r4, [r0]
   12fbc:	beq	12f20 <ftello64@plt+0x1960>
   12fc0:	mov	r2, #5
   12fc4:	ldr	r1, [pc, #48]	; 12ffc <ftello64@plt+0x1a3c>
   12fc8:	mov	r0, #0
   12fcc:	bl	112cc <dcgettext@plt>
   12fd0:	bl	113f8 <warnx@plt>
   12fd4:	b	12f74 <ftello64@plt+0x19b4>
   12fd8:	cmp	r0, #0
   12fdc:	bne	12f74 <ftello64@plt+0x19b4>
   12fe0:	bl	11404 <__errno_location@plt>
   12fe4:	ldr	r3, [r0]
   12fe8:	cmp	r3, #32
   12fec:	strne	r4, [r0]
   12ff0:	b	12f74 <ftello64@plt+0x19b4>
   12ff4:	andeq	r8, r2, r4, lsr #32
   12ff8:	andeq	r8, r2, r0, lsr #32
   12ffc:	andeq	r6, r1, ip, asr #27
   13000:	ldr	r3, [pc, #2012]	; 137e4 <ftello64@plt+0x2224>
   13004:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13008:	sub	sp, sp, #692	; 0x2b4
   1300c:	ldr	r3, [r3]
   13010:	mov	r5, r0
   13014:	mov	r4, #0
   13018:	add	r0, sp, #28
   1301c:	mov	sl, r1
   13020:	str	r3, [sp, #684]	; 0x2ac
   13024:	str	r4, [sp, #36]	; 0x24
   13028:	bl	112b4 <time@plt>
   1302c:	ldr	r2, [pc, #1972]	; 137e8 <ftello64@plt+0x2228>
   13030:	ldr	r3, [sp, #28]
   13034:	ldr	r1, [pc, #1968]	; 137ec <ftello64@plt+0x222c>
   13038:	mov	r0, #2
   1303c:	str	r3, [r2, #20]
   13040:	str	r3, [r2]
   13044:	str	r3, [sp, #20]
   13048:	bl	112a8 <signal@plt>
   1304c:	ldr	r1, [pc, #1948]	; 137f0 <ftello64@plt+0x2230>
   13050:	mov	r0, #3
   13054:	bl	112a8 <signal@plt>
   13058:	ldr	r1, [pc, #1940]	; 137f4 <ftello64@plt+0x2234>
   1305c:	mov	r0, sl
   13060:	bl	11548 <fopen64@plt>
   13064:	subs	r3, r0, #0
   13068:	str	r3, [sp, #8]
   1306c:	moveq	r2, #5
   13070:	ldreq	r1, [pc, #1920]	; 137f8 <ftello64@plt+0x2238>
   13074:	beq	13784 <ftello64@plt+0x21c4>
   13078:	mov	r3, #16384	; 0x4000
   1307c:	mov	r2, r4
   13080:	mov	r1, r4
   13084:	bl	1144c <setvbuf@plt>
   13088:	add	r1, sp, #252	; 0xfc
   1308c:	mov	r3, sl
   13090:	mov	r2, r4
   13094:	ldr	r0, [sp, #8]
   13098:	bl	12404 <ftello64@plt+0xe44>
   1309c:	cmp	r0, #1
   130a0:	bne	13620 <ftello64@plt+0x2060>
   130a4:	ldr	r3, [sp, #592]	; 0x250
   130a8:	str	r3, [sp, #32]
   130ac:	mov	r2, #0
   130b0:	mov	r1, r2
   130b4:	mov	r3, sl
   130b8:	ldr	r0, [sp, #8]
   130bc:	mov	r4, r2
   130c0:	str	r2, [sp, #16]
   130c4:	bl	12404 <ftello64@plt+0xe44>
   130c8:	ldr	r6, [sp, #36]	; 0x24
   130cc:	str	r4, [sp, #12]
   130d0:	cmp	r6, #0
   130d4:	bne	131cc <ftello64@plt+0x1c0c>
   130d8:	mov	r3, sl
   130dc:	add	r2, sp, #36	; 0x24
   130e0:	add	r1, sp, #252	; 0xfc
   130e4:	ldr	r0, [sp, #8]
   130e8:	bl	12404 <ftello64@plt+0xe44>
   130ec:	cmp	r0, #1
   130f0:	bne	131cc <ftello64@plt+0x1c0c>
   130f4:	ldr	r3, [r5, #28]
   130f8:	ldr	r7, [sp, #592]	; 0x250
   130fc:	cmp	r3, #0
   13100:	beq	1310c <ftello64@plt+0x1b4c>
   13104:	cmp	r3, r7
   13108:	bgt	131c0 <ftello64@plt+0x1c00>
   1310c:	ldr	r3, [r5, #32]
   13110:	cmp	r3, #0
   13114:	beq	13120 <ftello64@plt+0x1b60>
   13118:	cmp	r3, r7
   1311c:	blt	131c0 <ftello64@plt+0x1c00>
   13120:	ldrb	fp, [r5]
   13124:	ldr	r3, [pc, #1724]	; 137e8 <ftello64@plt+0x2228>
   13128:	tst	fp, #1
   1312c:	str	r7, [r3]
   13130:	bne	13450 <ftello64@plt+0x1e90>
   13134:	ldrb	r9, [sp, #260]	; 0x104
   13138:	cmp	r9, #126	; 0x7e
   1313c:	beq	133e0 <ftello64@plt+0x1e20>
   13140:	ldrsh	r3, [sp, #252]	; 0xfc
   13144:	add	r8, sp, #296	; 0x128
   13148:	cmp	r3, #8
   1314c:	ldrsb	r3, [r8]
   13150:	beq	13160 <ftello64@plt+0x1ba0>
   13154:	cmp	r9, #0
   13158:	cmpne	r3, #0
   1315c:	bne	13290 <ftello64@plt+0x1cd0>
   13160:	cmp	r3, #0
   13164:	bne	132a4 <ftello64@plt+0x1ce4>
   13168:	mov	r3, #8
   1316c:	ldr	r1, [pc, #1672]	; 137fc <ftello64@plt+0x223c>
   13170:	mov	r0, r8
   13174:	strh	r3, [sp, #252]	; 0xfc
   13178:	bl	11230 <strcmp@plt>
   1317c:	cmp	r0, #0
   13180:	bne	131b0 <ftello64@plt+0x1bf0>
   13184:	sxtb	r9, r9
   13188:	cmp	r9, #124	; 0x7c
   1318c:	beq	13534 <ftello64@plt+0x1f74>
   13190:	cmp	r9, #123	; 0x7b
   13194:	bne	132b8 <ftello64@plt+0x1cf8>
   13198:	mov	r3, #3
   1319c:	tst	fp, #2
   131a0:	strh	r3, [sp, #252]	; 0xfc
   131a4:	beq	131c0 <ftello64@plt+0x1c00>
   131a8:	ldr	r3, [pc, #1616]	; 13800 <ftello64@plt+0x2240>
   131ac:	b	13548 <ftello64@plt+0x1f88>
   131b0:	add	fp, sp, #260	; 0x104
   131b4:	ldrsb	r3, [fp]
   131b8:	cmp	r3, #0
   131bc:	bne	135b0 <ftello64@plt+0x1ff0>
   131c0:	ldr	r6, [sp, #36]	; 0x24
   131c4:	cmp	r6, #0
   131c8:	beq	130d8 <ftello64@plt+0x1b18>
   131cc:	ldr	r5, [r5, #40]	; 0x28
   131d0:	cmp	r5, #0
   131d4:	beq	13250 <ftello64@plt+0x1c90>
   131d8:	cmp	sl, #0
   131dc:	beq	13698 <ftello64@plt+0x20d8>
   131e0:	mov	r0, sl
   131e4:	bl	112d8 <strdup@plt>
   131e8:	subs	r6, r0, #0
   131ec:	beq	137a8 <ftello64@plt+0x21e8>
   131f0:	ldr	r3, [pc, #1548]	; 13804 <ftello64@plt+0x2244>
   131f4:	add	r5, r5, r5, lsl #2
   131f8:	mov	r2, #32
   131fc:	add	r5, r3, r5, lsl #2
   13200:	add	r1, sp, #636	; 0x27c
   13204:	ldr	r0, [r5, #8]
   13208:	add	r3, sp, #32
   1320c:	bl	1243c <ftello64@plt+0xe7c>
   13210:	mov	r2, #5
   13214:	cmp	r0, #0
   13218:	blt	137c8 <ftello64@plt+0x2208>
   1321c:	ldr	r1, [pc, #1508]	; 13808 <ftello64@plt+0x2248>
   13220:	mov	r0, #0
   13224:	bl	112cc <dcgettext@plt>
   13228:	mov	r5, r0
   1322c:	mov	r0, r6
   13230:	bl	11464 <__xpg_basename@plt>
   13234:	add	r3, sp, #636	; 0x27c
   13238:	mov	r1, r5
   1323c:	mov	r2, r0
   13240:	mov	r0, #1
   13244:	bl	11488 <__printf_chk@plt>
   13248:	mov	r0, r6
   1324c:	bl	11260 <free@plt>
   13250:	ldr	r0, [sp, #8]
   13254:	bl	114c4 <fclose@plt>
   13258:	cmp	r4, #0
   1325c:	beq	13274 <ftello64@plt+0x1cb4>
   13260:	mov	r0, r4
   13264:	ldr	r4, [r0, #384]	; 0x180
   13268:	bl	11260 <free@plt>
   1326c:	subs	r0, r4, #0
   13270:	bne	13264 <ftello64@plt+0x1ca4>
   13274:	ldr	r3, [pc, #1384]	; 137e4 <ftello64@plt+0x2224>
   13278:	ldr	r2, [sp, #684]	; 0x2ac
   1327c:	ldr	r3, [r3]
   13280:	cmp	r2, r3
   13284:	bne	137e0 <ftello64@plt+0x2220>
   13288:	add	sp, sp, #692	; 0x2b4
   1328c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13290:	ldr	r1, [pc, #1396]	; 1380c <ftello64@plt+0x224c>
   13294:	mov	r0, r8
   13298:	bl	11230 <strcmp@plt>
   1329c:	cmp	r0, #0
   132a0:	bne	13600 <ftello64@plt+0x2040>
   132a4:	ldr	r1, [pc, #1360]	; 137fc <ftello64@plt+0x223c>
   132a8:	mov	r0, r8
   132ac:	bl	11230 <strcmp@plt>
   132b0:	cmp	r0, #0
   132b4:	beq	13184 <ftello64@plt+0x1bc4>
   132b8:	ldrsh	r1, [sp, #252]	; 0xfc
   132bc:	cmp	r1, #6
   132c0:	bgt	13320 <ftello64@plt+0x1d60>
   132c4:	cmp	r1, #5
   132c8:	bge	131c0 <ftello64@plt+0x1c00>
   132cc:	cmp	r1, #2
   132d0:	beq	13500 <ftello64@plt+0x1f40>
   132d4:	bgt	137b4 <ftello64@plt+0x21f4>
   132d8:	cmp	r1, #0
   132dc:	beq	131c0 <ftello64@plt+0x1c00>
   132e0:	cmp	r1, #1
   132e4:	bne	133d0 <ftello64@plt+0x1e10>
   132e8:	tst	fp, #2
   132ec:	ldrb	r6, [sp, #256]	; 0x100
   132f0:	bne	134bc <ftello64@plt+0x1efc>
   132f4:	cmp	r6, #54	; 0x36
   132f8:	cmpne	r6, #48	; 0x30
   132fc:	bne	135f4 <ftello64@plt+0x2034>
   13300:	mov	r3, #254	; 0xfe
   13304:	strh	r3, [sp, #252]	; 0xfc
   13308:	mov	r3, #2
   1330c:	str	r7, [sp, #12]
   13310:	str	r7, [sp, #28]
   13314:	str	r7, [sp, #20]
   13318:	str	r3, [sp, #16]
   1331c:	b	1342c <ftello64@plt+0x1e6c>
   13320:	cmp	r1, #8
   13324:	beq	131b0 <ftello64@plt+0x1bf0>
   13328:	bge	133c0 <ftello64@plt+0x1e00>
   1332c:	cmp	r4, #0
   13330:	addeq	fp, sp, #260	; 0x104
   13334:	beq	13580 <ftello64@plt+0x1fc0>
   13338:	mov	r7, r4
   1333c:	add	fp, sp, #260	; 0x104
   13340:	b	13378 <ftello64@plt+0x1db8>
   13344:	ldr	r3, [r7, #388]	; 0x184
   13348:	cmp	r2, #0
   1334c:	strne	r3, [r2, #388]	; 0x184
   13350:	ldrne	r3, [r7, #388]	; 0x184
   13354:	mov	r0, r7
   13358:	cmp	r3, #0
   1335c:	strne	r2, [r3, #384]	; 0x180
   13360:	moveq	r4, r2
   13364:	bl	11260 <free@plt>
   13368:	mov	r6, #1
   1336c:	cmp	r9, #0
   13370:	mov	r7, r9
   13374:	beq	13578 <ftello64@plt+0x1fb8>
   13378:	mov	r2, #32
   1337c:	mov	r1, fp
   13380:	add	r0, r7, #8
   13384:	bl	11584 <strncmp@plt>
   13388:	ldr	r9, [r7, #384]	; 0x180
   1338c:	cmp	r0, #0
   13390:	bne	1336c <ftello64@plt+0x1dac>
   13394:	cmp	r6, #0
   13398:	movne	r2, r9
   1339c:	bne	13344 <ftello64@plt+0x1d84>
   133a0:	ldr	r2, [r7, #340]	; 0x154
   133a4:	mov	r3, #3
   133a8:	add	r1, sp, #252	; 0xfc
   133ac:	mov	r0, r5
   133b0:	bl	12554 <ftello64@plt+0xf94>
   133b4:	ldr	r2, [r7, #384]	; 0x180
   133b8:	str	r0, [sp, #36]	; 0x24
   133bc:	b	13344 <ftello64@plt+0x1d84>
   133c0:	cmp	r1, #9
   133c4:	beq	131c0 <ftello64@plt+0x1c00>
   133c8:	cmp	r1, #254	; 0xfe
   133cc:	beq	13404 <ftello64@plt+0x1e44>
   133d0:	ldr	r0, [pc, #1080]	; 13810 <ftello64@plt+0x2250>
   133d4:	bl	113f8 <warnx@plt>
   133d8:	ldr	r6, [sp, #36]	; 0x24
   133dc:	b	130d0 <ftello64@plt+0x1b10>
   133e0:	add	r8, sp, #296	; 0x128
   133e4:	mov	r0, r8
   133e8:	mov	r2, #8
   133ec:	ldr	r1, [pc, #1056]	; 13814 <ftello64@plt+0x2254>
   133f0:	bl	11584 <strncmp@plt>
   133f4:	cmp	r0, #0
   133f8:	moveq	r3, #254	; 0xfe
   133fc:	strheq	r3, [sp, #252]	; 0xfc
   13400:	bne	13470 <ftello64@plt+0x1eb0>
   13404:	tst	fp, #2
   13408:	bne	13650 <ftello64@plt+0x2090>
   1340c:	str	r7, [sp, #12]
   13410:	str	r7, [sp, #28]
   13414:	str	r7, [sp, #20]
   13418:	ldrsh	r3, [sp, #252]	; 0xfc
   1341c:	cmp	r3, #254	; 0xfe
   13420:	moveq	r3, #2
   13424:	movne	r3, #1
   13428:	str	r3, [sp, #16]
   1342c:	cmp	r4, #0
   13430:	movne	r0, r4
   13434:	beq	131c0 <ftello64@plt+0x1c00>
   13438:	ldr	r4, [r0, #384]	; 0x180
   1343c:	bl	11260 <free@plt>
   13440:	subs	r0, r4, #0
   13444:	bne	13438 <ftello64@plt+0x1e78>
   13448:	ldr	r6, [sp, #36]	; 0x24
   1344c:	b	131c4 <ftello64@plt+0x1c04>
   13450:	mov	r2, r7
   13454:	mov	r3, #3
   13458:	add	r1, sp, #252	; 0xfc
   1345c:	mov	r0, r5
   13460:	bl	12554 <ftello64@plt+0xf94>
   13464:	mov	r6, r0
   13468:	str	r0, [sp, #36]	; 0x24
   1346c:	b	130d0 <ftello64@plt+0x1b10>
   13470:	mov	r2, #6
   13474:	ldr	r1, [pc, #924]	; 13818 <ftello64@plt+0x2258>
   13478:	mov	r0, r8
   1347c:	bl	11584 <strncmp@plt>
   13480:	cmp	r0, #0
   13484:	moveq	r3, #2
   13488:	strheq	r3, [sp, #252]	; 0xfc
   1348c:	beq	13500 <ftello64@plt+0x1f40>
   13490:	mov	r2, #8
   13494:	ldr	r1, [pc, #896]	; 1381c <ftello64@plt+0x225c>
   13498:	mov	r0, r8
   1349c:	bl	11584 <strncmp@plt>
   134a0:	cmp	r0, #0
   134a4:	moveq	r3, #1
   134a8:	strheq	r3, [sp, #252]	; 0xfc
   134ac:	bne	132b8 <ftello64@plt+0x1cf8>
   134b0:	tst	fp, #2
   134b4:	ldrb	r6, [sp, #256]	; 0x100
   134b8:	beq	132f4 <ftello64@plt+0x1d34>
   134bc:	ldr	r3, [pc, #860]	; 13820 <ftello64@plt+0x2260>
   134c0:	mov	r2, #32
   134c4:	mov	r1, #1
   134c8:	str	r6, [sp]
   134cc:	add	r0, sp, #260	; 0x104
   134d0:	bl	1141c <__sprintf_chk@plt>
   134d4:	ldr	r2, [sp, #20]
   134d8:	mov	r3, #3
   134dc:	add	r1, sp, #252	; 0xfc
   134e0:	mov	r0, r5
   134e4:	bl	12554 <ftello64@plt+0xf94>
   134e8:	cmp	r6, #54	; 0x36
   134ec:	cmpne	r6, #48	; 0x30
   134f0:	ldr	r7, [sp, #592]	; 0x250
   134f4:	str	r0, [sp, #36]	; 0x24
   134f8:	bne	135f4 <ftello64@plt+0x2034>
   134fc:	b	13300 <ftello64@plt+0x1d40>
   13500:	ldr	r2, [pc, #796]	; 13824 <ftello64@plt+0x2264>
   13504:	add	fp, sp, #260	; 0x104
   13508:	mov	r3, #5
   1350c:	ldm	r2, {r0, r1, r2}
   13510:	stm	fp, {r0, r1, r2}
   13514:	add	r1, sp, #252	; 0xfc
   13518:	ldr	r2, [sp, #28]
   1351c:	mov	r0, r5
   13520:	bl	12554 <ftello64@plt+0xf94>
   13524:	ldr	r3, [sp, #592]	; 0x250
   13528:	str	r3, [sp, #12]
   1352c:	str	r0, [sp, #36]	; 0x24
   13530:	b	13418 <ftello64@plt+0x1e58>
   13534:	mov	r3, #4
   13538:	tst	fp, #2
   1353c:	strh	r3, [sp, #252]	; 0xfc
   13540:	beq	131c0 <ftello64@plt+0x1c00>
   13544:	ldr	r3, [pc, #732]	; 13828 <ftello64@plt+0x2268>
   13548:	ldm	r3, {r0, r1, r2}
   1354c:	add	ip, sp, #260	; 0x104
   13550:	mov	r3, #7
   13554:	stmia	ip!, {r0, r1}
   13558:	add	r1, sp, #252	; 0xfc
   1355c:	strb	r2, [ip]
   13560:	mov	r0, r5
   13564:	ldr	r2, [sp, #28]
   13568:	bl	12554 <ftello64@plt+0xf94>
   1356c:	mov	r6, r0
   13570:	str	r0, [sp, #36]	; 0x24
   13574:	b	130d0 <ftello64@plt+0x1b10>
   13578:	cmp	r6, #0
   1357c:	bne	131b4 <ftello64@plt+0x1bf4>
   13580:	ldr	r3, [sp, #12]
   13584:	cmp	r3, #0
   13588:	ldrne	r3, [sp, #16]
   1358c:	beq	13680 <ftello64@plt+0x20c0>
   13590:	ldr	r2, [sp, #12]
   13594:	add	r1, sp, #252	; 0xfc
   13598:	mov	r0, r5
   1359c:	bl	12554 <ftello64@plt+0xf94>
   135a0:	ldrsb	r3, [fp]
   135a4:	cmp	r3, #0
   135a8:	str	r0, [sp, #36]	; 0x24
   135ac:	beq	131c0 <ftello64@plt+0x1c00>
   135b0:	mov	r0, #392	; 0x188
   135b4:	bl	11374 <malloc@plt>
   135b8:	subs	r7, r0, #0
   135bc:	beq	13798 <ftello64@plt+0x21d8>
   135c0:	mov	r2, #384	; 0x180
   135c4:	add	r1, sp, #252	; 0xfc
   135c8:	bl	11290 <memcpy@plt>
   135cc:	cmp	r4, #0
   135d0:	mov	r3, #0
   135d4:	str	r4, [r7, #384]	; 0x180
   135d8:	str	r3, [r7, #388]	; 0x184
   135dc:	moveq	r4, r7
   135e0:	strne	r7, [r4, #388]	; 0x184
   135e4:	ldreq	r6, [sp, #36]	; 0x24
   135e8:	ldrne	r6, [sp, #36]	; 0x24
   135ec:	movne	r4, r7
   135f0:	b	130d0 <ftello64@plt+0x1b10>
   135f4:	str	r7, [sp, #20]
   135f8:	ldr	r6, [sp, #36]	; 0x24
   135fc:	b	130d0 <ftello64@plt+0x1b10>
   13600:	mov	r3, #7
   13604:	ldr	r1, [pc, #496]	; 137fc <ftello64@plt+0x223c>
   13608:	mov	r0, r8
   1360c:	strh	r3, [sp, #252]	; 0xfc
   13610:	bl	11230 <strcmp@plt>
   13614:	cmp	r0, #0
   13618:	bne	1332c <ftello64@plt+0x1d6c>
   1361c:	b	13184 <ftello64@plt+0x1bc4>
   13620:	ldr	r0, [sp, #8]
   13624:	bl	114a0 <fileno@plt>
   13628:	add	r2, sp, #40	; 0x28
   1362c:	mov	r1, r0
   13630:	mov	r0, #3
   13634:	bl	11320 <__fxstat64@plt>
   13638:	cmp	r0, #0
   1363c:	bne	13778 <ftello64@plt+0x21b8>
   13640:	ldr	r2, [sp, #128]	; 0x80
   13644:	mov	r3, #1
   13648:	strd	r2, [sp, #32]
   1364c:	b	130ac <ftello64@plt+0x1aec>
   13650:	ldr	r2, [pc, #468]	; 1382c <ftello64@plt+0x226c>
   13654:	add	fp, sp, #260	; 0x104
   13658:	mov	r3, #3
   1365c:	ldm	r2, {r0, r1, r2}
   13660:	stm	fp, {r0, r1, r2}
   13664:	add	r1, sp, #252	; 0xfc
   13668:	ldr	r2, [sp, #12]
   1366c:	mov	r0, r5
   13670:	bl	12554 <ftello64@plt+0xf94>
   13674:	ldr	r7, [sp, #592]	; 0x250
   13678:	str	r0, [sp, #36]	; 0x24
   1367c:	b	1340c <ftello64@plt+0x1e4c>
   13680:	ldr	r2, [r5, #20]
   13684:	ldr	r3, [sp, #592]	; 0x250
   13688:	cmp	r2, r3
   1368c:	ble	136a0 <ftello64@plt+0x20e0>
   13690:	mov	r3, #6
   13694:	b	13590 <ftello64@plt+0x1fd0>
   13698:	mov	r6, sl
   1369c:	b	131f0 <ftello64@plt+0x1c30>
   136a0:	mov	r0, r8
   136a4:	bl	11218 <getpwnam@plt>
   136a8:	subs	r6, r0, #0
   136ac:	beq	13690 <ftello64@plt+0x20d0>
   136b0:	ldr	r3, [sp, #256]	; 0x100
   136b4:	mov	r2, #48	; 0x30
   136b8:	str	r3, [sp]
   136bc:	mov	r1, #1
   136c0:	ldr	r3, [pc, #360]	; 13830 <ftello64@plt+0x2270>
   136c4:	add	r0, sp, #636	; 0x27c
   136c8:	bl	1141c <__sprintf_chk@plt>
   136cc:	add	r0, sp, #636	; 0x27c
   136d0:	mov	r1, #4
   136d4:	bl	114b8 <access@plt>
   136d8:	cmp	r0, #0
   136dc:	bne	13718 <ftello64@plt+0x2158>
   136e0:	add	r0, sp, #636	; 0x27c
   136e4:	ldr	r1, [pc, #264]	; 137f4 <ftello64@plt+0x2234>
   136e8:	bl	11548 <fopen64@plt>
   136ec:	subs	r7, r0, #0
   136f0:	beq	13690 <ftello64@plt+0x20d0>
   136f4:	add	r2, sp, #144	; 0x90
   136f8:	ldr	r1, [pc, #308]	; 13834 <ftello64@plt+0x2274>
   136fc:	bl	11470 <fscanf@plt>
   13700:	cmp	r0, #1
   13704:	mov	r0, r7
   13708:	beq	13760 <ftello64@plt+0x21a0>
   1370c:	bl	114c4 <fclose@plt>
   13710:	mov	r3, #6
   13714:	b	13590 <ftello64@plt+0x1fd0>
   13718:	ldr	r3, [pc, #280]	; 13838 <ftello64@plt+0x2278>
   1371c:	mov	r2, #48	; 0x30
   13720:	mov	r1, #1
   13724:	str	fp, [sp]
   13728:	add	r0, sp, #636	; 0x27c
   1372c:	bl	1141c <__sprintf_chk@plt>
   13730:	add	r1, sp, #636	; 0x27c
   13734:	add	r2, sp, #144	; 0x90
   13738:	mov	r0, #3
   1373c:	bl	1156c <__xstat64@plt>
   13740:	cmp	r0, #0
   13744:	bne	13690 <ftello64@plt+0x20d0>
   13748:	ldr	r2, [r6, #8]
   1374c:	ldr	r3, [sp, #168]	; 0xa8
   13750:	cmp	r2, r3
   13754:	bne	13690 <ftello64@plt+0x20d0>
   13758:	mov	r3, #4
   1375c:	b	13590 <ftello64@plt+0x1fd0>
   13760:	bl	114c4 <fclose@plt>
   13764:	ldr	r2, [r6, #8]
   13768:	ldr	r3, [sp, #144]	; 0x90
   1376c:	cmp	r2, r3
   13770:	bne	13690 <ftello64@plt+0x20d0>
   13774:	b	13758 <ftello64@plt+0x2198>
   13778:	ldr	r1, [pc, #188]	; 1383c <ftello64@plt+0x227c>
   1377c:	mov	r0, r4
   13780:	mov	r2, #5
   13784:	bl	112cc <dcgettext@plt>
   13788:	mov	r2, sl
   1378c:	mov	r1, r0
   13790:	mov	r0, #1
   13794:	bl	11314 <err@plt>
   13798:	mov	r2, #392	; 0x188
   1379c:	ldr	r1, [pc, #156]	; 13840 <ftello64@plt+0x2280>
   137a0:	mov	r0, #1
   137a4:	bl	11314 <err@plt>
   137a8:	ldr	r1, [pc, #148]	; 13844 <ftello64@plt+0x2284>
   137ac:	mov	r0, #1
   137b0:	bl	11314 <err@plt>
   137b4:	tst	fp, #2
   137b8:	beq	131c0 <ftello64@plt+0x1c00>
   137bc:	cmp	r1, #3
   137c0:	beq	131a8 <ftello64@plt+0x1be8>
   137c4:	b	13544 <ftello64@plt+0x1f84>
   137c8:	ldr	r1, [pc, #120]	; 13848 <ftello64@plt+0x2288>
   137cc:	mov	r0, #0
   137d0:	bl	112cc <dcgettext@plt>
   137d4:	mov	r1, r0
   137d8:	mov	r0, #1
   137dc:	bl	114f4 <errx@plt>
   137e0:	bl	112e4 <__stack_chk_fail@plt>
   137e4:	muleq	r2, r8, sp
   137e8:	andeq	r8, r2, r0, lsr r0
   137ec:	andeq	r2, r1, r8, ror #2
   137f0:	andeq	r2, r1, r8, lsl r1
   137f4:	strdeq	r6, [r1], -r0
   137f8:	strdeq	r6, [r1], -r4
   137fc:	andeq	r6, r1, r0, asr #28
   13800:	andeq	r6, r1, r4, ror #27
   13804:	andeq	r6, r1, r8, lsr sl
   13808:	andeq	r6, r1, r8, lsr #29
   1380c:	andeq	r6, r1, r8, lsr lr
   13810:	andeq	r6, r1, ip, lsl #29
   13814:	andeq	r6, r1, r8, lsl lr
   13818:	andeq	r6, r1, r4, lsr #28
   1381c:	andeq	r6, r1, ip, lsr #28
   13820:	andeq	r6, r1, r0, ror #28
   13824:	andeq	r6, r1, r4, asr lr
   13828:	ldrdeq	r6, [r1], -r8
   1382c:	andeq	r6, r1, r8, asr #28
   13830:	andeq	r6, r1, ip, ror #28
   13834:	andeq	r6, r1, r0, lsl #29
   13838:	andeq	r6, r1, r4, lsl #29
   1383c:	andeq	r6, r1, r4, lsl #28
   13840:	andeq	r6, r1, r8, lsl #24
   13844:			; <UNDEFINED> instruction: 0x00016db4
   13848:	andeq	r6, r1, r4, ror ip
   1384c:	push	{r4, r5, lr}
   13850:	sub	sp, sp, #92	; 0x5c
   13854:	ldr	r4, [pc, #196]	; 13920 <ftello64@plt+0x2360>
   13858:	mov	r5, r0
   1385c:	mov	r1, #0
   13860:	ldr	r3, [r4]
   13864:	add	r0, sp, #12
   13868:	str	r3, [sp, #84]	; 0x54
   1386c:	bl	11344 <gettimeofday@plt>
   13870:	cmp	r0, #0
   13874:	beq	1389c <ftello64@plt+0x22dc>
   13878:	bl	11404 <__errno_location@plt>
   1387c:	ldr	r0, [r0]
   13880:	rsb	r0, r0, #0
   13884:	ldr	r2, [sp, #84]	; 0x54
   13888:	ldr	r3, [r4]
   1388c:	cmp	r2, r3
   13890:	bne	1391c <ftello64@plt+0x235c>
   13894:	add	sp, sp, #92	; 0x5c
   13898:	pop	{r4, r5, pc}
   1389c:	add	r1, sp, #4
   138a0:	mov	r0, #7
   138a4:	bl	11554 <clock_gettime@plt>
   138a8:	cmp	r0, #0
   138ac:	bne	138f4 <ftello64@plt+0x2334>
   138b0:	ldr	r2, [sp, #8]
   138b4:	ldr	r1, [pc, #104]	; 13924 <ftello64@plt+0x2364>
   138b8:	ldr	r3, [sp, #16]
   138bc:	asr	ip, r2, #31
   138c0:	smull	r2, r1, r1, r2
   138c4:	ldr	r2, [sp, #12]
   138c8:	rsb	r1, ip, r1, asr #6
   138cc:	ldr	ip, [sp, #4]
   138d0:	sub	r3, r3, r1
   138d4:	sub	r2, r2, ip
   138d8:	cmp	r3, #0
   138dc:	strd	r2, [r5]
   138e0:	addlt	r3, r3, #999424	; 0xf4000
   138e4:	addlt	r3, r3, #576	; 0x240
   138e8:	sublt	r2, r2, #1
   138ec:	strdlt	r2, [r5]
   138f0:	b	13884 <ftello64@plt+0x22c4>
   138f4:	add	r0, sp, #20
   138f8:	bl	11368 <sysinfo@plt>
   138fc:	cmp	r0, #0
   13900:	bne	13878 <ftello64@plt+0x22b8>
   13904:	ldr	r3, [sp, #12]
   13908:	ldr	r2, [sp, #20]
   1390c:	str	r0, [r5, #4]
   13910:	sub	r3, r3, r2
   13914:	str	r3, [r5]
   13918:	b	13884 <ftello64@plt+0x22c4>
   1391c:	bl	112e4 <__stack_chk_fail@plt>
   13920:	muleq	r2, r8, sp
   13924:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   13928:	push	{r4, r5, lr}
   1392c:	sub	sp, sp, #20
   13930:	ldr	r4, [pc, #88]	; 13990 <ftello64@plt+0x23d0>
   13934:	mov	r5, r0
   13938:	add	r1, sp, #4
   1393c:	ldr	r3, [r4]
   13940:	mov	r0, #4
   13944:	str	r3, [sp, #12]
   13948:	bl	11554 <clock_gettime@plt>
   1394c:	cmp	r0, #0
   13950:	bne	13974 <ftello64@plt+0x23b4>
   13954:	ldr	r3, [sp, #8]
   13958:	ldr	r2, [pc, #52]	; 13994 <ftello64@plt+0x23d4>
   1395c:	ldr	r1, [sp, #4]
   13960:	smull	ip, r2, r2, r3
   13964:	str	r1, [r5]
   13968:	asr	r3, r3, #31
   1396c:	rsb	r3, r3, r2, asr #6
   13970:	str	r3, [r5, #4]
   13974:	ldr	r2, [sp, #12]
   13978:	ldr	r3, [r4]
   1397c:	cmp	r2, r3
   13980:	bne	1398c <ftello64@plt+0x23cc>
   13984:	add	sp, sp, #20
   13988:	pop	{r4, r5, pc}
   1398c:	bl	112e4 <__stack_chk_fail@plt>
   13990:	muleq	r2, r8, sp
   13994:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   13998:	cmp	r0, #0
   1399c:	mov	r3, #0
   139a0:	str	r3, [r1]
   139a4:	bxeq	lr
   139a8:	ldrsb	r2, [r0]
   139ac:	cmp	r2, #47	; 0x2f
   139b0:	bne	139ec <ftello64@plt+0x242c>
   139b4:	ldrsb	r3, [r0, #1]
   139b8:	cmp	r3, #47	; 0x2f
   139bc:	bne	139f4 <ftello64@plt+0x2434>
   139c0:	add	r3, r0, #1
   139c4:	b	139d4 <ftello64@plt+0x2414>
   139c8:	ldrsb	r2, [r3]
   139cc:	cmp	r2, #47	; 0x2f
   139d0:	bne	139f4 <ftello64@plt+0x2434>
   139d4:	cmp	r3, #0
   139d8:	mov	r0, r3
   139dc:	bxeq	lr
   139e0:	ldrsb	r2, [r3], #1
   139e4:	cmp	r2, #47	; 0x2f
   139e8:	beq	139c8 <ftello64@plt+0x2408>
   139ec:	cmp	r2, #0
   139f0:	beq	13a30 <ftello64@plt+0x2470>
   139f4:	mov	r3, #1
   139f8:	str	r3, [r1]
   139fc:	ldrsb	r3, [r0, #1]
   13a00:	add	r2, r0, #1
   13a04:	cmp	r3, #47	; 0x2f
   13a08:	cmpne	r3, #0
   13a0c:	bxeq	lr
   13a10:	rsb	r3, r0, #1
   13a14:	add	ip, r2, r3
   13a18:	str	ip, [r1]
   13a1c:	ldrsb	ip, [r2, #1]!
   13a20:	cmp	ip, #0
   13a24:	cmpne	ip, #47	; 0x2f
   13a28:	bne	13a14 <ftello64@plt+0x2454>
   13a2c:	bx	lr
   13a30:	mov	r0, r2
   13a34:	bx	lr
   13a38:	push	{r4, r5, r6, r7, r8, lr}
   13a3c:	mov	r7, r1
   13a40:	ldrsb	r1, [r0]
   13a44:	cmp	r1, #0
   13a48:	movne	r5, r0
   13a4c:	movne	r4, #0
   13a50:	beq	13abc <ftello64@plt+0x24fc>
   13a54:	cmp	r1, #92	; 0x5c
   13a58:	addne	r6, r5, r4
   13a5c:	beq	13a8c <ftello64@plt+0x24cc>
   13a60:	mov	r0, r7
   13a64:	bl	113ec <strchr@plt>
   13a68:	cmp	r0, #0
   13a6c:	bne	13ab4 <ftello64@plt+0x24f4>
   13a70:	ldrsb	r1, [r6, #1]!
   13a74:	add	r4, r4, #1
   13a78:	mov	r0, r4
   13a7c:	cmp	r1, #0
   13a80:	popeq	{r4, r5, r6, r7, r8, pc}
   13a84:	cmp	r1, #92	; 0x5c
   13a88:	bne	13a60 <ftello64@plt+0x24a0>
   13a8c:	add	r3, r5, r4
   13a90:	ldrsb	r3, [r3, #1]
   13a94:	cmp	r3, #0
   13a98:	beq	13ab4 <ftello64@plt+0x24f4>
   13a9c:	add	r4, r4, #2
   13aa0:	mov	r0, r4
   13aa4:	ldrsb	r1, [r5, r4]
   13aa8:	cmp	r1, #0
   13aac:	bne	13a54 <ftello64@plt+0x2494>
   13ab0:	pop	{r4, r5, r6, r7, r8, pc}
   13ab4:	mov	r0, r4
   13ab8:	pop	{r4, r5, r6, r7, r8, pc}
   13abc:	mov	r0, r1
   13ac0:	pop	{r4, r5, r6, r7, r8, pc}
   13ac4:	ldr	ip, [pc, #244]	; 13bc0 <ftello64@plt+0x2600>
   13ac8:	push	{r4, r5, r6, r7, r8, r9, lr}
   13acc:	add	ip, pc, ip
   13ad0:	ldr	lr, [pc, #236]	; 13bc4 <ftello64@plt+0x2604>
   13ad4:	sub	sp, sp, #12
   13ad8:	mov	r5, #0
   13adc:	ldr	r7, [ip, lr]
   13ae0:	mov	r4, r0
   13ae4:	mov	r8, r1
   13ae8:	ldr	r3, [r7]
   13aec:	mov	r0, ip
   13af0:	mov	r9, r2
   13af4:	str	r5, [sp]
   13af8:	str	r3, [sp, #4]
   13afc:	bl	11404 <__errno_location@plt>
   13b00:	cmp	r4, r5
   13b04:	str	r5, [r0]
   13b08:	beq	13b18 <ftello64@plt+0x2558>
   13b0c:	ldrsb	r3, [r4]
   13b10:	cmp	r3, r5
   13b14:	bne	13b38 <ftello64@plt+0x2578>
   13b18:	ldr	r1, [pc, #168]	; 13bc8 <ftello64@plt+0x2608>
   13b1c:	mov	r3, r4
   13b20:	add	r1, pc, r1
   13b24:	mov	r2, r8
   13b28:	ldr	r0, [r1]
   13b2c:	ldr	r1, [pc, #152]	; 13bcc <ftello64@plt+0x260c>
   13b30:	add	r1, pc, r1
   13b34:	bl	114f4 <errx@plt>
   13b38:	mov	r6, r0
   13b3c:	mov	r2, r9
   13b40:	mov	r3, r5
   13b44:	mov	r1, sp
   13b48:	mov	r0, r4
   13b4c:	bl	1129c <__strtoull_internal@plt>
   13b50:	ldr	r2, [r6]
   13b54:	cmp	r2, r5
   13b58:	bne	13b94 <ftello64@plt+0x25d4>
   13b5c:	ldr	r3, [sp]
   13b60:	cmp	r3, r4
   13b64:	beq	13b18 <ftello64@plt+0x2558>
   13b68:	cmp	r3, r5
   13b6c:	beq	13b7c <ftello64@plt+0x25bc>
   13b70:	ldrsb	r3, [r3]
   13b74:	cmp	r3, r5
   13b78:	bne	13b18 <ftello64@plt+0x2558>
   13b7c:	ldr	r2, [sp, #4]
   13b80:	ldr	r3, [r7]
   13b84:	cmp	r2, r3
   13b88:	bne	13bbc <ftello64@plt+0x25fc>
   13b8c:	add	sp, sp, #12
   13b90:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13b94:	ldr	r3, [pc, #52]	; 13bd0 <ftello64@plt+0x2610>
   13b98:	cmp	r2, #34	; 0x22
   13b9c:	add	r3, pc, r3
   13ba0:	ldr	r0, [r3]
   13ba4:	bne	13b18 <ftello64@plt+0x2558>
   13ba8:	ldr	r1, [pc, #36]	; 13bd4 <ftello64@plt+0x2614>
   13bac:	mov	r3, r4
   13bb0:	mov	r2, r8
   13bb4:	add	r1, pc, r1
   13bb8:	bl	11314 <err@plt>
   13bbc:	bl	112e4 <__stack_chk_fail@plt>
   13bc0:	ldrdeq	r4, [r1], -r0
   13bc4:	andeq	r0, r0, r0, asr r1
   13bc8:	andeq	r4, r1, r0, ror #9
   13bcc:	andeq	r3, r0, r8, ror #19
   13bd0:	andeq	r4, r1, r4, ror #8
   13bd4:	andeq	r3, r0, r4, ror #18
   13bd8:	push	{r4, lr}
   13bdc:	mov	r5, r0
   13be0:	mov	r4, r1
   13be4:	bl	11404 <__errno_location@plt>
   13be8:	ldr	ip, [pc, #32]	; 13c10 <ftello64@plt+0x2650>
   13bec:	ldr	r1, [pc, #32]	; 13c14 <ftello64@plt+0x2654>
   13bf0:	add	ip, pc, ip
   13bf4:	mov	lr, #34	; 0x22
   13bf8:	mov	r3, r5
   13bfc:	mov	r2, r4
   13c00:	add	r1, pc, r1
   13c04:	str	lr, [r0]
   13c08:	ldr	r0, [ip]
   13c0c:	bl	11314 <err@plt>
   13c10:	andeq	r4, r1, r0, lsl r4
   13c14:	andeq	r3, r0, r8, lsl r9
   13c18:	push	{r4, r5, r6, lr}
   13c1c:	mov	r4, r0
   13c20:	mov	r5, r1
   13c24:	bl	13ac4 <ftello64@plt+0x2504>
   13c28:	mov	r3, #0
   13c2c:	mvn	r2, #0
   13c30:	cmp	r1, r3
   13c34:	cmpeq	r0, r2
   13c38:	popls	{r4, r5, r6, pc}
   13c3c:	mov	r1, r5
   13c40:	mov	r0, r4
   13c44:	bl	13bd8 <ftello64@plt+0x2618>
   13c48:	ldr	r3, [pc, #8]	; 13c58 <ftello64@plt+0x2698>
   13c4c:	add	r3, pc, r3
   13c50:	str	r0, [r3]
   13c54:	bx	lr
   13c58:			; <UNDEFINED> instruction: 0x000143b4
   13c5c:	ldr	r3, [pc, #1648]	; 142d4 <ftello64@plt+0x2d14>
   13c60:	ldr	ip, [pc, #1648]	; 142d8 <ftello64@plt+0x2d18>
   13c64:	add	r3, pc, r3
   13c68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13c6c:	mov	r5, r1
   13c70:	ldr	r1, [r3, ip]
   13c74:	sub	sp, sp, #52	; 0x34
   13c78:	mov	ip, r1
   13c7c:	mov	r8, r0
   13c80:	str	r1, [sp, #24]
   13c84:	mov	r0, #0
   13c88:	mov	r1, #0
   13c8c:	ldr	r3, [ip]
   13c90:	strd	r0, [r5]
   13c94:	mov	r9, r2
   13c98:	str	r3, [sp, #44]	; 0x2c
   13c9c:	bl	11404 <__errno_location@plt>
   13ca0:	cmp	r8, #0
   13ca4:	mov	r4, r0
   13ca8:	beq	13e88 <ftello64@plt+0x28c8>
   13cac:	ldrsb	fp, [r8]
   13cb0:	cmp	fp, #0
   13cb4:	beq	13e88 <ftello64@plt+0x28c8>
   13cb8:	bl	113bc <__ctype_b_loc@plt>
   13cbc:	mov	r2, r8
   13cc0:	ldr	r1, [r0]
   13cc4:	b	13ccc <ftello64@plt+0x270c>
   13cc8:	ldrsb	fp, [r2, #1]!
   13ccc:	uxtb	r3, fp
   13cd0:	lsl	r3, r3, #1
   13cd4:	ldrh	ip, [r1, r3]
   13cd8:	ands	ip, ip, #8192	; 0x2000
   13cdc:	bne	13cc8 <ftello64@plt+0x2708>
   13ce0:	cmp	fp, #45	; 0x2d
   13ce4:	beq	13e88 <ftello64@plt+0x28c8>
   13ce8:	add	fp, sp, #40	; 0x28
   13cec:	mov	r3, ip
   13cf0:	mov	r2, ip
   13cf4:	str	ip, [r4]
   13cf8:	mov	r1, fp
   13cfc:	mov	r0, r8
   13d00:	str	ip, [sp, #40]	; 0x28
   13d04:	bl	1129c <__strtoull_internal@plt>
   13d08:	ldr	sl, [sp, #40]	; 0x28
   13d0c:	cmp	sl, r8
   13d10:	mov	r2, r0
   13d14:	mov	r3, r1
   13d18:	ldr	r0, [r4]
   13d1c:	strd	r2, [sp, #16]
   13d20:	beq	14008 <ftello64@plt+0x2a48>
   13d24:	cmp	r0, #0
   13d28:	bne	13eb0 <ftello64@plt+0x28f0>
   13d2c:	cmp	sl, #0
   13d30:	beq	1403c <ftello64@plt+0x2a7c>
   13d34:	ldrsb	r0, [sl]
   13d38:	cmp	r0, #0
   13d3c:	beq	14030 <ftello64@plt+0x2a70>
   13d40:	mov	r8, #0
   13d44:	mov	r2, #0
   13d48:	mov	r3, #0
   13d4c:	str	r9, [sp, #32]
   13d50:	mov	r6, fp
   13d54:	mov	r9, sl
   13d58:	mov	r7, r8
   13d5c:	mov	sl, r2
   13d60:	mov	fp, r3
   13d64:	str	r5, [sp, #28]
   13d68:	ldrsb	r2, [r9, #1]
   13d6c:	cmp	r2, #105	; 0x69
   13d70:	beq	13ef4 <ftello64@plt+0x2934>
   13d74:	bic	r1, r2, #32
   13d78:	cmp	r1, #66	; 0x42
   13d7c:	bne	14014 <ftello64@plt+0x2a54>
   13d80:	ldrsb	r2, [r9, #2]
   13d84:	cmp	r2, #0
   13d88:	beq	141f8 <ftello64@plt+0x2c38>
   13d8c:	bl	11524 <localeconv@plt>
   13d90:	cmp	r0, #0
   13d94:	beq	13e88 <ftello64@plt+0x28c8>
   13d98:	ldr	r2, [r0]
   13d9c:	cmp	r2, #0
   13da0:	beq	13e88 <ftello64@plt+0x28c8>
   13da4:	mov	r0, r2
   13da8:	str	r2, [sp]
   13dac:	bl	113e0 <strlen@plt>
   13db0:	orrs	r3, sl, fp
   13db4:	mov	r5, r0
   13db8:	bne	13e88 <ftello64@plt+0x28c8>
   13dbc:	ldrsb	r1, [r9]
   13dc0:	cmp	r1, #0
   13dc4:	beq	13e88 <ftello64@plt+0x28c8>
   13dc8:	ldr	r2, [sp]
   13dcc:	mov	r1, r9
   13dd0:	mov	r0, r2
   13dd4:	mov	r2, r5
   13dd8:	bl	11584 <strncmp@plt>
   13ddc:	cmp	r0, #0
   13de0:	bne	13e88 <ftello64@plt+0x28c8>
   13de4:	ldrsb	r2, [r9, r5]
   13de8:	add	r5, r9, r5
   13dec:	cmp	r2, #48	; 0x30
   13df0:	bne	13e10 <ftello64@plt+0x2850>
   13df4:	add	r8, r8, #1
   13df8:	sub	r1, r8, r5
   13dfc:	mov	r3, r5
   13e00:	add	r8, r3, r1
   13e04:	ldrsb	r2, [r3, #1]!
   13e08:	cmp	r2, #48	; 0x30
   13e0c:	beq	13e00 <ftello64@plt+0x2840>
   13e10:	mov	r3, #0
   13e14:	str	r7, [r4]
   13e18:	mov	r2, r3
   13e1c:	mov	r1, r6
   13e20:	mov	r0, r5
   13e24:	str	r7, [sp, #40]	; 0x28
   13e28:	bl	1129c <__strtoull_internal@plt>
   13e2c:	ldr	r9, [sp, #40]	; 0x28
   13e30:	cmp	r9, r5
   13e34:	mov	sl, r0
   13e38:	mov	fp, r1
   13e3c:	beq	14004 <ftello64@plt+0x2a44>
   13e40:	ldr	ip, [r4]
   13e44:	cmp	ip, #0
   13e48:	beq	13ee0 <ftello64@plt+0x2920>
   13e4c:	subs	r3, r0, #1
   13e50:	str	r3, [sp, #8]
   13e54:	sbc	r3, r1, #0
   13e58:	str	r3, [sp, #12]
   13e5c:	ldrd	r2, [sp, #8]
   13e60:	mvn	r1, #0
   13e64:	mvn	r0, #2
   13e68:	cmp	r3, r1
   13e6c:	cmpeq	r2, r0
   13e70:	bhi	14234 <ftello64@plt+0x2c74>
   13e74:	cmp	r9, #0
   13e78:	beq	13e88 <ftello64@plt+0x28c8>
   13e7c:	ldrsb	r2, [r9]
   13e80:	cmp	r2, #0
   13e84:	bne	13d68 <ftello64@plt+0x27a8>
   13e88:	mov	r3, #22
   13e8c:	mvn	r0, #21
   13e90:	str	r3, [r4]
   13e94:	ldr	r3, [sp, #24]
   13e98:	ldr	r2, [sp, #44]	; 0x2c
   13e9c:	ldr	r3, [r3]
   13ea0:	cmp	r2, r3
   13ea4:	bne	142d0 <ftello64@plt+0x2d10>
   13ea8:	add	sp, sp, #52	; 0x34
   13eac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13eb0:	subs	r6, r2, #1
   13eb4:	sbc	r7, r3, #0
   13eb8:	mvn	r3, #0
   13ebc:	mvn	r2, #2
   13ec0:	cmp	r7, r3
   13ec4:	cmpeq	r6, r2
   13ec8:	bls	13d2c <ftello64@plt+0x276c>
   13ecc:	rsb	r0, r0, #0
   13ed0:	cmp	r0, #0
   13ed4:	bge	13e94 <ftello64@plt+0x28d4>
   13ed8:	rsb	r3, r0, #0
   13edc:	b	13e90 <ftello64@plt+0x28d0>
   13ee0:	orrs	r3, sl, fp
   13ee4:	bne	13e74 <ftello64@plt+0x28b4>
   13ee8:	ldrsb	r2, [r9, #1]
   13eec:	cmp	r2, #105	; 0x69
   13ef0:	bne	13d74 <ftello64@plt+0x27b4>
   13ef4:	ldrsb	r2, [r9, #2]
   13ef8:	bic	r2, r2, #32
   13efc:	cmp	r2, #66	; 0x42
   13f00:	bne	13d8c <ftello64@plt+0x27cc>
   13f04:	ldrsb	r2, [r9, #3]
   13f08:	cmp	r2, #0
   13f0c:	bne	13d8c <ftello64@plt+0x27cc>
   13f10:	strd	sl, [sp]
   13f14:	mov	sl, r9
   13f18:	ldr	r9, [sp, #32]
   13f1c:	mov	r3, #1024	; 0x400
   13f20:	ldr	r5, [sp, #28]
   13f24:	str	r3, [sp, #28]
   13f28:	ldrsb	r7, [sl]
   13f2c:	ldr	r6, [pc, #936]	; 142dc <ftello64@plt+0x2d1c>
   13f30:	add	r6, pc, r6
   13f34:	mov	r1, r7
   13f38:	mov	r0, r6
   13f3c:	bl	113ec <strchr@plt>
   13f40:	cmp	r0, #0
   13f44:	beq	14214 <ftello64@plt+0x2c54>
   13f48:	sub	ip, r0, r6
   13f4c:	add	fp, ip, #1
   13f50:	cmp	fp, #0
   13f54:	beq	14020 <ftello64@plt+0x2a60>
   13f58:	ldr	r3, [sp, #20]
   13f5c:	ldr	r6, [sp, #28]
   13f60:	cmp	r3, #0
   13f64:	mov	r0, #0
   13f68:	asr	r7, r6, #31
   13f6c:	mov	r1, #0
   13f70:	bne	14270 <ftello64@plt+0x2cb0>
   13f74:	orrs	r3, r0, r1
   13f78:	bne	14064 <ftello64@plt+0x2aa4>
   13f7c:	str	fp, [sp, #32]
   13f80:	sub	ip, ip, #1
   13f84:	str	r8, [sp, #36]	; 0x24
   13f88:	mov	fp, r4
   13f8c:	ldrd	r0, [sp, #16]
   13f90:	mov	lr, r5
   13f94:	mov	sl, r9
   13f98:	b	13fa8 <ftello64@plt+0x29e8>
   13f9c:	orrs	r3, r4, r5
   13fa0:	sub	ip, ip, #1
   13fa4:	bne	1404c <ftello64@plt+0x2a8c>
   13fa8:	mul	r2, r0, r7
   13fac:	cmn	ip, #1
   13fb0:	mla	r2, r6, r1, r2
   13fb4:	umull	r0, r1, r0, r6
   13fb8:	add	r2, r2, r1
   13fbc:	mov	r1, r2
   13fc0:	beq	141d8 <ftello64@plt+0x2c18>
   13fc4:	cmp	r2, #0
   13fc8:	mov	r4, #0
   13fcc:	mov	r5, #0
   13fd0:	beq	13f9c <ftello64@plt+0x29dc>
   13fd4:	umull	r2, r3, r6, r2
   13fd8:	umull	r8, r9, r0, r6
   13fdc:	strd	r2, [sp, #8]
   13fe0:	mov	r8, r9
   13fe4:	ldr	r3, [sp, #12]
   13fe8:	adds	r8, r2, r8
   13fec:	mov	r2, #0
   13ff0:	adc	r3, r3, r2
   13ff4:	cmp	r3, r2
   13ff8:	movne	r4, #1
   13ffc:	movne	r5, #0
   14000:	b	13f9c <ftello64@plt+0x29dc>
   14004:	ldr	r0, [r4]
   14008:	cmp	r0, #0
   1400c:	beq	13e88 <ftello64@plt+0x28c8>
   14010:	b	13ecc <ftello64@plt+0x290c>
   14014:	cmp	r2, #0
   14018:	bne	13d8c <ftello64@plt+0x27cc>
   1401c:	b	13f10 <ftello64@plt+0x2950>
   14020:	cmp	r9, #0
   14024:	movne	r0, fp
   14028:	bne	14070 <ftello64@plt+0x2ab0>
   1402c:	mov	r0, r9
   14030:	ldrd	r2, [sp, #16]
   14034:	strd	r2, [r5]
   14038:	b	13e94 <ftello64@plt+0x28d4>
   1403c:	ldrd	r2, [sp, #16]
   14040:	mov	r0, sl
   14044:	strd	r2, [r5]
   14048:	b	13e94 <ftello64@plt+0x28d4>
   1404c:	mov	r4, fp
   14050:	ldr	r8, [sp, #36]	; 0x24
   14054:	ldr	fp, [sp, #32]
   14058:	mov	r5, lr
   1405c:	mov	r9, sl
   14060:	strd	r0, [sp, #16]
   14064:	mvn	r0, #33	; 0x21
   14068:	cmp	r9, #0
   1406c:	beq	14074 <ftello64@plt+0x2ab4>
   14070:	str	fp, [r9]
   14074:	ldrd	r2, [sp]
   14078:	mov	r1, r2
   1407c:	orrs	r3, r1, r3
   14080:	movne	r3, #1
   14084:	moveq	r3, #0
   14088:	cmp	fp, #0
   1408c:	moveq	r3, #0
   14090:	cmp	r3, #0
   14094:	beq	141cc <ftello64@plt+0x2c0c>
   14098:	ldr	r3, [pc, #576]	; 142e0 <ftello64@plt+0x2d20>
   1409c:	ldr	r1, [pc, #576]	; 142e4 <ftello64@plt+0x2d24>
   140a0:	umull	ip, r3, r3, r8
   140a4:	smull	ip, r1, r1, r8
   140a8:	lsr	r3, r3, #1
   140ac:	rsb	r1, r1, r8, asr #31
   140b0:	add	r3, r3, r3, lsl #1
   140b4:	add	r1, r1, fp
   140b8:	subs	r3, r8, r3
   140bc:	sub	r6, r1, #1
   140c0:	bne	1423c <ftello64@plt+0x2c7c>
   140c4:	ldrd	r8, [sp]
   140c8:	adds	r3, r8, r8
   140cc:	adc	r2, r9, r9
   140d0:	adds	r3, r3, r8
   140d4:	adc	r2, r2, r9
   140d8:	lsl	ip, r3, #5
   140dc:	lsl	lr, r2, #5
   140e0:	orr	lr, lr, r3, lsr #27
   140e4:	adds	r3, r3, ip
   140e8:	adc	r2, r2, lr
   140ec:	adds	r3, r8, r3
   140f0:	str	r3, [sp]
   140f4:	ldr	r3, [sp, #4]
   140f8:	adc	r3, r3, r2
   140fc:	str	r3, [sp, #4]
   14100:	cmp	r6, #0
   14104:	blt	13e88 <ftello64@plt+0x28c8>
   14108:	beq	141b0 <ftello64@plt+0x2bf0>
   1410c:	ldr	r3, [sp, #4]
   14110:	ldr	r8, [sp, #28]
   14114:	cmp	r3, #0
   14118:	mov	r6, #0
   1411c:	asr	r9, r8, #31
   14120:	mov	r7, #0
   14124:	bne	142a4 <ftello64@plt+0x2ce4>
   14128:	orrs	r3, r6, r7
   1412c:	bne	141b0 <ftello64@plt+0x2bf0>
   14130:	sub	r1, r1, #3
   14134:	ldrd	r2, [sp]
   14138:	mov	lr, r4
   1413c:	str	r5, [sp, #8]
   14140:	b	14150 <ftello64@plt+0x2b90>
   14144:	orrs	ip, r6, r7
   14148:	sub	r1, r1, #1
   1414c:	bne	141a4 <ftello64@plt+0x2be4>
   14150:	mul	ip, r2, r9
   14154:	cmn	r1, #1
   14158:	mla	ip, r8, r3, ip
   1415c:	umull	r2, r3, r2, r8
   14160:	add	ip, ip, r3
   14164:	mov	r3, ip
   14168:	beq	141a4 <ftello64@plt+0x2be4>
   1416c:	cmp	ip, #0
   14170:	mov	r6, #0
   14174:	mov	r7, #0
   14178:	beq	14144 <ftello64@plt+0x2b84>
   1417c:	umull	sl, fp, r2, r8
   14180:	umull	r4, r5, r8, ip
   14184:	mov	ip, fp
   14188:	adds	ip, r4, ip
   1418c:	mov	ip, #0
   14190:	adc	ip, r5, ip
   14194:	cmp	ip, #0
   14198:	movne	r6, #1
   1419c:	movne	r7, #0
   141a0:	b	14144 <ftello64@plt+0x2b84>
   141a4:	ldr	r5, [sp, #8]
   141a8:	mov	r4, lr
   141ac:	strd	r2, [sp]
   141b0:	ldrd	r2, [sp]
   141b4:	ldr	r1, [sp, #16]
   141b8:	adds	r1, r1, r2
   141bc:	str	r1, [sp, #16]
   141c0:	ldr	r1, [sp, #20]
   141c4:	adc	r3, r1, r3
   141c8:	str	r3, [sp, #20]
   141cc:	ldrd	r2, [sp, #16]
   141d0:	strd	r2, [r5]
   141d4:	b	13ed0 <ftello64@plt+0x2910>
   141d8:	mov	r4, fp
   141dc:	strd	r0, [sp, #16]
   141e0:	ldr	r8, [sp, #36]	; 0x24
   141e4:	ldr	fp, [sp, #32]
   141e8:	mov	r5, lr
   141ec:	mov	r9, sl
   141f0:	mov	r0, #0
   141f4:	b	14068 <ftello64@plt+0x2aa8>
   141f8:	mov	r3, #1000	; 0x3e8
   141fc:	strd	sl, [sp]
   14200:	ldr	r5, [sp, #28]
   14204:	mov	sl, r9
   14208:	str	r3, [sp, #28]
   1420c:	ldr	r9, [sp, #32]
   14210:	b	13f28 <ftello64@plt+0x2968>
   14214:	ldr	r6, [pc, #204]	; 142e8 <ftello64@plt+0x2d28>
   14218:	mov	r1, r7
   1421c:	add	r6, pc, r6
   14220:	mov	r0, r6
   14224:	bl	113ec <strchr@plt>
   14228:	cmp	r0, #0
   1422c:	bne	13f48 <ftello64@plt+0x2988>
   14230:	b	13e88 <ftello64@plt+0x28c8>
   14234:	mov	r0, ip
   14238:	b	13ecc <ftello64@plt+0x290c>
   1423c:	cmp	r3, #1
   14240:	bne	14100 <ftello64@plt+0x2b40>
   14244:	ldrd	r8, [sp]
   14248:	lsl	r2, r9, #2
   1424c:	lsl	r3, r8, #2
   14250:	adds	r3, r3, r8
   14254:	orr	r2, r2, r8, lsr #30
   14258:	adc	r2, r2, r9
   1425c:	adds	r3, r3, r3
   14260:	str	r3, [sp]
   14264:	adc	r3, r2, r2
   14268:	str	r3, [sp, #4]
   1426c:	b	14100 <ftello64@plt+0x2b40>
   14270:	ldr	lr, [sp, #28]
   14274:	ldr	r3, [sp, #16]
   14278:	ldr	sl, [sp, #20]
   1427c:	umull	r2, r3, r3, lr
   14280:	str	r3, [sp, #8]
   14284:	mov	r3, #0
   14288:	str	r3, [sp, #12]
   1428c:	ldrd	r2, [sp, #8]
   14290:	umlal	r2, r3, sl, lr
   14294:	cmp	r3, #0
   14298:	movne	r0, #1
   1429c:	movne	r1, #0
   142a0:	b	13f74 <ftello64@plt+0x29b4>
   142a4:	ldr	r3, [sp]
   142a8:	ldr	ip, [sp, #28]
   142ac:	ldr	lr, [sp, #4]
   142b0:	umull	sl, fp, r3, ip
   142b4:	mov	r3, #0
   142b8:	mov	r2, fp
   142bc:	umlal	r2, r3, lr, ip
   142c0:	cmp	r3, #0
   142c4:	movne	r6, #1
   142c8:	movne	r7, #0
   142cc:	b	14128 <ftello64@plt+0x2b68>
   142d0:	bl	112e4 <__stack_chk_fail@plt>
   142d4:	andeq	r4, r1, r8, lsr r2
   142d8:	andeq	r0, r0, r0, asr r1
   142dc:	strdeq	r3, [r0], -r4
   142e0:	bge	feabed94 <optarg@@GLIBC_2.4+0xfea96d6c>
   142e4:	ldrbpl	r5, [r5, #-1366]	; 0xfffffaaa
   142e8:	andeq	r3, r0, r4, lsl r3
   142ec:	mov	r2, #0
   142f0:	b	13c5c <ftello64@plt+0x269c>
   142f4:	push	{r4, r5, r6, lr}
   142f8:	subs	r5, r0, #0
   142fc:	mov	r6, r1
   14300:	beq	1436c <ftello64@plt+0x2dac>
   14304:	ldrsb	r4, [r5]
   14308:	cmp	r4, #0
   1430c:	beq	14380 <ftello64@plt+0x2dc0>
   14310:	bl	113bc <__ctype_b_loc@plt>
   14314:	mov	r3, r5
   14318:	ldr	r0, [r0]
   1431c:	b	14334 <ftello64@plt+0x2d74>
   14320:	adds	r3, r3, #1
   14324:	beq	1436c <ftello64@plt+0x2dac>
   14328:	ldrsb	r4, [r3]
   1432c:	cmp	r4, #0
   14330:	beq	14348 <ftello64@plt+0x2d88>
   14334:	uxtb	r4, r4
   14338:	lsl	r4, r4, #1
   1433c:	ldrh	r2, [r0, r4]
   14340:	tst	r2, #2048	; 0x800
   14344:	bne	14320 <ftello64@plt+0x2d60>
   14348:	cmp	r6, #0
   1434c:	strne	r3, [r6]
   14350:	cmp	r5, r3
   14354:	bcs	14378 <ftello64@plt+0x2db8>
   14358:	ldrsb	r3, [r3]
   1435c:	cmp	r3, #0
   14360:	bne	14378 <ftello64@plt+0x2db8>
   14364:	mov	r0, #1
   14368:	pop	{r4, r5, r6, pc}
   1436c:	cmp	r6, #0
   14370:	movne	r3, #0
   14374:	strne	r3, [r6]
   14378:	mov	r0, #0
   1437c:	pop	{r4, r5, r6, pc}
   14380:	cmp	r1, #0
   14384:	strne	r5, [r1]
   14388:	b	14378 <ftello64@plt+0x2db8>
   1438c:	push	{r4, r5, r6, lr}
   14390:	subs	r5, r0, #0
   14394:	mov	r6, r1
   14398:	beq	14404 <ftello64@plt+0x2e44>
   1439c:	ldrsb	r4, [r5]
   143a0:	cmp	r4, #0
   143a4:	beq	14418 <ftello64@plt+0x2e58>
   143a8:	bl	113bc <__ctype_b_loc@plt>
   143ac:	mov	r3, r5
   143b0:	ldr	r0, [r0]
   143b4:	b	143cc <ftello64@plt+0x2e0c>
   143b8:	adds	r3, r3, #1
   143bc:	beq	14404 <ftello64@plt+0x2e44>
   143c0:	ldrsb	r4, [r3]
   143c4:	cmp	r4, #0
   143c8:	beq	143e0 <ftello64@plt+0x2e20>
   143cc:	uxtb	r4, r4
   143d0:	lsl	r4, r4, #1
   143d4:	ldrh	r2, [r0, r4]
   143d8:	tst	r2, #4096	; 0x1000
   143dc:	bne	143b8 <ftello64@plt+0x2df8>
   143e0:	cmp	r6, #0
   143e4:	strne	r3, [r6]
   143e8:	cmp	r5, r3
   143ec:	bcs	14410 <ftello64@plt+0x2e50>
   143f0:	ldrsb	r3, [r3]
   143f4:	cmp	r3, #0
   143f8:	bne	14410 <ftello64@plt+0x2e50>
   143fc:	mov	r0, #1
   14400:	pop	{r4, r5, r6, pc}
   14404:	cmp	r6, #0
   14408:	movne	r3, #0
   1440c:	strne	r3, [r6]
   14410:	mov	r0, #0
   14414:	pop	{r4, r5, r6, pc}
   14418:	cmp	r1, #0
   1441c:	strne	r5, [r1]
   14420:	b	14410 <ftello64@plt+0x2e50>
   14424:	push	{r1, r2, r3}
   14428:	ldr	r3, [pc, #188]	; 144ec <ftello64@plt+0x2f2c>
   1442c:	ldr	r2, [pc, #188]	; 144f0 <ftello64@plt+0x2f30>
   14430:	add	r3, pc, r3
   14434:	push	{r4, r5, r6, r7, r8, lr}
   14438:	sub	sp, sp, #12
   1443c:	ldr	r7, [r3, r2]
   14440:	ldr	r8, [sp, #36]	; 0x24
   14444:	mov	r6, r0
   14448:	ldr	r3, [r7]
   1444c:	add	r4, sp, #48	; 0x30
   14450:	str	r3, [sp, #4]
   14454:	b	14470 <ftello64@plt+0x2eb0>
   14458:	mov	r1, r5
   1445c:	mov	r0, r6
   14460:	bl	11230 <strcmp@plt>
   14464:	add	r4, r4, #8
   14468:	cmp	r0, #0
   1446c:	beq	144a8 <ftello64@plt+0x2ee8>
   14470:	ldr	r1, [r4, #-8]
   14474:	sub	r3, r4, #4
   14478:	cmp	r1, #0
   1447c:	str	r3, [sp]
   14480:	beq	144c8 <ftello64@plt+0x2f08>
   14484:	ldr	r5, [r4, #-4]
   14488:	str	r4, [sp]
   1448c:	cmp	r5, #0
   14490:	beq	144c8 <ftello64@plt+0x2f08>
   14494:	mov	r0, r6
   14498:	bl	11230 <strcmp@plt>
   1449c:	cmp	r0, #0
   144a0:	bne	14458 <ftello64@plt+0x2e98>
   144a4:	mov	r0, #1
   144a8:	ldr	r2, [sp, #4]
   144ac:	ldr	r3, [r7]
   144b0:	cmp	r2, r3
   144b4:	bne	144e8 <ftello64@plt+0x2f28>
   144b8:	add	sp, sp, #12
   144bc:	pop	{r4, r5, r6, r7, r8, lr}
   144c0:	add	sp, sp, #12
   144c4:	bx	lr
   144c8:	ldr	r1, [pc, #36]	; 144f4 <ftello64@plt+0x2f34>
   144cc:	mov	r3, r6
   144d0:	add	r1, pc, r1
   144d4:	mov	r2, r8
   144d8:	ldr	r0, [r1]
   144dc:	ldr	r1, [pc, #20]	; 144f8 <ftello64@plt+0x2f38>
   144e0:	add	r1, pc, r1
   144e4:	bl	114f4 <errx@plt>
   144e8:	bl	112e4 <__stack_chk_fail@plt>
   144ec:	andeq	r3, r1, ip, ror #20
   144f0:	andeq	r0, r0, r0, asr r1
   144f4:	andeq	r3, r1, r0, lsr fp
   144f8:	andeq	r3, r0, r8, lsr r0
   144fc:	cmp	r1, #0
   14500:	beq	1454c <ftello64@plt+0x2f8c>
   14504:	ldrsb	r3, [r0]
   14508:	cmp	r3, #0
   1450c:	beq	1454c <ftello64@plt+0x2f8c>
   14510:	sxtb	r2, r2
   14514:	cmp	r3, r2
   14518:	bxeq	lr
   1451c:	add	r1, r0, r1
   14520:	add	r3, r0, #1
   14524:	b	14540 <ftello64@plt+0x2f80>
   14528:	ldrsb	ip, [r3]
   1452c:	add	r3, r3, #1
   14530:	cmp	ip, #0
   14534:	beq	1454c <ftello64@plt+0x2f8c>
   14538:	cmp	ip, r2
   1453c:	bxeq	lr
   14540:	cmp	r3, r1
   14544:	mov	r0, r3
   14548:	bne	14528 <ftello64@plt+0x2f68>
   1454c:	mov	r0, #0
   14550:	bx	lr
   14554:	push	{r4, r5, r6, lr}
   14558:	mov	r2, #10
   1455c:	mov	r4, r0
   14560:	mov	r5, r1
   14564:	bl	13c18 <ftello64@plt+0x2658>
   14568:	cmp	r0, #65536	; 0x10000
   1456c:	bcs	14578 <ftello64@plt+0x2fb8>
   14570:	uxth	r0, r0
   14574:	pop	{r4, r5, r6, pc}
   14578:	mov	r1, r5
   1457c:	mov	r0, r4
   14580:	bl	13bd8 <ftello64@plt+0x2618>
   14584:	push	{r4, r5, r6, lr}
   14588:	mov	r2, #16
   1458c:	mov	r4, r0
   14590:	mov	r5, r1
   14594:	bl	13c18 <ftello64@plt+0x2658>
   14598:	cmp	r0, #65536	; 0x10000
   1459c:	bcs	145a8 <ftello64@plt+0x2fe8>
   145a0:	uxth	r0, r0
   145a4:	pop	{r4, r5, r6, pc}
   145a8:	mov	r1, r5
   145ac:	mov	r0, r4
   145b0:	bl	13bd8 <ftello64@plt+0x2618>
   145b4:	mov	r2, #10
   145b8:	b	13c18 <ftello64@plt+0x2658>
   145bc:	mov	r2, #16
   145c0:	b	13c18 <ftello64@plt+0x2658>
   145c4:	ldr	r2, [pc, #236]	; 146b8 <ftello64@plt+0x30f8>
   145c8:	ldr	ip, [pc, #236]	; 146bc <ftello64@plt+0x30fc>
   145cc:	add	r2, pc, r2
   145d0:	push	{r4, r5, r6, r7, r8, lr}
   145d4:	sub	sp, sp, #8
   145d8:	ldr	r7, [r2, ip]
   145dc:	mov	r5, #0
   145e0:	mov	r4, r0
   145e4:	ldr	r3, [r7]
   145e8:	mov	r8, r1
   145ec:	str	r5, [sp]
   145f0:	str	r3, [sp, #4]
   145f4:	bl	11404 <__errno_location@plt>
   145f8:	cmp	r4, r5
   145fc:	str	r5, [r0]
   14600:	beq	14610 <ftello64@plt+0x3050>
   14604:	ldrsb	r3, [r4]
   14608:	cmp	r3, r5
   1460c:	bne	14630 <ftello64@plt+0x3070>
   14610:	ldr	r1, [pc, #168]	; 146c0 <ftello64@plt+0x3100>
   14614:	mov	r3, r4
   14618:	add	r1, pc, r1
   1461c:	mov	r2, r8
   14620:	ldr	r0, [r1]
   14624:	ldr	r1, [pc, #152]	; 146c4 <ftello64@plt+0x3104>
   14628:	add	r1, pc, r1
   1462c:	bl	114f4 <errx@plt>
   14630:	mov	r6, r0
   14634:	mov	r2, #10
   14638:	mov	r3, r5
   1463c:	mov	r1, sp
   14640:	mov	r0, r4
   14644:	bl	1153c <__strtoll_internal@plt>
   14648:	ldr	r2, [r6]
   1464c:	cmp	r2, r5
   14650:	bne	1468c <ftello64@plt+0x30cc>
   14654:	ldr	r3, [sp]
   14658:	cmp	r3, r4
   1465c:	beq	14610 <ftello64@plt+0x3050>
   14660:	cmp	r3, r5
   14664:	beq	14674 <ftello64@plt+0x30b4>
   14668:	ldrsb	r3, [r3]
   1466c:	cmp	r3, r5
   14670:	bne	14610 <ftello64@plt+0x3050>
   14674:	ldr	r2, [sp, #4]
   14678:	ldr	r3, [r7]
   1467c:	cmp	r2, r3
   14680:	bne	146b4 <ftello64@plt+0x30f4>
   14684:	add	sp, sp, #8
   14688:	pop	{r4, r5, r6, r7, r8, pc}
   1468c:	ldr	r3, [pc, #52]	; 146c8 <ftello64@plt+0x3108>
   14690:	cmp	r2, #34	; 0x22
   14694:	add	r3, pc, r3
   14698:	ldr	r0, [r3]
   1469c:	bne	14610 <ftello64@plt+0x3050>
   146a0:	ldr	r1, [pc, #36]	; 146cc <ftello64@plt+0x310c>
   146a4:	mov	r3, r4
   146a8:	mov	r2, r8
   146ac:	add	r1, pc, r1
   146b0:	bl	11314 <err@plt>
   146b4:	bl	112e4 <__stack_chk_fail@plt>
   146b8:	ldrdeq	r3, [r1], -r0
   146bc:	andeq	r0, r0, r0, asr r1
   146c0:	andeq	r3, r1, r8, ror #19
   146c4:	strdeq	r2, [r0], -r0
   146c8:	andeq	r3, r1, ip, ror #18
   146cc:	andeq	r2, r0, ip, ror #28
   146d0:	push	{r4, r5, r6, r7, r8, lr}
   146d4:	mov	r7, r0
   146d8:	mov	r6, r1
   146dc:	bl	145c4 <ftello64@plt+0x3004>
   146e0:	mov	r3, #0
   146e4:	mvn	r2, #0
   146e8:	adds	r4, r0, #-2147483648	; 0x80000000
   146ec:	adc	r5, r1, #0
   146f0:	cmp	r5, r3
   146f4:	cmpeq	r4, r2
   146f8:	popls	{r4, r5, r6, r7, r8, pc}
   146fc:	bl	11404 <__errno_location@plt>
   14700:	ldr	ip, [pc, #32]	; 14728 <ftello64@plt+0x3168>
   14704:	ldr	r1, [pc, #32]	; 1472c <ftello64@plt+0x316c>
   14708:	add	ip, pc, ip
   1470c:	mov	lr, #34	; 0x22
   14710:	mov	r3, r7
   14714:	mov	r2, r6
   14718:	add	r1, pc, r1
   1471c:	str	lr, [r0]
   14720:	ldr	r0, [ip]
   14724:	bl	11314 <err@plt>
   14728:	strdeq	r3, [r1], -r8
   1472c:	andeq	r2, r0, r0, lsl #28
   14730:	push	{r4, r5, r6, lr}
   14734:	mov	r5, r0
   14738:	mov	r4, r1
   1473c:	bl	146d0 <ftello64@plt+0x3110>
   14740:	add	r3, r0, #32768	; 0x8000
   14744:	cmp	r3, #65536	; 0x10000
   14748:	bcs	14754 <ftello64@plt+0x3194>
   1474c:	sxth	r0, r0
   14750:	pop	{r4, r5, r6, pc}
   14754:	bl	11404 <__errno_location@plt>
   14758:	ldr	ip, [pc, #32]	; 14780 <ftello64@plt+0x31c0>
   1475c:	ldr	r1, [pc, #32]	; 14784 <ftello64@plt+0x31c4>
   14760:	add	ip, pc, ip
   14764:	mov	lr, #34	; 0x22
   14768:	mov	r3, r5
   1476c:	mov	r2, r4
   14770:	add	r1, pc, r1
   14774:	str	lr, [r0]
   14778:	ldr	r0, [ip]
   1477c:	bl	11314 <err@plt>
   14780:	andeq	r3, r1, r0, lsr #17
   14784:	andeq	r2, r0, r8, lsr #27
   14788:	mov	r2, #10
   1478c:	b	13ac4 <ftello64@plt+0x2504>
   14790:	mov	r2, #16
   14794:	b	13ac4 <ftello64@plt+0x2504>
   14798:	ldr	r2, [pc, #228]	; 14884 <ftello64@plt+0x32c4>
   1479c:	ldr	r3, [pc, #228]	; 14888 <ftello64@plt+0x32c8>
   147a0:	add	r2, pc, r2
   147a4:	push	{r4, r5, r6, r7, r8, lr}
   147a8:	sub	sp, sp, #8
   147ac:	ldr	r7, [r2, r3]
   147b0:	mov	r5, #0
   147b4:	mov	r4, r0
   147b8:	ldr	r3, [r7]
   147bc:	mov	r8, r1
   147c0:	str	r5, [sp]
   147c4:	str	r3, [sp, #4]
   147c8:	bl	11404 <__errno_location@plt>
   147cc:	cmp	r4, r5
   147d0:	str	r5, [r0]
   147d4:	beq	147e4 <ftello64@plt+0x3224>
   147d8:	ldrsb	r3, [r4]
   147dc:	cmp	r3, r5
   147e0:	bne	14804 <ftello64@plt+0x3244>
   147e4:	ldr	r1, [pc, #160]	; 1488c <ftello64@plt+0x32cc>
   147e8:	mov	r3, r4
   147ec:	add	r1, pc, r1
   147f0:	mov	r2, r8
   147f4:	ldr	r0, [r1]
   147f8:	ldr	r1, [pc, #144]	; 14890 <ftello64@plt+0x32d0>
   147fc:	add	r1, pc, r1
   14800:	bl	114f4 <errx@plt>
   14804:	mov	r6, r0
   14808:	mov	r1, sp
   1480c:	mov	r0, r4
   14810:	bl	11494 <strtod@plt>
   14814:	ldr	r2, [r6]
   14818:	cmp	r2, r5
   1481c:	bne	14858 <ftello64@plt+0x3298>
   14820:	ldr	r3, [sp]
   14824:	cmp	r3, r4
   14828:	beq	147e4 <ftello64@plt+0x3224>
   1482c:	cmp	r3, r5
   14830:	beq	14840 <ftello64@plt+0x3280>
   14834:	ldrsb	r3, [r3]
   14838:	cmp	r3, r5
   1483c:	bne	147e4 <ftello64@plt+0x3224>
   14840:	ldr	r2, [sp, #4]
   14844:	ldr	r3, [r7]
   14848:	cmp	r2, r3
   1484c:	bne	14880 <ftello64@plt+0x32c0>
   14850:	add	sp, sp, #8
   14854:	pop	{r4, r5, r6, r7, r8, pc}
   14858:	ldr	r3, [pc, #52]	; 14894 <ftello64@plt+0x32d4>
   1485c:	cmp	r2, #34	; 0x22
   14860:	add	r3, pc, r3
   14864:	ldr	r0, [r3]
   14868:	bne	147e4 <ftello64@plt+0x3224>
   1486c:	ldr	r1, [pc, #36]	; 14898 <ftello64@plt+0x32d8>
   14870:	mov	r3, r4
   14874:	mov	r2, r8
   14878:	add	r1, pc, r1
   1487c:	bl	11314 <err@plt>
   14880:	bl	112e4 <__stack_chk_fail@plt>
   14884:	strdeq	r3, [r1], -ip
   14888:	andeq	r0, r0, r0, asr r1
   1488c:	andeq	r3, r1, r4, lsl r8
   14890:	andeq	r2, r0, ip, lsl sp
   14894:	andeq	r3, r1, r0, lsr #15
   14898:	andeq	r2, r0, r0, lsr #25
   1489c:	ldr	r2, [pc, #232]	; 1498c <ftello64@plt+0x33cc>
   148a0:	ldr	r3, [pc, #232]	; 14990 <ftello64@plt+0x33d0>
   148a4:	add	r2, pc, r2
   148a8:	push	{r4, r5, r6, r7, r8, lr}
   148ac:	sub	sp, sp, #8
   148b0:	ldr	r7, [r2, r3]
   148b4:	mov	r5, #0
   148b8:	mov	r4, r0
   148bc:	ldr	r3, [r7]
   148c0:	mov	r8, r1
   148c4:	str	r5, [sp]
   148c8:	str	r3, [sp, #4]
   148cc:	bl	11404 <__errno_location@plt>
   148d0:	cmp	r4, r5
   148d4:	str	r5, [r0]
   148d8:	beq	148e8 <ftello64@plt+0x3328>
   148dc:	ldrsb	r3, [r4]
   148e0:	cmp	r3, r5
   148e4:	bne	14908 <ftello64@plt+0x3348>
   148e8:	ldr	r1, [pc, #164]	; 14994 <ftello64@plt+0x33d4>
   148ec:	mov	r3, r4
   148f0:	add	r1, pc, r1
   148f4:	mov	r2, r8
   148f8:	ldr	r0, [r1]
   148fc:	ldr	r1, [pc, #148]	; 14998 <ftello64@plt+0x33d8>
   14900:	add	r1, pc, r1
   14904:	bl	114f4 <errx@plt>
   14908:	mov	r6, r0
   1490c:	mov	r2, #10
   14910:	mov	r1, sp
   14914:	mov	r0, r4
   14918:	bl	1123c <strtol@plt>
   1491c:	ldr	r2, [r6]
   14920:	cmp	r2, r5
   14924:	bne	14960 <ftello64@plt+0x33a0>
   14928:	ldr	r3, [sp]
   1492c:	cmp	r3, r4
   14930:	beq	148e8 <ftello64@plt+0x3328>
   14934:	cmp	r3, r5
   14938:	beq	14948 <ftello64@plt+0x3388>
   1493c:	ldrsb	r3, [r3]
   14940:	cmp	r3, r5
   14944:	bne	148e8 <ftello64@plt+0x3328>
   14948:	ldr	r2, [sp, #4]
   1494c:	ldr	r3, [r7]
   14950:	cmp	r2, r3
   14954:	bne	14988 <ftello64@plt+0x33c8>
   14958:	add	sp, sp, #8
   1495c:	pop	{r4, r5, r6, r7, r8, pc}
   14960:	ldr	r3, [pc, #52]	; 1499c <ftello64@plt+0x33dc>
   14964:	cmp	r2, #34	; 0x22
   14968:	add	r3, pc, r3
   1496c:	ldr	r0, [r3]
   14970:	bne	148e8 <ftello64@plt+0x3328>
   14974:	ldr	r1, [pc, #36]	; 149a0 <ftello64@plt+0x33e0>
   14978:	mov	r3, r4
   1497c:	mov	r2, r8
   14980:	add	r1, pc, r1
   14984:	bl	11314 <err@plt>
   14988:	bl	112e4 <__stack_chk_fail@plt>
   1498c:	strdeq	r3, [r1], -r8
   14990:	andeq	r0, r0, r0, asr r1
   14994:	andeq	r3, r1, r0, lsl r7
   14998:	andeq	r2, r0, r8, lsl ip
   1499c:	muleq	r1, r8, r6
   149a0:	muleq	r0, r8, fp
   149a4:	ldr	r2, [pc, #232]	; 14a94 <ftello64@plt+0x34d4>
   149a8:	ldr	r3, [pc, #232]	; 14a98 <ftello64@plt+0x34d8>
   149ac:	add	r2, pc, r2
   149b0:	push	{r4, r5, r6, r7, r8, lr}
   149b4:	sub	sp, sp, #8
   149b8:	ldr	r7, [r2, r3]
   149bc:	mov	r5, #0
   149c0:	mov	r4, r0
   149c4:	ldr	r3, [r7]
   149c8:	mov	r8, r1
   149cc:	str	r5, [sp]
   149d0:	str	r3, [sp, #4]
   149d4:	bl	11404 <__errno_location@plt>
   149d8:	cmp	r4, r5
   149dc:	str	r5, [r0]
   149e0:	beq	149f0 <ftello64@plt+0x3430>
   149e4:	ldrsb	r3, [r4]
   149e8:	cmp	r3, r5
   149ec:	bne	14a10 <ftello64@plt+0x3450>
   149f0:	ldr	r1, [pc, #164]	; 14a9c <ftello64@plt+0x34dc>
   149f4:	mov	r3, r4
   149f8:	add	r1, pc, r1
   149fc:	mov	r2, r8
   14a00:	ldr	r0, [r1]
   14a04:	ldr	r1, [pc, #148]	; 14aa0 <ftello64@plt+0x34e0>
   14a08:	add	r1, pc, r1
   14a0c:	bl	114f4 <errx@plt>
   14a10:	mov	r6, r0
   14a14:	mov	r2, #10
   14a18:	mov	r1, sp
   14a1c:	mov	r0, r4
   14a20:	bl	113d4 <strtoul@plt>
   14a24:	ldr	r2, [r6]
   14a28:	cmp	r2, r5
   14a2c:	bne	14a68 <ftello64@plt+0x34a8>
   14a30:	ldr	r3, [sp]
   14a34:	cmp	r3, r4
   14a38:	beq	149f0 <ftello64@plt+0x3430>
   14a3c:	cmp	r3, r5
   14a40:	beq	14a50 <ftello64@plt+0x3490>
   14a44:	ldrsb	r3, [r3]
   14a48:	cmp	r3, r5
   14a4c:	bne	149f0 <ftello64@plt+0x3430>
   14a50:	ldr	r2, [sp, #4]
   14a54:	ldr	r3, [r7]
   14a58:	cmp	r2, r3
   14a5c:	bne	14a90 <ftello64@plt+0x34d0>
   14a60:	add	sp, sp, #8
   14a64:	pop	{r4, r5, r6, r7, r8, pc}
   14a68:	ldr	r3, [pc, #52]	; 14aa4 <ftello64@plt+0x34e4>
   14a6c:	cmp	r2, #34	; 0x22
   14a70:	add	r3, pc, r3
   14a74:	ldr	r0, [r3]
   14a78:	bne	149f0 <ftello64@plt+0x3430>
   14a7c:	ldr	r1, [pc, #36]	; 14aa8 <ftello64@plt+0x34e8>
   14a80:	mov	r3, r4
   14a84:	mov	r2, r8
   14a88:	add	r1, pc, r1
   14a8c:	bl	11314 <err@plt>
   14a90:	bl	112e4 <__stack_chk_fail@plt>
   14a94:	strdeq	r3, [r1], -r0
   14a98:	andeq	r0, r0, r0, asr r1
   14a9c:	andeq	r3, r1, r8, lsl #12
   14aa0:	andeq	r2, r0, r0, lsl fp
   14aa4:	muleq	r1, r0, r5
   14aa8:	muleq	r0, r0, sl
   14aac:	ldr	r3, [pc, #140]	; 14b40 <ftello64@plt+0x3580>
   14ab0:	ldr	r2, [pc, #140]	; 14b44 <ftello64@plt+0x3584>
   14ab4:	add	r3, pc, r3
   14ab8:	push	{r4, r5, r6, lr}
   14abc:	sub	sp, sp, #16
   14ac0:	ldr	r4, [r3, r2]
   14ac4:	mov	r5, r1
   14ac8:	mov	r1, sp
   14acc:	ldr	r3, [r4]
   14ad0:	mov	r6, r0
   14ad4:	str	r3, [sp, #12]
   14ad8:	bl	142ec <ftello64@plt+0x2d2c>
   14adc:	cmp	r0, #0
   14ae0:	beq	14b20 <ftello64@plt+0x3560>
   14ae4:	bl	11404 <__errno_location@plt>
   14ae8:	ldr	r3, [pc, #88]	; 14b48 <ftello64@plt+0x3588>
   14aec:	mov	r2, r5
   14af0:	ldr	r1, [pc, r3]
   14af4:	ldr	r3, [r0]
   14af8:	mov	r0, r1
   14afc:	cmp	r3, #0
   14b00:	mov	r3, r6
   14b04:	beq	14b14 <ftello64@plt+0x3554>
   14b08:	ldr	r1, [pc, #60]	; 14b4c <ftello64@plt+0x358c>
   14b0c:	add	r1, pc, r1
   14b10:	bl	11314 <err@plt>
   14b14:	ldr	r1, [pc, #52]	; 14b50 <ftello64@plt+0x3590>
   14b18:	add	r1, pc, r1
   14b1c:	bl	114f4 <errx@plt>
   14b20:	ldr	r2, [sp, #12]
   14b24:	ldr	r3, [r4]
   14b28:	ldrd	r0, [sp]
   14b2c:	cmp	r2, r3
   14b30:	bne	14b3c <ftello64@plt+0x357c>
   14b34:	add	sp, sp, #16
   14b38:	pop	{r4, r5, r6, pc}
   14b3c:	bl	112e4 <__stack_chk_fail@plt>
   14b40:	andeq	r3, r1, r8, ror #7
   14b44:	andeq	r0, r0, r0, asr r1
   14b48:	andeq	r3, r1, r0, lsl r5
   14b4c:	andeq	r2, r0, ip, lsl #20
   14b50:	andeq	r2, r0, r0, lsl #20
   14b54:	push	{r4, lr}
   14b58:	mov	r4, r1
   14b5c:	mov	r1, r2
   14b60:	bl	14798 <ftello64@plt+0x31d8>
   14b64:	vldr	d6, [pc, #28]	; 14b88 <ftello64@plt+0x35c8>
   14b68:	vcvt.s32.f64	s15, d0
   14b6c:	vcvt.f64.s32	d5, s15
   14b70:	vstr	s15, [r4]
   14b74:	vsub.f64	d0, d0, d5
   14b78:	vmul.f64	d0, d0, d6
   14b7c:	vcvt.s32.f64	s0, d0
   14b80:	vstr	s0, [r4, #4]
   14b84:	pop	{r4, pc}
   14b88:	andeq	r0, r0, r0
   14b8c:	smlawbmi	lr, r0, r4, r8
   14b90:	and	r2, r0, #61440	; 0xf000
   14b94:	cmp	r2, #16384	; 0x4000
   14b98:	moveq	r2, r1
   14b9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14ba0:	moveq	sl, #100	; 0x64
   14ba4:	mov	r3, r0
   14ba8:	add	r9, r1, #1
   14bac:	add	r8, r1, #2
   14bb0:	add	r7, r1, #3
   14bb4:	add	r6, r1, #4
   14bb8:	add	r5, r1, #5
   14bbc:	add	r4, r1, #6
   14bc0:	add	lr, r1, #7
   14bc4:	add	ip, r1, #8
   14bc8:	add	r0, r1, #9
   14bcc:	strbeq	sl, [r2], #10
   14bd0:	beq	14c74 <ftello64@plt+0x36b4>
   14bd4:	cmp	r2, #40960	; 0xa000
   14bd8:	moveq	r2, r1
   14bdc:	moveq	sl, #108	; 0x6c
   14be0:	strbeq	sl, [r2], #10
   14be4:	beq	14c74 <ftello64@plt+0x36b4>
   14be8:	cmp	r2, #8192	; 0x2000
   14bec:	moveq	r2, r1
   14bf0:	moveq	sl, #99	; 0x63
   14bf4:	strbeq	sl, [r2], #10
   14bf8:	beq	14c74 <ftello64@plt+0x36b4>
   14bfc:	cmp	r2, #24576	; 0x6000
   14c00:	moveq	r2, r1
   14c04:	moveq	sl, #98	; 0x62
   14c08:	strbeq	sl, [r2], #10
   14c0c:	beq	14c74 <ftello64@plt+0x36b4>
   14c10:	cmp	r2, #49152	; 0xc000
   14c14:	moveq	r2, r1
   14c18:	moveq	sl, #115	; 0x73
   14c1c:	strbeq	sl, [r2], #10
   14c20:	beq	14c74 <ftello64@plt+0x36b4>
   14c24:	cmp	r2, #4096	; 0x1000
   14c28:	moveq	r2, r1
   14c2c:	moveq	sl, #112	; 0x70
   14c30:	strbeq	sl, [r2], #10
   14c34:	beq	14c74 <ftello64@plt+0x36b4>
   14c38:	cmp	r2, #32768	; 0x8000
   14c3c:	moveq	r2, r1
   14c40:	moveq	sl, #45	; 0x2d
   14c44:	strbeq	sl, [r2], #10
   14c48:	beq	14c74 <ftello64@plt+0x36b4>
   14c4c:	mov	r2, r0
   14c50:	mov	r0, ip
   14c54:	mov	ip, lr
   14c58:	mov	lr, r4
   14c5c:	mov	r4, r5
   14c60:	mov	r5, r6
   14c64:	mov	r6, r7
   14c68:	mov	r7, r8
   14c6c:	mov	r8, r9
   14c70:	mov	r9, r1
   14c74:	tst	r3, #256	; 0x100
   14c78:	movne	fp, #114	; 0x72
   14c7c:	moveq	fp, #45	; 0x2d
   14c80:	tst	r3, #128	; 0x80
   14c84:	movne	sl, #119	; 0x77
   14c88:	moveq	sl, #45	; 0x2d
   14c8c:	tst	r3, #2048	; 0x800
   14c90:	strb	fp, [r9]
   14c94:	and	r9, r3, #64	; 0x40
   14c98:	strb	sl, [r8]
   14c9c:	beq	14d38 <ftello64@plt+0x3778>
   14ca0:	cmp	r9, #0
   14ca4:	movne	r9, #115	; 0x73
   14ca8:	moveq	r9, #83	; 0x53
   14cac:	tst	r3, #32
   14cb0:	movne	r8, #114	; 0x72
   14cb4:	moveq	r8, #45	; 0x2d
   14cb8:	tst	r3, #16
   14cbc:	strb	r9, [r7]
   14cc0:	movne	r7, #119	; 0x77
   14cc4:	moveq	r7, #45	; 0x2d
   14cc8:	tst	r3, #1024	; 0x400
   14ccc:	strb	r8, [r6]
   14cd0:	and	r6, r3, #8
   14cd4:	strb	r7, [r5]
   14cd8:	beq	14d48 <ftello64@plt+0x3788>
   14cdc:	cmp	r6, #0
   14ce0:	movne	r6, #115	; 0x73
   14ce4:	moveq	r6, #83	; 0x53
   14ce8:	tst	r3, #4
   14cec:	movne	r5, #114	; 0x72
   14cf0:	moveq	r5, #45	; 0x2d
   14cf4:	tst	r3, #2
   14cf8:	strb	r6, [r4]
   14cfc:	movne	r4, #119	; 0x77
   14d00:	moveq	r4, #45	; 0x2d
   14d04:	tst	r3, #512	; 0x200
   14d08:	strb	r5, [lr]
   14d0c:	and	r3, r3, #1
   14d10:	strb	r4, [ip]
   14d14:	beq	14d58 <ftello64@plt+0x3798>
   14d18:	cmp	r3, #0
   14d1c:	movne	ip, #116	; 0x74
   14d20:	moveq	ip, #84	; 0x54
   14d24:	mov	r3, #0
   14d28:	strb	ip, [r0]
   14d2c:	mov	r0, r1
   14d30:	strb	r3, [r2]
   14d34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d38:	cmp	r9, #0
   14d3c:	movne	r9, #120	; 0x78
   14d40:	moveq	r9, #45	; 0x2d
   14d44:	b	14cac <ftello64@plt+0x36ec>
   14d48:	cmp	r6, #0
   14d4c:	movne	r6, #120	; 0x78
   14d50:	moveq	r6, #45	; 0x2d
   14d54:	b	14ce8 <ftello64@plt+0x3728>
   14d58:	cmp	r3, #0
   14d5c:	movne	ip, #120	; 0x78
   14d60:	moveq	ip, #45	; 0x2d
   14d64:	b	14d24 <ftello64@plt+0x3764>
   14d68:	ldr	r1, [pc, #680]	; 15018 <ftello64@plt+0x3a58>
   14d6c:	ldr	ip, [pc, #680]	; 1501c <ftello64@plt+0x3a5c>
   14d70:	add	r1, pc, r1
   14d74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d78:	sub	sp, sp, #108	; 0x6c
   14d7c:	ldr	r8, [r1, ip]
   14d80:	tst	r0, #2
   14d84:	strd	r2, [sp, #32]
   14d88:	ldr	r1, [r8]
   14d8c:	addeq	r9, sp, #60	; 0x3c
   14d90:	str	r1, [sp, #100]	; 0x64
   14d94:	ldrd	r2, [sp, #32]
   14d98:	movne	r1, #32
   14d9c:	strbne	r1, [sp, #60]	; 0x3c
   14da0:	addne	ip, sp, #61	; 0x3d
   14da4:	addne	r9, sp, #60	; 0x3c
   14da8:	moveq	ip, r9
   14dac:	mov	r1, #10
   14db0:	mov	sl, #1
   14db4:	sub	lr, r1, #32
   14db8:	lsl	r4, sl, r1
   14dbc:	lsl	r5, sl, lr
   14dc0:	rsb	lr, r1, #32
   14dc4:	orr	r5, r5, sl, lsr lr
   14dc8:	cmp	r3, r5
   14dcc:	cmpeq	r2, r4
   14dd0:	bcc	14f8c <ftello64@plt+0x39cc>
   14dd4:	add	r1, r1, #10
   14dd8:	cmp	r1, #70	; 0x46
   14ddc:	bne	14db4 <ftello64@plt+0x37f4>
   14de0:	mov	lr, ip
   14de4:	strd	r2, [sp, #32]
   14de8:	mov	r4, r2
   14dec:	tst	r0, #1
   14df0:	mov	r2, #69	; 0x45
   14df4:	bic	r5, r3, #-268435456	; 0xf0000000
   14df8:	lsr	sl, r3, #28
   14dfc:	strb	r2, [lr], #1
   14e00:	bne	14f74 <ftello64@plt+0x39b4>
   14e04:	orrs	r3, r4, r5
   14e08:	mov	r3, #0
   14e0c:	strb	r3, [lr]
   14e10:	beq	14fb4 <ftello64@plt+0x39f4>
   14e14:	sub	r2, r1, #20
   14e18:	rsb	r0, r2, #32
   14e1c:	lsr	r3, r4, r2
   14e20:	sub	r1, r1, #52	; 0x34
   14e24:	orr	r3, r3, r5, lsl r0
   14e28:	orr	r3, r3, r5, lsr r1
   14e2c:	lsr	r2, r5, r2
   14e30:	adds	r6, r3, #50	; 0x32
   14e34:	adc	r7, r2, #0
   14e38:	mov	r3, #0
   14e3c:	mov	r2, #100	; 0x64
   14e40:	mov	r0, r6
   14e44:	mov	r1, r7
   14e48:	bl	1683c <ftello64@plt+0x527c>
   14e4c:	cmp	r1, #0
   14e50:	cmpeq	r0, #10
   14e54:	mov	r2, r0
   14e58:	mov	r3, r1
   14e5c:	addeq	sl, sl, #1
   14e60:	beq	14fb4 <ftello64@plt+0x39f4>
   14e64:	cmp	r7, #0
   14e68:	cmpeq	r6, #99	; 0x63
   14e6c:	strd	r2, [sp, #32]
   14e70:	bls	14fb4 <ftello64@plt+0x39f4>
   14e74:	bl	11524 <localeconv@plt>
   14e78:	ldrd	r2, [sp, #32]
   14e7c:	cmp	r0, #0
   14e80:	beq	14ffc <ftello64@plt+0x3a3c>
   14e84:	ldr	r0, [r0]
   14e88:	cmp	r0, #0
   14e8c:	beq	15008 <ftello64@plt+0x3a48>
   14e90:	ldrsb	r1, [r0]
   14e94:	cmp	r1, #0
   14e98:	ldreq	r0, [pc, #384]	; 15020 <ftello64@plt+0x3a60>
   14e9c:	addeq	r0, pc, r0
   14ea0:	ldr	r1, [pc, #380]	; 15024 <ftello64@plt+0x3a64>
   14ea4:	strd	r2, [sp, #16]
   14ea8:	add	r1, pc, r1
   14eac:	add	r4, sp, #68	; 0x44
   14eb0:	mov	r3, #32
   14eb4:	str	r0, [sp, #8]
   14eb8:	str	r1, [sp]
   14ebc:	str	r9, [sp, #24]
   14ec0:	str	sl, [sp, #4]
   14ec4:	mov	r0, r4
   14ec8:	mov	r1, r3
   14ecc:	mov	r2, #1
   14ed0:	bl	1159c <__snprintf_chk@plt>
   14ed4:	b	14fdc <ftello64@plt+0x3a1c>
   14ed8:	ldr	r4, [pc, #328]	; 15028 <ftello64@plt+0x3a68>
   14edc:	mvn	sl, #0
   14ee0:	ldr	fp, [pc, #324]	; 1502c <ftello64@plt+0x3a6c>
   14ee4:	umull	r2, r3, lr, r4
   14ee8:	sub	r4, r1, #42	; 0x2a
   14eec:	strd	r2, [sp, #40]	; 0x28
   14ef0:	ldr	r3, [sp, #44]	; 0x2c
   14ef4:	lsl	r2, sl, lr
   14ef8:	lsr	r3, r3, #3
   14efc:	str	r3, [sp, #52]	; 0x34
   14f00:	ldr	r3, [sp, #32]
   14f04:	str	r4, [sp, #48]	; 0x30
   14f08:	orr	r4, r2, sl, lsl r4
   14f0c:	lsr	r2, r3, lr
   14f10:	mov	r3, r2
   14f14:	ldr	r2, [sp, #52]	; 0x34
   14f18:	add	fp, pc, fp
   14f1c:	str	r4, [sp, #40]	; 0x28
   14f20:	ldrsb	fp, [fp, r2]
   14f24:	mov	r2, r3
   14f28:	ldr	r3, [sp, #36]	; 0x24
   14f2c:	rsb	r5, lr, #32
   14f30:	ldr	r4, [sp, #40]	; 0x28
   14f34:	orr	r2, r2, r3, lsl r5
   14f38:	orr	r4, r4, sl, lsr r5
   14f3c:	ldr	r3, [sp, #32]
   14f40:	str	r4, [sp, #40]	; 0x28
   14f44:	cmp	r0, #0
   14f48:	bic	r4, r3, sl, lsl lr
   14f4c:	ldr	r0, [sp, #36]	; 0x24
   14f50:	ldr	r3, [sp, #48]	; 0x30
   14f54:	mov	lr, ip
   14f58:	orr	sl, r2, r0, lsr r3
   14f5c:	ldr	r3, [sp, #40]	; 0x28
   14f60:	strb	fp, [lr], #1
   14f64:	bic	r5, r0, r3
   14f68:	beq	14e04 <ftello64@plt+0x3844>
   14f6c:	cmp	fp, #66	; 0x42
   14f70:	beq	14e04 <ftello64@plt+0x3844>
   14f74:	mov	r3, #105	; 0x69
   14f78:	strb	r3, [ip, #1]
   14f7c:	mov	r3, #66	; 0x42
   14f80:	add	lr, ip, #3
   14f84:	strb	r3, [ip, #2]
   14f88:	b	14e04 <ftello64@plt+0x3844>
   14f8c:	subs	lr, r1, #10
   14f90:	strd	r2, [sp, #32]
   14f94:	and	r0, r0, #1
   14f98:	bne	14ed8 <ftello64@plt+0x3918>
   14f9c:	ldr	sl, [sp, #32]
   14fa0:	cmp	r0, #0
   14fa4:	movne	r0, lr
   14fa8:	mov	r3, #66	; 0x42
   14fac:	strb	r0, [ip, #1]
   14fb0:	strb	r3, [ip]
   14fb4:	ldr	r2, [pc, #116]	; 15030 <ftello64@plt+0x3a70>
   14fb8:	add	r4, sp, #68	; 0x44
   14fbc:	add	r2, pc, r2
   14fc0:	mov	r3, #32
   14fc4:	stm	sp, {r2, sl}
   14fc8:	str	r9, [sp, #8]
   14fcc:	mov	r0, r4
   14fd0:	mov	r1, r3
   14fd4:	mov	r2, #1
   14fd8:	bl	1159c <__snprintf_chk@plt>
   14fdc:	mov	r0, r4
   14fe0:	bl	112d8 <strdup@plt>
   14fe4:	ldr	r2, [sp, #100]	; 0x64
   14fe8:	ldr	r3, [r8]
   14fec:	cmp	r2, r3
   14ff0:	bne	15014 <ftello64@plt+0x3a54>
   14ff4:	add	sp, sp, #108	; 0x6c
   14ff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ffc:	ldr	r0, [pc, #48]	; 15034 <ftello64@plt+0x3a74>
   15000:	add	r0, pc, r0
   15004:	b	14ea0 <ftello64@plt+0x38e0>
   15008:	ldr	r0, [pc, #40]	; 15038 <ftello64@plt+0x3a78>
   1500c:	add	r0, pc, r0
   15010:	b	14ea0 <ftello64@plt+0x38e0>
   15014:	bl	112e4 <__stack_chk_fail@plt>
   15018:	andeq	r3, r1, ip, lsr #2
   1501c:	andeq	r0, r0, r0, asr r1
   15020:	andeq	r2, r0, r4, lsr r8
   15024:	muleq	r0, ip, r6
   15028:	stclgt	12, cr12, [ip], {205}	; 0xcd
   1502c:	andeq	r2, r0, r4, lsr #12
   15030:	muleq	r0, r4, r5
   15034:	ldrdeq	r2, [r0], -r0
   15038:	andeq	r2, r0, r4, asr #13
   1503c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15040:	subs	r4, r0, #0
   15044:	beq	15114 <ftello64@plt+0x3b54>
   15048:	ldrsb	lr, [r4]
   1504c:	cmp	lr, #0
   15050:	beq	15114 <ftello64@plt+0x3b54>
   15054:	cmp	r1, #0
   15058:	clz	ip, r2
   1505c:	lsr	ip, ip, #5
   15060:	moveq	r0, #1
   15064:	movne	r0, ip
   15068:	cmp	r3, #0
   1506c:	moveq	r0, #1
   15070:	cmp	r0, #0
   15074:	bne	15114 <ftello64@plt+0x3b54>
   15078:	mov	r8, r3
   1507c:	mov	r7, r2
   15080:	mov	r9, r1
   15084:	mov	r5, r0
   15088:	b	150e4 <ftello64@plt+0x3b24>
   1508c:	cmp	r3, #0
   15090:	bne	150d0 <ftello64@plt+0x3b10>
   15094:	cmn	r4, #1
   15098:	add	r6, r4, #1
   1509c:	beq	1511c <ftello64@plt+0x3b5c>
   150a0:	cmp	r0, r6
   150a4:	bcs	15114 <ftello64@plt+0x3b54>
   150a8:	sub	r1, r6, r0
   150ac:	blx	r8
   150b0:	cmn	r0, #1
   150b4:	beq	15114 <ftello64@plt+0x3b54>
   150b8:	str	r0, [r9, r5, lsl #2]
   150bc:	ldrsb	r3, [r6]
   150c0:	add	r5, r5, #1
   150c4:	cmp	r3, #0
   150c8:	beq	1511c <ftello64@plt+0x3b5c>
   150cc:	mov	r0, #0
   150d0:	cmn	r4, #1
   150d4:	beq	1511c <ftello64@plt+0x3b5c>
   150d8:	ldrsb	lr, [r4, #1]!
   150dc:	cmp	lr, #0
   150e0:	beq	1511c <ftello64@plt+0x3b5c>
   150e4:	cmp	r7, r5
   150e8:	mov	r6, r4
   150ec:	bls	15124 <ftello64@plt+0x3b64>
   150f0:	cmp	r0, #0
   150f4:	moveq	r0, r4
   150f8:	cmp	lr, #44	; 0x2c
   150fc:	ldrsb	r3, [r4, #1]
   15100:	bne	1508c <ftello64@plt+0x3acc>
   15104:	cmp	r3, #0
   15108:	beq	15094 <ftello64@plt+0x3ad4>
   1510c:	cmp	r0, r6
   15110:	bcc	150a8 <ftello64@plt+0x3ae8>
   15114:	mvn	r0, #0
   15118:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1511c:	mov	r0, r5
   15120:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15124:	mvn	r0, #1
   15128:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1512c:	cmp	r0, #0
   15130:	beq	1519c <ftello64@plt+0x3bdc>
   15134:	push	{r4, lr}
   15138:	mov	r4, r3
   1513c:	cmp	r4, #0
   15140:	ldrsb	ip, [r0]
   15144:	clz	r3, ip
   15148:	lsr	r3, r3, #5
   1514c:	moveq	r3, #1
   15150:	cmp	r3, #0
   15154:	bne	15194 <ftello64@plt+0x3bd4>
   15158:	ldr	lr, [r4]
   1515c:	cmp	lr, r2
   15160:	bhi	15194 <ftello64@plt+0x3bd4>
   15164:	cmp	ip, #43	; 0x2b
   15168:	strne	r3, [r4]
   1516c:	addeq	r0, r0, #1
   15170:	ldr	r3, [sp, #8]
   15174:	addeq	r1, r1, lr, lsl #2
   15178:	subeq	r2, r2, lr
   1517c:	bl	1503c <ftello64@plt+0x3a7c>
   15180:	cmp	r0, #0
   15184:	ldrgt	r3, [r4]
   15188:	addgt	r3, r3, r0
   1518c:	strgt	r3, [r4]
   15190:	pop	{r4, pc}
   15194:	mvn	r0, #0
   15198:	pop	{r4, pc}
   1519c:	mvn	r0, #0
   151a0:	bx	lr
   151a4:	cmp	r2, #0
   151a8:	clz	r3, r1
   151ac:	lsr	r3, r3, #5
   151b0:	moveq	r3, #1
   151b4:	cmp	r0, #0
   151b8:	moveq	r3, #1
   151bc:	cmp	r3, #0
   151c0:	bne	1528c <ftello64@plt+0x3ccc>
   151c4:	push	{r4, r5, r6, r7, r8, lr}
   151c8:	mov	r6, r2
   151cc:	mov	r2, r3
   151d0:	ldrsb	r3, [r0]
   151d4:	mov	r8, r1
   151d8:	mov	r4, r0
   151dc:	mov	r7, #1
   151e0:	cmp	r3, #0
   151e4:	beq	15254 <ftello64@plt+0x3c94>
   151e8:	cmp	r2, #0
   151ec:	moveq	r2, r4
   151f0:	cmp	r3, #44	; 0x2c
   151f4:	mov	r5, r4
   151f8:	ldrsb	r3, [r4, #1]!
   151fc:	beq	1525c <ftello64@plt+0x3c9c>
   15200:	cmp	r3, #0
   15204:	bne	1527c <ftello64@plt+0x3cbc>
   15208:	mov	r5, r4
   1520c:	cmp	r2, r5
   15210:	sub	r1, r5, r2
   15214:	mov	r0, r2
   15218:	bcs	15274 <ftello64@plt+0x3cb4>
   1521c:	blx	r6
   15220:	mov	r2, r4
   15224:	cmp	r0, #0
   15228:	and	r1, r0, #7
   1522c:	poplt	{r4, r5, r6, r7, r8, pc}
   15230:	ldrb	r3, [r8, r0, asr #3]
   15234:	orr	r3, r3, r7, lsl r1
   15238:	strb	r3, [r8, r0, asr #3]
   1523c:	ldrsb	r3, [r5]
   15240:	cmp	r3, #0
   15244:	beq	15254 <ftello64@plt+0x3c94>
   15248:	ldrsb	r3, [r4]
   1524c:	cmp	r3, #0
   15250:	bne	151f0 <ftello64@plt+0x3c30>
   15254:	mov	r0, #0
   15258:	pop	{r4, r5, r6, r7, r8, pc}
   1525c:	cmp	r3, #0
   15260:	moveq	r5, r4
   15264:	cmp	r2, r5
   15268:	sub	r1, r5, r2
   1526c:	mov	r0, r2
   15270:	bcc	1521c <ftello64@plt+0x3c5c>
   15274:	mvn	r0, #0
   15278:	pop	{r4, r5, r6, r7, r8, pc}
   1527c:	adds	r4, r5, #1
   15280:	bne	151e0 <ftello64@plt+0x3c20>
   15284:	mov	r0, #0
   15288:	pop	{r4, r5, r6, r7, r8, pc}
   1528c:	mvn	r0, #21
   15290:	bx	lr
   15294:	cmp	r2, #0
   15298:	clz	r3, r1
   1529c:	lsr	r3, r3, #5
   152a0:	moveq	r3, #1
   152a4:	cmp	r0, #0
   152a8:	moveq	r3, #1
   152ac:	cmp	r3, #0
   152b0:	bne	15374 <ftello64@plt+0x3db4>
   152b4:	push	{r4, r5, r6, r7, r8, lr}
   152b8:	mov	r6, r2
   152bc:	mov	r2, r3
   152c0:	ldrsb	r3, [r0]
   152c4:	mov	r7, r1
   152c8:	mov	r4, r0
   152cc:	cmp	r3, #0
   152d0:	beq	1533c <ftello64@plt+0x3d7c>
   152d4:	cmp	r2, #0
   152d8:	moveq	r2, r4
   152dc:	cmp	r3, #44	; 0x2c
   152e0:	mov	r5, r4
   152e4:	ldrsb	r3, [r4, #1]!
   152e8:	beq	15344 <ftello64@plt+0x3d84>
   152ec:	cmp	r3, #0
   152f0:	bne	15364 <ftello64@plt+0x3da4>
   152f4:	mov	r5, r4
   152f8:	cmp	r2, r5
   152fc:	sub	r1, r5, r2
   15300:	mov	r0, r2
   15304:	bcs	1535c <ftello64@plt+0x3d9c>
   15308:	blx	r6
   1530c:	mov	r2, r4
   15310:	cmp	r0, #0
   15314:	poplt	{r4, r5, r6, r7, r8, pc}
   15318:	ldr	r3, [r7]
   1531c:	orr	r3, r3, r0
   15320:	str	r3, [r7]
   15324:	ldrsb	r3, [r5]
   15328:	cmp	r3, #0
   1532c:	beq	1533c <ftello64@plt+0x3d7c>
   15330:	ldrsb	r3, [r4]
   15334:	cmp	r3, #0
   15338:	bne	152dc <ftello64@plt+0x3d1c>
   1533c:	mov	r0, #0
   15340:	pop	{r4, r5, r6, r7, r8, pc}
   15344:	cmp	r3, #0
   15348:	moveq	r5, r4
   1534c:	cmp	r2, r5
   15350:	sub	r1, r5, r2
   15354:	mov	r0, r2
   15358:	bcc	15308 <ftello64@plt+0x3d48>
   1535c:	mvn	r0, #0
   15360:	pop	{r4, r5, r6, r7, r8, pc}
   15364:	adds	r4, r5, #1
   15368:	bne	152cc <ftello64@plt+0x3d0c>
   1536c:	mov	r0, #0
   15370:	pop	{r4, r5, r6, r7, r8, pc}
   15374:	mvn	r0, #21
   15378:	bx	lr
   1537c:	ldr	ip, [pc, #396]	; 15510 <ftello64@plt+0x3f50>
   15380:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15384:	add	ip, pc, ip
   15388:	ldr	lr, [pc, #388]	; 15514 <ftello64@plt+0x3f54>
   1538c:	sub	sp, sp, #8
   15390:	mov	r9, r3
   15394:	ldr	r5, [ip, lr]
   15398:	mov	sl, #0
   1539c:	subs	r4, r0, #0
   153a0:	ldr	r3, [r5]
   153a4:	mov	r7, r1
   153a8:	str	sl, [sp]
   153ac:	mov	r1, ip
   153b0:	str	r3, [sp, #4]
   153b4:	beq	15428 <ftello64@plt+0x3e68>
   153b8:	str	r9, [r7]
   153bc:	str	r9, [r2]
   153c0:	mov	r6, r2
   153c4:	bl	11404 <__errno_location@plt>
   153c8:	str	sl, [r0]
   153cc:	ldrsb	r3, [r4]
   153d0:	mov	r8, r0
   153d4:	cmp	r3, #58	; 0x3a
   153d8:	beq	15444 <ftello64@plt+0x3e84>
   153dc:	mov	sl, sp
   153e0:	mov	r1, sl
   153e4:	mov	r2, #10
   153e8:	mov	r0, r4
   153ec:	bl	1123c <strtol@plt>
   153f0:	str	r0, [r7]
   153f4:	str	r0, [r6]
   153f8:	ldr	r0, [r8]
   153fc:	cmp	r0, #0
   15400:	bne	15494 <ftello64@plt+0x3ed4>
   15404:	ldr	r2, [sp]
   15408:	cmp	r2, #0
   1540c:	cmpne	r2, r4
   15410:	beq	15494 <ftello64@plt+0x3ed4>
   15414:	ldrsb	r3, [r2]
   15418:	cmp	r3, #58	; 0x3a
   1541c:	beq	1549c <ftello64@plt+0x3edc>
   15420:	cmp	r3, #45	; 0x2d
   15424:	beq	154ac <ftello64@plt+0x3eec>
   15428:	mov	r0, #0
   1542c:	ldr	r2, [sp, #4]
   15430:	ldr	r3, [r5]
   15434:	cmp	r2, r3
   15438:	bne	1550c <ftello64@plt+0x3f4c>
   1543c:	add	sp, sp, #8
   15440:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15444:	add	r4, r4, #1
   15448:	mov	r0, r4
   1544c:	mov	r2, #10
   15450:	mov	r1, sp
   15454:	bl	1123c <strtol@plt>
   15458:	str	r0, [r6]
   1545c:	ldr	r3, [r8]
   15460:	cmp	r3, #0
   15464:	bne	15494 <ftello64@plt+0x3ed4>
   15468:	ldr	r3, [sp]
   1546c:	cmp	r3, #0
   15470:	beq	15494 <ftello64@plt+0x3ed4>
   15474:	ldrsb	r2, [r3]
   15478:	sub	r3, r3, r4
   1547c:	clz	r3, r3
   15480:	cmp	r2, #0
   15484:	lsr	r3, r3, #5
   15488:	movne	r3, #1
   1548c:	cmp	r3, #0
   15490:	beq	15428 <ftello64@plt+0x3e68>
   15494:	mvn	r0, #0
   15498:	b	1542c <ftello64@plt+0x3e6c>
   1549c:	ldrsb	r3, [r2, #1]
   154a0:	cmp	r3, #0
   154a4:	streq	r9, [r6]
   154a8:	beq	1542c <ftello64@plt+0x3e6c>
   154ac:	mov	r3, #0
   154b0:	add	r4, r2, #1
   154b4:	str	r3, [r8]
   154b8:	mov	r1, sl
   154bc:	mov	r0, r4
   154c0:	mov	r2, #10
   154c4:	str	r3, [sp]
   154c8:	bl	1123c <strtol@plt>
   154cc:	str	r0, [r6]
   154d0:	ldr	r3, [r8]
   154d4:	cmp	r3, #0
   154d8:	bne	15494 <ftello64@plt+0x3ed4>
   154dc:	ldr	r2, [sp]
   154e0:	cmp	r2, #0
   154e4:	beq	15494 <ftello64@plt+0x3ed4>
   154e8:	ldrsb	r3, [r2]
   154ec:	sub	r2, r2, r4
   154f0:	clz	r2, r2
   154f4:	cmp	r3, #0
   154f8:	lsr	r2, r2, #5
   154fc:	movne	r2, #1
   15500:	cmp	r2, #0
   15504:	beq	15428 <ftello64@plt+0x3e68>
   15508:	b	15494 <ftello64@plt+0x3ed4>
   1550c:	bl	112e4 <__stack_chk_fail@plt>
   15510:	andeq	r2, r1, r8, lsl fp
   15514:	andeq	r0, r0, r0, asr r1
   15518:	ldr	r3, [pc, #244]	; 15614 <ftello64@plt+0x4054>
   1551c:	ldr	r2, [pc, #244]	; 15618 <ftello64@plt+0x4058>
   15520:	add	r3, pc, r3
   15524:	push	{r4, r5, r6, r7, r8, r9, lr}
   15528:	sub	sp, sp, #20
   1552c:	ldr	r9, [r3, r2]
   15530:	cmp	r0, #0
   15534:	cmpne	r1, #0
   15538:	ldr	r3, [r9]
   1553c:	str	r3, [sp, #12]
   15540:	beq	15608 <ftello64@plt+0x4048>
   15544:	mov	r4, r1
   15548:	add	r8, sp, #4
   1554c:	add	r7, sp, #8
   15550:	b	15590 <ftello64@plt+0x3fd0>
   15554:	cmp	r4, r3
   15558:	bne	15608 <ftello64@plt+0x4048>
   1555c:	mov	r2, r4
   15560:	mov	r1, r6
   15564:	mov	r0, r5
   15568:	bl	11584 <strncmp@plt>
   1556c:	cmp	r0, #0
   15570:	bne	15608 <ftello64@plt+0x4048>
   15574:	adds	r0, r5, r4
   15578:	moveq	r3, #0
   1557c:	movne	r3, #1
   15580:	adds	r4, r6, r4
   15584:	moveq	r3, #0
   15588:	cmp	r3, #0
   1558c:	beq	15608 <ftello64@plt+0x4048>
   15590:	mov	r1, r8
   15594:	bl	13998 <ftello64@plt+0x23d8>
   15598:	mov	r1, r7
   1559c:	mov	r5, r0
   155a0:	mov	r0, r4
   155a4:	bl	13998 <ftello64@plt+0x23d8>
   155a8:	ldr	r4, [sp, #4]
   155ac:	ldr	r3, [sp, #8]
   155b0:	mov	r6, r0
   155b4:	adds	r0, r4, r3
   155b8:	beq	155ec <ftello64@plt+0x402c>
   155bc:	cmp	r0, #1
   155c0:	bne	15554 <ftello64@plt+0x3f94>
   155c4:	cmp	r5, #0
   155c8:	beq	155d8 <ftello64@plt+0x4018>
   155cc:	ldrsb	r2, [r5]
   155d0:	cmp	r2, #47	; 0x2f
   155d4:	beq	155f0 <ftello64@plt+0x4030>
   155d8:	cmp	r6, #0
   155dc:	beq	15554 <ftello64@plt+0x3f94>
   155e0:	ldrsb	r2, [r6]
   155e4:	cmp	r2, #47	; 0x2f
   155e8:	bne	15554 <ftello64@plt+0x3f94>
   155ec:	mov	r0, #1
   155f0:	ldr	r2, [sp, #12]
   155f4:	ldr	r3, [r9]
   155f8:	cmp	r2, r3
   155fc:	bne	15610 <ftello64@plt+0x4050>
   15600:	add	sp, sp, #20
   15604:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15608:	mov	r0, #0
   1560c:	b	155f0 <ftello64@plt+0x4030>
   15610:	bl	112e4 <__stack_chk_fail@plt>
   15614:	andeq	r2, r1, ip, ror r9
   15618:	andeq	r0, r0, r0, asr r1
   1561c:	orrs	r3, r0, r1
   15620:	beq	1569c <ftello64@plt+0x40dc>
   15624:	cmp	r0, #0
   15628:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1562c:	mov	r4, r1
   15630:	mov	r5, r0
   15634:	beq	156a8 <ftello64@plt+0x40e8>
   15638:	cmp	r1, #0
   1563c:	beq	156b8 <ftello64@plt+0x40f8>
   15640:	mov	r6, r2
   15644:	bl	113e0 <strlen@plt>
   15648:	mvn	r3, r0
   1564c:	cmp	r6, r3
   15650:	mov	r7, r0
   15654:	movhi	r8, #0
   15658:	bhi	15694 <ftello64@plt+0x40d4>
   1565c:	add	r9, r6, r0
   15660:	add	r0, r9, #1
   15664:	bl	11374 <malloc@plt>
   15668:	subs	r8, r0, #0
   1566c:	beq	15694 <ftello64@plt+0x40d4>
   15670:	mov	r1, r5
   15674:	mov	r2, r7
   15678:	bl	11290 <memcpy@plt>
   1567c:	mov	r2, r6
   15680:	mov	r1, r4
   15684:	add	r0, r8, r7
   15688:	bl	11290 <memcpy@plt>
   1568c:	mov	r3, #0
   15690:	strb	r3, [r8, r9]
   15694:	mov	r0, r8
   15698:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1569c:	ldr	r0, [pc, #28]	; 156c0 <ftello64@plt+0x4100>
   156a0:	add	r0, pc, r0
   156a4:	b	112d8 <strdup@plt>
   156a8:	mov	r0, r4
   156ac:	mov	r1, r2
   156b0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   156b4:	b	11278 <strndup@plt>
   156b8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   156bc:	b	112d8 <strdup@plt>
   156c0:	andeq	r1, r0, ip, ror #17
   156c4:	push	{r4, r5, r6, lr}
   156c8:	subs	r4, r1, #0
   156cc:	mov	r5, r0
   156d0:	moveq	r2, r4
   156d4:	beq	156e4 <ftello64@plt+0x4124>
   156d8:	mov	r0, r4
   156dc:	bl	113e0 <strlen@plt>
   156e0:	mov	r2, r0
   156e4:	mov	r1, r4
   156e8:	mov	r0, r5
   156ec:	pop	{r4, r5, r6, lr}
   156f0:	b	1561c <ftello64@plt+0x405c>
   156f4:	push	{r1, r2, r3}
   156f8:	ldr	r1, [pc, #132]	; 15784 <ftello64@plt+0x41c4>
   156fc:	ldr	r3, [pc, #132]	; 15788 <ftello64@plt+0x41c8>
   15700:	add	r1, pc, r1
   15704:	push	{r4, r5, lr}
   15708:	mov	r5, r0
   1570c:	ldr	r4, [r1, r3]
   15710:	sub	sp, sp, #16
   15714:	add	ip, sp, #32
   15718:	ldr	r0, [r4]
   1571c:	ldr	r2, [sp, #28]
   15720:	str	r0, [sp, #12]
   15724:	mov	r3, ip
   15728:	add	r0, sp, #8
   1572c:	mov	r1, #1
   15730:	str	ip, [sp, #4]
   15734:	bl	11440 <__vasprintf_chk@plt>
   15738:	subs	r2, r0, #0
   1573c:	movlt	r5, #0
   15740:	blt	1575c <ftello64@plt+0x419c>
   15744:	mov	r0, r5
   15748:	ldr	r1, [sp, #8]
   1574c:	bl	1561c <ftello64@plt+0x405c>
   15750:	mov	r5, r0
   15754:	ldr	r0, [sp, #8]
   15758:	bl	11260 <free@plt>
   1575c:	ldr	r2, [sp, #12]
   15760:	ldr	r3, [r4]
   15764:	mov	r0, r5
   15768:	cmp	r2, r3
   1576c:	bne	15780 <ftello64@plt+0x41c0>
   15770:	add	sp, sp, #16
   15774:	pop	{r4, r5, lr}
   15778:	add	sp, sp, #12
   1577c:	bx	lr
   15780:	bl	112e4 <__stack_chk_fail@plt>
   15784:	muleq	r1, ip, r7
   15788:	andeq	r0, r0, r0, asr r1
   1578c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15790:	mov	r6, r0
   15794:	ldr	r0, [pc, #348]	; 158f8 <ftello64@plt+0x4338>
   15798:	ldr	ip, [pc, #348]	; 158fc <ftello64@plt+0x433c>
   1579c:	add	r0, pc, r0
   157a0:	ldr	r5, [r6]
   157a4:	ldr	r8, [r0, ip]
   157a8:	sub	sp, sp, #8
   157ac:	ldrsb	r4, [r5]
   157b0:	mov	r9, r2
   157b4:	ldr	r2, [r8]
   157b8:	cmp	r4, #0
   157bc:	mov	r7, r1
   157c0:	str	r2, [sp, #4]
   157c4:	mov	r1, r0
   157c8:	beq	15878 <ftello64@plt+0x42b8>
   157cc:	mov	r0, r5
   157d0:	mov	r1, r9
   157d4:	mov	sl, r3
   157d8:	bl	115a8 <strspn@plt>
   157dc:	add	r4, r5, r0
   157e0:	ldrsb	r5, [r5, r0]
   157e4:	cmp	r5, #0
   157e8:	beq	158e0 <ftello64@plt+0x4320>
   157ec:	cmp	sl, #0
   157f0:	beq	15894 <ftello64@plt+0x42d4>
   157f4:	ldr	r0, [pc, #260]	; 15900 <ftello64@plt+0x4340>
   157f8:	mov	r1, r5
   157fc:	add	r0, pc, r0
   15800:	bl	113ec <strchr@plt>
   15804:	cmp	r0, #0
   15808:	beq	158b0 <ftello64@plt+0x42f0>
   1580c:	add	sl, r4, #1
   15810:	mov	r3, #0
   15814:	mov	r0, sl
   15818:	mov	r1, sp
   1581c:	strb	r5, [sp]
   15820:	strb	r3, [sp, #1]
   15824:	bl	13a38 <ftello64@plt+0x2478>
   15828:	add	r3, r4, r0
   1582c:	str	r0, [r7]
   15830:	ldrsb	r3, [r3, #1]
   15834:	subs	r5, r5, r3
   15838:	movne	r5, #1
   1583c:	cmp	r3, #0
   15840:	moveq	r5, #1
   15844:	cmp	r5, #0
   15848:	bne	158e0 <ftello64@plt+0x4320>
   1584c:	add	r0, r0, #2
   15850:	add	r5, r4, r0
   15854:	ldrsb	r1, [r4, r0]
   15858:	cmp	r1, #0
   1585c:	beq	15870 <ftello64@plt+0x42b0>
   15860:	mov	r0, r9
   15864:	bl	113ec <strchr@plt>
   15868:	cmp	r0, #0
   1586c:	beq	158e0 <ftello64@plt+0x4320>
   15870:	mov	r4, sl
   15874:	str	r5, [r6]
   15878:	ldr	r2, [sp, #4]
   1587c:	ldr	r3, [r8]
   15880:	mov	r0, r4
   15884:	cmp	r2, r3
   15888:	bne	158f4 <ftello64@plt+0x4334>
   1588c:	add	sp, sp, #8
   15890:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15894:	mov	r1, r9
   15898:	mov	r0, r4
   1589c:	bl	11248 <strcspn@plt>
   158a0:	add	r3, r4, r0
   158a4:	str	r0, [r7]
   158a8:	str	r3, [r6]
   158ac:	b	15878 <ftello64@plt+0x42b8>
   158b0:	mov	r1, r9
   158b4:	mov	r0, r4
   158b8:	bl	13a38 <ftello64@plt+0x2478>
   158bc:	str	r0, [r7]
   158c0:	ldrsb	r1, [r4, r0]
   158c4:	add	r5, r4, r0
   158c8:	cmp	r1, #0
   158cc:	beq	158ec <ftello64@plt+0x432c>
   158d0:	mov	r0, r9
   158d4:	bl	113ec <strchr@plt>
   158d8:	cmp	r0, #0
   158dc:	bne	158ec <ftello64@plt+0x432c>
   158e0:	str	r4, [r6]
   158e4:	mov	r4, #0
   158e8:	b	15878 <ftello64@plt+0x42b8>
   158ec:	str	r5, [r6]
   158f0:	b	15878 <ftello64@plt+0x42b8>
   158f4:	bl	112e4 <__stack_chk_fail@plt>
   158f8:	andeq	r2, r1, r0, lsl #14
   158fc:	andeq	r0, r0, r0, asr r1
   15900:	andeq	r1, r0, ip, asr sp
   15904:	push	{r4, lr}
   15908:	mov	r4, r0
   1590c:	b	15918 <ftello64@plt+0x4358>
   15910:	cmp	r0, #10
   15914:	beq	15930 <ftello64@plt+0x4370>
   15918:	mov	r0, r4
   1591c:	bl	1147c <fgetc@plt>
   15920:	cmn	r0, #1
   15924:	bne	15910 <ftello64@plt+0x4350>
   15928:	mov	r0, #1
   1592c:	pop	{r4, pc}
   15930:	mov	r0, #0
   15934:	pop	{r4, pc}
   15938:	ldr	r3, [pc, #656]	; 15bd0 <ftello64@plt+0x4610>
   1593c:	ldr	r2, [pc, #656]	; 15bd4 <ftello64@plt+0x4614>
   15940:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15944:	add	r3, pc, r3
   15948:	sub	sp, sp, #44	; 0x2c
   1594c:	subs	r4, r0, #0
   15950:	str	r1, [sp, #28]
   15954:	ldr	r2, [r3, r2]
   15958:	str	r2, [sp, #24]
   1595c:	ldr	r3, [r2]
   15960:	str	r3, [sp, #36]	; 0x24
   15964:	beq	15bac <ftello64@plt+0x45ec>
   15968:	ldr	r6, [pc, #616]	; 15bd8 <ftello64@plt+0x4618>
   1596c:	mov	r5, #0
   15970:	ldr	r3, [pc, #612]	; 15bdc <ftello64@plt+0x461c>
   15974:	add	r6, pc, r6
   15978:	mov	r9, r5
   1597c:	add	r3, pc, r3
   15980:	str	r3, [sp, #20]
   15984:	str	r5, [sp, #16]
   15988:	ldr	r1, [sp, #20]
   1598c:	mov	r0, r4
   15990:	bl	115a8 <strspn@plt>
   15994:	ldrsb	r3, [r4, r0]
   15998:	add	r8, r4, r0
   1599c:	cmp	r3, #0
   159a0:	beq	15b8c <ftello64@plt+0x45cc>
   159a4:	bl	11404 <__errno_location@plt>
   159a8:	mov	r5, #0
   159ac:	add	fp, sp, #32
   159b0:	mov	r1, fp
   159b4:	mov	r2, #10
   159b8:	mov	r4, r0
   159bc:	str	r5, [r0]
   159c0:	mov	r0, r8
   159c4:	bl	11338 <strtoll@plt>
   159c8:	ldr	r3, [r4]
   159cc:	cmp	r3, r5
   159d0:	strd	r0, [sp]
   159d4:	bgt	15b7c <ftello64@plt+0x45bc>
   159d8:	ldrd	r2, [sp]
   159dc:	cmp	r2, #0
   159e0:	sbcs	r3, r3, #0
   159e4:	blt	15b84 <ftello64@plt+0x45c4>
   159e8:	ldr	r7, [sp, #32]
   159ec:	ldrsb	r3, [r7]
   159f0:	cmp	r3, #46	; 0x2e
   159f4:	beq	15b30 <ftello64@plt+0x4570>
   159f8:	cmp	r8, r7
   159fc:	beq	15b10 <ftello64@plt+0x4550>
   15a00:	mov	r2, #0
   15a04:	mov	r3, #0
   15a08:	strd	r2, [sp, #8]
   15a0c:	ldr	r1, [pc, #460]	; 15be0 <ftello64@plt+0x4620>
   15a10:	mov	r0, r7
   15a14:	add	r1, pc, r1
   15a18:	bl	115a8 <strspn@plt>
   15a1c:	ldr	fp, [pc, #448]	; 15be4 <ftello64@plt+0x4624>
   15a20:	mov	r8, #0
   15a24:	add	fp, pc, fp
   15a28:	ldr	sl, [sp, #16]
   15a2c:	add	r7, r7, r0
   15a30:	str	r7, [sp, #32]
   15a34:	b	15a48 <ftello64@plt+0x4488>
   15a38:	add	r8, r8, #1
   15a3c:	cmp	r8, #28
   15a40:	beq	15b10 <ftello64@plt+0x4550>
   15a44:	ldr	fp, [r6, r8, lsl #4]
   15a48:	cmp	fp, #0
   15a4c:	beq	15a38 <ftello64@plt+0x4478>
   15a50:	mov	r0, fp
   15a54:	bl	113e0 <strlen@plt>
   15a58:	cmp	r7, #0
   15a5c:	cmpne	r0, #0
   15a60:	mov	r4, r0
   15a64:	beq	15a38 <ftello64@plt+0x4478>
   15a68:	mov	r2, r0
   15a6c:	mov	r1, fp
   15a70:	mov	r0, r7
   15a74:	bl	11584 <strncmp@plt>
   15a78:	cmp	r0, #0
   15a7c:	bne	15a38 <ftello64@plt+0x4478>
   15a80:	adds	r4, r7, r4
   15a84:	beq	15a38 <ftello64@plt+0x4478>
   15a88:	ldr	r3, [pc, #344]	; 15be8 <ftello64@plt+0x4628>
   15a8c:	str	sl, [sp, #16]
   15a90:	add	r3, pc, r3
   15a94:	add	r3, r3, r8, lsl #4
   15a98:	ldrd	sl, [sp, #8]
   15a9c:	ldr	r8, [r3, #12]
   15aa0:	ldr	r7, [r3, #8]
   15aa4:	cmp	r5, #0
   15aa8:	mul	r3, sl, r8
   15aac:	umull	r0, r1, sl, r7
   15ab0:	mla	r3, r7, fp, r3
   15ab4:	add	r1, r3, r1
   15ab8:	beq	15ad8 <ftello64@plt+0x4518>
   15abc:	ldr	sl, [sp, #16]
   15ac0:	mov	r2, #10
   15ac4:	mov	r3, #0
   15ac8:	bl	1683c <ftello64@plt+0x527c>
   15acc:	subs	r5, r5, #1
   15ad0:	bne	15ac0 <ftello64@plt+0x4500>
   15ad4:	str	sl, [sp, #16]
   15ad8:	ldrd	r2, [sp]
   15adc:	mov	r5, #1
   15ae0:	mul	r8, r2, r8
   15ae4:	umull	sl, fp, r2, r7
   15ae8:	mla	r7, r7, r3, r8
   15aec:	adds	r2, sl, r0
   15af0:	add	r3, r7, fp
   15af4:	mov	fp, r3
   15af8:	adc	r3, fp, r1
   15afc:	adds	r9, r9, r2
   15b00:	ldr	r2, [sp, #16]
   15b04:	adc	r3, r2, r3
   15b08:	str	r3, [sp, #16]
   15b0c:	b	15988 <ftello64@plt+0x43c8>
   15b10:	mvn	r0, #21
   15b14:	ldr	r3, [sp, #24]
   15b18:	ldr	r2, [sp, #36]	; 0x24
   15b1c:	ldr	r3, [r3]
   15b20:	cmp	r2, r3
   15b24:	bne	15bcc <ftello64@plt+0x460c>
   15b28:	add	sp, sp, #44	; 0x2c
   15b2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15b30:	add	r8, r7, #1
   15b34:	str	r5, [r4]
   15b38:	mov	r1, fp
   15b3c:	mov	r0, r8
   15b40:	mov	r2, #10
   15b44:	bl	11338 <strtoll@plt>
   15b48:	ldr	r3, [r4]
   15b4c:	cmp	r3, #0
   15b50:	strd	r0, [sp, #8]
   15b54:	bgt	15b7c <ftello64@plt+0x45bc>
   15b58:	ldrd	r2, [sp, #8]
   15b5c:	cmp	r2, #0
   15b60:	sbcs	r3, r3, #0
   15b64:	blt	15b84 <ftello64@plt+0x45c4>
   15b68:	ldr	r7, [sp, #32]
   15b6c:	cmp	r8, r7
   15b70:	beq	15b10 <ftello64@plt+0x4550>
   15b74:	sub	r5, r7, r8
   15b78:	b	15a0c <ftello64@plt+0x444c>
   15b7c:	rsb	r0, r3, #0
   15b80:	b	15b14 <ftello64@plt+0x4554>
   15b84:	mvn	r0, #33	; 0x21
   15b88:	b	15b14 <ftello64@plt+0x4554>
   15b8c:	cmp	r5, #0
   15b90:	ldr	r1, [sp, #16]
   15b94:	beq	15b10 <ftello64@plt+0x4550>
   15b98:	mov	r0, r3
   15b9c:	ldr	r3, [sp, #28]
   15ba0:	str	r9, [r3]
   15ba4:	str	r1, [r3, #4]
   15ba8:	b	15b14 <ftello64@plt+0x4554>
   15bac:	ldr	r3, [pc, #56]	; 15bec <ftello64@plt+0x462c>
   15bb0:	ldr	r1, [pc, #56]	; 15bf0 <ftello64@plt+0x4630>
   15bb4:	ldr	r0, [pc, #56]	; 15bf4 <ftello64@plt+0x4634>
   15bb8:	add	r3, pc, r3
   15bbc:	mov	r2, #77	; 0x4d
   15bc0:	add	r1, pc, r1
   15bc4:	add	r0, pc, r0
   15bc8:	bl	115b4 <__assert_fail@plt>
   15bcc:	bl	112e4 <__stack_chk_fail@plt>
   15bd0:	andeq	r2, r1, r8, asr r5
   15bd4:	andeq	r0, r0, r0, asr r1
   15bd8:	andeq	r2, r1, ip, ror #3
   15bdc:	andeq	r1, r0, r4, lsl ip
   15be0:	andeq	r1, r0, ip, ror fp
   15be4:	andeq	r1, r0, r4, asr fp
   15be8:	ldrdeq	r2, [r1], -r0
   15bec:	andeq	r1, r0, r4, lsr #19
   15bf0:	andeq	r1, r0, r0, asr #19
   15bf4:	andeq	r1, r0, r0, lsl r3
   15bf8:	ldr	r3, [pc, #1556]	; 16214 <ftello64@plt+0x4c54>
   15bfc:	ldr	r2, [pc, #1556]	; 16218 <ftello64@plt+0x4c58>
   15c00:	add	r3, pc, r3
   15c04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c08:	sub	sp, sp, #124	; 0x7c
   15c0c:	ldr	r6, [r3, r2]
   15c10:	subs	r4, r0, #0
   15c14:	mov	r5, r1
   15c18:	mov	r0, #0
   15c1c:	mov	r1, #0
   15c20:	ldr	r3, [r6]
   15c24:	strd	r0, [sp, #8]
   15c28:	str	r3, [sp, #116]	; 0x74
   15c2c:	strd	r0, [sp, #16]
   15c30:	beq	161ec <ftello64@plt+0x4c2c>
   15c34:	cmp	r5, #0
   15c38:	beq	161c8 <ftello64@plt+0x4c08>
   15c3c:	mov	r0, #0
   15c40:	bl	112b4 <time@plt>
   15c44:	add	r7, sp, #28
   15c48:	mov	r1, r7
   15c4c:	str	r0, [sp, #4]
   15c50:	add	r0, sp, #4
   15c54:	bl	112fc <localtime_r@plt>
   15c58:	ldr	r1, [pc, #1468]	; 1621c <ftello64@plt+0x4c5c>
   15c5c:	mvn	r3, #0
   15c60:	add	r1, pc, r1
   15c64:	mov	r0, r4
   15c68:	str	r3, [sp, #60]	; 0x3c
   15c6c:	bl	11230 <strcmp@plt>
   15c70:	cmp	r0, #0
   15c74:	beq	160f8 <ftello64@plt+0x4b38>
   15c78:	ldr	r1, [pc, #1440]	; 16220 <ftello64@plt+0x4c60>
   15c7c:	mov	r0, r4
   15c80:	add	r1, pc, r1
   15c84:	bl	11230 <strcmp@plt>
   15c88:	subs	r3, r0, #0
   15c8c:	beq	1602c <ftello64@plt+0x4a6c>
   15c90:	ldr	r1, [pc, #1420]	; 16224 <ftello64@plt+0x4c64>
   15c94:	mov	r0, r4
   15c98:	add	r1, pc, r1
   15c9c:	bl	11230 <strcmp@plt>
   15ca0:	subs	r3, r0, #0
   15ca4:	beq	16154 <ftello64@plt+0x4b94>
   15ca8:	ldr	r1, [pc, #1400]	; 16228 <ftello64@plt+0x4c68>
   15cac:	mov	r0, r4
   15cb0:	add	r1, pc, r1
   15cb4:	bl	11230 <strcmp@plt>
   15cb8:	subs	r3, r0, #0
   15cbc:	beq	16110 <ftello64@plt+0x4b50>
   15cc0:	ldrsb	r3, [r4]
   15cc4:	cmp	r3, #43	; 0x2b
   15cc8:	beq	16164 <ftello64@plt+0x4ba4>
   15ccc:	cmp	r3, #45	; 0x2d
   15cd0:	beq	1617c <ftello64@plt+0x4bbc>
   15cd4:	mov	r0, r4
   15cd8:	bl	113e0 <strlen@plt>
   15cdc:	cmp	r0, #3
   15ce0:	bls	16194 <ftello64@plt+0x4bd4>
   15ce4:	sub	r0, r0, #4
   15ce8:	add	r2, r4, r0
   15cec:	ldrb	r3, [r4, r0]
   15cf0:	cmp	r3, #32
   15cf4:	beq	160a4 <ftello64@plt+0x4ae4>
   15cf8:	ldr	r9, [pc, #1324]	; 1622c <ftello64@plt+0x4c6c>
   15cfc:	mov	sl, #0
   15d00:	add	r9, pc, r9
   15d04:	ldr	fp, [pc, #1316]	; 16230 <ftello64@plt+0x4c70>
   15d08:	add	fp, pc, fp
   15d0c:	add	fp, fp, #448	; 0x1c0
   15d10:	cmp	r9, #0
   15d14:	beq	16140 <ftello64@plt+0x4b80>
   15d18:	mov	r0, r9
   15d1c:	bl	113e0 <strlen@plt>
   15d20:	subs	r8, r0, #0
   15d24:	beq	16140 <ftello64@plt+0x4b80>
   15d28:	mov	r1, r9
   15d2c:	mov	r2, r8
   15d30:	mov	r0, r4
   15d34:	bl	11410 <strncasecmp@plt>
   15d38:	cmp	r0, #0
   15d3c:	bne	16140 <ftello64@plt+0x4b80>
   15d40:	cmn	r4, r8
   15d44:	beq	16140 <ftello64@plt+0x4b80>
   15d48:	ldrsb	r3, [r4, r8]
   15d4c:	cmp	r3, #32
   15d50:	bne	16140 <ftello64@plt+0x4b80>
   15d54:	ldr	r3, [pc, #1240]	; 16234 <ftello64@plt+0x4c74>
   15d58:	add	r8, r8, #1
   15d5c:	add	r3, pc, r3
   15d60:	add	sl, r3, sl, lsl #3
   15d64:	add	r4, r4, r8
   15d68:	ldr	r8, [sl, #452]	; 0x1c4
   15d6c:	mov	lr, r7
   15d70:	add	r9, sp, #72	; 0x48
   15d74:	ldm	lr!, {r0, r1, r2, r3}
   15d78:	mov	ip, r9
   15d7c:	stmia	ip!, {r0, r1, r2, r3}
   15d80:	ldm	lr!, {r0, r1, r2, r3}
   15d84:	stmia	ip!, {r0, r1, r2, r3}
   15d88:	ldm	lr, {r0, r1, r2}
   15d8c:	stm	ip, {r0, r1, r2}
   15d90:	mov	r2, r7
   15d94:	ldr	r1, [pc, #1180]	; 16238 <ftello64@plt+0x4c78>
   15d98:	mov	r0, r4
   15d9c:	add	r1, pc, r1
   15da0:	bl	112f0 <strptime@plt>
   15da4:	cmp	r0, #0
   15da8:	beq	15db8 <ftello64@plt+0x47f8>
   15dac:	ldrsb	r3, [r0]
   15db0:	cmp	r3, #0
   15db4:	beq	15ffc <ftello64@plt+0x4a3c>
   15db8:	mov	lr, r9
   15dbc:	mov	ip, r7
   15dc0:	ldm	lr!, {r0, r1, r2, r3}
   15dc4:	stmia	ip!, {r0, r1, r2, r3}
   15dc8:	ldm	lr!, {r0, r1, r2, r3}
   15dcc:	stmia	ip!, {r0, r1, r2, r3}
   15dd0:	ldm	lr, {r0, r1, r2}
   15dd4:	stm	ip, {r0, r1, r2}
   15dd8:	mov	r2, r7
   15ddc:	ldr	r1, [pc, #1112]	; 1623c <ftello64@plt+0x4c7c>
   15de0:	mov	r0, r4
   15de4:	add	r1, pc, r1
   15de8:	bl	112f0 <strptime@plt>
   15dec:	cmp	r0, #0
   15df0:	beq	15e00 <ftello64@plt+0x4840>
   15df4:	ldrsb	r3, [r0]
   15df8:	cmp	r3, #0
   15dfc:	beq	15ffc <ftello64@plt+0x4a3c>
   15e00:	mov	lr, r9
   15e04:	mov	ip, r7
   15e08:	ldm	lr!, {r0, r1, r2, r3}
   15e0c:	stmia	ip!, {r0, r1, r2, r3}
   15e10:	ldm	lr!, {r0, r1, r2, r3}
   15e14:	stmia	ip!, {r0, r1, r2, r3}
   15e18:	ldm	lr, {r0, r1, r2}
   15e1c:	stm	ip, {r0, r1, r2}
   15e20:	mov	r2, r7
   15e24:	ldr	r1, [pc, #1044]	; 16240 <ftello64@plt+0x4c80>
   15e28:	mov	r0, r4
   15e2c:	add	r1, pc, r1
   15e30:	bl	112f0 <strptime@plt>
   15e34:	cmp	r0, #0
   15e38:	beq	15e48 <ftello64@plt+0x4888>
   15e3c:	ldrsb	r3, [r0]
   15e40:	cmp	r3, #0
   15e44:	beq	15ff4 <ftello64@plt+0x4a34>
   15e48:	mov	lr, r9
   15e4c:	mov	ip, r7
   15e50:	ldm	lr!, {r0, r1, r2, r3}
   15e54:	stmia	ip!, {r0, r1, r2, r3}
   15e58:	ldm	lr!, {r0, r1, r2, r3}
   15e5c:	stmia	ip!, {r0, r1, r2, r3}
   15e60:	ldm	lr, {r0, r1, r2}
   15e64:	stm	ip, {r0, r1, r2}
   15e68:	mov	r2, r7
   15e6c:	ldr	r1, [pc, #976]	; 16244 <ftello64@plt+0x4c84>
   15e70:	mov	r0, r4
   15e74:	add	r1, pc, r1
   15e78:	bl	112f0 <strptime@plt>
   15e7c:	cmp	r0, #0
   15e80:	beq	15e90 <ftello64@plt+0x48d0>
   15e84:	ldrsb	r3, [r0]
   15e88:	cmp	r3, #0
   15e8c:	beq	15ff4 <ftello64@plt+0x4a34>
   15e90:	mov	lr, r9
   15e94:	mov	ip, r7
   15e98:	ldm	lr!, {r0, r1, r2, r3}
   15e9c:	stmia	ip!, {r0, r1, r2, r3}
   15ea0:	ldm	lr!, {r0, r1, r2, r3}
   15ea4:	stmia	ip!, {r0, r1, r2, r3}
   15ea8:	ldm	lr, {r0, r1, r2}
   15eac:	stm	ip, {r0, r1, r2}
   15eb0:	mov	r2, r7
   15eb4:	ldr	r1, [pc, #908]	; 16248 <ftello64@plt+0x4c88>
   15eb8:	mov	r0, r4
   15ebc:	add	r1, pc, r1
   15ec0:	bl	112f0 <strptime@plt>
   15ec4:	cmp	r0, #0
   15ec8:	beq	15ed8 <ftello64@plt+0x4918>
   15ecc:	ldrsb	r3, [r0]
   15ed0:	cmp	r3, #0
   15ed4:	beq	161ac <ftello64@plt+0x4bec>
   15ed8:	mov	lr, r9
   15edc:	mov	ip, r7
   15ee0:	ldm	lr!, {r0, r1, r2, r3}
   15ee4:	stmia	ip!, {r0, r1, r2, r3}
   15ee8:	ldm	lr!, {r0, r1, r2, r3}
   15eec:	stmia	ip!, {r0, r1, r2, r3}
   15ef0:	ldm	lr, {r0, r1, r2}
   15ef4:	stm	ip, {r0, r1, r2}
   15ef8:	mov	r2, r7
   15efc:	ldr	r1, [pc, #840]	; 1624c <ftello64@plt+0x4c8c>
   15f00:	mov	r0, r4
   15f04:	add	r1, pc, r1
   15f08:	bl	112f0 <strptime@plt>
   15f0c:	cmp	r0, #0
   15f10:	beq	15f20 <ftello64@plt+0x4960>
   15f14:	ldrsb	r3, [r0]
   15f18:	cmp	r3, #0
   15f1c:	beq	161ac <ftello64@plt+0x4bec>
   15f20:	mov	lr, r9
   15f24:	mov	ip, r7
   15f28:	ldm	lr!, {r0, r1, r2, r3}
   15f2c:	stmia	ip!, {r0, r1, r2, r3}
   15f30:	ldm	lr!, {r0, r1, r2, r3}
   15f34:	stmia	ip!, {r0, r1, r2, r3}
   15f38:	ldm	lr, {r0, r1, r2}
   15f3c:	stm	ip, {r0, r1, r2}
   15f40:	mov	r2, r7
   15f44:	ldr	r1, [pc, #772]	; 16250 <ftello64@plt+0x4c90>
   15f48:	mov	r0, r4
   15f4c:	add	r1, pc, r1
   15f50:	bl	112f0 <strptime@plt>
   15f54:	cmp	r0, #0
   15f58:	beq	15f68 <ftello64@plt+0x49a8>
   15f5c:	ldrsb	r3, [r0]
   15f60:	cmp	r3, #0
   15f64:	beq	15ffc <ftello64@plt+0x4a3c>
   15f68:	mov	lr, r9
   15f6c:	mov	ip, r7
   15f70:	ldm	lr!, {r0, r1, r2, r3}
   15f74:	stmia	ip!, {r0, r1, r2, r3}
   15f78:	ldm	lr!, {r0, r1, r2, r3}
   15f7c:	stmia	ip!, {r0, r1, r2, r3}
   15f80:	ldm	lr, {r0, r1, r2}
   15f84:	stm	ip, {r0, r1, r2}
   15f88:	mov	r2, r7
   15f8c:	ldr	r1, [pc, #704]	; 16254 <ftello64@plt+0x4c94>
   15f90:	mov	r0, r4
   15f94:	add	r1, pc, r1
   15f98:	bl	112f0 <strptime@plt>
   15f9c:	cmp	r0, #0
   15fa0:	beq	15fb0 <ftello64@plt+0x49f0>
   15fa4:	ldrsb	r3, [r0]
   15fa8:	cmp	r3, #0
   15fac:	beq	15ff4 <ftello64@plt+0x4a34>
   15fb0:	ldm	r9!, {r0, r1, r2, r3}
   15fb4:	mov	ip, r7
   15fb8:	stmia	ip!, {r0, r1, r2, r3}
   15fbc:	ldm	r9!, {r0, r1, r2, r3}
   15fc0:	stmia	ip!, {r0, r1, r2, r3}
   15fc4:	ldm	r9, {r0, r1, r2}
   15fc8:	stm	ip, {r0, r1, r2}
   15fcc:	mov	r0, r4
   15fd0:	ldr	r1, [pc, #640]	; 16258 <ftello64@plt+0x4c98>
   15fd4:	mov	r2, r7
   15fd8:	add	r1, pc, r1
   15fdc:	bl	112f0 <strptime@plt>
   15fe0:	cmp	r0, #0
   15fe4:	beq	16024 <ftello64@plt+0x4a64>
   15fe8:	ldrsb	r3, [r0]
   15fec:	cmp	r3, #0
   15ff0:	bne	16024 <ftello64@plt+0x4a64>
   15ff4:	mov	r3, #0
   15ff8:	str	r3, [sp, #28]
   15ffc:	mov	r0, r7
   16000:	bl	11254 <mktime@plt>
   16004:	cmn	r0, #1
   16008:	str	r0, [sp, #4]
   1600c:	beq	16024 <ftello64@plt+0x4a64>
   16010:	cmp	r8, #0
   16014:	blt	1604c <ftello64@plt+0x4a8c>
   16018:	ldr	r3, [sp, #52]	; 0x34
   1601c:	cmp	r3, r8
   16020:	beq	1604c <ftello64@plt+0x4a8c>
   16024:	mvn	r4, #21
   16028:	b	16088 <ftello64@plt+0x4ac8>
   1602c:	mov	r0, r7
   16030:	str	r3, [sp, #36]	; 0x24
   16034:	str	r3, [sp, #32]
   16038:	str	r3, [sp, #28]
   1603c:	bl	11254 <mktime@plt>
   16040:	cmn	r0, #1
   16044:	str	r0, [sp, #4]
   16048:	beq	16024 <ftello64@plt+0x4a64>
   1604c:	ldr	r1, [pc, #520]	; 1625c <ftello64@plt+0x4c9c>
   16050:	ldrd	r2, [sp, #8]
   16054:	ldrd	r8, [sp, #16]
   16058:	smlal	r2, r3, r1, r0
   1605c:	cmp	r9, r3
   16060:	cmpeq	r8, r2
   16064:	mov	r0, r2
   16068:	movcs	r2, #0
   1606c:	mov	r1, r3
   16070:	movcs	r3, r2
   16074:	bcs	16080 <ftello64@plt+0x4ac0>
   16078:	subs	r2, r0, r8
   1607c:	sbc	r3, r1, r9
   16080:	mov	r4, #0
   16084:	strd	r2, [r5]
   16088:	ldr	r2, [sp, #116]	; 0x74
   1608c:	ldr	r3, [r6]
   16090:	mov	r0, r4
   16094:	cmp	r2, r3
   16098:	bne	16210 <ftello64@plt+0x4c50>
   1609c:	add	sp, sp, #124	; 0x7c
   160a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   160a4:	ldrb	r3, [r2, #1]!
   160a8:	cmp	r3, #97	; 0x61
   160ac:	bne	15cf8 <ftello64@plt+0x4738>
   160b0:	ldrb	r3, [r2, #1]!
   160b4:	cmp	r3, #103	; 0x67
   160b8:	bne	15cf8 <ftello64@plt+0x4738>
   160bc:	ldrb	r3, [r2, #1]
   160c0:	cmp	r3, #111	; 0x6f
   160c4:	bne	15cf8 <ftello64@plt+0x4738>
   160c8:	mov	r1, r0
   160cc:	mov	r0, r4
   160d0:	bl	11278 <strndup@plt>
   160d4:	subs	r8, r0, #0
   160d8:	beq	161c0 <ftello64@plt+0x4c00>
   160dc:	add	r1, sp, #16
   160e0:	bl	15938 <ftello64@plt+0x4378>
   160e4:	mov	r4, r0
   160e8:	mov	r0, r8
   160ec:	bl	11260 <free@plt>
   160f0:	cmp	r4, #0
   160f4:	blt	16088 <ftello64@plt+0x4ac8>
   160f8:	mov	r0, r7
   160fc:	bl	11254 <mktime@plt>
   16100:	cmn	r0, #1
   16104:	str	r0, [sp, #4]
   16108:	bne	1604c <ftello64@plt+0x4a8c>
   1610c:	b	16024 <ftello64@plt+0x4a64>
   16110:	ldr	r2, [sp, #40]	; 0x28
   16114:	mov	r0, r7
   16118:	add	r2, r2, #1
   1611c:	str	r3, [sp, #36]	; 0x24
   16120:	str	r3, [sp, #32]
   16124:	str	r3, [sp, #28]
   16128:	str	r2, [sp, #40]	; 0x28
   1612c:	bl	11254 <mktime@plt>
   16130:	cmn	r0, #1
   16134:	str	r0, [sp, #4]
   16138:	bne	1604c <ftello64@plt+0x4a8c>
   1613c:	b	16024 <ftello64@plt+0x4a64>
   16140:	add	sl, sl, #1
   16144:	cmp	sl, #14
   16148:	beq	161a4 <ftello64@plt+0x4be4>
   1614c:	ldr	r9, [fp, sl, lsl #3]
   16150:	b	15d10 <ftello64@plt+0x4750>
   16154:	ldr	r2, [sp, #40]	; 0x28
   16158:	mov	r0, r7
   1615c:	sub	r2, r2, #1
   16160:	b	1611c <ftello64@plt+0x4b5c>
   16164:	add	r0, r4, #1
   16168:	add	r1, sp, #8
   1616c:	bl	15938 <ftello64@plt+0x4378>
   16170:	subs	r4, r0, #0
   16174:	bge	160f8 <ftello64@plt+0x4b38>
   16178:	b	16088 <ftello64@plt+0x4ac8>
   1617c:	add	r0, r4, #1
   16180:	add	r1, sp, #16
   16184:	bl	15938 <ftello64@plt+0x4378>
   16188:	subs	r4, r0, #0
   1618c:	bge	160f8 <ftello64@plt+0x4b38>
   16190:	b	16088 <ftello64@plt+0x4ac8>
   16194:	ldr	r9, [pc, #196]	; 16260 <ftello64@plt+0x4ca0>
   16198:	mov	sl, #0
   1619c:	add	r9, pc, r9
   161a0:	b	15d04 <ftello64@plt+0x4744>
   161a4:	mvn	r8, #0
   161a8:	b	15d6c <ftello64@plt+0x47ac>
   161ac:	mov	r3, #0
   161b0:	str	r3, [sp, #36]	; 0x24
   161b4:	str	r3, [sp, #32]
   161b8:	str	r3, [sp, #28]
   161bc:	b	15ffc <ftello64@plt+0x4a3c>
   161c0:	mvn	r4, #11
   161c4:	b	16088 <ftello64@plt+0x4ac8>
   161c8:	ldr	r3, [pc, #148]	; 16264 <ftello64@plt+0x4ca4>
   161cc:	ldr	r1, [pc, #148]	; 16268 <ftello64@plt+0x4ca8>
   161d0:	ldr	r0, [pc, #148]	; 1626c <ftello64@plt+0x4cac>
   161d4:	add	r3, pc, r3
   161d8:	mov	r2, #196	; 0xc4
   161dc:	add	r3, r3, #12
   161e0:	add	r1, pc, r1
   161e4:	add	r0, pc, r0
   161e8:	bl	115b4 <__assert_fail@plt>
   161ec:	ldr	r3, [pc, #124]	; 16270 <ftello64@plt+0x4cb0>
   161f0:	ldr	r1, [pc, #124]	; 16274 <ftello64@plt+0x4cb4>
   161f4:	ldr	r0, [pc, #124]	; 16278 <ftello64@plt+0x4cb8>
   161f8:	add	r3, pc, r3
   161fc:	mov	r2, #195	; 0xc3
   16200:	add	r3, r3, #12
   16204:	add	r1, pc, r1
   16208:	add	r0, pc, r0
   1620c:	bl	115b4 <__assert_fail@plt>
   16210:	bl	112e4 <__stack_chk_fail@plt>
   16214:	muleq	r1, ip, r2
   16218:	andeq	r0, r0, r0, asr r1
   1621c:	andeq	r1, r0, r8, asr #18
   16220:	andeq	r1, r0, ip, lsr #18
   16224:	andeq	r1, r0, ip, lsl r9
   16228:	andeq	r1, r0, r0, lsl r9
   1622c:	muleq	r0, r8, r8
   16230:	andeq	r1, r1, r8, asr lr
   16234:	andeq	r1, r1, r4, lsl #28
   16238:	andeq	r1, r0, r8, lsr r8
   1623c:	andeq	r1, r0, r4, lsl #16
   16240:	ldrdeq	r1, [r0], -r0
   16244:	muleq	r0, r8, r7
   16248:	andeq	r1, r0, r0, ror #14
   1624c:	andeq	r1, r0, r4, lsr #14
   16250:	andeq	r1, r0, r8, ror #13
   16254:	andeq	r1, r0, ip, lsr #13
   16258:	andeq	r1, r0, r0, ror r6
   1625c:	andeq	r4, pc, r0, asr #4
   16260:	strdeq	r1, [r0], -ip
   16264:	andeq	r1, r0, r8, lsl #7
   16268:	andeq	r1, r0, r0, lsr #7
   1626c:			; <UNDEFINED> instruction: 0x000013bc
   16270:	andeq	r1, r0, r4, ror #6
   16274:	andeq	r1, r0, ip, ror r3
   16278:	andeq	r0, r0, ip, asr #25
   1627c:	ldr	r3, [r0, #32]
   16280:	cmp	r3, #0
   16284:	ldrge	r0, [r0, #36]	; 0x24
   16288:	movlt	r0, #0
   1628c:	bx	lr
   16290:	push	{r4, r5, r6, r7, r8, lr}
   16294:	sub	sp, sp, #16
   16298:	tst	r2, #1
   1629c:	mov	r5, r2
   162a0:	mov	r7, r0
   162a4:	mov	r8, r1
   162a8:	mov	r6, r3
   162ac:	ldr	r4, [sp, #40]	; 0x28
   162b0:	bne	1643c <ftello64@plt+0x4e7c>
   162b4:	and	r3, r5, #3
   162b8:	cmp	r3, #3
   162bc:	beq	163c0 <ftello64@plt+0x4e00>
   162c0:	tst	r5, #2
   162c4:	bne	163e4 <ftello64@plt+0x4e24>
   162c8:	tst	r5, #8
   162cc:	bne	16430 <ftello64@plt+0x4e70>
   162d0:	tst	r5, #16
   162d4:	bne	162ec <ftello64@plt+0x4d2c>
   162d8:	tst	r5, #4
   162dc:	bne	16324 <ftello64@plt+0x4d64>
   162e0:	mov	r0, #0
   162e4:	add	sp, sp, #16
   162e8:	pop	{r4, r5, r6, r7, r8, pc}
   162ec:	ldr	r3, [pc, #416]	; 16494 <ftello64@plt+0x4ed4>
   162f0:	add	r3, pc, r3
   162f4:	stm	sp, {r3, r8}
   162f8:	mov	r2, #1
   162fc:	mvn	r3, #0
   16300:	mov	r1, r4
   16304:	mov	r0, r6
   16308:	bl	1159c <__snprintf_chk@plt>
   1630c:	cmp	r0, r4
   16310:	bhi	163a0 <ftello64@plt+0x4de0>
   16314:	tst	r5, #4
   16318:	sub	r4, r4, r0
   1631c:	add	r6, r6, r0
   16320:	beq	162e0 <ftello64@plt+0x4d20>
   16324:	mov	r0, r7
   16328:	bl	1627c <ftello64@plt+0x4cbc>
   1632c:	ldr	r2, [pc, #356]	; 16498 <ftello64@plt+0x4ed8>
   16330:	mov	r5, r0
   16334:	asr	ip, r0, #31
   16338:	smull	r1, r3, r2, r5
   1633c:	ldr	r1, [pc, #344]	; 1649c <ftello64@plt+0x4edc>
   16340:	add	r3, r3, r5
   16344:	mov	r0, r6
   16348:	rsb	r3, ip, r3, asr #5
   1634c:	smull	r1, lr, r1, r5
   16350:	smull	r1, r2, r2, r3
   16354:	add	r1, r2, r3
   16358:	asr	r2, r3, #31
   1635c:	rsb	r2, r2, r1, asr #5
   16360:	add	r1, lr, r5
   16364:	rsb	r2, r2, r2, lsl #4
   16368:	ldr	lr, [pc, #304]	; 164a0 <ftello64@plt+0x4ee0>
   1636c:	sub	r3, r3, r2, lsl #2
   16370:	cmp	r3, #0
   16374:	rsblt	r3, r3, #0
   16378:	rsb	r1, ip, r1, asr #11
   1637c:	add	lr, pc, lr
   16380:	stmib	sp, {r1, r3}
   16384:	str	lr, [sp]
   16388:	mvn	r3, #0
   1638c:	mov	r2, #1
   16390:	mov	r1, r4
   16394:	bl	1159c <__snprintf_chk@plt>
   16398:	cmp	r0, r4
   1639c:	bls	162e0 <ftello64@plt+0x4d20>
   163a0:	ldr	r1, [pc, #252]	; 164a4 <ftello64@plt+0x4ee4>
   163a4:	mov	r2, #5
   163a8:	add	r1, pc, r1
   163ac:	mov	r0, #0
   163b0:	bl	112cc <dcgettext@plt>
   163b4:	bl	113f8 <warnx@plt>
   163b8:	mvn	r0, #0
   163bc:	b	162e4 <ftello64@plt+0x4d24>
   163c0:	cmp	r4, #0
   163c4:	beq	163a0 <ftello64@plt+0x4de0>
   163c8:	tst	r5, #32
   163cc:	movne	r3, #84	; 0x54
   163d0:	moveq	r3, #32
   163d4:	tst	r5, #2
   163d8:	sub	r4, r4, #1
   163dc:	strb	r3, [r6], #1
   163e0:	beq	162c8 <ftello64@plt+0x4d08>
   163e4:	ldrd	r0, [r7]
   163e8:	ldr	r3, [pc, #184]	; 164a8 <ftello64@plt+0x4ee8>
   163ec:	ldr	r2, [r7, #8]
   163f0:	add	r3, pc, r3
   163f4:	str	r0, [sp, #12]
   163f8:	str	r1, [sp, #8]
   163fc:	str	r2, [sp, #4]
   16400:	str	r3, [sp]
   16404:	mov	r2, #1
   16408:	mvn	r3, #0
   1640c:	mov	r1, r4
   16410:	mov	r0, r6
   16414:	bl	1159c <__snprintf_chk@plt>
   16418:	cmp	r0, r4
   1641c:	bhi	163a0 <ftello64@plt+0x4de0>
   16420:	tst	r5, #8
   16424:	sub	r4, r4, r0
   16428:	add	r6, r6, r0
   1642c:	beq	162d0 <ftello64@plt+0x4d10>
   16430:	ldr	r3, [pc, #116]	; 164ac <ftello64@plt+0x4eec>
   16434:	add	r3, pc, r3
   16438:	b	162f4 <ftello64@plt+0x4d34>
   1643c:	ldr	r3, [r0, #20]
   16440:	ldr	r1, [r0, #16]
   16444:	ldr	r2, [pc, #100]	; 164b0 <ftello64@plt+0x4ef0>
   16448:	ldr	r0, [r0, #12]
   1644c:	add	r3, r3, #1888	; 0x760
   16450:	add	r2, pc, r2
   16454:	add	r3, r3, #12
   16458:	add	r1, r1, #1
   1645c:	str	r3, [sp, #4]
   16460:	str	r1, [sp, #8]
   16464:	str	r0, [sp, #12]
   16468:	str	r2, [sp]
   1646c:	mov	r1, r4
   16470:	mov	r0, r6
   16474:	mvn	r3, #0
   16478:	mov	r2, #1
   1647c:	bl	1159c <__snprintf_chk@plt>
   16480:	cmp	r0, r4
   16484:	subls	r4, r4, r0
   16488:	addls	r6, r6, r0
   1648c:	bls	162b4 <ftello64@plt+0x4cf4>
   16490:	b	163a0 <ftello64@plt+0x4de0>
   16494:			; <UNDEFINED> instruction: 0x000013b4
   16498:	stmhi	r8, {r0, r3, r7, fp, pc}
   1649c:			; <UNDEFINED> instruction: 0x91a2b3c5
   164a0:	andeq	r1, r0, r0, lsr r3
   164a4:	andeq	r1, r0, r0, asr #5
   164a8:	muleq	r0, ip, r2
   164ac:	andeq	r1, r0, r8, ror #4
   164b0:	andeq	r1, r0, r8, lsl #4
   164b4:	ldr	ip, [pc, #164]	; 16560 <ftello64@plt+0x4fa0>
   164b8:	push	{r4, r5, r6, r7, r8, r9, lr}
   164bc:	add	ip, pc, ip
   164c0:	ldr	lr, [pc, #156]	; 16564 <ftello64@plt+0x4fa4>
   164c4:	sub	sp, sp, #60	; 0x3c
   164c8:	mov	r6, r1
   164cc:	ldr	r4, [ip, lr]
   164d0:	tst	r1, #64	; 0x40
   164d4:	mov	r1, ip
   164d8:	ldr	ip, [r4]
   164dc:	add	r5, sp, #8
   164e0:	mov	r8, r2
   164e4:	mov	r9, r3
   164e8:	mov	r7, r0
   164ec:	str	ip, [sp, #52]	; 0x34
   164f0:	mov	r1, r5
   164f4:	beq	16534 <ftello64@plt+0x4f74>
   164f8:	bl	1120c <gmtime_r@plt>
   164fc:	cmp	r0, #0
   16500:	beq	1653c <ftello64@plt+0x4f7c>
   16504:	str	r9, [sp]
   16508:	mov	r3, r8
   1650c:	mov	r2, r6
   16510:	ldr	r1, [r7, #4]
   16514:	mov	r0, r5
   16518:	bl	16290 <ftello64@plt+0x4cd0>
   1651c:	ldr	r2, [sp, #52]	; 0x34
   16520:	ldr	r3, [r4]
   16524:	cmp	r2, r3
   16528:	bne	1655c <ftello64@plt+0x4f9c>
   1652c:	add	sp, sp, #60	; 0x3c
   16530:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16534:	bl	112fc <localtime_r@plt>
   16538:	b	164fc <ftello64@plt+0x4f3c>
   1653c:	ldr	r1, [pc, #36]	; 16568 <ftello64@plt+0x4fa8>
   16540:	mov	r2, #5
   16544:	add	r1, pc, r1
   16548:	bl	112cc <dcgettext@plt>
   1654c:	ldr	r1, [r7]
   16550:	bl	113f8 <warnx@plt>
   16554:	mvn	r0, #0
   16558:	b	1651c <ftello64@plt+0x4f5c>
   1655c:	bl	112e4 <__stack_chk_fail@plt>
   16560:	andeq	r1, r1, r0, ror #19
   16564:	andeq	r0, r0, r0, asr r1
   16568:	andeq	r1, r0, r4, ror r1
   1656c:	push	{lr}		; (str lr, [sp, #-4]!)
   16570:	sub	sp, sp, #12
   16574:	str	r3, [sp]
   16578:	mov	r3, r2
   1657c:	mov	r2, r1
   16580:	mov	r1, #0
   16584:	bl	16290 <ftello64@plt+0x4cd0>
   16588:	add	sp, sp, #12
   1658c:	pop	{pc}		; (ldr pc, [sp], #4)
   16590:	ldr	ip, [pc, #164]	; 1663c <ftello64@plt+0x507c>
   16594:	push	{r4, r5, r6, r7, r8, r9, lr}
   16598:	add	ip, pc, ip
   1659c:	ldr	lr, [pc, #156]	; 16640 <ftello64@plt+0x5080>
   165a0:	sub	sp, sp, #60	; 0x3c
   165a4:	mov	r6, r1
   165a8:	ldr	r4, [ip, lr]
   165ac:	tst	r1, #64	; 0x40
   165b0:	mov	r1, ip
   165b4:	ldr	ip, [r4]
   165b8:	add	r5, sp, #8
   165bc:	mov	r7, r2
   165c0:	mov	r8, r3
   165c4:	mov	r9, r0
   165c8:	str	ip, [sp, #52]	; 0x34
   165cc:	mov	r1, r5
   165d0:	beq	16610 <ftello64@plt+0x5050>
   165d4:	bl	1120c <gmtime_r@plt>
   165d8:	cmp	r0, #0
   165dc:	beq	16618 <ftello64@plt+0x5058>
   165e0:	str	r8, [sp]
   165e4:	mov	r3, r7
   165e8:	mov	r2, r6
   165ec:	mov	r0, r5
   165f0:	mov	r1, #0
   165f4:	bl	16290 <ftello64@plt+0x4cd0>
   165f8:	ldr	r2, [sp, #52]	; 0x34
   165fc:	ldr	r3, [r4]
   16600:	cmp	r2, r3
   16604:	bne	16638 <ftello64@plt+0x5078>
   16608:	add	sp, sp, #60	; 0x3c
   1660c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16610:	bl	112fc <localtime_r@plt>
   16614:	b	165d8 <ftello64@plt+0x5018>
   16618:	ldr	r1, [pc, #36]	; 16644 <ftello64@plt+0x5084>
   1661c:	mov	r2, #5
   16620:	add	r1, pc, r1
   16624:	bl	112cc <dcgettext@plt>
   16628:	mov	r1, r9
   1662c:	bl	113f8 <warnx@plt>
   16630:	mvn	r0, #0
   16634:	b	165f8 <ftello64@plt+0x5038>
   16638:	bl	112e4 <__stack_chk_fail@plt>
   1663c:	andeq	r1, r1, r4, lsl #18
   16640:	andeq	r0, r0, r0, asr r1
   16644:	muleq	r0, r8, r0
   16648:	push	{r4, r5, r6, lr}
   1664c:	mov	r4, r1
   16650:	ldr	r1, [r1]
   16654:	mov	r5, r0
   16658:	cmp	r1, #0
   1665c:	beq	16698 <ftello64@plt+0x50d8>
   16660:	ldr	lr, [r5]
   16664:	ldr	r3, [pc, #60]	; 166a8 <ftello64@plt+0x50e8>
   16668:	asr	r2, r1, #31
   1666c:	asr	r0, lr, #31
   16670:	smull	r4, ip, r3, lr
   16674:	smull	r4, r3, r3, r1
   16678:	add	ip, ip, lr
   1667c:	add	r3, r3, r1
   16680:	rsb	r0, r0, ip, asr #16
   16684:	rsb	r3, r2, r3, asr #16
   16688:	sub	r0, r0, r3
   1668c:	clz	r0, r0
   16690:	lsr	r0, r0, #5
   16694:	pop	{r4, r5, r6, pc}
   16698:	mov	r0, r4
   1669c:	bl	11344 <gettimeofday@plt>
   166a0:	ldr	r1, [r4]
   166a4:	b	16660 <ftello64@plt+0x50a0>
   166a8:	eorgt	r4, lr, #29360128	; 0x1c00000
   166ac:	push	{r4, r5, r6, lr}
   166b0:	mov	r4, r1
   166b4:	ldr	r1, [r1]
   166b8:	mov	r5, r0
   166bc:	cmp	r1, #0
   166c0:	beq	166f4 <ftello64@plt+0x5134>
   166c4:	ldr	r3, [r5]
   166c8:	ldr	ip, [pc, #52]	; 16704 <ftello64@plt+0x5144>
   166cc:	asr	r2, r1, #31
   166d0:	asr	r0, r3, #31
   166d4:	smull	lr, r3, ip, r3
   166d8:	smull	ip, r1, ip, r1
   166dc:	rsb	r0, r0, r3, asr #23
   166e0:	rsb	r1, r2, r1, asr #23
   166e4:	sub	r0, r0, r1
   166e8:	clz	r0, r0
   166ec:	lsr	r0, r0, #5
   166f0:	pop	{r4, r5, r6, pc}
   166f4:	mov	r0, r4
   166f8:	bl	11344 <gettimeofday@plt>
   166fc:	ldr	r1, [r4]
   16700:	b	166c4 <ftello64@plt+0x5104>
   16704:	ldrmi	sl, [r8], #-1147	; 0xfffffb85
   16708:	ldr	ip, [pc, #276]	; 16824 <ftello64@plt+0x5264>
   1670c:	push	{r4, r5, r6, r7, r8, r9, lr}
   16710:	add	ip, pc, ip
   16714:	ldr	lr, [pc, #268]	; 16828 <ftello64@plt+0x5268>
   16718:	sub	sp, sp, #68	; 0x44
   1671c:	add	r7, sp, #16
   16720:	ldr	r4, [ip, lr]
   16724:	mov	r8, r3
   16728:	mov	r6, r1
   1672c:	ldr	r3, [r4]
   16730:	mov	r1, r7
   16734:	mov	r5, r0
   16738:	mov	r9, r2
   1673c:	str	r3, [sp, #60]	; 0x3c
   16740:	bl	112fc <localtime_r@plt>
   16744:	mov	r1, r6
   16748:	mov	r0, r5
   1674c:	bl	16648 <ftello64@plt+0x5088>
   16750:	cmp	r0, #0
   16754:	beq	167b0 <ftello64@plt+0x51f0>
   16758:	ldr	r3, [pc, #204]	; 1682c <ftello64@plt+0x526c>
   1675c:	ldr	r1, [sp, #20]
   16760:	ldr	r2, [sp, #24]
   16764:	add	r3, pc, r3
   16768:	str	r1, [sp, #8]
   1676c:	str	r2, [sp, #4]
   16770:	str	r3, [sp]
   16774:	mov	r0, r8
   16778:	mvn	r3, #0
   1677c:	mov	r2, #1
   16780:	ldr	r1, [sp, #96]	; 0x60
   16784:	bl	1159c <__snprintf_chk@plt>
   16788:	ldr	r3, [sp, #96]	; 0x60
   1678c:	cmp	r0, r3
   16790:	movls	r0, #0
   16794:	mvnhi	r0, #0
   16798:	ldr	r2, [sp, #60]	; 0x3c
   1679c:	ldr	r3, [r4]
   167a0:	cmp	r2, r3
   167a4:	bne	16820 <ftello64@plt+0x5260>
   167a8:	add	sp, sp, #68	; 0x44
   167ac:	pop	{r4, r5, r6, r7, r8, r9, pc}
   167b0:	mov	r1, r6
   167b4:	mov	r0, r5
   167b8:	bl	166ac <ftello64@plt+0x50ec>
   167bc:	mov	r3, r7
   167c0:	cmp	r0, #0
   167c4:	mov	r0, r8
   167c8:	beq	1680c <ftello64@plt+0x524c>
   167cc:	tst	r9, #2
   167d0:	bne	167f8 <ftello64@plt+0x5238>
   167d4:	ldr	r2, [pc, #84]	; 16830 <ftello64@plt+0x5270>
   167d8:	ldr	r1, [sp, #96]	; 0x60
   167dc:	add	r2, pc, r2
   167e0:	bl	1138c <strftime@plt>
   167e4:	cmp	r0, #0
   167e8:	movgt	r0, #0
   167ec:	movle	r0, #1
   167f0:	rsb	r0, r0, #0
   167f4:	b	16798 <ftello64@plt+0x51d8>
   167f8:	ldr	r2, [pc, #52]	; 16834 <ftello64@plt+0x5274>
   167fc:	ldr	r1, [sp, #96]	; 0x60
   16800:	add	r2, pc, r2
   16804:	bl	1138c <strftime@plt>
   16808:	b	167e4 <ftello64@plt+0x5224>
   1680c:	ldr	r2, [pc, #36]	; 16838 <ftello64@plt+0x5278>
   16810:	ldr	r1, [sp, #96]	; 0x60
   16814:	add	r2, pc, r2
   16818:	bl	1138c <strftime@plt>
   1681c:	b	167e4 <ftello64@plt+0x5224>
   16820:	bl	112e4 <__stack_chk_fail@plt>
   16824:	andeq	r1, r1, ip, lsl #15
   16828:	andeq	r0, r0, r0, asr r1
   1682c:	andeq	r0, r0, ip, ror #9
   16830:	andeq	r0, r0, r4, lsl #30
   16834:	ldrdeq	r0, [r0], -r4
   16838:	ldrdeq	r0, [r0], -r4
   1683c:	cmp	r3, #0
   16840:	cmpeq	r2, #0
   16844:	bne	1685c <ftello64@plt+0x529c>
   16848:	cmp	r1, #0
   1684c:	cmpeq	r0, #0
   16850:	mvnne	r1, #0
   16854:	mvnne	r0, #0
   16858:	b	16878 <ftello64@plt+0x52b8>
   1685c:	sub	sp, sp, #8
   16860:	push	{sp, lr}
   16864:	bl	16888 <ftello64@plt+0x52c8>
   16868:	ldr	lr, [sp, #4]
   1686c:	add	sp, sp, #8
   16870:	pop	{r2, r3}
   16874:	bx	lr
   16878:	push	{r1, lr}
   1687c:	mov	r0, #8
   16880:	bl	11200 <raise@plt>
   16884:	pop	{r1, pc}
   16888:	cmp	r1, r3
   1688c:	cmpeq	r0, r2
   16890:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16894:	mov	r4, r0
   16898:	movcc	r0, #0
   1689c:	mov	r5, r1
   168a0:	ldr	lr, [sp, #36]	; 0x24
   168a4:	movcc	r1, r0
   168a8:	bcc	169a4 <ftello64@plt+0x53e4>
   168ac:	cmp	r3, #0
   168b0:	clzeq	ip, r2
   168b4:	clzne	ip, r3
   168b8:	addeq	ip, ip, #32
   168bc:	cmp	r5, #0
   168c0:	clzeq	r1, r4
   168c4:	addeq	r1, r1, #32
   168c8:	clzne	r1, r5
   168cc:	sub	ip, ip, r1
   168d0:	sub	sl, ip, #32
   168d4:	lsl	r9, r3, ip
   168d8:	rsb	fp, ip, #32
   168dc:	orr	r9, r9, r2, lsl sl
   168e0:	orr	r9, r9, r2, lsr fp
   168e4:	lsl	r8, r2, ip
   168e8:	cmp	r5, r9
   168ec:	cmpeq	r4, r8
   168f0:	movcc	r0, #0
   168f4:	movcc	r1, r0
   168f8:	bcc	16914 <ftello64@plt+0x5354>
   168fc:	mov	r0, #1
   16900:	subs	r4, r4, r8
   16904:	lsl	r1, r0, sl
   16908:	orr	r1, r1, r0, lsr fp
   1690c:	lsl	r0, r0, ip
   16910:	sbc	r5, r5, r9
   16914:	cmp	ip, #0
   16918:	beq	169a4 <ftello64@plt+0x53e4>
   1691c:	lsr	r6, r8, #1
   16920:	orr	r6, r6, r9, lsl #31
   16924:	lsr	r7, r9, #1
   16928:	mov	r2, ip
   1692c:	b	16950 <ftello64@plt+0x5390>
   16930:	subs	r3, r4, r6
   16934:	sbc	r8, r5, r7
   16938:	adds	r3, r3, r3
   1693c:	adc	r8, r8, r8
   16940:	adds	r4, r3, #1
   16944:	adc	r5, r8, #0
   16948:	subs	r2, r2, #1
   1694c:	beq	1696c <ftello64@plt+0x53ac>
   16950:	cmp	r5, r7
   16954:	cmpeq	r4, r6
   16958:	bcs	16930 <ftello64@plt+0x5370>
   1695c:	adds	r4, r4, r4
   16960:	adc	r5, r5, r5
   16964:	subs	r2, r2, #1
   16968:	bne	16950 <ftello64@plt+0x5390>
   1696c:	lsr	r3, r4, ip
   16970:	orr	r3, r3, r5, lsl fp
   16974:	lsr	r2, r5, ip
   16978:	orr	r3, r3, r5, lsr sl
   1697c:	adds	r0, r0, r4
   16980:	mov	r4, r3
   16984:	lsl	r3, r2, ip
   16988:	orr	r3, r3, r4, lsl sl
   1698c:	lsl	ip, r4, ip
   16990:	orr	r3, r3, r4, lsr fp
   16994:	adc	r1, r1, r5
   16998:	subs	r0, r0, ip
   1699c:	mov	r5, r2
   169a0:	sbc	r1, r1, r3
   169a4:	cmp	lr, #0
   169a8:	strdne	r4, [lr]
   169ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   169b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   169b4:	mov	r7, r0
   169b8:	ldr	r6, [pc, #72]	; 16a08 <ftello64@plt+0x5448>
   169bc:	ldr	r5, [pc, #72]	; 16a0c <ftello64@plt+0x544c>
   169c0:	add	r6, pc, r6
   169c4:	add	r5, pc, r5
   169c8:	sub	r6, r6, r5
   169cc:	mov	r8, r1
   169d0:	mov	r9, r2
   169d4:	bl	111e0 <raise@plt-0x20>
   169d8:	asrs	r6, r6, #2
   169dc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   169e0:	mov	r4, #0
   169e4:	add	r4, r4, #1
   169e8:	ldr	r3, [r5], #4
   169ec:	mov	r2, r9
   169f0:	mov	r1, r8
   169f4:	mov	r0, r7
   169f8:	blx	r3
   169fc:	cmp	r6, r4
   16a00:	bne	169e4 <ftello64@plt+0x5424>
   16a04:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16a08:	muleq	r1, ip, r1
   16a0c:	muleq	r1, r4, r1
   16a10:	bx	lr
   16a14:	ldr	r3, [pc, #12]	; 16a28 <ftello64@plt+0x5468>
   16a18:	mov	r1, #0
   16a1c:	add	r3, pc, r3
   16a20:	ldr	r2, [r3]
   16a24:	b	11434 <__cxa_atexit@plt>
   16a28:	andeq	r1, r1, r0, ror #11

Disassembly of section .fini:

00016a2c <.fini>:
   16a2c:	push	{r3, lr}
   16a30:	pop	{r3, pc}
