
*** Running vivado
    with args -log design_2_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_2_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21204
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1064.074 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_wrapper' [D:/AAM/RO_PUF_new/project_2/project_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/AAM/RO_PUF_new/project_2/project_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:18]
INFO: [Synth 8-6157] synthesizing module 'design_2' [D:/AAM/RO_PUF_new/project_2/project_2.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_2_mux_one_0_0' [D:/AAM/RO_PUF_new/project_2/project_2.runs/synth_1/.Xil/Vivado-14732-DESKTOP-QRD0GDR/realtime/design_2_mux_one_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_mux_one_0_0' (1#1) [D:/AAM/RO_PUF_new/project_2/project_2.runs/synth_1/.Xil/Vivado-14732-DESKTOP-QRD0GDR/realtime/design_2_mux_one_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_2_vio_0_0' [D:/AAM/RO_PUF_new/project_2/project_2.runs/synth_1/.Xil/Vivado-14732-DESKTOP-QRD0GDR/realtime/design_2_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_vio_0_0' (2#1) [D:/AAM/RO_PUF_new/project_2/project_2.runs/synth_1/.Xil/Vivado-14732-DESKTOP-QRD0GDR/realtime/design_2_vio_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [D:/AAM/RO_PUF_new/project_2/project_2.srcs/sources_1/bd/design_2/synth/design_2.v:30]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mux_one_0'. This will prevent further optimization [D:/AAM/RO_PUF_new/project_2/project_2.srcs/sources_1/bd/design_2/synth/design_2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_2' (3#1) [D:/AAM/RO_PUF_new/project_2/project_2.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_wrapper' (4#1) [D:/AAM/RO_PUF_new/project_2/project_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1064.074 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1064.074 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1064.074 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1064.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/AAM/RO_PUF_new/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_mux_one_0_0/design_2_mux_one_0_0/design_2_mux_one_0_0_in_context.xdc] for cell 'design_2_i/mux_one_0'
Finished Parsing XDC File [d:/AAM/RO_PUF_new/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_mux_one_0_0/design_2_mux_one_0_0/design_2_mux_one_0_0_in_context.xdc] for cell 'design_2_i/mux_one_0'
Parsing XDC File [d:/AAM/RO_PUF_new/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0/design_2_vio_0_0_in_context.xdc] for cell 'design_2_i/vio_0'
Finished Parsing XDC File [d:/AAM/RO_PUF_new/project_2/project_2.srcs/sources_1/bd/design_2/ip/design_2_vio_0_0/design_2_vio_0_0/design_2_vio_0_0_in_context.xdc] for cell 'design_2_i/vio_0'
Parsing XDC File [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'chall[11]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'chall[10]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'chall[9]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'chall[8]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'chall[7]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'chall[6]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'chall[5]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'chall[4]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'chall[3]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'chall[2]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'chall[1]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'chall[0]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'en'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'finish'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'resp'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'finish'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'resp'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'en'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'chall[11]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'chall[10]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'chall[9]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'chall[8]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'chall[7]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'chall[6]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'chall[5]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'chall[4]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'chall[3]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'chall[2]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'chall[1]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'chall[0]'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:36]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w1'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:39]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w2'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:40]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w3'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:41]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w4'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:42]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w5'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w6'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:44]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w7'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:45]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w8'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:46]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w9'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:47]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w10'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w11'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:49]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w12'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w13'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w14'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:52]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[0]/w15'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w1'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w2'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:56]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w3'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:57]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w4'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:58]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w5'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:59]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w6'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:60]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w7'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:61]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w8'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:62]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w9'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:63]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w10'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:64]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w11'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:65]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w12'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:66]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w13'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:67]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w14'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:68]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[1]/w15'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:69]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w1'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:71]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w2'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:72]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w3'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:73]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w4'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w5'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:75]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w6'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:76]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w7'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:77]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w8'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:78]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w9'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w10'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:80]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w11'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:81]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w12'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:82]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w13'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:83]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w14'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:84]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[2]/w15'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:85]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w1'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:87]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w2'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:88]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w3'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:89]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w4'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:90]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w5'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:91]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w6'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:92]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w7'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:93]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w8'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:94]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w9'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w10'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:96]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w11'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:97]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w12'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:98]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w13'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:99]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w14'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:100]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[3]/w15'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:101]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w1'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:103]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w2'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:104]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w3'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:105]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w4'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:106]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w5'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w6'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:108]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w7'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:109]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w8'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:110]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w9'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:111]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w10'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:112]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w11'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:113]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w12'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w13'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:115]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w14'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:116]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[4]/w15'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:117]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w1'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:119]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w2'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w3'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:121]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w4'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:122]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w5'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:123]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w6'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:124]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w7'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:125]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w8'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:126]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w9'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:127]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w10'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:128]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w11'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:129]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w12'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w13'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:131]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w14'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[5]/w15'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:133]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[6]/w1'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:135]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[6]/w2'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:136]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[6]/w3'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:137]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[6]/w4'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:138]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[6]/w5'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:139]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[6]/w6'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:140]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[6]/w7'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:141]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[6]/w8'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:142]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[6]/w9'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:143]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/mux_one_0/inst/ro_array_1[6]/w10'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:144]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'mux_out_1_0'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:4140]
WARNING: [Vivado 12-584] No ports matched 'mux_out_2_0'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:4141]
WARNING: [Vivado 12-584] No ports matched 'mux_out_1_0'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:4142]
WARNING: [Vivado 12-584] No ports matched 'mux_out_2_0'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:4143]
WARNING: [Vivado 12-584] No ports matched 'ctr_out_1_0'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:4145]
WARNING: [Vivado 12-584] No ports matched 'ctr_out_2_0'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:4146]
WARNING: [Vivado 12-584] No ports matched 'ctr_out_1_0'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:4147]
WARNING: [Vivado 12-584] No ports matched 'ctr_out_2_0'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:4148]
WARNING: [Vivado 12-584] No ports matched 'sys_clock'. [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc:4149]
Finished Parsing XDC File [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_2_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/AAM/RO_PUF_new/project_2/project_2.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/AAM/RO_PUF_new/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/AAM/RO_PUF_new/project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1083.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1083.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1083.953 ; gain = 19.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1083.953 ; gain = 19.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/mux_one_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/vio_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1083.953 ; gain = 19.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1083.953 ; gain = 19.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1083.953 ; gain = 19.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1141.242 ; gain = 77.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1141.242 ; gain = 77.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1160.336 ; gain = 96.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1166.129 ; gain = 102.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1166.129 ; gain = 102.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1166.129 ; gain = 102.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1166.129 ; gain = 102.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1166.129 ; gain = 102.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1166.129 ; gain = 102.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |design_2_mux_one_0_0 |         1|
|2     |design_2_vio_0_0     |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |design_2_mux_one_0 |     1|
|2     |design_2_vio_0     |     1|
|3     |IBUF               |     1|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1166.129 ; gain = 102.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1166.129 ; gain = 82.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1166.129 ; gain = 102.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1178.160 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1183.551 ; gain = 119.477
INFO: [Common 17-1381] The checkpoint 'D:/AAM/RO_PUF_new/project_2/project_2.runs/synth_1/design_2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_synth.rpt -pb design_2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 17:08:19 2024...
