// Seed: 176897018
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wand id_3
);
  supply1 id_5 = 1 & 1;
  assign module_1.id_13 = 0;
  supply0 id_6 = 1 - 1;
  always id_5 = (id_0);
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    input wand id_2,
    input tri id_3,
    output uwire id_4,
    input uwire id_5,
    input tri1 id_6,
    input uwire id_7,
    input uwire id_8,
    input wand id_9,
    input supply1 id_10,
    output supply1 id_11
);
  tri id_13;
  always id_0 <= 1;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_1,
      id_5
  );
  assign id_13 = id_3;
  wire id_14;
  assign id_0 = 1;
  wire id_15;
endmodule
