

================================================================
== Vitis HLS Report for 'linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s'
================================================================
* Date:           Mon Jun 19 05:17:45 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.429 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|       92|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       92|      101|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|    9|         18|
    |ap_return_1  |   9|          2|    9|         18|
    |ap_return_2  |   9|          2|    9|         18|
    |ap_return_3  |   9|          2|    9|         18|
    |ap_return_4  |   9|          2|    9|         18|
    |ap_return_5  |   9|          2|    9|         18|
    |ap_return_6  |   9|          2|    9|         18|
    |ap_return_7  |   9|          2|    9|         18|
    |ap_return_8  |   9|          2|    9|         18|
    |ap_return_9  |   9|          2|    9|         18|
    +-------------+----+-----------+-----+-----------+
    |Total        |  99|         22|   91|        182|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  1|   0|    1|          0|
    |ap_done_reg       |  1|   0|    1|          0|
    |ap_return_0_preg  |  9|   0|   13|          4|
    |ap_return_1_preg  |  9|   0|   13|          4|
    |ap_return_2_preg  |  9|   0|   13|          4|
    |ap_return_3_preg  |  9|   0|   13|          4|
    |ap_return_4_preg  |  9|   0|   13|          4|
    |ap_return_5_preg  |  9|   0|   13|          4|
    |ap_return_6_preg  |  9|   0|   13|          4|
    |ap_return_7_preg  |  9|   0|   13|          4|
    |ap_return_8_preg  |  9|   0|   13|          4|
    |ap_return_9_preg  |  9|   0|   13|          4|
    +------------------+---+----+-----+-----------+
    |Total             | 92|   0|  132|         40|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_return_0  |  out|   13|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_return_1  |  out|   13|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_return_2  |  out|   13|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_return_3  |  out|   13|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_return_4  |  out|   13|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_return_5  |  out|   13|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_return_6  |  out|   13|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_return_7  |  out|   13|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_return_8  |  out|   13|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|ap_return_9  |  out|   13|  ap_ctrl_hs|  linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>|  return value|
|p_read       |   in|    9|     ap_none|                                                                      p_read|        scalar|
|p_read1      |   in|    9|     ap_none|                                                                     p_read1|        scalar|
|p_read2      |   in|    9|     ap_none|                                                                     p_read2|        scalar|
|p_read3      |   in|    9|     ap_none|                                                                     p_read3|        scalar|
|p_read4      |   in|    9|     ap_none|                                                                     p_read4|        scalar|
|p_read5      |   in|    9|     ap_none|                                                                     p_read5|        scalar|
|p_read6      |   in|    9|     ap_none|                                                                     p_read6|        scalar|
|p_read7      |   in|    9|     ap_none|                                                                     p_read7|        scalar|
|p_read8      |   in|    9|     ap_none|                                                                     p_read8|        scalar|
|p_read9      |   in|    9|     ap_none|                                                                     p_read9|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 2 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.42ns)   --->   "%p_read919 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read9"   --->   Operation 3 'read' 'p_read919' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.42ns)   --->   "%p_read818 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read8"   --->   Operation 4 'read' 'p_read818' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.42ns)   --->   "%p_read717 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read7"   --->   Operation 5 'read' 'p_read717' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.42ns)   --->   "%p_read616 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read6"   --->   Operation 6 'read' 'p_read616' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.42ns)   --->   "%p_read515 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read5"   --->   Operation 7 'read' 'p_read515' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.42ns)   --->   "%p_read414 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read4"   --->   Operation 8 'read' 'p_read414' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.42ns)   --->   "%p_read313 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read3"   --->   Operation 9 'read' 'p_read313' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.42ns)   --->   "%p_read212 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2"   --->   Operation 10 'read' 'p_read212' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%p_read111 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1"   --->   Operation 11 'read' 'p_read111' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%p_read_432 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read"   --->   Operation 12 'read' 'p_read_432' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_432, i4 0"   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln838_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read111, i4 0"   --->   Operation 14 'bitconcatenate' 'shl_ln838_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln838_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read212, i4 0"   --->   Operation 15 'bitconcatenate' 'shl_ln838_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln838_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read313, i4 0"   --->   Operation 16 'bitconcatenate' 'shl_ln838_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln838_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read414, i4 0"   --->   Operation 17 'bitconcatenate' 'shl_ln838_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln838_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read515, i4 0"   --->   Operation 18 'bitconcatenate' 'shl_ln838_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln838_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read616, i4 0"   --->   Operation 19 'bitconcatenate' 'shl_ln838_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln838_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read717, i4 0"   --->   Operation 20 'bitconcatenate' 'shl_ln838_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln838_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read818, i4 0"   --->   Operation 21 'bitconcatenate' 'shl_ln838_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln838_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read919, i4 0"   --->   Operation 22 'bitconcatenate' 'shl_ln838_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mrv = insertvalue i130 <undef>, i13 %shl_ln" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 23 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i130 %mrv, i13 %shl_ln838_1" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 24 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i130 %mrv_1, i13 %shl_ln838_2" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 25 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i130 %mrv_2, i13 %shl_ln838_3" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 26 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i130 %mrv_3, i13 %shl_ln838_4" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 27 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i130 %mrv_4, i13 %shl_ln838_5" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 28 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i130 %mrv_5, i13 %shl_ln838_6" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 29 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i130 %mrv_6, i13 %shl_ln838_7" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 30 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i130 %mrv_7, i13 %shl_ln838_8" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 31 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i130 %mrv_8, i13 %shl_ln838_9" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 32 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln34 = ret i130 %mrv_9" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 33 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln29 (specpipeline  ) [ 00]
p_read919         (read          ) [ 00]
p_read818         (read          ) [ 00]
p_read717         (read          ) [ 00]
p_read616         (read          ) [ 00]
p_read515         (read          ) [ 00]
p_read414         (read          ) [ 00]
p_read313         (read          ) [ 00]
p_read212         (read          ) [ 00]
p_read111         (read          ) [ 00]
p_read_432        (read          ) [ 00]
shl_ln            (bitconcatenate) [ 00]
shl_ln838_1       (bitconcatenate) [ 00]
shl_ln838_2       (bitconcatenate) [ 00]
shl_ln838_3       (bitconcatenate) [ 00]
shl_ln838_4       (bitconcatenate) [ 00]
shl_ln838_5       (bitconcatenate) [ 00]
shl_ln838_6       (bitconcatenate) [ 00]
shl_ln838_7       (bitconcatenate) [ 00]
shl_ln838_8       (bitconcatenate) [ 00]
shl_ln838_9       (bitconcatenate) [ 00]
mrv               (insertvalue   ) [ 00]
mrv_1             (insertvalue   ) [ 00]
mrv_2             (insertvalue   ) [ 00]
mrv_3             (insertvalue   ) [ 00]
mrv_4             (insertvalue   ) [ 00]
mrv_5             (insertvalue   ) [ 00]
mrv_6             (insertvalue   ) [ 00]
mrv_7             (insertvalue   ) [ 00]
mrv_8             (insertvalue   ) [ 00]
mrv_9             (insertvalue   ) [ 00]
ret_ln34          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="p_read919_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="9" slack="0"/>
<pin id="38" dir="0" index="1" bw="9" slack="0"/>
<pin id="39" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read919/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_read818_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="9" slack="0"/>
<pin id="44" dir="0" index="1" bw="9" slack="0"/>
<pin id="45" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read818/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_read717_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="9" slack="0"/>
<pin id="50" dir="0" index="1" bw="9" slack="0"/>
<pin id="51" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read717/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read616_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="9" slack="0"/>
<pin id="56" dir="0" index="1" bw="9" slack="0"/>
<pin id="57" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read616/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read515_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="9" slack="0"/>
<pin id="62" dir="0" index="1" bw="9" slack="0"/>
<pin id="63" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read515/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read414_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="9" slack="0"/>
<pin id="68" dir="0" index="1" bw="9" slack="0"/>
<pin id="69" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read414/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read313_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="9" slack="0"/>
<pin id="74" dir="0" index="1" bw="9" slack="0"/>
<pin id="75" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read313/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read212_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="0" index="1" bw="9" slack="0"/>
<pin id="81" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read212/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read111_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="9" slack="0"/>
<pin id="86" dir="0" index="1" bw="9" slack="0"/>
<pin id="87" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read111/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_432_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="9" slack="0"/>
<pin id="93" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_432/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="shl_ln_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="13" slack="0"/>
<pin id="98" dir="0" index="1" bw="9" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="shl_ln838_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="13" slack="0"/>
<pin id="106" dir="0" index="1" bw="9" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="shl_ln838_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="13" slack="0"/>
<pin id="114" dir="0" index="1" bw="9" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="shl_ln838_3_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="13" slack="0"/>
<pin id="122" dir="0" index="1" bw="9" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="shl_ln838_4_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="13" slack="0"/>
<pin id="130" dir="0" index="1" bw="9" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_4/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="shl_ln838_5_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="0"/>
<pin id="138" dir="0" index="1" bw="9" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="shl_ln838_6_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="13" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_6/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="shl_ln838_7_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="13" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_7/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="shl_ln838_8_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="13" slack="0"/>
<pin id="162" dir="0" index="1" bw="9" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_8/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="shl_ln838_9_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="13" slack="0"/>
<pin id="170" dir="0" index="1" bw="9" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln838_9/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mrv_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="130" slack="0"/>
<pin id="178" dir="0" index="1" bw="13" slack="0"/>
<pin id="179" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mrv_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="130" slack="0"/>
<pin id="184" dir="0" index="1" bw="13" slack="0"/>
<pin id="185" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mrv_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="130" slack="0"/>
<pin id="190" dir="0" index="1" bw="13" slack="0"/>
<pin id="191" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="mrv_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="130" slack="0"/>
<pin id="196" dir="0" index="1" bw="13" slack="0"/>
<pin id="197" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mrv_4_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="130" slack="0"/>
<pin id="202" dir="0" index="1" bw="13" slack="0"/>
<pin id="203" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mrv_5_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="130" slack="0"/>
<pin id="208" dir="0" index="1" bw="13" slack="0"/>
<pin id="209" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mrv_6_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="130" slack="0"/>
<pin id="214" dir="0" index="1" bw="13" slack="0"/>
<pin id="215" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mrv_7_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="130" slack="0"/>
<pin id="220" dir="0" index="1" bw="13" slack="0"/>
<pin id="221" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mrv_8_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="130" slack="0"/>
<pin id="226" dir="0" index="1" bw="13" slack="0"/>
<pin id="227" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mrv_9_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="130" slack="0"/>
<pin id="232" dir="0" index="1" bw="13" slack="0"/>
<pin id="233" dir="1" index="2" bw="130" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="28" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="18" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="28" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="16" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="90" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="84" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="78" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="72" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="66" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="60" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="54" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="48" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="42" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="36" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="96" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="104" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="112" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="120" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="128" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="136" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="144" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="152" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="160" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="168" pin="3"/><net_sink comp="230" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> : p_read | {1 }
	Port: linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> : p_read1 | {1 }
	Port: linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> : p_read2 | {1 }
	Port: linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> : p_read3 | {1 }
	Port: linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> : p_read4 | {1 }
	Port: linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> : p_read5 | {1 }
	Port: linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> : p_read6 | {1 }
	Port: linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> : p_read7 | {1 }
	Port: linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> : p_read8 | {1 }
	Port: linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> : p_read9 | {1 }
  - Chain level:
	State 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		ret_ln34 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|
| Operation|    Functional Unit    |
|----------|-----------------------|
|          |  p_read919_read_fu_36 |
|          |  p_read818_read_fu_42 |
|          |  p_read717_read_fu_48 |
|          |  p_read616_read_fu_54 |
|   read   |  p_read515_read_fu_60 |
|          |  p_read414_read_fu_66 |
|          |  p_read313_read_fu_72 |
|          |  p_read212_read_fu_78 |
|          |  p_read111_read_fu_84 |
|          | p_read_432_read_fu_90 |
|----------|-----------------------|
|          |      shl_ln_fu_96     |
|          |   shl_ln838_1_fu_104  |
|          |   shl_ln838_2_fu_112  |
|          |   shl_ln838_3_fu_120  |
|bitconcatenate|   shl_ln838_4_fu_128  |
|          |   shl_ln838_5_fu_136  |
|          |   shl_ln838_6_fu_144  |
|          |   shl_ln838_7_fu_152  |
|          |   shl_ln838_8_fu_160  |
|          |   shl_ln838_9_fu_168  |
|----------|-----------------------|
|          |       mrv_fu_176      |
|          |      mrv_1_fu_182     |
|          |      mrv_2_fu_188     |
|          |      mrv_3_fu_194     |
|insertvalue|      mrv_4_fu_200     |
|          |      mrv_5_fu_206     |
|          |      mrv_6_fu_212     |
|          |      mrv_7_fu_218     |
|          |      mrv_8_fu_224     |
|          |      mrv_9_fu_230     |
|----------|-----------------------|
|   Total  |                       |
|----------|-----------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
