$date
	Sun Oct 23 03:56:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#549267
b100 !
1"
#549270
b100 &
b100 %
1$
#549271
0"
#549274
b10 &
b10 %
#549278
b1 &
1#
b1 %
#549282
b0 &
b0 %
0#
0$
#1596955
b11 !
1"
#1596958
b11 &
b11 %
1$
#1596959
0"
#1596962
b1010 &
b1010 %
#1596966
b101 &
b101 %
#1596970
b10000 &
b10000 %
#1596974
b1000 &
b1000 %
#1596978
b100 &
b100 %
#1596982
b10 &
b10 %
#1596986
b1 &
b1 %
1#
#1596990
b0 &
0#
b0 %
0$
#2537378
b101 &
b101 %
1$
b101 !
1"
#2537379
0"
#2537382
b10000 &
b10000 %
#2537386
b1000 &
b1000 %
#2537390
b100 &
b100 %
#2537394
b10 &
b10 %
#2537398
b1 &
1#
b1 %
#2537402
b0 &
b0 %
0#
0$
#4500012
