# spi-master-slave-rtl-verification
SPI Masterâ€“Slave RTL design and SystemVerilog verification project. Implements Mode-0 timing, shift-register based 12-bit data transfer, CS control, and clock-synchronized shifting. Includes a complete SV testbench, stimulus generation, checks, and waveform analysis
