Reading OpenROAD database at '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/48-openroad-fillinsertion/systolic_top_uart_4parallel_q8_24.odb'…
Reading library file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.10/dist-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO] Using voltage extracted from lib (1.8000000000V) for power nets and 0V for ground nets…
%OL_CREATE_REPORT irdrop.rpt
[INFO PSM-0040] All shapes on net VPWR are connected.
########## IR report #################
Net              : VPWR
Corner           : nom_tt_025C_1v80
Supply voltage   : 1.80e+00 V
Worstcase voltage: 1.80e+00 V
Average voltage  : 1.80e+00 V
Average IR drop  : 3.43e-10 V
Worstcase IR drop: 1.16e-06 V
Percentage drop  : 0.00 %
######################################
[INFO PSM-0040] All shapes on net VGND are connected.
########## IR report #################
Net              : VGND
Corner           : nom_tt_025C_1v80
Supply voltage   : 0.00e+00 V
Worstcase voltage: 6.02e-07 V
Average voltage  : 2.47e-10 V
Average IR drop  : 2.47e-10 V
Worstcase IR drop: 6.02e-07 V
Percentage drop  : 0.00 %
######################################
%OL_END_REPORT
