Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Jul  6 16:04:11 2021
| Host         : WinDev2104Eval running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tri_mode_ethernet_mac_0_example_design_control_sets_placed.rpt
| Design       : tri_mode_ethernet_mac_0_example_design
| Device       : xc7k325t
-------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   658 |
| Unused register locations in slices containing registers |  1331 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1308 |          397 |
| No           | No                    | Yes                    |             185 |           69 |
| No           | Yes                   | No                     |             757 |          256 |
| Yes          | No                    | No                     |            1328 |          404 |
| Yes          | No                    | Yes                    |             102 |           22 |
| Yes          | Yes                   | No                     |           10037 |         5283 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                        |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][3][0]                                                                                       |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[12]_txgen_TX_SM1_PREAMBLE_PIPE_reg_r_5                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[12]_txgen_TX_SM1_PREAMBLE_PIPE_reg_r_5                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG0_OUT2                                                                                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable                                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CONFIG_SELECT.SPEED_1_RESYNC_REG_reg                                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_VLAN_reg                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                     |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][0]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CONFIG_SELECT.REG5_OUT2_reg_txgen_CONFIG_SELECT.REG5_OUT2_reg_r                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG0_OUT2                                                                                                                            |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][1]                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][0]                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][0]                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[0]                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][1]                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[0]                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][1]                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][0]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | config_board_IBUF                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][0]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][1]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                 |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | rx_stats_shift1                                                                                                                                                                                                                         |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | tx_stats_shift1                                                                                                                                                                                                                         |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][1]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][2]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                 |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][2]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][4]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                 |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][0]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][4]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[0][0]                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                           |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                     |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                 |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in__0                                                                                              |                1 |              1 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                          |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CAPTURE_i_1_n_0                                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              1 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[12]_txgen_TX_SM1_PREAMBLE_PIPE_reg_r_5                                                |                                                                                                                                                                                                                                         |                2 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              2 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][3]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                 |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][3]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/speed[1]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][4]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][3][0]                                                                                       |                1 |              2 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/arp_send_module/OPER[1]_i_1_n_0                                                                                                                                                              | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |                2 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CONFIG_SELECT.REG3_OUT_reg                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG5_OUT                                                                                                                             |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CONFIG_SELECT.REG5_OUT2_reg_txgen_CONFIG_SELECT.REG5_OUT2_reg_r                                         |                                                                                                                                                                                                                                         |                2 |              2 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_0[1]                                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_0[1]                                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                           |                2 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][5]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                 |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][2]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][3][0]                                                                                       |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][5]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                       |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CONFIG_SELECT.REG3_OUT_reg                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CONFIG_SELECT.REG9_OUT2_reg                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG0_OUT2                                                                                                                            |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CONFIG_SELECT.REG9_OUT2_reg                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DST_ADDR_MULTI_MATCH_reg                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CONFIG_SELECT.CLK_DIV100_REG_reg                                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG0_OUT2                                                                                                                            |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CONFIG_SELECT.CLK_DIV100_REG_reg                                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DST_ADDR_MULTI_MATCH_reg                                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][1]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][3][0]                                                                                       |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_VLAN_reg                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                2 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/NUMBER_OF_BYTES_reg                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                2 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CONFIG_SELECT.SPEED_1_RESYNC_REG_reg                                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG5_OUT                                                                                                                             |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                3 |              3 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[0][0]                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                    |                                                                                                                                                                                                                                         |                1 |              3 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/arp_send_module/FSM_sequential_word_counter[2]_i_1_n_0                                                                                                                                       | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |                1 |              3 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][2]                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[0]                                                               |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][1]                                                                                  |                                                                                                                                                                                                                                         |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]_0[0]                                                                                                      |                2 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][0]                                                                           |                                                                                                                                                                                                                                         |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][1]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][2]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][3]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][7]                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][6]                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][5]                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][4]                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][3]                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][2]                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][1]                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][0]                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                     |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][5]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][6]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_0[0]                                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                           |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[0][1]                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][9]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[40]                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]_0                                                                                |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/count_set_reg_reg                                                                                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                4 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][7]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][0]                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][8]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_int_reg[7][0]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_int_reg[7][1]                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_4                                                                                   | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PAD_PIPE_reg                                                                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][1]                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int12_out                                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                  |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][2]                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                                                                                                |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                2 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_0                                                                                             | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                                        |                3 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/s_axi_araddr[10]_i_2_n_0                                                                                                                                                                                        | axi_lite_controller/s_axi_araddr[10]                                                                                                                                                                                                    |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CONFIG_SELECT.REG2_OUT2_reg_r                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG0_OUT2                                                                                                                            |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_2_n_0                                                                                                                                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][3]                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][4]                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                     |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/TRANSMIT_PIPE_reg[0][0]                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][4]                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][0]                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/IFG_COUNT_reg[3]                                                                                               |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[44]                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]_0                                                                                |                1 |              4 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CE_REG1_OUT7_out                                                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CE_REG5_OUT                                                                                                                          |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG5_OUT                                                                                                                             |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | example_resets/dcm_sync/data_out                                                                                                                                                                                                    | example_resets/reset_in00_out                                                                                                                                                                                                           |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | example_resets/dcm_sync/data_out                                                                                                                                                                                                    | example_resets/reset_in0__0                                                                                                                                                                                                             |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/app_layer_0/inst/count[4]_i_1_n_0                                                                                                                                                                            | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                  |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                                                                                     | example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                                 |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                                                                                     | example_resets/SR[0]                                                                                                                                                                                                                    |                2 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/FSM_sequential_axi_state[4]_i_2_n_0                                                                                                                                                                             | example_resets/SR[0]                                                                                                                                                                                                                    |                3 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | example_resets/enable                                                                                                                                                                                                               | glbl_rst_IBUF                                                                                                                                                                                                                           |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_jumbo_en_reg                                                                                                          |                2 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | example_resets/reset_in                                                                                                                                                                                                                 |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT3                                                    |                                                                                                                                                                                                                                     | example_resets/reset_sync0                                                                                                                                                                                                              |                1 |              5 |
|  example_clocks/clkin1_bufg                                                                 |                                                                                                                                                                                                                                     | example_clocks/mmcm_reset_gen_i_1_n_0                                                                                                                                                                                                   |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       |                                                                                                                                                                                                                                     | example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                                 |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                     |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_REG1_OUT5_out                                                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CE_REG5_OUT                                                                                                                          |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | example_resets/dcm_sync/data_out                                                                                                                                                                                                    | glbl_rst_IBUF                                                                                                                                                                                                                           |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk |                                                                                                                                                                                                                                     | example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                                 |                1 |              5 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                     |                1 |              5 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_frame_length[10]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                         |                1 |              6 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                  |                1 |              6 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | example_resets/phy_reset_count[5]_i_1_n_0                                                                                                                                                                                           | example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                                 |                1 |              6 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                      |                5 |              6 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/total_length[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              6 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length[10]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                         |                1 |              6 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr0                                                                                                                                                                              | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                                            |                1 |              6 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/SR[0]                                                                                                               |                2 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out2       |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0                                                                                                                                           |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                                                                                                |                2 |              6 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out                                                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                                        |                2 |              7 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/load_wr_reg[0]                                                                                                                       |                2 |              7 |
|  example_clocks/clkin1_bufg                                                                 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                         |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/mdio_wr_data[20]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                           |                3 |              7 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                3 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/mdio_op[1]_i_1_n_0                                                                                                                                                                                              | example_resets/SR[0]                                                                                                                                                                                                                    |                3 |              7 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                   |                1 |              7 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/recv_buffer_module/FSM_onehot_word_counter_reg[6][0]                                                                                                                                         | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |                1 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/p_22_in                                                                                                                                                                                                         | axi_lite_controller/s_axi_araddr[11]                                                                                                                                                                                                    |                1 |              7 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/p_19_in                                                                                                                                                                                                         | axi_lite_controller/s_axi_awaddr[11]_i_1_n_0                                                                                                                                                                                            |                1 |              7 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_recv_final_0/inst/packet_send[1][7]_i_1_n_0                                                                                                                                                          | udp_module/udp_block_i/axi_buf_recv_final_0/inst/packet_send[1][23]_i_1_n_0                                                                                                                                                             |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_count                                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |                4 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_send_0/inst/tx_axis_mac_tdata[7]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_recv_final_0/inst/packet_send[1][7]_i_1_n_0                                                                                                                                                          | udp_module/udp_block_i/axi_buf_recv_final_0/inst/packet_send[1][31]_i_1_n_0                                                                                                                                                             |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                                                                                                |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                               |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                               |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CRC_CE                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                              | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                               |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_recv_final_0/inst/packet[1][7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_recv_final_0/inst/packet[2][7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_send_0/inst/ip_mac                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_recv_final_0/inst/packet[3][7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_recv_final_0/inst/packet_send[1][7]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_recv_final_0/inst/packet_send[1][7]_i_1_n_0                                                                                                                                                          | udp_module/udp_block_i/axi_buf_recv_final_0/inst/packet_send[1][15]_i_1_n_0                                                                                                                                                             |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out2       |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_out                                                                                                                                          |                1 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE_reg[0]                                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FRAME_COUNTER_reg[14]                                                                                                          |                1 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CRC_CE                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int[7]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                4 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_recv_final_0/inst/packet[0][7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                      | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                1 |              8 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_count.wr_frames[8]_i_1_n_0                                                                                                                                                        | example_resets/wr_eof_reg_reg[0]                                                                                                                                                                                                        |                3 |              9 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames[8]_i_1_n_0                                                                                                                                                                     | example_resets/wr_eof_reg_reg[0]                                                                                                                                                                                                        |                3 |              9 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[1]__0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length[10]_i_1_n_0                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                                        |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_frame_length[10]_i_1_n_0                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                                        |                4 |             10 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG0_OUT2                                                                                                                            |                2 |             10 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             10 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg[0]__0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             10 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             10 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/addr[11]_i_1_n_0                                                                                                                                                                                                | example_resets/SR[0]                                                                                                                                                                                                                    |                3 |             11 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/E[0]                                                                                                                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]_0[0]                                                                                                      |                3 |             11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad_reg[16]                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad_reg[16]_1                                                                                                    |                2 |             12 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                           |                4 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_en                                                                                                                                                                              | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                                            |                2 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                                                     |                8 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                5 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr[0]_i_1_n_0                                                                                                                                                                       | example_resets/wr_eof_reg_reg[0]                                                                                                                                                                                                        |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_en                                                                                                                                                                              | example_resets/wr_eof_reg_reg[0]                                                                                                                                                                                                        |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_load                                                                                                                                                                       | example_resets/wr_eof_reg_reg[0]                                                                                                                                                                                                        |                4 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                                                                                       | example_resets/wr_eof_reg_reg[0]                                                                                                                                                                                                        |                3 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/counter_reg[0]_rep__0                                                                                                                |                2 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_load                                                                                                                                                                       | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                                            |                2 |             12 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_0                                                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                                        |                5 |             12 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr[0]_i_1__0_n_0                                                                                                                                                                    | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                                            |                3 |             12 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/udp_send_module/ip_addr_out[31]_i_1_n_0                                                                                                                                                      | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |                4 |             13 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             13 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                6 |             13 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                7 |             13 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                    |                                                                                                                                                                                                                                         |                3 |             14 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                               | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                       |                5 |             14 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                2 |             14 |
|  example_clocks/clock_generator/CLK_OUT3                                                    |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                                                |                4 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             14 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FRAME_COUNTER_reg[14]                                                                                                          |                4 |             15 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_0                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                2 |             15 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_send_0/inst/axi_ip_index[7]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/LEN_reg[0]_0[0]                                                                                         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                3 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/pause_value_to_tx_reg[15][0]                                                                                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                               |                3 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | pause_val[15]_i_1_n_0                                                                                                                                                                                                                   |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/accum1[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/gen_mdio.int_ma_rx_data_reg[15]_0[0]                                                                | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                                        |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/accum2[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count                                                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/chksum[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/E[0]                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                2 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/sample_int_re                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/E[0]                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                                        |                3 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/mac_timeout_reg[15]_0                                                                                                                                                     | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad_reg[47]                                                                                                      |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk |                                                                                                                                                                                                                                     | trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                                            |                7 |             17 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                7 |             18 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                7 |             18 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/INT_IFG_DELAY                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/REG_TX_VLAN_reg                                                                                                |                5 |             19 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad_reg[16]                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad_reg[0]                                                                                                       |                4 |             20 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       |                                                                                                                                                                                                                                     | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                                            |                6 |             20 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LT_CHECK_HELD_reg                                                                                                          | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                               |                9 |             22 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out2       |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             22 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             23 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/rd_en                                                                                                                                                                        | trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                                            |                7 |             24 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/ip_addr_reg[31]_i_2_n_0                                                                                                                                                       | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/ip_addr_reg[31]_i_1_n_0                                                                                                                                                           |                6 |             24 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             25 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/mdio_wr_data[20]_i_1_n_0                                                                                                                                                                                        | axi_lite_controller/mdio_wr_data[31]_i_1_n_0                                                                                                                                                                                            |                4 |             25 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               18 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                               |                                                                                                                                                                                                                                         |                7 |             29 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/rx_stats_toggle_reg[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             29 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gmii_tx_clken                                                                                                                                            | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |                8 |             30 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[46][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[47][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[48][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[49][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[4][31]_i_1_n_0                                                                                                                                                    | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[50][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[51][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[52][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[53][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[54][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[55][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[56][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[57][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[58][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[59][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[5][31]_i_1_n_0                                                                                                                                                    | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[60][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[61][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[62][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[63][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[64][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[65][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[66][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[67][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[68][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[69][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[6][31]_i_1_n_0                                                                                                                                                    | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[70][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[71][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[72][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[73][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[74][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[75][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[76][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[77][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[78][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/udp_send_module/data_buffer2                                                                                                                                                                 | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               10 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[254][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                                                                                       | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SR[0]                                                                                                                          |                9 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_recv_final_0/inst/cnt                                                                                                                                                                                | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_recv_final_0/inst/packet_count                                                                                                                                                                       | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               13 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_send_0/inst/axi_count[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/data_buffer1[31]_i_2_n_0                                                                                                                                                      | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/data_buffer1[31]_i_1__0_n_0                                                                                                                                                       |                9 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/data_buffer2[31]_i_2_n_0                                                                                                                                                      | udp_module/udp_block_i/toplevel_0/inst/udp_send_module/data_buffer2_reg[0]_1                                                                                                                                                            |               10 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/data_buffer3[31]_i_2_n_0                                                                                                                                                      | udp_module/udp_block_i/toplevel_0/inst/udp_send_module/data_buffer3_reg[0]                                                                                                                                                              |                9 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_send_0/inst/i                                                                                                                                                                                        | udp_module/udp_block_i/axi_buf_send_0/inst/i[31]_i_1_n_0                                                                                                                                                                                |                9 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/data_buffer4[31]_i_2_n_0                                                                                                                                                      | udp_module/udp_block_i/toplevel_0/inst/udp_send_module/data_buffer4_reg[0]                                                                                                                                                              |               10 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/data_buffer5[31]_i_2_n_0                                                                                                                                                      | udp_module/udp_block_i/toplevel_0/inst/udp_send_module/data_buffer5_reg[0]                                                                                                                                                              |                9 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/data_buffer6[31]_i_2_n_0                                                                                                                                                      | udp_module/udp_block_i/toplevel_0/inst/udp_send_module/data_buffer6_reg[0]                                                                                                                                                              |               10 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[79][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[7][31]_i_1_n_0                                                                                                                                                    | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[80][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[81][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[82][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[83][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[84][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[85][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[86][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[87][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[88][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[89][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[8][31]_i_1_n_0                                                                                                                                                    | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[90][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[91][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[92][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[93][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[94][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[95][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[96][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[97][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[98][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[99][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[9][31]_i_1_n_0                                                                                                                                                    | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/SR[0]                                                                                                                        |               12 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data__0                                                                                                                                                                | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/p_17_in                                                                                                                                                                                                         | axi_lite_controller/s_axi_wdata[31]_i_1_n_0                                                                                                                                                                                             |                4 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[100][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[101][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[102][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[103][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[104][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/axi_rd_data[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | axi_lite_controller/axi_wr_data[31]_i_1_n_0                                                                                                                                                                                         | example_resets/SR[0]                                                                                                                                                                                                                    |                8 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[106][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[107][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[108][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[109][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                 | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                           |                6 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[10][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[110][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[111][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[112][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[113][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[114][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT2                                                    | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_2_n_0                                                                                                  | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_1__1_n_0                                                                                                   |                7 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[115][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[116][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[117][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[118][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[119][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[11][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[120][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[121][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[122][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[123][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[124][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[125][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[126][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[127][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[128][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[129][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[12][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[130][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[131][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[132][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[133][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[134][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[135][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[136][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[137][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[138][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[139][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[13][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[140][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[141][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[142][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[143][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[144][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[145][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[146][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[147][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[148][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[149][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[14][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[150][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               24 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[151][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[152][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[153][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[154][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[155][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[156][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[157][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[158][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[159][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[15][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[160][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[161][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[162][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[163][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[164][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[165][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[166][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[167][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[168][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[169][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[16][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[170][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[171][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[172][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               23 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[173][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               24 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[174][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[175][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[176][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[177][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[178][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[179][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[17][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[181][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               23 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[182][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[183][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[184][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[185][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[186][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[187][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               23 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[188][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               24 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[189][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[18][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[190][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[191][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[192][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[193][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[194][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[195][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               14 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[196][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[197][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[198][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[199][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[19][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[1][31]_i_1_n_0                                                                                                                                                    | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[200][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[201][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[202][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[203][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[204][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               15 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[205][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               15 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[180][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[206][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[207][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               15 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[208][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               15 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[209][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               15 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[20][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[210][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[211][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[212][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[213][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[214][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[215][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[216][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[217][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               15 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[218][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[219][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[21][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[220][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[221][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[222][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[223][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               15 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[224][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[225][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               14 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[226][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[227][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[228][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[229][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[22][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[230][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[231][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[232][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[233][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[234][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               15 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[235][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[236][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[237][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[238][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[239][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               15 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[23][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[240][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[241][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               15 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[242][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[243][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[244][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[245][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[246][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[247][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[248][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[249][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[24][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1_n_0                                                                                                                                                                  |                7 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[250][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[251][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[252][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[253][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[105][31]_i_1_n_0                                                                                                                                                  | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               21 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[255][31]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[25][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[26][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[27][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[28][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[29][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[2][31]_i_1_n_0                                                                                                                                                    | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               15 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[30][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[31][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[32][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |               13 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[33][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[34][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[35][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[36][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               16 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[37][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[38][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[39][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[3][31]_i_1_n_0                                                                                                                                                    | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[40][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[41][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               18 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[42][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               20 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[43][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[44][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               19 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ri_data[45][31]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               17 |             32 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             33 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | example_resets/wr_eof_reg_reg[0]                                                                                                                                                                                                        |               17 |             34 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                6 |             34 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               14 |             38 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_send_0/inst/ip_packet_reg_r2_64_127_0_2_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             44 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_send_0/inst/ip_packet_reg_r2_192_255_0_2_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             44 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_send_0/inst/ip_packet_reg_r2_128_191_0_2_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             44 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/send_buffer_module/ra_mac_addr[47]_i_1_n_0                                                                                                                                                   | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               14 |             48 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/arp_send_module/arp_mac_addr[47]_i_1_n_0                                                                                                                                                     | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               10 |             48 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_send_0/inst/arp_mac                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               17 |             48 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             49 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             49 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               12 |             51 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                               |               21 |             53 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/udp_send_module/data_buffer1                                                                                                                                                                 | example_resets/tx_fifo_resetn                                                                                                                                                                                                           |               22 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               30 |             65 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                               |               21 |             67 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                                                                                     | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                                        |               22 |             80 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                           | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                               |               26 |             80 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/axi_buf_send_0/inst/ip_packet_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |               22 |             88 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               33 |            101 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               32 |            103 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_axi_clk | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable                                                                                                                                                           |                                                                                                                                                                                                                                         |               27 |            105 |
|  example_clocks/clock_generator/CLK_OUT2                                                    |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               32 |            119 |
|  example_clocks/clock_generator/CLK_OUT1                                                    | udp_module/udp_block_i/toplevel_0/inst/IP_send_module/oData[31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |               35 |            128 |
|  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1       |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               64 |            172 |
|  example_clocks/clock_generator/CLK_OUT1                                                    |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              244 |            901 |
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    53 |
| 2      |                    33 |
| 3      |                    18 |
| 4      |                    62 |
| 5      |                    20 |
| 6      |                    12 |
| 7      |                    15 |
| 8      |                    32 |
| 9      |                     3 |
| 10     |                    11 |
| 11     |                     2 |
| 12     |                    14 |
| 13     |                     4 |
| 14     |                     5 |
| 15     |                     2 |
| 16+    |                   372 |
+--------+-----------------------+


