name       : verilator
version    : '5.018'
release    : 40
source     :
    - https://github.com/verilator/verilator/archive/refs/tags/v5.018.tar.gz : 8b544273eedee379e3c1a3bb849e14c754c9b5035d61ad03acdf3963092ba6c0
license    :
    - LGPL-3.0-only
    - Artistic-2.0
homepage   : https://www.veripool.org/wiki/verilator
component  : programming.tools
summary    : Verilator converts synthesizable (generally not behavioral) Verilog code into C++ or SystemC code.
description: |
    Verilator converts synthesizable (generally not behavioral) Verilog code into C++ or SystemC code. It is not a complete simulator, just a translator.
builddeps  :
    - help2man
rundeps    :
    - ccache
setup      : |
    autoconf
    %configure
build      : |
    %make
install    : |
    %make_install
check      : |
    make test
