Running: /media/himanshu/a46d1c48-824a-451c-9954-bcad1a761415/opt/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /media/himanshu/a46d1c48-824a-451c-9954-bcad1a761415/VerilogProjects/is_perfect/testbench_isim_beh.exe -prj /media/himanshu/a46d1c48-824a-451c-9954-bcad1a761415/VerilogProjects/is_perfect/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/himanshu/a46d1c48-824a-451c-9954-bcad1a761415/VerilogProjects/is_perfect/isPerfect_beh.v" into library work
Analyzing Verilog file "/media/himanshu/a46d1c48-824a-451c-9954-bcad1a761415/VerilogProjects/is_perfect/testbench.v" into library work
Analyzing Verilog file "/media/himanshu/a46d1c48-824a-451c-9954-bcad1a761415/opt/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "/media/himanshu/a46d1c48-824a-451c-9954-bcad1a761415/VerilogProjects/is_perfect/isPerfect_beh.v" Line 46: Target <b0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/media/himanshu/a46d1c48-824a-451c-9954-bcad1a761415/VerilogProjects/is_perfect/isPerfect_beh.v" Line 47: Target <r0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/media/himanshu/a46d1c48-824a-451c-9954-bcad1a761415/VerilogProjects/is_perfect/isPerfect_beh.v" Line 48: Target <r1> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/media/himanshu/a46d1c48-824a-451c-9954-bcad1a761415/VerilogProjects/is_perfect/isPerfect_beh.v" Line 49: Target <s0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/media/himanshu/a46d1c48-824a-451c-9954-bcad1a761415/VerilogProjects/is_perfect/isPerfect_beh.v" Line 54: Target <tsw> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "/media/himanshu/a46d1c48-824a-451c-9954-bcad1a761415/VerilogProjects/is_perfect/isPerfect_beh.v" Line 48: Size mismatch in connection of port <b>. Formal port size is 16-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 94868 KB
Fuse CPU Usage: 1200 ms
Compiling module funcUnit
Compiling module registerCom
Compiling module sd1
Compiling module sd2
Compiling module sd0
Compiling module stateTransition
Compiling module isPerfect
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable /media/himanshu/a46d1c48-824a-451c-9954-bcad1a761415/VerilogProjects/is_perfect/testbench_isim_beh.exe
Fuse Memory Usage: 655172 KB
Fuse CPU Usage: 1230 ms
GCC CPU Usage: 540 ms
