
*** Running vivado
    with args -log design_1_util_ds_buf_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_util_ds_buf_1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_util_ds_buf_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 348.582 ; gain = 138.262
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_1_0' [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/synth/design_1_util_ds_buf_1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/1e84/hdl/vhdl/util_ds_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (1#1) [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/1e84/hdl/vhdl/util_ds_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_ds_buf_1_0' (2#1) [c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/synth/design_1_util_ds_buf_1_0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 385.922 ; gain = 175.602
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 385.922 ; gain = 175.602
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 621.832 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 621.832 ; gain = 411.512
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 621.832 ; gain = 411.512
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 621.832 ; gain = 411.512
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 621.832 ; gain = 411.512
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 621.832 ; gain = 411.512
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 639.461 ; gain = 429.141
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 639.461 ; gain = 429.141
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 649.102 ; gain = 438.781
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 649.102 ; gain = 438.781
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 649.102 ; gain = 438.781
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 649.102 ; gain = 438.781
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 649.102 ; gain = 438.781
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 649.102 ; gain = 438.781
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 649.102 ; gain = 438.781

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |OBUFDS |     1|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 649.102 ; gain = 438.781
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 664.094 ; gain = 392.020
