v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|clkDivider[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|spiRdy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|powerUpState[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|powerUpState[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|powerUpState[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|byteCnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|clkDivider[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|wrStrb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SCK_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SCK_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SCK_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|timeOut[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|byteCnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|byteCnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|timeOut[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|jump,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],ext_pll_set:inst12|SCK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Phase_detector:inst15|\jump_p:cnt_clk[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],ext_pll_set:inst12|clk_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|loadDat[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],ext_pll_set:inst12|clk_div[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],ext_pll_set:inst12|clk_div[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],ext_pll_set:inst12|clk_div[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],ext_pll_set:inst12|clk_div[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|loadDat[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|loadDat[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|loadDat[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],PLL_init:inst13|SPImaster:iSPImaster|SPI_buf[1][0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_clk[2],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altpll_0:inst14|altpll:altpll_component|altpll_0_altpll1:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altpll_0:inst14|altpll:altpll_component|altpll_0_altpll1:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altpll_0:inst14|altpll:altpll_component|altpll_0_altpll1:auto_generated|wire_pll1_clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altpll_2:inst7|altpll:altpll_component|altpll_2_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altpll_2:inst7|altpll:altpll_component|altpll_2_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altpll_2:inst7|altpll:altpll_component|altpll_2_altpll:auto_generated|wire_pll1_clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altpll_2:inst7|altpll:altpll_component|altpll_2_altpll:auto_generated|wire_pll1_clk[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altpll_3:inst11|altpll:altpll_component|altpll_3_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ext_pll_set:inst12|clk_out,ext_pll_set:inst12|SDA,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ext_pll_set:inst12|clk_out,ext_pll_set:inst12|end_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ext_pll_set:inst12|clk_out,ext_pll_set:inst12|cnt_pulse[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ext_pll_set:inst12|clk_out,ext_pll_set:inst12|cnt_pulse[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ext_pll_set:inst12|clk_out,ext_pll_set:inst12|cnt_pulse[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ext_pll_set:inst12|clk_out,ext_pll_set:inst12|cnt_pulse[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ext_pll_set:inst12|clk_out,ext_pll_set:inst12|sel_byte.three,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ext_pll_set:inst12|clk_out,ext_pll_set:inst12|sel_byte.first,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ext_pll_set:inst12|clk_out,ext_pll_set:inst12|sel_byte.two,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ext_pll_set:inst12|clk_out,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|llnum_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|llnum_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|llnum_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|llnum_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|load_chn_q_tail,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mloop[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mloop[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mloop[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mloop[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mloop[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|omegaloop[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|omegaloop[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|omegaloop[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|omegaloop[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|omegaloop[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pipe_wr_ptr[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align_fifo_ctrl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|num_err_sym[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|eop_source_shunt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|num_err_sym[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|num_err_sym[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|num_err_sym[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|num_err_sym[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|decfail_2q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|sop_source_pipe[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|atl_buffer_state.S0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|eop_source_pipe[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|decfail_1q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|pull_numerr_fifo,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|sop_source_pipe[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|eop_source_pipe[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|decfail_gen,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|sop_source_pipe[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|eop_gen_pipe_ena_2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|llnum_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S98,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerr_ctrl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerr_ctrl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|eop_source_pipe[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerrhold_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|decfail_gen_shunt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|ena_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numroots[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numroots[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numroots[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numroots[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numroots[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|polyz_shunt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|reg_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|chn_end_point,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|sop_source_gen,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|eop_gen_pipe_ena_2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|load_syn_extend,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|rd_end_point,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|sink_eop_c,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|sink_eop_q_extend,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|numerr_ctrl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|toggle_cnt_del[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_cnt_eq_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|wr_ptr_ctrl[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|load_wr_seed_cnt_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|rd_ge_block_size,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|toggle_cnt_del[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdprev_q[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|readadd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|readadd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_rd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_rd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|readadd[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_rd[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_rd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|readadd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|readadd[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|readadd[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_rd[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_rd[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|readadd[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|readadd[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_rd[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_rd[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|wr_ptr_ctrl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S5a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|toggle_cnt_del[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd_shunt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|wr_ptr_ctrl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd_shunt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd_shunt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd_shunt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd_shunt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd_shunt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd_shunt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|writeadd_shunt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|onereg_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bdtemp_q[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|delta_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|delta_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|delta_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|delta_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|delta_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|delta_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|delta_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|delta_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_wr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_wr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_wr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_wr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_wr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_wr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_wr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|seed_count_wr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|wr_ptr_ctrl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|ena_syn_int_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S99,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S0c,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|bd_q[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|rsoutff_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|rsoutff_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|rsoutff_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|rsoutff_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|rsoutff_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|rsoutff_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|rsoutff_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|rsoutff_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S2b,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|predelta_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulright_q[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|mulleft_q[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|state.S2a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|predelta_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|predelta_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|predelta_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|predelta_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|predelta_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|predelta_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|predelta_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|omsel[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|omsel[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|omsel[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|omsel[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|omsel[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|omsel[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|omsel[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|omsel[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|sop_source_shunt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|deltamult_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[16][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[16][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[12][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[16][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|deltamult_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|deltamult_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|deltamult_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|deltamult_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[16][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[16][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[16][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|deltamult_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|deltamult_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|deltamult_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[16][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[16][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[15][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[11][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[14][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[14][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[10][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[14][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[14][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[14][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[13][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[9][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[13][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[9][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[13][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[9][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|synreg_q[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align_fifo_ctrl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|dav_source_align[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|rsin_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|sink_sop_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfdiv:gf_div1|b_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfdiv:gf_div1|b_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfdiv:gf_div1|b_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfdiv:gf_div1|b_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfdiv:gf_div1|b_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfdiv:gf_div1|b_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfdiv:gf_div1|b_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfdiv:gf_div1|b_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|rsin_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[16][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[16][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[16][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[16][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[16][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[12][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[16][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|rsin_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[16][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[16][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|rsin_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|rsin_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|rsin_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|rsin_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|rsin_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[15][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[11][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[14][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[14][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[14][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[14][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[14][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[10][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[13][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[9][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[13][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[9][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[13][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[9][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|reg_q[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align_fifo_ctrl[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|ena_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|divfield_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|polyzero_del[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|wr_errvec_altern,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|dav_source_align[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|divfield_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|divfield_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|divfield_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|divfield_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|divfield_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|divfield_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|align3[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|divfield_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|delom_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|b_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|delom_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|b_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|delom_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|delom_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|b_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|b_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|b_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|b_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|delom_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|b_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|b_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|delom_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|delom_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|delom_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|polyzero_del[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|polyzero_del[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_shunt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omega_one[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|drvadder_shunt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|drvadder_shunt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|drvadder_shunt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|drvadder_shunt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|drvadder_shunt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|drvadder_shunt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|drvadder_shunt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|drvadder_shunt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_shunt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omega_one[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_shunt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omega_one[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_shunt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omega_one[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_shunt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omega_one[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omreg_q[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_shunt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omega_one[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_shunt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omega_one[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omadder_shunt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|omega_one[4],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync_with_full,mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|altsyncram_qj31:fifo_ram|address_reg_b[0],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,mac_frame_tx_ver2:inst3|reset_with_sync_with_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,mac_frame_rx_ver2:inst2|reset_fifo,mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|altsyncram_qj31:fifo_ram|address_reg_b[0],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,mac_frame_rx_ver2:inst2|reset_fifo,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Diff_Decoder_v03:inst10|cntclk[1],Diff_Decoder_v03:inst10|DM[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Diff_Decoder_v03:inst10|cntclk[1],Diff_Decoder_v03:inst10|DM[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Diff_Decoder_v03:inst10|cntclk[1],Diff_Decoder_v03:inst10|DM[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Diff_Decoder_v03:inst10|cntclk[1],Diff_Decoder_v03:inst10|DM[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Diff_Decoder_v03:inst10|cntclk[1],Diff_Decoder_v03:inst10|DM[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Diff_Decoder_v03:inst10|cntclk[1],Diff_Decoder_v03:inst10|DM[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Diff_Decoder_v03:inst10|cntclk[1],Diff_Decoder_v03:inst10|DM[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Diff_Decoder_v03:inst10|cntclk[1],Diff_Decoder_v03:inst10|DM[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Diff_Decoder_v03:inst10|cntclk[1],Diff_Decoder_v03:inst10|DM[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Diff_Decoder_v03:inst10|cntclk[1],Diff_Decoder_v03:inst10|DM[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Diff_Decoder_v03:inst10|cntclk[1],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Clk_50MHz,altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated|wire_pll1_fbout,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Clk_50MHz,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,TxClk,Global Clock,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,PASS,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,PASS,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,0 such failures found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_LVDS_DISCLAIMER,,,,,,,,,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,39;0;39;0;0;52;39;0;52;52;0;21;0;0;4;0;21;4;0;0;2;21;0;0;0;0;0;52;40;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,13;52;13;52;52;0;13;52;0;0;52;31;52;52;48;52;31;48;52;52;50;31;52;52;52;52;52;0;12;52,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,to_PLL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,synt_sck,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,synt_data,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,synt_le,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,synt_ce,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,PHY_ClkIn,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,PHY_nReset,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,TxEN,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,PHY_MDC,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,PHY_MDIO,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,TxER,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Mod_I,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Mod_Q,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Loop,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,PLL_SCK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,PLL_SDA,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,TxD[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,TxD[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,TxD[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,TxD[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,synt_muxout,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CRS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RxER,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,PLL_LOS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,PLL_LOL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RxD[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,RxD[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,RxD[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,RxD[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,COL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Comp_I,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Comp_Q,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Comp_ADD,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Comp_DIFF,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,from_PLL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Clk_50MHz,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TxClk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RxClk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RxDV,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,to_PLL(n),Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Mod_I(n),Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Mod_Q(n),Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Loop(n),Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Comp_I(n),Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Comp_Q(n),Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Comp_ADD(n),Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,Comp_DIFF(n),Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,from_PLL(n),Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,14,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,16,
