{
  "module_name": "tpc1_cmdq_regs.h",
  "hash_id": "f76842ae8be164e04984caebe183bcd9093a0611b6bf9be9afd5dcf2a6d3f323",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc1_cmdq_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC1_CMDQ_REGS_H_\n#define ASIC_REG_TPC1_CMDQ_REGS_H_\n\n \n\n#define mmTPC1_CMDQ_GLBL_CFG0                                        0xE49000\n\n#define mmTPC1_CMDQ_GLBL_CFG1                                        0xE49004\n\n#define mmTPC1_CMDQ_GLBL_PROT                                        0xE49008\n\n#define mmTPC1_CMDQ_GLBL_ERR_CFG                                     0xE4900C\n\n#define mmTPC1_CMDQ_GLBL_ERR_ADDR_LO                                 0xE49010\n\n#define mmTPC1_CMDQ_GLBL_ERR_ADDR_HI                                 0xE49014\n\n#define mmTPC1_CMDQ_GLBL_ERR_WDATA                                   0xE49018\n\n#define mmTPC1_CMDQ_GLBL_SECURE_PROPS                                0xE4901C\n\n#define mmTPC1_CMDQ_GLBL_NON_SECURE_PROPS                            0xE49020\n\n#define mmTPC1_CMDQ_GLBL_STS0                                        0xE49024\n\n#define mmTPC1_CMDQ_GLBL_STS1                                        0xE49028\n\n#define mmTPC1_CMDQ_CQ_CFG0                                          0xE490B0\n\n#define mmTPC1_CMDQ_CQ_CFG1                                          0xE490B4\n\n#define mmTPC1_CMDQ_CQ_ARUSER                                        0xE490B8\n\n#define mmTPC1_CMDQ_CQ_PTR_LO                                        0xE490C0\n\n#define mmTPC1_CMDQ_CQ_PTR_HI                                        0xE490C4\n\n#define mmTPC1_CMDQ_CQ_TSIZE                                         0xE490C8\n\n#define mmTPC1_CMDQ_CQ_CTL                                           0xE490CC\n\n#define mmTPC1_CMDQ_CQ_PTR_LO_STS                                    0xE490D4\n\n#define mmTPC1_CMDQ_CQ_PTR_HI_STS                                    0xE490D8\n\n#define mmTPC1_CMDQ_CQ_TSIZE_STS                                     0xE490DC\n\n#define mmTPC1_CMDQ_CQ_CTL_STS                                       0xE490E0\n\n#define mmTPC1_CMDQ_CQ_STS0                                          0xE490E4\n\n#define mmTPC1_CMDQ_CQ_STS1                                          0xE490E8\n\n#define mmTPC1_CMDQ_CQ_RD_RATE_LIM_EN                                0xE490F0\n\n#define mmTPC1_CMDQ_CQ_RD_RATE_LIM_RST_TOKEN                         0xE490F4\n\n#define mmTPC1_CMDQ_CQ_RD_RATE_LIM_SAT                               0xE490F8\n\n#define mmTPC1_CMDQ_CQ_RD_RATE_LIM_TOUT                              0xE490FC\n\n#define mmTPC1_CMDQ_CQ_IFIFO_CNT                                     0xE49108\n\n#define mmTPC1_CMDQ_CP_MSG_BASE0_ADDR_LO                             0xE49120\n\n#define mmTPC1_CMDQ_CP_MSG_BASE0_ADDR_HI                             0xE49124\n\n#define mmTPC1_CMDQ_CP_MSG_BASE1_ADDR_LO                             0xE49128\n\n#define mmTPC1_CMDQ_CP_MSG_BASE1_ADDR_HI                             0xE4912C\n\n#define mmTPC1_CMDQ_CP_MSG_BASE2_ADDR_LO                             0xE49130\n\n#define mmTPC1_CMDQ_CP_MSG_BASE2_ADDR_HI                             0xE49134\n\n#define mmTPC1_CMDQ_CP_MSG_BASE3_ADDR_LO                             0xE49138\n\n#define mmTPC1_CMDQ_CP_MSG_BASE3_ADDR_HI                             0xE4913C\n\n#define mmTPC1_CMDQ_CP_LDMA_TSIZE_OFFSET                             0xE49140\n\n#define mmTPC1_CMDQ_CP_LDMA_SRC_BASE_LO_OFFSET                       0xE49144\n\n#define mmTPC1_CMDQ_CP_LDMA_SRC_BASE_HI_OFFSET                       0xE49148\n\n#define mmTPC1_CMDQ_CP_LDMA_DST_BASE_LO_OFFSET                       0xE4914C\n\n#define mmTPC1_CMDQ_CP_LDMA_DST_BASE_HI_OFFSET                       0xE49150\n\n#define mmTPC1_CMDQ_CP_LDMA_COMMIT_OFFSET                            0xE49154\n\n#define mmTPC1_CMDQ_CP_FENCE0_RDATA                                  0xE49158\n\n#define mmTPC1_CMDQ_CP_FENCE1_RDATA                                  0xE4915C\n\n#define mmTPC1_CMDQ_CP_FENCE2_RDATA                                  0xE49160\n\n#define mmTPC1_CMDQ_CP_FENCE3_RDATA                                  0xE49164\n\n#define mmTPC1_CMDQ_CP_FENCE0_CNT                                    0xE49168\n\n#define mmTPC1_CMDQ_CP_FENCE1_CNT                                    0xE4916C\n\n#define mmTPC1_CMDQ_CP_FENCE2_CNT                                    0xE49170\n\n#define mmTPC1_CMDQ_CP_FENCE3_CNT                                    0xE49174\n\n#define mmTPC1_CMDQ_CP_STS                                           0xE49178\n\n#define mmTPC1_CMDQ_CP_CURRENT_INST_LO                               0xE4917C\n\n#define mmTPC1_CMDQ_CP_CURRENT_INST_HI                               0xE49180\n\n#define mmTPC1_CMDQ_CP_BARRIER_CFG                                   0xE49184\n\n#define mmTPC1_CMDQ_CP_DBG_0                                         0xE49188\n\n#define mmTPC1_CMDQ_CQ_BUF_ADDR                                      0xE49308\n\n#define mmTPC1_CMDQ_CQ_BUF_RDATA                                     0xE4930C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}