// Seed: 1386460205
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9, id_10, id_11;
  module_0 modCall_1 ();
  always_latch id_4 <= 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_5;
  wire  id_6;
  supply0 id_7, id_8, id_9;
  module_0 modCall_1 ();
  id_10(
      .id_0(1 * id_8), .id_1(id_1 ? id_5 : 1), .id_2(1)
  );
endmodule
