INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tomeu/Desktop/C/github/SED_BAF/TRABAJO/TRABAJO.srcs/sim_1/new/f_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'f_divider_tb'
