{"vcs1":{"timestamp_begin":1731733070.335424486, "rt":1.59, "ut":0.31, "st":0.23}}
{"vcselab":{"timestamp_begin":1731733072.010151240, "rt":1.02, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1731733073.104193959, "rt":0.35, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731733069.695184504}
{"VCS_COMP_START_TIME": 1731733069.695184504}
{"VCS_COMP_END_TIME": 1731733074.887186865}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333760}}
{"stitch_vcselab": {"peak_mem": 231564}}
