<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2023.1 (Version 2023.1.0.6)</text>
<text>Date: Wed Oct 23 16:26:35 2024
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2GL010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>400 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>top_sd</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/top_sd.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>2611</cell>
 <cell>12084</cell>
 <cell>21.61</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>1429</cell>
 <cell>12084</cell>
 <cell>11.83</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>585</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>10</cell>
 <cell>195</cell>
 <cell>5.13</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>10</cell>
 <cell>195</cell>
 <cell>5.13</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>97</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>4</cell>
 <cell>22</cell>
 <cell>18.18</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>4</cell>
 <cell>21</cell>
 <cell>19.05</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>2</cell>
 <cell>8</cell>
 <cell>25.00</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>HPMS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>2323</cell>
 <cell>1141</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>144</cell>
 <cell>144</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>144</cell>
 <cell>144</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>2611</cell>
 <cell>1429</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>33</cell>
</row>
<row>
 <cell>10</cell>
 <cell>2</cell>
</row>
<row>
 <cell>11</cell>
 <cell>2</cell>
</row>
<row>
 <cell>13</cell>
 <cell>1</cell>
</row>
<row>
 <cell>17</cell>
 <cell>3</cell>
</row>
<row>
 <cell>30</cell>
 <cell>1</cell>
</row>
<row>
 <cell>31</cell>
 <cell>1</cell>
</row>
<row>
 <cell>33</cell>
 <cell>6</cell>
</row>
<row>
 <cell>34</cell>
 <cell>4</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>53</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>9</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 1</cell>
 <cell> 9</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1158</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_C0_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1119</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/rstn_sys_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/rstn_sys_RNIN5R3/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>115</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/ir_funct3_i[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.ir[13]</cell>
</row>
<row>
 <cell>104</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/alu_op[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl.alu_op[1]</cell>
</row>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/ir_funct3[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.ir[14]</cell>
</row>
<row>
 <cell>76</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/xbus_adr_o[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_core_bus_switch_inst/x_req_o.addr[3]</cell>
</row>
<row>
 <cell>74</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/we</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr.we</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/lsu_mo_we</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.state[1]</cell>
</row>
<row>
 <cell>71</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/alu_cp_trig[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl.alu_cp_trig[0]</cell>
</row>
<row>
 <cell>71</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/cause[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.cause[6]</cell>
</row>
<row>
 <cell>67</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mstatus_mie19</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_write_access.csr.mstatus_mie19</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/alu_op[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl.alu_op[2]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>115</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/ir_funct3_i[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.ir[13]</cell>
</row>
<row>
 <cell>104</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/alu_op[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl.alu_op[1]</cell>
</row>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/ir_funct3[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.ir[14]</cell>
</row>
<row>
 <cell>76</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/xbus_adr_o[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_core_bus_switch_inst/x_req_o.addr[3]</cell>
</row>
<row>
 <cell>74</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/we</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr.we</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/lsu_mo_we</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine.state[1]</cell>
</row>
<row>
 <cell>71</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/alu_cp_trig[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl.alu_cp_trig[0]</cell>
</row>
<row>
 <cell>71</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/cause[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl.cause[6]</cell>
</row>
<row>
 <cell>67</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/mstatus_mie19</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_write_access.csr.mstatus_mie19</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/alu_op[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: neorv32_ProcessorTop_MinimalBoot_0/neorv32_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl.alu_op[2]</cell>
</row>
</table>
</doc>
