# CODTECH-Task2

**Name**:DEEPESH T

**Company**:CODTECH IT SOLUTION

**ID**:

**Domine**:VLSI(Very Large Scale Integration)

**Duration**:

**Mentor**:

OVERVIEW OF THE PROJECT

PROJECT : FINITE STATE MACHINE(FSM) DESIGN

OBJECTIVE

To simulate and verify FSM using verilog code and check its functionality with help of waveform 
TOOLS USED

MODELSIM : Software used to simulate Verilog Code and generate WaveForm

GOOGLE : To gather resources and data for simulation

WAVEFORMS OBTAINED BY MODELSIM DURING SIMULATION

![IMG-20240720-WA0004](https://github.com/user-attachments/assets/7a4d5544-155d-4d7d-a146-8755ac5e1726)

