0.7
2020.2
May 22 2024
19:03:11
C:/Users/User/Vivado/HWLAB_final_project/project_3.sim/sim_1/behav/xsim/glbl.v,1733300674,verilog,,,,glbl,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/clk_divider_tb.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/new/memory_array_tb.v,,clk_divider_tb,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/uart_rx_tb.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/uart_system_tb.v,,uart_rx_tb,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/uart_system_tb.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/uart_tx_tb.v,,uart_system_tb,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/uart_tx_tb.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/vga_controller_tb.v,,uart_tx_tb,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/vga_controller_tb.v,1733300675,verilog,,,,vga_controller_tb,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/new/memory_array_tb.v,1733413192,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/uart_rx_tb.v,,memory_array_tb,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/ascii_rom.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/clk_divider.v,,ascii_rom,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/clk_divider.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/dFilpflop.v,,clk_divider,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/dFilpflop.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/divClock.v,,dFlipflop,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/divClock.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/hexTo7Segment.v,,divClock,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/hexTo7Segment.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/new/memory.v,,hexTo7Segment,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/quadSevenSeg.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/single_pulse.v,,quadSevenSeg,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/single_pulse.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/new/thai_rom.v,,single_pulse,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/uart_rx.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/uart_tx.v,,uart_rx,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/uart_tx.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/vga_controller.v,,uart_tx,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/vga_controller.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/new/Display_system.v,,vga_controller,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/new/Display_system.v,1733302160,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/new/display.v,,Display_system,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/new/display.v,1733324283,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sim_1/imports/sim/clk_divider_tb.v,,display,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/new/memory.v,1733412489,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/quadSevenSeg.v,,memory_array,,,,,,,,
C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/new/thai_rom.v,1733300675,verilog,,C:/Users/User/Vivado/HWLAB_final_project/project_3.srcs/sources_1/imports/src/uart_rx.v,,thai_rom,,,,,,,,
