Fitter report for testsuite
Wed Oct 23 13:27:24 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated|ALTSYNCRAM
 30. |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ALTSYNCRAM
 31. |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ALTSYNCRAM
 32. Other Routing Usage Summary
 33. LAB Logic Elements
 34. LAB-wide Signals
 35. LAB Signals Sourced
 36. LAB Signals Sourced Out
 37. LAB Distinct Inputs
 38. I/O Rules Summary
 39. I/O Rules Details
 40. I/O Rules Matrix
 41. Fitter Device Options
 42. Operating Settings and Conditions
 43. Estimated Delay Added for Hold Timing Summary
 44. Estimated Delay Added for Hold Timing Details
 45. Fitter Messages
 46. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Wed Oct 23 13:27:24 2013           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; testsuite                                       ;
; Top-level Entity Name              ; testsuite                                       ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6E22C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 4,282 / 6,272 ( 68 % )                          ;
;     Total combinational functions  ; 3,429 / 6,272 ( 55 % )                          ;
;     Dedicated logic registers      ; 2,699 / 6,272 ( 43 % )                          ;
; Total registers                    ; 2767                                            ;
; Total pins                         ; 79 / 92 ( 86 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 142,336 / 276,480 ( 51 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 2 / 2 ( 100 % )                                 ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.95        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  31.7%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------+
; I/O Assignment Warnings             ;
+------------+------------------------+
; Pin Name   ; Reason                 ;
+------------+------------------------+
; START_LED  ; Missing drive strength ;
; SCI_RXD    ; Missing drive strength ;
; SCI_TXR_N  ; Missing drive strength ;
; EPCS_ASDO  ; Missing drive strength ;
; EPCS_CSO_N ; Missing drive strength ;
; DCLK_OUT   ; Missing drive strength ;
; D[27]      ; Missing drive strength ;
; D[26]      ; Missing drive strength ;
; D[25]      ; Missing drive strength ;
; D[24]      ; Missing drive strength ;
; D[23]      ; Missing drive strength ;
; D[22]      ; Missing drive strength ;
; D[21]      ; Missing drive strength ;
; D[20]      ; Missing drive strength ;
; D[19]      ; Missing drive strength ;
; D[18]      ; Missing drive strength ;
; D[17]      ; Missing drive strength ;
; D[16]      ; Missing drive strength ;
; D[15]      ; Missing drive strength ;
; D[14]      ; Missing drive strength ;
; D[13]      ; Missing drive strength ;
; D[12]      ; Missing drive strength ;
; D[11]      ; Missing drive strength ;
; D[10]      ; Missing drive strength ;
; D[9]       ; Missing drive strength ;
; D[8]       ; Missing drive strength ;
; D[7]       ; Missing drive strength ;
; D[6]       ; Missing drive strength ;
; D[5]       ; Missing drive strength ;
; D[4]       ; Missing drive strength ;
; D[3]       ; Missing drive strength ;
; D[2]       ; Missing drive strength ;
; D[1]       ; Missing drive strength ;
; D[0]       ; Missing drive strength ;
+------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                       ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                          ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[0]~output                                                                                                                                                                                                           ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[1]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[1]~output                                                                                                                                                                                                           ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[2]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[2]~output                                                                                                                                                                                                           ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[3]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[3]~output                                                                                                                                                                                                           ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[4]~output                                                                                                                                                                                                           ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[5]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[5]~output                                                                                                                                                                                                           ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[6]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[6]~output                                                                                                                                                                                                           ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[7]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[7]~output                                                                                                                                                                                                           ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[8]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[8]~output                                                                                                                                                                                                           ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[9]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[9]~output                                                                                                                                                                                                           ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[10]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[10]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[11]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_BA[0]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_bank[1]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_BA[1]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_WE_N~output                                                                                                                                                                                                           ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_CAS_N~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_RAS_N~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]                                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[3]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_CS_N~output                                                                                                                                                                                                           ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[3]                                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[0]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[0]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[1]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[1]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[2]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[2]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[3]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[3]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[4]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[4]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[5]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[5]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[6]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[6]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[7]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[7]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[8]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[8]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[9]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[9]~output                                                                                                                                                                                                          ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[10]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[10]~output                                                                                                                                                                                                         ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[11]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[11]~output                                                                                                                                                                                                         ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[12]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[12]~output                                                                                                                                                                                                         ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[13]~output                                                                                                                                                                                                         ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[14]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[14]~output                                                                                                                                                                                                         ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[15]~output                                                                                                                                                                                                         ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[0]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQM[0]~output                                                                                                                                                                                                         ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_dqm[1]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQM[1]~output                                                                                                                                                                                                         ; I                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                      ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                        ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                      ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[15]~output                                                                                                                                                                                                         ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                      ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                        ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[14]~output                                                                                                                                                                                                         ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                        ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[13]~output                                                                                                                                                                                                         ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                        ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[12]~output                                                                                                                                                                                                         ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                        ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[11]~output                                                                                                                                                                                                         ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                        ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[10]~output                                                                                                                                                                                                         ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                        ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[9]~output                                                                                                                                                                                                          ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                        ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[8]~output                                                                                                                                                                                                          ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                        ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[7]~output                                                                                                                                                                                                          ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                       ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[6]~output                                                                                                                                                                                                          ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                       ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[5]~output                                                                                                                                                                                                          ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                       ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[4]~output                                                                                                                                                                                                          ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                       ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[3]~output                                                                                                                                                                                                          ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                       ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[2]~output                                                                                                                                                                                                          ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                       ; Q                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[1]~output                                                                                                                                                                                                          ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[0]~output                                                                                                                                                                                                          ; OE               ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[0]~input                                                                                                                                                                                                           ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[1]~input                                                                                                                                                                                                           ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[2]~input                                                                                                                                                                                                           ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[3]~input                                                                                                                                                                                                           ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[4]~input                                                                                                                                                                                                           ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[5]~input                                                                                                                                                                                                           ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[6]~input                                                                                                                                                                                                           ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[7]~input                                                                                                                                                                                                           ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[8]~input                                                                                                                                                                                                           ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[9]~input                                                                                                                                                                                                           ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[10]~input                                                                                                                                                                                                          ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[11]~input                                                                                                                                                                                                          ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[12]~input                                                                                                                                                                                                          ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[13]~input                                                                                                                                                                                                          ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[14]~input                                                                                                                                                                                                          ; O                ;                       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[15]~input                                                                                                                                                                                                          ; O                ;                       ;
+------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; cq_viola_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; cq_viola_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 6526 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 6526 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 6257    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 258     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 11      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/output_files/testsuite.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,282 / 6,272 ( 68 % )     ;
;     -- Combinational with no register       ; 1583                       ;
;     -- Register only                        ; 853                        ;
;     -- Combinational with a register        ; 1846                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1801                       ;
;     -- 3 input functions                    ; 1057                       ;
;     -- <=2 input functions                  ; 571                        ;
;     -- Register only                        ; 853                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3169                       ;
;     -- arithmetic mode                      ; 260                        ;
;                                             ;                            ;
; Total registers*                            ; 2,767 / 6,684 ( 41 % )     ;
;     -- Dedicated logic registers            ; 2,699 / 6,272 ( 43 % )     ;
;     -- I/O registers                        ; 68 / 412 ( 17 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 355 / 392 ( 91 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 79 / 92 ( 86 % )           ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 8                          ;
; M9Ks                                        ; 21 / 30 ( 70 % )           ;
; Total block memory bits                     ; 142,336 / 276,480 ( 51 % ) ;
; Total block memory implementation bits      ; 193,536 / 276,480 ( 70 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )             ;
; PLLs                                        ; 2 / 2 ( 100 % )            ;
; Global clocks                               ; 8 / 10 ( 80 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 14% / 13% / 14%            ;
; Peak interconnect usage (total/H/V)         ; 21% / 21% / 21%            ;
; Maximum fan-out                             ; 1608                       ;
; Highest non-global fan-out                  ; 106                        ;
; Total fan-out                               ; 22637                      ;
; Average fan-out                             ; 3.16                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                               ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                    ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                ; Low                            ;
;                                              ;                      ;                    ;                                ;
; Total logic elements                         ; 4101 / 6272 ( 65 % ) ; 181 / 6272 ( 3 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register        ; 1499                 ; 84                 ; 0                              ;
;     -- Register only                         ; 833                  ; 20                 ; 0                              ;
;     -- Combinational with a register         ; 1769                 ; 77                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                    ;                                ;
;     -- 4 input functions                     ; 1729                 ; 72                 ; 0                              ;
;     -- 3 input functions                     ; 1010                 ; 47                 ; 0                              ;
;     -- <=2 input functions                   ; 529                  ; 42                 ; 0                              ;
;     -- Register only                         ; 833                  ; 20                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic elements by mode                       ;                      ;                    ;                                ;
;     -- normal mode                           ; 3016                 ; 153                ; 0                              ;
;     -- arithmetic mode                       ; 252                  ; 8                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total registers                              ; 2670                 ; 97                 ; 0                              ;
;     -- Dedicated logic registers             ; 2602 / 6272 ( 41 % ) ; 97 / 6272 ( 2 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                         ; 136                  ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total LABs:  partially or completely used    ; 338 / 392 ( 86 % )   ; 21 / 392 ( 5 % )   ; 0 / 392 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;
; Virtual pins                                 ; 0                    ; 0                  ; 0                              ;
; I/O pins                                     ; 78                   ; 0                  ; 1                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                            ; 142336               ; 0                  ; 0                              ;
; Total RAM block bits                         ; 193536               ; 0                  ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )      ; 2 / 2 ( 100 % )                ;
; M9K                                          ; 21 / 30 ( 70 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                          ; 5 / 12 ( 41 % )      ; 0 / 12 ( 0 % )     ; 3 / 12 ( 25 % )                ;
; Double Data Rate I/O output circuitry        ; 36 / 185 ( 19 % )    ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 185 ( 8 % )     ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;
; Connections                                  ;                      ;                    ;                                ;
;     -- Input Connections                     ; 2813                 ; 141                ; 4                              ;
;     -- Registered Input Connections          ; 2609                 ; 105                ; 0                              ;
;     -- Output Connections                    ; 284                  ; 169                ; 2505                           ;
;     -- Registered Output Connections         ; 4                    ; 168                ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Internal Connections                         ;                      ;                    ;                                ;
;     -- Total Connections                     ; 21930                ; 1031               ; 2517                           ;
;     -- Registered Connections                ; 10684                ; 705                ; 0                              ;
;                                              ;                      ;                    ;                                ;
; External Connections                         ;                      ;                    ;                                ;
;     -- Top                                   ; 280                  ; 308                ; 2509                           ;
;     -- sld_hub:auto_hub                      ; 308                  ; 2                  ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 2509                 ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Partition Interface                          ;                      ;                    ;                                ;
;     -- Input Ports                           ; 46                   ; 23                 ; 4                              ;
;     -- Output Ports                          ; 35                   ; 40                 ; 5                              ;
;     -- Bidir Ports                           ; 44                   ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Registered Ports                             ;                      ;                    ;                                ;
;     -- Registered Input Ports                ; 0                    ; 3                  ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 29                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Port Connectivity                            ;                      ;                    ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 9                  ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 1                  ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 1                  ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 2                  ; 2                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 26                 ; 0                              ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50   ; 23    ; 1        ; 0            ; 11           ; 7            ; 2                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; EPCS_DATA0 ; 13    ; 1        ; 0            ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ;
; RESET_N    ; 31    ; 2        ; 0            ; 7            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SCI_RXR_N  ; 28    ; 2        ; 0            ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ;
; SCI_SCLK   ; 32    ; 2        ; 0            ; 6            ; 14           ; 106                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ;
; SCI_TXD    ; 34    ; 2        ; 0            ; 5            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DCLK_OUT   ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_ASDO  ; 6     ; 1        ; 0            ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_CSO_N ; 8     ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCI_RXD    ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCI_TXR_N  ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[0]   ; 106   ; 6        ; 34           ; 20           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[10]  ; 110   ; 7        ; 30           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[11]  ; 70    ; 4        ; 32           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[12]  ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[1]   ; 104   ; 6        ; 34           ; 18           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[2]   ; 103   ; 6        ; 34           ; 18           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[3]   ; 100   ; 6        ; 34           ; 17           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[4]   ; 76    ; 5        ; 34           ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[5]   ; 75    ; 5        ; 34           ; 3            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[6]   ; 74    ; 5        ; 34           ; 2            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[7]   ; 73    ; 5        ; 34           ; 2            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[8]   ; 72    ; 4        ; 32           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[9]   ; 71    ; 4        ; 32           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_BA[0]  ; 112   ; 7        ; 28           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_BA[1]  ; 111   ; 7        ; 30           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_CAS_N  ; 120   ; 7        ; 23           ; 24           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_CKE    ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_CLK    ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_CS_N   ; 113   ; 7        ; 28           ; 24           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_DQM[0] ; 124   ; 7        ; 18           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_DQM[1] ; 66    ; 4        ; 28           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_RAS_N  ; 114   ; 7        ; 28           ; 24           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_WE_N   ; 121   ; 7        ; 23           ; 24           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; START_LED  ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                         ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+
; D[0]       ; 83    ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[0] (inverted)  ; -                   ;
; D[10]      ; 142   ; 8        ; 3            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[10] (inverted) ; -                   ;
; D[11]      ; 143   ; 8        ; 1            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[11] (inverted) ; -                   ;
; D[12]      ; 144   ; 8        ; 1            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[12] (inverted) ; -                   ;
; D[13]      ; 1     ; 1        ; 0            ; 23           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[13] (inverted) ; -                   ;
; D[14]      ; 2     ; 1        ; 0            ; 23           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[14] (inverted) ; -                   ;
; D[15]      ; 3     ; 1        ; 0            ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[15] (inverted) ; -                   ;
; D[16]      ; 42    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[16] (inverted) ; -                   ;
; D[17]      ; 43    ; 3        ; 5            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[17] (inverted) ; -                   ;
; D[18]      ; 46    ; 3        ; 7            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[18] (inverted) ; -                   ;
; D[19]      ; 51    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[19] (inverted) ; -                   ;
; D[1]       ; 84    ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[1] (inverted)  ; -                   ;
; D[20]      ; 52    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[20] (inverted) ; -                   ;
; D[21]      ; 53    ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[21] (inverted) ; -                   ;
; D[22]      ; 54    ; 4        ; 18           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[22] (inverted) ; -                   ;
; D[23]      ; 55    ; 4        ; 18           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[23] (inverted) ; -                   ;
; D[24]      ; 64    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[24] (inverted) ; -                   ;
; D[25]      ; 65    ; 4        ; 28           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[25] (inverted) ; -                   ;
; D[26]      ; 77    ; 5        ; 34           ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[26] (inverted) ; -                   ;
; D[27]      ; 80    ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[27] (inverted) ; -                   ;
; D[2]       ; 85    ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[2] (inverted)  ; -                   ;
; D[3]       ; 86    ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[3] (inverted)  ; -                   ;
; D[4]       ; 87    ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[4] (inverted)  ; -                   ;
; D[5]       ; 115   ; 7        ; 28           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[5] (inverted)  ; -                   ;
; D[6]       ; 128   ; 8        ; 16           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[6] (inverted)  ; -                   ;
; D[7]       ; 129   ; 8        ; 16           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[7] (inverted)  ; -                   ;
; D[8]       ; 136   ; 8        ; 9            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[8] (inverted)  ; -                   ;
; D[9]       ; 141   ; 8        ; 5            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[9] (inverted)  ; -                   ;
; SDR_DQ[0]  ; 138   ; 8        ; 7            ; 24           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15          ; -                   ;
; SDR_DQ[10] ; 58    ; 4        ; 21           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5           ; -                   ;
; SDR_DQ[11] ; 50    ; 3        ; 13           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4           ; -                   ;
; SDR_DQ[12] ; 49    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3           ; -                   ;
; SDR_DQ[13] ; 44    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2           ; -                   ;
; SDR_DQ[14] ; 39    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1           ; -                   ;
; SDR_DQ[15] ; 38    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe                        ; -                   ;
; SDR_DQ[1]  ; 137   ; 8        ; 7            ; 24           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14          ; -                   ;
; SDR_DQ[2]  ; 135   ; 8        ; 11           ; 24           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13          ; -                   ;
; SDR_DQ[3]  ; 133   ; 8        ; 13           ; 24           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12          ; -                   ;
; SDR_DQ[4]  ; 132   ; 8        ; 13           ; 24           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11          ; -                   ;
; SDR_DQ[5]  ; 127   ; 7        ; 16           ; 24           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10          ; -                   ;
; SDR_DQ[6]  ; 126   ; 7        ; 16           ; 24           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9           ; -                   ;
; SDR_DQ[7]  ; 125   ; 7        ; 18           ; 24           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8           ; -                   ;
; SDR_DQ[8]  ; 60    ; 4        ; 23           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7           ; -                   ;
; SDR_DQ[9]  ; 59    ; 4        ; 23           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; User                 ; 0 pF ; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6           ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                     ;
+----------+-----------------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------------+--------------------------+---------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; Use as regular IO        ; EPCS_ASDO           ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; Use as regular IO        ; EPCS_CSO_N          ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                   ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; Use as regular IO        ; EPCS_DATA0          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                   ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                   ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; D[3]                ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; D[4]                ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                   ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                   ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                   ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; START_LED           ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~       ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; SDR_A[2]            ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; SDR_DQ[4]           ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; SDR_DQ[3]           ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; SDR_DQ[1]           ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; SDR_DQ[0]           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 9 / 11 ( 82 % )   ; 3.3V          ; --           ;
; 2        ; 6 / 8 ( 75 % )    ; 3.3V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 11 / 13 ( 85 % )  ; 3.3V          ; --           ;
; 6        ; 6 / 10 ( 60 % )   ; 3.3V          ; --           ;
; 7        ; 12 / 13 ( 92 % )  ; 3.3V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                         ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                             ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; D[13]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; D[14]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; D[15]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; EPCS_ASDO                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; EPCS_CSO_N                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; DCLK_OUT                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; EPCS_DATA0                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                        ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                        ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                        ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                        ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; CLOCK_50                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; SCI_RXR_N                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; SCI_TXR_N                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 31       ; 36         ; 2        ; RESET_N                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; SCI_SCLK                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 33       ; 40         ; 2        ; SCI_RXD                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 34       ; 41         ; 2        ; SCI_TXD                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; SDR_DQ[15]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; SDR_DQ[14]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; D[16]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; D[17]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; SDR_DQ[13]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; D[18]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; SDR_DQ[12]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; SDR_DQ[11]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; D[19]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; D[20]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; D[21]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; D[22]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; D[23]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; SDR_DQ[10]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; SDR_DQ[9]                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; SDR_DQ[8]                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; D[24]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; D[25]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; SDR_DQM[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; SDR_CLK                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; SDR_CKE                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; SDR_A[12]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; SDR_A[11]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; SDR_A[9]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; SDR_A[8]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; SDR_A[7]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; SDR_A[6]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; SDR_A[5]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; SDR_A[4]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; D[26]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; D[27]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; D[0]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; D[1]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; D[2]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; D[3]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; D[4]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; START_LED                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; SDR_A[3]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; SDR_A[2]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; SDR_A[1]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; SDR_A[0]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; SDR_A[10]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; SDR_BA[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; SDR_BA[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; SDR_CS_N                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; SDR_RAS_N                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; D[5]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; SDR_CAS_N                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; SDR_WE_N                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; SDR_DQM[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; SDR_DQ[7]                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; SDR_DQ[6]                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; SDR_DQ[5]                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; D[6]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; D[7]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; SDR_DQ[4]                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; SDR_DQ[3]                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; SDR_DQ[2]                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; D[8]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; SDR_DQ[1]                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; SDR_DQ[0]                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; D[9]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; D[10]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; D[11]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; D[12]                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Name                          ; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 ; syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; SDC pin name                  ; inst_syspll|altpll_component|auto_generated|pll1                             ; inst_peripll|altpll_component|auto_generated|pll1                             ;
; PLL mode                      ; Normal                                                                       ; Normal                                                                        ;
; Compensate clock              ; clock0                                                                       ; clock2                                                                        ;
; Compensated input/output pins ; --                                                                           ; --                                                                            ;
; Switchover type               ; --                                                                           ; --                                                                            ;
; Input frequency 0             ; 50.0 MHz                                                                     ; 50.0 MHz                                                                      ;
; Input frequency 1             ; --                                                                           ; --                                                                            ;
; Nominal PFD frequency         ; 50.0 MHz                                                                     ; 50.0 MHz                                                                      ;
; Nominal VCO frequency         ; 400.0 MHz                                                                    ; 599.9 MHz                                                                     ;
; VCO post scale K counter      ; 2                                                                            ; 2                                                                             ;
; VCO frequency control         ; Auto                                                                         ; Auto                                                                          ;
; VCO phase shift step          ; 312 ps                                                                       ; 208 ps                                                                        ;
; VCO multiply                  ; --                                                                           ; --                                                                            ;
; VCO divide                    ; --                                                                           ; --                                                                            ;
; Freq min lock                 ; 37.5 MHz                                                                     ; 25.0 MHz                                                                      ;
; Freq max lock                 ; 81.27 MHz                                                                    ; 54.18 MHz                                                                     ;
; M VCO Tap                     ; 7                                                                            ; 0                                                                             ;
; M Initial                     ; 1                                                                            ; 1                                                                             ;
; M value                       ; 8                                                                            ; 12                                                                            ;
; N value                       ; 1                                                                            ; 1                                                                             ;
; Charge pump current           ; setting 1                                                                    ; setting 1                                                                     ;
; Loop filter resistance        ; setting 27                                                                   ; setting 27                                                                    ;
; Loop filter capacitance       ; setting 0                                                                    ; setting 0                                                                     ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                         ; 680 kHz to 980 kHz                                                            ;
; Bandwidth type                ; Medium                                                                       ; Medium                                                                        ;
; Real time reconfigurable      ; Off                                                                          ; Off                                                                           ;
; Scan chain MIF file           ; --                                                                           ; --                                                                            ;
; Preserve PLL counter order    ; Off                                                                          ; Off                                                                           ;
; PLL location                  ; PLL_1                                                                        ; PLL_2                                                                         ;
; Inclk0 signal                 ; CLOCK_50                                                                     ; CLOCK_50                                                                      ;
; Inclk1 signal                 ; --                                                                           ; --                                                                            ;
; Inclk0 signal type            ; Dedicated Pin                                                                ; Global Clock                                                                  ;
; Inclk1 signal type            ; --                                                                           ; --                                                                            ;
+-------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                      ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0]  ; clock0       ; 2    ; 1   ; 100.0 MHz        ; -79 (-2188 ps) ; 11.25 (312 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; inst_syspll|altpll_component|auto_generated|pll1|clk[0]  ;
; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]  ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 11.25 (312 ps)   ; 50/50      ; C1      ; 4             ; 2/2 Even   ; --            ; 1       ; 7       ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ;
; syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 4    ; 5   ; 40.0 MHz         ; 0 (0 ps)       ; 3.00 (208 ps)    ; 50/50      ; C0      ; 15            ; 8/7 Odd    ; --            ; 1       ; 0       ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |testsuite                                                                                                     ; 4282 (2)    ; 2699 (0)                  ; 68 (68)       ; 142336      ; 21   ; 0            ; 0       ; 0         ; 79   ; 0            ; 1583 (2)     ; 853 (0)           ; 1846 (0)         ; |testsuite                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |cq_viola:inst|                                                                                             ; 4097 (0)    ; 2600 (0)                  ; 0 (0)         ; 142336      ; 21   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1497 (0)     ; 833 (0)           ; 1767 (0)         ; |testsuite|cq_viola:inst                                                                                                                                                                                                                                                                                                                           ; cq_viola     ;
;       |altera_avalon_mm_bridge:peripherals_bridge|                                                             ; 113 (113)   ; 111 (111)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 32 (32)           ; 80 (80)          ; |testsuite|cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                        ; cq_viola     ;
;       |altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 6 (6)            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                        ; cq_viola     ;
;       |altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 9 (9)            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                    ; cq_viola     ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                      ; cq_viola     ;
;       |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                           ; cq_viola     ;
;       |altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                        ; cq_viola     ;
;       |altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|       ; 71 (71)     ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 7 (7)             ; 56 (56)          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                          ; cq_viola     ;
;       |altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 13 (13)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                            ; cq_viola     ;
;       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                    ; 190 (190)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 76 (76)           ; 94 (94)          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                       ; cq_viola     ;
;       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 84 (84)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 8 (8)             ; 64 (64)          ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                         ; cq_viola     ;
;       |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; cq_viola     ;
;       |altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |testsuite|cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                      ; cq_viola     ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                   ; 94 (0)      ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 58 (0)            ; 33 (0)           ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                      ; cq_viola     ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 94 (90)     ; 90 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 58 (56)           ; 33 (31)          ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                             ; cq_viola     ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                              ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                   ; 72 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (0)            ; 29 (0)           ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                      ; cq_viola     ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 72 (68)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (41)           ; 29 (28)          ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                             ; cq_viola     ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                              ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                   ; 75 (0)      ; 74 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 36 (0)            ; 38 (0)           ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                      ; cq_viola     ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 75 (71)     ; 74 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 36 (35)           ; 38 (35)          ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                             ; cq_viola     ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                              ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                       ; 90 (0)      ; 88 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 60 (0)            ; 29 (0)           ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                          ; cq_viola     ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 90 (86)     ; 88 (84)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 60 (59)           ; 29 (26)          ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                 ; cq_viola     ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                  ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |testsuite|cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                  ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                             ; cq_viola     ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                       ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                             ; cq_viola     ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                       ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                 ; cq_viola     ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |testsuite|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                           ; work         ;
;       |altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent|              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                 ; cq_viola     ;
;       |altera_merlin_master_agent:nios2_e_instruction_master_translator_avalon_universal_master_0_agent|       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|altera_merlin_master_agent:nios2_e_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                          ; cq_viola     ;
;       |altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent|            ; 6 (6)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |testsuite|cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                               ; cq_viola     ;
;       |altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent| ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                    ; cq_viola     ;
;       |altera_merlin_master_translator:nios2_e_data_master_translator|                                         ; 11 (11)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; |testsuite|cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator                                                                                                                                                                                                                                                            ; cq_viola     ;
;       |altera_merlin_master_translator:nios2_e_instruction_master_translator|                                  ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|altera_merlin_master_translator:nios2_e_instruction_master_translator                                                                                                                                                                                                                                                     ; cq_viola     ;
;       |altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                         ; cq_viola     ;
;       |altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent|          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                             ; cq_viola     ;
;       |altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|              ; 8 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 5 (5)            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                 ; cq_viola     ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; cq_viola     ;
;       |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                           ; 18 (9)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (8)       ; 0 (0)             ; 5 (1)            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                              ; cq_viola     ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                ; cq_viola     ;
;       |altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                           ; cq_viola     ;
;       |altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|                                    ; 23 (23)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 10 (10)           ; 10 (10)          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator                                                                                                                                                                                                                                                       ; cq_viola     ;
;       |altera_merlin_slave_translator:gpio_0_s1_translator|                                                    ; 37 (37)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 12 (12)           ; 19 (19)          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator                                                                                                                                                                                                                                                                       ; cq_viola     ;
;       |altera_merlin_slave_translator:ipl_memory_s1_translator|                                                ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:ipl_memory_s1_translator                                                                                                                                                                                                                                                                   ; cq_viola     ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                  ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (5)             ; 18 (18)          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                     ; cq_viola     ;
;       |altera_merlin_slave_translator:led_s1_translator|                                                       ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 3 (3)            ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                          ; cq_viola     ;
;       |altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|                                    ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 4 (4)            ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator                                                                                                                                                                                                                                                       ; cq_viola     ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                          ; 13 (13)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 6 (6)            ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                             ; cq_viola     ;
;       |altera_merlin_slave_translator:systimer_s1_translator|                                                  ; 24 (24)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 18 (18)          ; |testsuite|cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator                                                                                                                                                                                                                                                                     ; cq_viola     ;
;       |altera_merlin_traffic_limiter:limiter_001|                                                              ; 18 (18)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 14 (14)          ; |testsuite|cq_viola:inst|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                                 ; cq_viola     ;
;       |altera_merlin_traffic_limiter:limiter|                                                                  ; 19 (19)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 11 (11)          ; |testsuite|cq_viola:inst|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                     ; cq_viola     ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                          ; 33 (33)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 19 (19)          ; |testsuite|cq_viola:inst|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                             ; cq_viola     ;
;       |altera_merlin_width_adapter:width_adapter|                                                              ; 81 (81)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 44 (44)          ; |testsuite|cq_viola:inst|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                 ; cq_viola     ;
;       |altera_reset_controller:rst_controller_001|                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |testsuite|cq_viola:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                ; cq_viola     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |testsuite|cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                     ; cq_viola     ;
;       |altera_reset_controller:rst_controller|                                                                 ; 9 (6)       ; 9 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (5)             ; 2 (1)            ; |testsuite|cq_viola:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |testsuite|cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                         ; cq_viola     ;
;       |cq_viola_addr_router:addr_router|                                                                       ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_addr_router:addr_router                                                                                                                                                                                                                                                                                          ; cq_viola     ;
;       |cq_viola_addr_router_001:addr_router_001|                                                               ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                  ; cq_viola     ;
;       |cq_viola_addr_router_002:addr_router_002|                                                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_addr_router_002:addr_router_002                                                                                                                                                                                                                                                                                  ; cq_viola     ;
;       |cq_viola_addr_router_003:addr_router_003|                                                               ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 6 (6)            ; |testsuite|cq_viola:inst|cq_viola_addr_router_003:addr_router_003                                                                                                                                                                                                                                                                                  ; cq_viola     ;
;       |cq_viola_cmd_xbar_demux:cmd_xbar_demux|                                                                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;       |cq_viola_cmd_xbar_demux:rsp_xbar_demux_001|                                                             ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_cmd_xbar_demux:rsp_xbar_demux_002|                                                             ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                            ; cq_viola     ;
;       |cq_viola_cmd_xbar_demux_002:cmd_xbar_demux_002|                                                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux_002:cmd_xbar_demux_002                                                                                                                                                                                                                                                                            ; cq_viola     ;
;       |cq_viola_cmd_xbar_demux_003:cmd_xbar_demux_003|                                                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_demux_003:cmd_xbar_demux_003                                                                                                                                                                                                                                                                            ; cq_viola     ;
;       |cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|                                                                 ; 47 (44)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (7)        ; 1 (0)             ; 38 (35)          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                       ; cq_viola     ;
;       |cq_viola_cmd_xbar_mux:cmd_xbar_mux|                                                                     ; 54 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 51 (48)          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                        ; cq_viola     ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                           ; cq_viola     ;
;       |cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|                                                             ; 84 (74)     ; 7 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (69)      ; 0 (0)             ; 8 (5)            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                ; cq_viola     ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 10 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (4)        ; 0 (0)             ; 3 (3)            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                   ; cq_viola     ;
;             |altera_merlin_arb_adder:adder|                                                                    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                     ; cq_viola     ;
;       |cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|                                                             ; 86 (76)     ; 7 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (49)      ; 2 (2)             ; 28 (25)          ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002                                                                                                                                                                                                                                                                                ; cq_viola     ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 10 (8)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (5)        ; 0 (0)             ; 3 (1)            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                   ; cq_viola     ;
;             |altera_merlin_arb_adder:adder|                                                                    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |testsuite|cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                     ; cq_viola     ;
;       |cq_viola_epcs_spi:epcs_spi|                                                                             ; 170 (170)   ; 115 (115)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 58 (58)           ; 59 (59)          ; |testsuite|cq_viola:inst|cq_viola_epcs_spi:epcs_spi                                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_gpio_0:gpio_0|                                                                                 ; 86 (86)     ; 84 (84)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 56 (56)           ; 28 (28)          ; |testsuite|cq_viola:inst|cq_viola_gpio_0:gpio_0                                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;       |cq_viola_ipl_memory:ipl_memory|                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|cq_viola_ipl_memory:ipl_memory                                                                                                                                                                                                                                                                                            ; cq_viola     ;
;          |altsyncram:the_altsyncram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_h9c1:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated                                                                                                                                                                                                                                   ; work         ;
;       |cq_viola_jtag_uart:jtag_uart|                                                                           ; 165 (44)    ; 104 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (20)      ; 21 (5)            ; 94 (19)          ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                              ; cq_viola     ;
;          |alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|                                              ; 70 (70)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 16 (16)           ; 35 (35)          ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                       ; work         ;
;          |cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|                                         ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r                                                                                                                                                                                                                                  ; cq_viola     ;
;             |scfifo:rfifo|                                                                                     ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                    ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                      ; work         ;
;          |cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w                                                                                                                                                                                                                                  ; cq_viola     ;
;             |scfifo:wfifo|                                                                                     ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                    ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                      ; work         ;
;       |cq_viola_led:led|                                                                                       ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |testsuite|cq_viola:inst|cq_viola_led:led                                                                                                                                                                                                                                                                                                          ; cq_viola     ;
;       |cq_viola_nios2_e:nios2_e|                                                                               ; 1129 (746)  ; 591 (320)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 514 (402)    ; 86 (40)           ; 529 (305)        ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e                                                                                                                                                                                                                                                                                                  ; cq_viola     ;
;          |cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|                                           ; 382 (86)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (6)      ; 46 (6)            ; 224 (74)         ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci                                                                                                                                                                                                                                        ; cq_viola     ;
;             |cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|        ; 130 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 38 (0)            ; 59 (0)           ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper                                                                                                                                              ; cq_viola     ;
;                |cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|       ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 32 (29)           ; 17 (16)          ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk                                                      ; cq_viola     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|             ; 88 (84)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 6 (2)             ; 56 (56)          ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck                                                            ; cq_viola     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy|                                 ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy                                                                                ; work         ;
;             |cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|                          ; 12 (12)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (5)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg                                                                                                                                                                ; cq_viola     ;
;             |cq_viola_nios2_e_nios2_oci_break:the_cq_viola_nios2_e_nios2_oci_break|                            ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_break:the_cq_viola_nios2_e_nios2_oci_break                                                                                                                                                                  ; cq_viola     ;
;             |cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|                            ; 10 (8)      ; 8 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (0)             ; 7 (6)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug                                                                                                                                                                  ; cq_viola     ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; work         ;
;             |cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|                                  ; 112 (112)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 1 (1)             ; 48 (48)          ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem                                                                                                                                                                        ; cq_viola     ;
;                |cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram                                                                                                   ; cq_viola     ;
;                   |altsyncram:the_altsyncram|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_q081:auto_generated|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated                                          ; work         ;
;          |cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a                                                                                                                                                                                                                         ; cq_viola     ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_mjg1:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated                                                                                                                                                                ; work         ;
;          |cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b                                                                                                                                                                                                                         ; cq_viola     ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_njg1:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated                                                                                                                                                                ; work         ;
;          |cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench|                                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench                                                                                                                                                                                                                                      ; cq_viola     ;
;       |cq_viola_rsp_xbar_demux:rsp_xbar_demux_003|                                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux_003                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_rsp_xbar_demux:rsp_xbar_demux|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;       |cq_viola_rsp_xbar_mux:rsp_xbar_mux_002|                                                                 ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 54 (54)          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux_002                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;       |cq_viola_rsp_xbar_mux:rsp_xbar_mux|                                                                     ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                        ; cq_viola     ;
;       |cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                             ; 51 (51)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 12 (12)          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003|                                                             ; 71 (71)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 66 (66)          ; |testsuite|cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_sdram:sdram|                                                                                   ; 334 (246)   ; 207 (121)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (125)    ; 50 (16)           ; 157 (106)        ; |testsuite|cq_viola:inst|cq_viola_sdram:sdram                                                                                                                                                                                                                                                                                                      ; cq_viola     ;
;          |cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|                             ; 89 (89)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 34 (34)           ; 53 (53)          ; |testsuite|cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module                                                                                                                                                                                                                              ; cq_viola     ;
;       |cq_viola_systimer:systimer|                                                                             ; 165 (165)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 38 (38)           ; 82 (82)          ; |testsuite|cq_viola:inst|cq_viola_systimer:systimer                                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |physicaloid_avalonmm_bridge:physicaloid_bridge|                                                         ; 563 (0)     ; 308 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 239 (0)      ; 120 (0)           ; 204 (0)          ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge                                                                                                                                                                                                                                                                            ; cq_viola     ;
;          |altera_avalon_packets_to_master:inst_pk2trans|                                                       ; 358 (0)     ; 149 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 192 (0)      ; 39 (0)            ; 127 (0)          ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans                                                                                                                                                                                                                              ; cq_viola     ;
;             |packets_to_master:p2m|                                                                            ; 358 (358)   ; 149 (149)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 192 (192)    ; 39 (39)           ; 127 (127)        ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m                                                                                                                                                                                                        ; cq_viola     ;
;          |altera_avalon_st_bytes_to_packets:inst_by2pk|                                                        ; 12 (12)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (5)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk                                                                                                                                                                                                                               ; cq_viola     ;
;          |altera_avalon_st_packets_to_bytes:inst_pk2by|                                                        ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 16 (16)          ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by                                                                                                                                                                                                                               ; cq_viola     ;
;          |physicaloid_bytes_to_scif:inst_by2scif|                                                              ; 166 (63)    ; 140 (54)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (9)       ; 81 (29)           ; 59 (24)          ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif                                                                                                                                                                                                                                     ; cq_viola     ;
;             |physicaloid_scif_infifo:inst_infifo|                                                              ; 104 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 52 (0)            ; 35 (0)           ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo                                                                                                                                                                                                 ; cq_viola     ;
;                |dcfifo:dcfifo_component|                                                                       ; 104 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 52 (0)            ; 35 (0)           ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component                                                                                                                                                                         ; work         ;
;                   |dcfifo_l5n1:auto_generated|                                                                 ; 104 (12)    ; 86 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (2)       ; 52 (6)            ; 35 (3)           ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated                                                                                                                                              ; work         ;
;                      |a_gray2bin_ogb:wrptr_g_gray2bin|                                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:wrptr_g_gray2bin                                                                                                              ; work         ;
;                      |a_gray2bin_ogb:ws_dgrp_gray2bin|                                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:ws_dgrp_gray2bin                                                                                                              ; work         ;
;                      |a_graycounter_jjc:wrptr_g1p|                                                             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p                                                                                                                  ; work         ;
;                      |a_graycounter_n57:rdptr_g1p|                                                             ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p                                                                                                                  ; work         ;
;                      |alt_synch_pipe_ckd:rs_dgwp|                                                              ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp                                                                                                                   ; work         ;
;                         |dffpipe_bd9:dffpipe9|                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 2 (2)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9                                                                                              ; work         ;
;                      |alt_synch_pipe_dkd:ws_dgrp|                                                              ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp                                                                                                                   ; work         ;
;                         |dffpipe_cd9:dffpipe13|                                                                ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13                                                                                             ; work         ;
;                      |altsyncram_pn81:fifo_ram|                                                                ; 67 (55)     ; 53 (53)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (1)       ; 35 (35)           ; 19 (11)          ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram                                                                                                                     ; work         ;
;                         |decode_d87:address_decoder|                                                           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder                                                                                          ; work         ;
;                         |mux_t28:output_mux|                                                                   ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux                                                                                                  ; work         ;
;                      |cmpr_966:rdempty_eq_comp|                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|cmpr_966:rdempty_eq_comp                                                                                                                     ; work         ;
;                      |cmpr_966:wrfull_eq_comp|                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|cmpr_966:wrfull_eq_comp                                                                                                                      ; work         ;
;                      |dffpipe_ad9:ws_brp|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp                                                                                                                           ; work         ;
;                      |dffpipe_ad9:ws_bwp|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |testsuite|cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                          ; 181 (1)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (1)       ; 20 (0)            ; 77 (0)           ; |testsuite|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                           ; 180 (136)   ; 97 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (67)      ; 20 (17)           ; 77 (52)          ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                             ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                           ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 16 (16)          ; |testsuite|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                 ; work         ;
;    |syspll:inst_peripll|                                                                                       ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |testsuite|syspll:inst_peripll                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |altpll:altpll_component|                                                                                ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |testsuite|syspll:inst_peripll|altpll:altpll_component                                                                                                                                                                                                                                                                                             ; work         ;
;          |syspll_altpll:auto_generated|                                                                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |testsuite|syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;    |syspll:inst_syspll|                                                                                        ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |testsuite|syspll:inst_syspll                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                                                                                ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |testsuite|syspll:inst_syspll|altpll:altpll_component                                                                                                                                                                                                                                                                                              ; work         ;
;          |syspll_altpll:auto_generated|                                                                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |testsuite|syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                 ;
+------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+------------+----------+---------------+---------------+-----------------------+----------+----------+
; SDR_CAS_N  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_CKE    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDR_CS_N   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_RAS_N  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_WE_N   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_CLK    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; START_LED  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SCI_RXD    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SCI_TXR_N  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_ASDO  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_CSO_N ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DCLK_OUT   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDR_A[11]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[10]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[9]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[8]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[7]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[6]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[5]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[4]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_A[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_BA[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_BA[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_DQM[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_DQM[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; D[27]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; D[26]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[25]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[24]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[23]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[22]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[21]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[20]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; D[19]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; D[18]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[17]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[16]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[15]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[14]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; D[13]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; D[12]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; D[11]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[10]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; D[9]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[8]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[7]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; D[6]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; D[5]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; D[4]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[3]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[2]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; D[1]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; D[0]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; SDR_DQ[15] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[14] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[13] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[12] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[11] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[10] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[9]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[8]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[7]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[6]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[5]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[4]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[3]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[2]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[1]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DQ[0]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; RESET_N    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; CLOCK_50   ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SCI_SCLK   ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --       ; --       ;
; SCI_RXR_N  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; SCI_TXD    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; EPCS_DATA0 ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
+------------+----------+---------------+---------------+-----------------------+----------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; D[27]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[27]~23                                                                                                                                                                                               ; 1                 ; 6       ;
; D[26]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[26]~9                                                                                                                                                                                                ; 0                 ; 6       ;
; D[25]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[25]~12                                                                                                                                                                                               ; 0                 ; 6       ;
; D[24]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[24]~26                                                                                                                                                                                               ; 0                 ; 6       ;
; D[23]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[23]~15                                                                                                                                                                                               ; 0                 ; 6       ;
; D[22]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[22]~18                                                                                                                                                                                               ; 0                 ; 6       ;
; D[21]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[21]~13                                                                                                                                                                                               ; 0                 ; 6       ;
; D[20]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[20]~20                                                                                                                                                                                               ; 1                 ; 6       ;
; D[19]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[19]~21                                                                                                                                                                                               ; 1                 ; 6       ;
; D[18]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[18]~8                                                                                                                                                                                                ; 0                 ; 6       ;
; D[17]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[17]~10                                                                                                                                                                                               ; 0                 ; 6       ;
; D[16]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[16]~27                                                                                                                                                                                               ; 0                 ; 6       ;
; D[15]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[15]~16                                                                                                                                                                                               ; 0                 ; 6       ;
; D[14]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[14]~17                                                                                                                                                                                               ; 1                 ; 6       ;
; D[13]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[13]~14                                                                                                                                                                                               ; 1                 ; 6       ;
; D[12]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[12]~19                                                                                                                                                                                               ; 1                 ; 6       ;
; D[11]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[11]~22                                                                                                                                                                                               ; 0                 ; 6       ;
; D[10]                                                                                                                                                                                                                                                         ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[10]~7                                                                                                                                                                                                ; 1                 ; 6       ;
; D[9]                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[9]~11                                                                                                                                                                                                ; 0                 ; 6       ;
; D[8]                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[8]~25                                                                                                                                                                                                ; 0                 ; 6       ;
; D[7]                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[7]~3                                                                                                                                                                                                 ; 1                 ; 6       ;
; D[6]                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[6]~4                                                                                                                                                                                                 ; 1                 ; 6       ;
; D[5]                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[5]~2                                                                                                                                                                                                 ; 1                 ; 6       ;
; D[4]                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[4]~5                                                                                                                                                                                                 ; 0                 ; 6       ;
; D[3]                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[3]~6                                                                                                                                                                                                 ; 0                 ; 6       ;
; D[2]                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[2]~0                                                                                                                                                                                                 ; 1                 ; 6       ;
; D[1]                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[1]~1                                                                                                                                                                                                 ; 0                 ; 6       ;
; D[0]                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cq_viola:inst|cq_viola_gpio_0:gpio_0|read_mux_out[0]~24                                                                                                                                                                                                ; 1                 ; 6       ;
; SDR_DQ[15]                                                                                                                                                                                                                                                    ;                   ;         ;
; SDR_DQ[14]                                                                                                                                                                                                                                                    ;                   ;         ;
; SDR_DQ[13]                                                                                                                                                                                                                                                    ;                   ;         ;
; SDR_DQ[12]                                                                                                                                                                                                                                                    ;                   ;         ;
; SDR_DQ[11]                                                                                                                                                                                                                                                    ;                   ;         ;
; SDR_DQ[10]                                                                                                                                                                                                                                                    ;                   ;         ;
; SDR_DQ[9]                                                                                                                                                                                                                                                     ;                   ;         ;
; SDR_DQ[8]                                                                                                                                                                                                                                                     ;                   ;         ;
; SDR_DQ[7]                                                                                                                                                                                                                                                     ;                   ;         ;
; SDR_DQ[6]                                                                                                                                                                                                                                                     ;                   ;         ;
; SDR_DQ[5]                                                                                                                                                                                                                                                     ;                   ;         ;
; SDR_DQ[4]                                                                                                                                                                                                                                                     ;                   ;         ;
; SDR_DQ[3]                                                                                                                                                                                                                                                     ;                   ;         ;
; SDR_DQ[2]                                                                                                                                                                                                                                                     ;                   ;         ;
; SDR_DQ[1]                                                                                                                                                                                                                                                     ;                   ;         ;
; SDR_DQ[0]                                                                                                                                                                                                                                                     ;                   ;         ;
; RESET_N                                                                                                                                                                                                                                                       ;                   ;         ;
;      - syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll_lock_sync                                                                                                                                                                 ; 0                 ; 6       ;
;      - syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll_lock_sync                                                                                                                                                                  ; 0                 ; 6       ;
;      - syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1                                                                                                                                                                          ; 0                 ; 6       ;
;      - syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1                                                                                                                                                                           ; 0                 ; 6       ;
; CLOCK_50                                                                                                                                                                                                                                                      ;                   ;         ;
; SCI_SCLK                                                                                                                                                                                                                                                      ;                   ;         ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                               ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                               ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                               ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                               ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxr_reg                                                                                                                                        ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                    ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxready_reg                                                                                                                                    ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxbusy_reg                                                                                                                                     ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[2]                                                                                                                                ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg                                                                                                                                        ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[1]                               ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[1]                               ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[0]                               ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[0]                               ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[1]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[0]                                                                                                                                ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2] ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1] ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[0] ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[9]                       ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[17]                      ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[1]                       ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[25]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[22]                      ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[14]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[6]                       ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[30]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[13]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[21]                      ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[5]                       ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[29]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[20]                      ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[12]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[4]                       ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[28]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[15]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[23]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[7]                       ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[31]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[18]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[10]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[2]                       ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[26]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[11]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[19]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[3]                       ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[27]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[16]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[8]                       ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[0]                       ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|ram_block[24]                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[2]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[2] ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[1] ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                               ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                               ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                               ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                               ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                      ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a[0] ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                        ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                     ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                           ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                     ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                        ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                        ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                        ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                        ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                        ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                        ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[2]                                          ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[0]                                          ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|delayed_wrptr_g[1]                                          ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdone_reg                                                                                                                                     ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                        ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[3]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                         ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                                                   ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                                                   ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                                                   ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                                                   ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                                                   ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                                                   ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                                                   ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                                                   ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                                                   ; 1                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[4]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[5]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[6]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                                                  ; 0                 ; 0       ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                                                  ; 0                 ; 0       ;
; SCI_RXR_N                                                                                                                                                                                                                                                     ;                   ;         ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxr_reg~0                                                                                                                                      ; 0                 ; 6       ;
; SCI_TXD                                                                                                                                                                                                                                                       ;                   ;         ;
;      - cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]~0                                                                                                                                 ; 0                 ; 6       ;
; EPCS_DATA0                                                                                                                                                                                                                                                    ;                   ;         ;
;      - cq_viola:inst|cq_viola_epcs_spi:epcs_spi|MISO_reg~0                                                                                                                                                                                                    ; 1                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                        ; Location               ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                    ; PIN_23                 ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                    ; PIN_23                 ; 1       ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; RESET_N                                                                                                                                                                                                                                                                                                     ; PIN_31                 ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; SCI_SCLK                                                                                                                                                                                                                                                                                                    ; PIN_32                 ; 106     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0         ; 183     ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0         ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]                                                                                                                                                                                                                                     ; FF_X13_Y15_N13         ; 65      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                  ; LCCOMB_X13_Y19_N6      ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wait_rise                                                                                                                                                                                                                                          ; LCCOMB_X13_Y15_N22     ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                              ; LCCOMB_X10_Y18_N28     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                              ; LCCOMB_X11_Y20_N16     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                              ; LCCOMB_X22_Y11_N26     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                            ; LCCOMB_X12_Y18_N28     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                 ; LCCOMB_X11_Y19_N30     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                              ; LCCOMB_X23_Y11_N28     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                    ; LCCOMB_X12_Y14_N8      ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                  ; LCCOMB_X12_Y14_N20     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                      ; LCCOMB_X23_Y10_N22     ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163                                                                                                                                                                                                   ; LCCOMB_X14_Y7_N22      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164                                                                                                                                                                                                   ; LCCOMB_X14_Y7_N28      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165                                                                                                                                                                                                   ; LCCOMB_X14_Y7_N10      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166                                                                                                                                                                                                   ; LCCOMB_X14_Y7_N8       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167                                                                                                                                                                                                   ; LCCOMB_X14_Y7_N30      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168                                                                                                                                                                                                   ; LCCOMB_X14_Y7_N16      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169                                                                                                                                                                                                   ; LCCOMB_X14_Y7_N6       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170                                                                                                                                                                                                   ; LCCOMB_X14_Y7_N20      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                                                                                                                                     ; LCCOMB_X18_Y7_N2       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                   ; LCCOMB_X23_Y10_N12     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                                   ; LCCOMB_X29_Y10_N20     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                                   ; LCCOMB_X26_Y10_N28     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                                   ; LCCOMB_X28_Y10_N24     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                                   ; LCCOMB_X28_Y10_N6      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                                   ; LCCOMB_X29_Y10_N22     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                                   ; LCCOMB_X26_Y10_N30     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4                                                                                                                                                                                               ; LCCOMB_X24_Y10_N20     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                    ; LCCOMB_X11_Y21_N12     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                            ; LCCOMB_X9_Y19_N4       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~3                                                                                                                                                                                  ; LCCOMB_X22_Y8_N10      ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                    ; LCCOMB_X12_Y14_N12     ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                    ; LCCOMB_X12_Y14_N24     ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                        ; LCCOMB_X25_Y12_N12     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                           ; LCCOMB_X23_Y10_N18     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                                                                         ; LCCOMB_X23_Y10_N0      ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|save_dest_id~0                                                                                                                                                                                                                                      ; LCCOMB_X13_Y19_N18     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_merlin_traffic_limiter:limiter|pending_response_count[3]~8                                                                                                                                                                                                                             ; LCCOMB_X21_Y9_N0       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_merlin_traffic_limiter:limiter|save_dest_id~8                                                                                                                                                                                                                                          ; LCCOMB_X21_Y8_N18      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|byteen_reg[0]~0                                                                                                                                                                                                                                     ; LCCOMB_X24_Y10_N8      ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                             ; FF_X24_Y8_N31          ; 73      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                 ; FF_X33_Y12_N25         ; 886     ; Async. clear                          ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                             ; FF_X23_Y14_N21         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                             ; FF_X23_Y14_N21         ; 1129    ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                         ; FF_X23_Y14_N5          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~4                                                                                                                                                                                                     ; LCCOMB_X13_Y16_N6      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|update_grant~0                                                                                                                                                                                                                                         ; LCCOMB_X13_Y16_N14     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                         ; LCCOMB_X25_Y11_N2      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                             ; LCCOMB_X24_Y11_N12     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                 ; LCCOMB_X26_Y11_N2      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|update_grant~0                                                                                                                                                                                                                                     ; LCCOMB_X26_Y11_N12     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                 ; LCCOMB_X25_Y8_N14      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|update_grant~0                                                                                                                                                                                                                                     ; LCCOMB_X25_Y8_N24      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|always11~0                                                                                                                                                                                                                                                         ; LCCOMB_X5_Y21_N26      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|always6~0                                                                                                                                                                                                                                                          ; LCCOMB_X6_Y21_N16      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|control_wr_strobe                                                                                                                                                                                                                                                  ; LCCOMB_X10_Y21_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_wr_strobe                                                                                                                                                                                                                                         ; LCCOMB_X10_Y21_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[2]~1                                                                                                                                                                                                                                                     ; LCCOMB_X5_Y21_N6       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slaveselect_wr_strobe                                                                                                                                                                                                                                              ; LCCOMB_X10_Y22_N16     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting~0                                                                                                                                                                                                                                                     ; LCCOMB_X5_Y21_N0       ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|write_tx_holding                                                                                                                                                                                                                                                   ; LCCOMB_X7_Y22_N30      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|always1~0                                                                                                                                                                                                                                                              ; LCCOMB_X10_Y20_N22     ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|always2~0                                                                                                                                                                                                                                                              ; LCCOMB_X10_Y20_N30     ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[0]                                                                                                                                                                                                                                                            ; FF_X12_Y13_N19         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[10]                                                                                                                                                                                                                                                           ; FF_X5_Y23_N27          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[11]                                                                                                                                                                                                                                                           ; FF_X5_Y23_N23          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[12]                                                                                                                                                                                                                                                           ; FF_X5_Y23_N7           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[13]                                                                                                                                                                                                                                                           ; FF_X5_Y23_N3           ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[14]                                                                                                                                                                                                                                                           ; FF_X5_Y23_N31          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[15]                                                                                                                                                                                                                                                           ; FF_X5_Y23_N11          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[16]                                                                                                                                                                                                                                                           ; FF_X10_Y12_N5          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[17]                                                                                                                                                                                                                                                           ; FF_X11_Y11_N27         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[18]                                                                                                                                                                                                                                                           ; FF_X10_Y12_N23         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[19]                                                                                                                                                                                                                                                           ; FF_X12_Y13_N27         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[1]                                                                                                                                                                                                                                                            ; FF_X12_Y13_N7          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[20]                                                                                                                                                                                                                                                           ; FF_X11_Y11_N25         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[21]                                                                                                                                                                                                                                                           ; FF_X11_Y11_N11         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[22]                                                                                                                                                                                                                                                           ; FF_X10_Y12_N9          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[23]                                                                                                                                                                                                                                                           ; FF_X11_Y11_N29         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[24]                                                                                                                                                                                                                                                           ; FF_X10_Y12_N27         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[25]                                                                                                                                                                                                                                                           ; FF_X11_Y11_N15         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[26]                                                                                                                                                                                                                                                           ; FF_X10_Y12_N13         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[27]                                                                                                                                                                                                                                                           ; FF_X12_Y13_N11         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[2]                                                                                                                                                                                                                                                            ; FF_X12_Y13_N31         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[3]                                                                                                                                                                                                                                                            ; FF_X12_Y13_N3          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[4]                                                                                                                                                                                                                                                            ; FF_X12_Y13_N23         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[5]                                                                                                                                                                                                                                                            ; FF_X13_Y20_N23         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[6]                                                                                                                                                                                                                                                            ; FF_X13_Y20_N1          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[7]                                                                                                                                                                                                                                                            ; FF_X13_Y20_N19         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[8]                                                                                                                                                                                                                                                            ; FF_X10_Y20_N3          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[9]                                                                                                                                                                                                                                                            ; FF_X10_Y20_N25         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|wren~0                                                                                                                                                                                                                                                         ; LCCOMB_X26_Y11_N26     ; 16      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                   ; LCCOMB_X14_Y19_N12     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                             ; LCCOMB_X17_Y18_N12     ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]~0                                                                                                                                                                                                ; LCCOMB_X16_Y18_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                           ; LCCOMB_X17_Y18_N30     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                             ; LCCOMB_X14_Y18_N24     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                             ; LCCOMB_X13_Y18_N2      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_rd~3                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y18_N0      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                          ; FF_X13_Y20_N21         ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                         ; LCCOMB_X13_Y20_N2      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y19_N30     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                           ; FF_X14_Y18_N17         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y19_N8      ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[4]                                                                                                                                                                                                                                                              ; FF_X19_Y15_N1          ; 40      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_alu_result~8                                                                                                                                                                                                                                                       ; LCCOMB_X31_Y16_N8      ; 57      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_new_inst                                                                                                                                                                                                                                                           ; FF_X29_Y18_N13         ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_valid                                                                                                                                                                                                                                                              ; FF_X24_Y12_N11         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                    ; LCCOMB_X29_Y11_N0      ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_valid~0                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y11_N0      ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_hi_imm16                                                                                                                                                                                                                                                      ; FF_X22_Y16_N11         ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_shift_rot                                                                                                                                                                                                                                                     ; FF_X26_Y15_N1          ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_src1~13                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y17_N26     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_src2_hi~0                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y14_N24     ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                  ; LCCOMB_X23_Y15_N14     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_rf_wren                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y14_N30     ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_status_reg_pie_inst_nxt~2                                                                                                                                                                                                                                          ; LCCOMB_X30_Y12_N10     ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_valid                                                                                                                                                                                                                                                              ; FF_X24_Y12_N13         ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte0_data[2]~0                                                                                                                                                                                                                                                ; LCCOMB_X18_Y11_N12     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                ; LCCOMB_X23_Y12_N22     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_rshift8~1                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y12_N22     ; 29      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|address[8]                                                                                                                                                                                                 ; FF_X23_Y8_N31          ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jxuir                    ; FF_X17_Y5_N5           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X19_Y5_N18      ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X18_Y5_N8       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X18_Y5_N10      ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X18_Y5_N4       ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X17_Y5_N23          ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21]~28                      ; LCCOMB_X17_Y2_N2       ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[37]~21                      ; LCCOMB_X17_Y2_N20      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[6]~13                       ; LCCOMB_X17_Y5_N16      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy|virtual_state_sdr~0                                ; LCCOMB_X17_Y5_N30      ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy|virtual_state_uir~0                                ; LCCOMB_X17_Y5_N26      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                    ; LCCOMB_X22_Y5_N12      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[0]~15                                                                                                                              ; LCCOMB_X19_Y5_N8       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|ociram_wr_en                                                                                                                               ; LCCOMB_X22_Y5_N6       ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|Selector27~8                                                                                                                                                                                                                                                             ; LCCOMB_X30_Y5_N6       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|Selector34~3                                                                                                                                                                                                                                                             ; LCCOMB_X32_Y5_N24      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|Selector89~1                                                                                                                                                                                                                                                             ; LCCOMB_X32_Y6_N8       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                               ; LCCOMB_X30_Y5_N18      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|active_rnw~4                                                                                                                                                                                                                                                             ; LCCOMB_X29_Y6_N22      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]~0                                                                                                                                                                                    ; LCCOMB_X28_Y8_N16      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[40]~0                                                                                                                                                                                    ; LCCOMB_X28_Y8_N14      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                        ; FF_X31_Y5_N27          ; 45      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                        ; FF_X31_Y5_N11          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe                                                                                                                                                                                                                                                                       ; DDIOOECELL_X1_Y0_N26   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                          ; DDIOOECELL_X1_Y0_N19   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                         ; DDIOOECELL_X16_Y24_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                         ; DDIOOECELL_X13_Y24_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                         ; DDIOOECELL_X13_Y24_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                         ; DDIOOECELL_X11_Y24_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                         ; DDIOOECELL_X7_Y24_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                         ; DDIOOECELL_X7_Y24_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                          ; DDIOOECELL_X5_Y0_N19   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                          ; DDIOOECELL_X13_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                          ; DDIOOECELL_X13_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                          ; DDIOOECELL_X21_Y0_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                          ; DDIOOECELL_X23_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                          ; DDIOOECELL_X23_Y0_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                          ; DDIOOECELL_X18_Y24_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                          ; DDIOOECELL_X16_Y24_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_systimer:systimer|always0~0                                                                                                                                                                                                                                                          ; LCCOMB_X7_Y17_N14      ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_systimer:systimer|always0~1                                                                                                                                                                                                                                                          ; LCCOMB_X7_Y17_N0       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_systimer:systimer|control_wr_strobe                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y19_N4       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_systimer:systimer|period_h_wr_strobe                                                                                                                                                                                                                                                 ; LCCOMB_X5_Y19_N6       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_wr_strobe                                                                                                                                                                                                                                                 ; LCCOMB_X5_Y19_N8       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|cq_viola_systimer:systimer|snap_strobe~0                                                                                                                                                                                                                                                      ; LCCOMB_X9_Y18_N0       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]~8                                                                                                                                                              ; LCCOMB_X13_Y8_N24      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]~4                                                                                                                                                              ; LCCOMB_X13_Y8_N30      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]~6                                                                                                                                                              ; LCCOMB_X14_Y8_N4       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]~10                                                                                                                                                              ; LCCOMB_X13_Y8_N0       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|always1~1                                                                                                                                                                  ; LCCOMB_X9_Y7_N12       ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[0]~18                                                                                                                                                              ; LCCOMB_X10_Y7_N28      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[10]~20                                                                                                                                                             ; LCCOMB_X10_Y7_N18      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]~3                                                                                                                                                          ; LCCOMB_X13_Y8_N2       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]~8                                                                                                                                                              ; LCCOMB_X13_Y8_N26      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data~1                                                                                                                                                                 ; LCCOMB_X12_Y8_N16      ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                       ; FF_X11_Y8_N13          ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                           ; FF_X11_Y8_N17          ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|unshifted_byteenable[0]~1                                                                                                                                                  ; LCCOMB_X19_Y8_N2       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[15]~3                                                                                                                                                            ; LCCOMB_X18_Y8_N0       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[23]~4                                                                                                                                                            ; LCCOMB_X18_Y8_N30      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[24]~0                                                                                                                                                            ; LCCOMB_X19_Y8_N24      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]~2                                                                                                                                                             ; LCCOMB_X19_Y8_N30      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|always2~0                                                                                                                                                                                         ; LCCOMB_X9_Y7_N8        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~1                                                                                                                                                                                        ; LCCOMB_X8_Y9_N16       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode136w[2]                                               ; LCCOMB_X5_Y7_N26       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode149w[2]                                               ; LCCOMB_X5_Y7_N30       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode157w[2]                                               ; LCCOMB_X5_Y7_N28       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode165w[2]                                               ; LCCOMB_X5_Y7_N12       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|valid_wrreq~1                                                                                                    ; LCCOMB_X6_Y7_N24       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[0]~0                                                                                                                                                                                         ; LCCOMB_X7_Y9_N14       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]~0                                                                                                                                                                                     ; LCCOMB_X7_Y9_N0        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~1                                                                                                                                                                                        ; LCCOMB_X6_Y10_N2       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; inst2                                                                                                                                                                                                                                                                                                       ; LCCOMB_X32_Y12_N16     ; 6       ; Async. clear                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                       ; FF_X19_Y17_N19         ; 71      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                            ; LCCOMB_X21_Y20_N12     ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                              ; LCCOMB_X21_Y20_N2      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                            ; LCCOMB_X17_Y18_N26     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                               ; LCCOMB_X21_Y20_N24     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                              ; LCCOMB_X21_Y20_N6      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                               ; LCCOMB_X18_Y16_N16     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                                                              ; LCCOMB_X18_Y16_N22     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                                 ; LCCOMB_X19_Y18_N16     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7                                                                                                                                                                                                                           ; LCCOMB_X18_Y20_N0      ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8                                                                                                                                                                                                                           ; LCCOMB_X18_Y18_N2      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                                    ; LCCOMB_X18_Y17_N0      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                        ; LCCOMB_X17_Y16_N30     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                        ; LCCOMB_X17_Y16_N16     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                                                                                                                                                                                                         ; LCCOMB_X18_Y19_N30     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                    ; LCCOMB_X18_Y19_N0      ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                    ; LCCOMB_X18_Y19_N6      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                            ; FF_X19_Y17_N9          ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                           ; FF_X21_Y17_N25         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                            ; FF_X19_Y17_N21         ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; FF_X19_Y16_N9          ; 45      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                            ; FF_X19_Y17_N27         ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                     ; LCCOMB_X21_Y17_N14     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; FF_X22_Y17_N29         ; 29      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                   ; PLL_2                  ; 890     ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                   ; PLL_2                  ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                                    ; PLL_1                  ; 1608    ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                    ; PLL_1                  ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                        ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                    ; PIN_23             ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                ; JTAG_X1_Y12_N0     ; 183     ; 5                                    ; Global Clock         ; GCLK0            ; --                        ;
; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X33_Y12_N25     ; 886     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; FF_X23_Y14_N21     ; 1129    ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; inst2                                                                                                                                       ; LCCOMB_X32_Y12_N16 ; 6       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]                                                   ; PLL_2              ; 890     ; 5                                    ; Global Clock         ; GCLK8            ; --                        ;
; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0]                                                    ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]                                                    ; PLL_1              ; 1608    ; 50                                   ; Global Clock         ; GCLK4            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                        ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SCI_SCLK~input                                                                                                                                                                                                                                                                                              ; 106     ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[2]                                                                                                                                                                                                                                     ; 82      ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                             ; 73      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                       ; 71      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|saved_grant[2]                                                                                                                                                                                                                                     ; 71      ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                                                                   ; 67      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[3]                                                                                                                                                                                                                                     ; 65      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|saved_grant[1]                                                                                                                                                                                                                                     ; 62      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_alu_result~8                                                                                                                                                                                                                                                       ; 57      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[2]                                                                                                                                                                                                                                     ; 54      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                     ; 53      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                                             ; 52      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~1                                                                                                                                                                                           ; 49      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~0                                                                                                                                                                                           ; 49      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_access                                                                                                                            ; 46      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                            ; 45      ;
; cq_viola:inst|cq_viola_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                        ; 45      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|saved_grant[1]                                                                                                                                                                                                                                         ; 44      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|saved_grant[0]                                                                                                                                                                                                                                         ; 43      ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~3                                                                                                                                                                                  ; 42      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_new_inst                                                                                                                                                                                                                                                           ; 42      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                  ; 42      ;
; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_address                                                                                                                                                                                       ; 42      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                 ; 41      ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                        ; 41      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_logic                                                                                                                                                                                                                                                         ; 41      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_alu_sub                                                                                                                                                                                                                                                            ; 41      ;
; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_0[40]~0                                                                                                                                                                                    ; 41      ;
; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entry_1[40]~0                                                                                                                                                                                    ; 41      ;
; cq_viola:inst|cq_viola_sdram:sdram|active_rnw~4                                                                                                                                                                                                                                                             ; 41      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[4]                                                                                                                                                                                                                                                              ; 40      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|use_reg                                                                                                                                                                                                                                            ; 40      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]                                                                                                                                                                                                                                     ; 40      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                            ; 39      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wait_rise                                                                                                                                                                                                                                          ; 39      ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|byteen_reg[0]~0                                                                                                                                                                                                                                     ; 39      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy|virtual_state_sdr~0                                ; 39      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|saved_grant[0]                                                                                                                                                                                                                                     ; 38      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|address[8]                                                                                                                                                                                                 ; 36      ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                  ; 35      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_ld                                                                                                                                                                                                                                                            ; 35      ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                       ; 35      ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                    ; 34      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_valid~0                                                                                                                                                                                                                                                            ; 34      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|rsp_readdatavalid                                                                                                                                                                                                                                  ; 34      ;
; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                 ; 34      ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                       ; 34      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                       ; 34      ;
; cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_002|src2_valid~0                                                                                                                                                                                                                                       ; 34      ;
; cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_001|src2_valid                                                                                                                                                                                                                                         ; 34      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_logic_op[1]                                                                                                                                                                                                                                                        ; 34      ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                    ; 33      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_aligning_data                                                                                                                                                                                                                                                  ; 33      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|take_action_ocimem_b     ; 33      ;
; cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_002|src1_valid~0                                                                                                                                                                                                                                       ; 33      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_logic_op[0]                                                                                                                                                                                                                                                        ; 33      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                       ; 33      ;
; cq_viola:inst|cq_viola_systimer:systimer|snap_strobe~0                                                                                                                                                                                                                                                      ; 32      ;
; cq_viola:inst|cq_viola_systimer:systimer|always0~1                                                                                                                                                                                                                                                          ; 32      ;
; cq_viola:inst|cq_viola_systimer:systimer|always0~0                                                                                                                                                                                                                                                          ; 32      ;
; cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                                                                             ; 32      ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                  ; 32      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_shift_rot_right                                                                                                                                                                                                                                               ; 32      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_src1~13                                                                                                                                                                                                                                                            ; 32      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_src2_use_imm                                                                                                                                                                                                                                                       ; 32      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[2]~1                                                                                                                                                                                                                                                            ; 32      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonDReg[0]~15                                                                                                                              ; 32      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_rd_d1                                                                                                                             ; 32      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; cq_viola:inst|altera_merlin_slave_translator:ipl_memory_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                             ; 32      ;
; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                        ; 32      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|Equal1~0                                                                                                                           ; 31      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_shift_rot                                                                                                                                                                                                                                                     ; 31      ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                    ; 30      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                           ; 29      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_rshift8~1                                                                                                                                                                                                                                                      ; 29      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_ienable[17]                                                                                                                    ; 29      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_valid                                                                                                                                                                                                                                                              ; 29      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                                                                                                            ; 29      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_write                                                                                                                                                                                                                                          ; 29      ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|always2~0                                                                                                                                                                                                                                                              ; 28      ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|always1~0                                                                                                                                                                                                                                                              ; 28      ;
; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                               ; 28      ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                             ; 28      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                 ; 26      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data~1                                                                                                                                                                 ; 26      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_src1~12                                                                                                                                                                                                                                                            ; 26      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[2]                                                                                                                                                                                                                                                              ; 24      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                    ; 24      ;
; cq_viola:inst|cq_viola_sdram:sdram|refresh_request                                                                                                                                                                                                                                                          ; 24      ;
; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                        ; 24      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[1]                                                                                                                                                            ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                               ; 23      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[14]                                                                                                                                                                                                                                                             ; 23      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[15]                                                                                                                                                                                                                                                             ; 23      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_break                                                                                                                                                                                                                                                         ; 23      ;
; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|read_latency_shift_reg[0]                                                                                                                                                                                                 ; 22      ;
; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                               ; 22      ;
; cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                       ; 22      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                                     ; 22      ;
; cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                       ; 22      ;
; cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                                                                                             ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                ; 21      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]~4                                                                                                                                                              ; 21      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|always1~1                                                                                                                                                                  ; 21      ;
; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                       ; 21      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                           ; 21      ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                             ; 21      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_fill_bit~1                                                                                                                                                                                                                                                        ; 20      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                      ; 20      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[11]                                                                                                                                                                                                                                                             ; 20      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|always2~0                                                                                                                                                                                         ; 20      ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                                                                         ; 20      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[3]                                                                                                                                                                                                                                                              ; 20      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                ; 19      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[21]                                                                                                                                                                                                                                                             ; 19      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[1]                                                                                                                                                                                                                                                              ; 19      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                            ; 19      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                  ; 19      ;
; cq_viola:inst|altera_merlin_slave_translator:nios2_e_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                                                 ; 19      ;
; cq_viola:inst|cq_viola_sdram:sdram|init_done                                                                                                                                                                                                                                                                ; 19      ;
; cq_viola:inst|cq_viola_sdram:sdram|always5~2                                                                                                                                                                                                                                                                ; 18      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[21]~28                      ; 18      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[0]                                                                                                                                                                                                                                                              ; 18      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                                             ; 18      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                 ; 18      ;
; cq_viola:inst|cq_viola_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                        ; 18      ;
; cq_viola:inst|cq_viola_sdram:sdram|WideOr9~0                                                                                                                                                                                                                                                                ; 18      ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|Equal0~4                                                                                                                                                                                                                                                           ; 17      ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|Equal0~3                                                                                                                                                                                                                                                           ; 17      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2                                                                                                                                                                                           ; 17      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[5]                                                                                                                                                                                                                                                              ; 17      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[16]                                                                                                                                                                                                                                                             ; 17      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_hi_imm16                                                                                                                                                                                                                                                      ; 17      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_status_reg_pie_inst_nxt~2                                                                                                                                                                                                                                          ; 17      ;
; cq_viola:inst|cq_viola_cmd_xbar_demux:rsp_xbar_demux_002|src0_valid~0                                                                                                                                                                                                                                       ; 17      ;
; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                         ; 17      ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_wr_strobe                                                                                                                                                                                                                                         ; 16      ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_wr_strobe                                                                                                                                                                                                                                                 ; 16      ;
; cq_viola:inst|cq_viola_systimer:systimer|period_h_wr_strobe                                                                                                                                                                                                                                                 ; 16      ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|Equal0~5                                                                                                                                                                                                                                                           ; 16      ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                           ; 16      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170                                                                                                                                                                                                   ; 16      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169                                                                                                                                                                                                   ; 16      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168                                                                                                                                                                                                   ; 16      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167                                                                                                                                                                                                   ; 16      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166                                                                                                                                                                                                   ; 16      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165                                                                                                                                                                                                   ; 16      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164                                                                                                                                                                                                   ; 16      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163                                                                                                                                                                                                   ; 16      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr~30                          ; 16      ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                          ; 16      ;
; cq_viola:inst|cq_viola_rsp_xbar_mux:rsp_xbar_mux|src_payload~6                                                                                                                                                                                                                                              ; 16      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[49]                                                                                                                                                                                                                                       ; 16      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[48]                                                                                                                                                                                                                                       ; 16      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[47]                                                                                                                                                                                                                                       ; 16      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[46]                                                                                                                                                                                                                                       ; 16      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[45]                                                                                                                                                                                                                                       ; 16      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[44]                                                                                                                                                                                                                                       ; 16      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[43]                                                                                                                                                                                                                                       ; 16      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[42]                                                                                                                                                                                                                                       ; 16      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[41]                                                                                                                                                                                                                                       ; 16      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[40]                                                                                                                                                                                                                                       ; 16      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[39]                                                                                                                                                                                                                                       ; 16      ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[38]                                                                                                                                                                                                                                       ; 16      ;
; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|wren~0                                                                                                                                                                                                                                                         ; 16      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]~5                                                                                                                                                              ; 16      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_valid                                                                                                                                                                                                                                                              ; 16      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_src2_lo~0                                                                                                                                                                                                                                                          ; 16      ;
; cq_viola:inst|cq_viola_sdram:sdram|m_data[15]~0                                                                                                                                                                                                                                                             ; 16      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 16      ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                 ; 16      ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slaveselect_wr_strobe                                                                                                                                                                                                                                              ; 16      ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0                                                                                                                                                                                                          ; 16      ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|always6~0                                                                                                                                                                                                                                                          ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                            ; 15      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_src2_hi~0                                                                                                                                                                                                                                                          ; 15      ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                             ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                   ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                   ; 14      ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                         ; 14      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|take_action_ocimem_a     ; 14      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                      ; 14      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|enable~3                                                                                                                                                                   ; 14      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[13]                                                                                                                                                                                                                                                             ; 14      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[0]                                                                    ; 14      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_exception                                                                                                                                                                                                                                                     ; 14      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                 ; 14      ;
; cq_viola:inst|cq_viola_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                        ; 14      ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|slowcount[0]                                                                                                                                                                                                                                                       ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                   ; 13      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                 ; 13      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                        ; 13      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[12]                                                                                                                                                                                                                                                             ; 13      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                            ; 13      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                            ; 13      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                        ; 13      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[3]                                                                    ; 13      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[2]                                                                    ; 13      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[1]                                                                    ; 13      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                  ; 13      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                                                                                                                                                                 ; 13      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[6]~13                       ; 13      ;
; cq_viola:inst|cq_viola_sdram:sdram|Equal0~4                                                                                                                                                                                                                                                                 ; 13      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|write                                                                                                                                                                      ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                   ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                            ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                           ; 12      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                                                                                                                                     ; 12      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                 ; 12      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|_~1                                                                                     ; 12      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|_~0                                                                                     ; 12      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|command[4]                                                                                                                                                                 ; 12      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[3]                                                                                                                                                                                                                                   ; 12      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~1                                                                                                                                                                                        ; 12      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc_no_crst_nxt[25]~16                                                                                                                                                                                                                                              ; 12      ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; 12      ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; 12      ;
; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                                                                                                              ; 12      ;
; cq_viola:inst|cq_viola_sdram:sdram|i_state.000                                                                                                                                                                                                                                                              ; 12      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_read                                                                                                                                                                                                                                                               ; 12      ;
; cq_viola:inst|cq_viola_sdram:sdram|m_addr[4]~0                                                                                                                                                                                                                                                              ; 12      ;
; cq_viola:inst|cq_viola_sdram:sdram|Selector89~1                                                                                                                                                                                                                                                             ; 12      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[0]                                                                                                                                                                                                                                   ; 12      ;
; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                             ; 12      ;
; cq_viola:inst|cq_viola_sdram:sdram|m_state.000001000                                                                                                                                                                                                                                                        ; 12      ;
; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|Equal1~0                                                                                                                                                                                         ; 12      ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|SCLK_reg                                                                                                                                                                                                                                                           ; 12      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                 ; 11      ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                          ; 11      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                 ; 11      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                 ; 11      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                 ; 11      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]~2                                                                                                                                                              ; 11      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                 ; 11      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|Equal2~2                                                                                                                                                                                                                                                             ; 11      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[1]                                                                                                                                                                                                                                   ; 11      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[2]                                                                                                                                                                                                                                   ; 11      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                 ; 11      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                            ; 11      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready                                                                                                                                                                                          ; 11      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[4]                                                                    ; 11      ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; 11      ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                  ; 11      ;
; cq_viola:inst|cq_viola_sdram:sdram|i_state.101                                                                                                                                                                                                                                                              ; 11      ;
; cq_viola:inst|cq_viola_sdram:sdram|i_addr[11]                                                                                                                                                                                                                                                               ; 11      ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting~0                                                                                                                                                                                                                                                     ; 11      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|Equal4~0                                                                                                                                                                                                ; 11      ;
; cq_viola:inst|cq_viola_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                        ; 11      ;
; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[0]                                                                                                                                                                                       ; 11      ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                                                                                                                       ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                 ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                             ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                             ; 10      ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[4]~1                                                                                                                                                                                                                                                   ; 10      ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                 ; 10      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[8]                                                                                                                                                                                                                                                              ; 10      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[7]                                                                                                                                                                                                                                                              ; 10      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[4]                                                                                                                                                                                                                                   ; 10      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[6]                                                                                                                                                                                                                                   ; 10      ;
; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|save_dest_id~0                                                                                                                                                                                                                                      ; 10      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_esc                                                                                                                                                                                      ; 10      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[7]                                                                    ; 10      ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[6]                                                                    ; 10      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|waitrequest                                                                                                                                ; 10      ;
; cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                    ; 10      ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|Equal132~0                                                                                                                                                                                                                                                           ; 10      ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[7]                                                                                                                                                                                                                                   ; 10      ;
; cq_viola:inst|cq_viola_addr_router_003:addr_router_003|Equal4~0                                                                                                                                                                                                                                             ; 10      ;
; cq_viola:inst|cq_viola_addr_router_003:addr_router_003|Equal5~0                                                                                                                                                                                                                                             ; 10      ;
; cq_viola:inst|cq_viola_addr_router_002:addr_router_002|Equal1~4                                                                                                                                                                                                                                             ; 10      ;
; cq_viola:inst|cq_viola_sdram:sdram|m_state.010000000                                                                                                                                                                                                                                                        ; 10      ;
; cq_viola:inst|cq_viola_sdram:sdram|pending~9                                                                                                                                                                                                                                                                ; 10      ;
; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|entries[1]                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                             ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                             ; 9       ;
; ~GND                                                                                                                                                                                                                                                                                                        ; 9       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]~3                                                                                                                                                              ; 9       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|write                                                                                                                                                                                                      ; 9       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[6]                                                                                                                                                                                                                                                              ; 9       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[24]~0                                                                                                                                                            ; 9       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[5]                                                                                                                                                                                                                                   ; 9       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_enabled                                                                                                                                                                                                                                                       ; 9       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~2                                                                                                                                                                                        ; 9       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br_cmp                                                                                                                                                                                                                                                        ; 9       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                          ; 9       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|src_payload[0]~1                                                                                                                                                                                                                                   ; 9       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[0]                                                                                                                                                                                                                                                            ; 9       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                     ; 9       ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                    ; 9       ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                ; 9       ;
; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                 ; 9       ;
; cq_viola:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                              ; 9       ;
; cq_viola:inst|cq_viola_addr_router_003:addr_router_003|Equal2~1                                                                                                                                                                                                                                             ; 9       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_read                                                                                                                                                                                                                                           ; 9       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_state.010                                                                                                                                                                                                                                                              ; 9       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                               ; 9       ;
; cq_viola:inst|altera_merlin_master_agent:nios2_e_data_master_translator_avalon_universal_master_0_agent|cp_valid                                                                                                                                                                                            ; 9       ;
; cq_viola:inst|cq_viola_addr_router_002:addr_router_002|Equal2~1                                                                                                                                                                                                                                             ; 9       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read                                                                                                                                                                       ; 9       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[10]                                                                                                                                                                                                                                  ; 9       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                      ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                             ; 8       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                                   ; 8       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                                   ; 8       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]~0                                                                                                                                                                                                ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                               ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                               ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                              ; 8       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                                   ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                              ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                              ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                              ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                              ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                              ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                               ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                               ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                               ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                               ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                               ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                               ; 8       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                                   ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                               ; 8       ;
; cq_viola:inst|cq_viola_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                               ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[23]~4                                                                                                                                                            ; 8       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                ; 8       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                                   ; 8       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_byte0_data[2]~0                                                                                                                                                                                                                                                ; 8       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_rd~3                                                                                                                                                                                                                                                        ; 8       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                     ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[15]~3                                                                                                                                                            ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]~2                                                                                                                                                             ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode165w[2]                                               ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode136w[2]                                               ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode157w[2]                                               ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder|w_anode149w[2]                                               ; 8       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                                   ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|valid_wrreq~1                                                                                                    ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[0]~0                                                                                                                                                                                         ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[10]~20                                                                                                                                                             ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[0]~18                                                                                                                                                              ; 8       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                   ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~6                                                                                                                                                                                        ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                       ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_startofpacket                                                                                                                                                                                 ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]~0                                                                                                                                                                                     ; 8       ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|rf_source_data[85]~2                                                                                                                                                                                             ; 8       ;
; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|av_waitrequest~1                                                                                                                                                                                                               ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[14]~8                                                                                                                                                              ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]~4                                                                                                                                                              ; 8       ;
; cq_viola:inst|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1                                                                                                                                                                     ; 8       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[30]~33                                                                                                                                                                                                                                                  ; 8       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_rdctl_inst                                                                                                                                                                                                                                                    ; 8       ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                           ; 8       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|write_tx_holding                                                                                                                                                                                                                                                   ; 8       ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                              ; 8       ;
; cq_viola:inst|altera_merlin_master_agent:peripherals_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                  ; 8       ;
; cq_viola:inst|cq_viola_addr_router_003:addr_router_003|Equal0~2                                                                                                                                                                                                                                             ; 8       ;
; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                               ; 8       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|src_payload~0                                                                                                                                                                                                                                      ; 8       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|control_wr_strobe                                                                                                                                                                                                                                                  ; 8       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[2]~1                                                                                                                                                                                                                                                     ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg~1                                                                                                                                                                                        ; 8       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|Equal5~0                                                                                                                                                                                                ; 8       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[8]                                                                                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                       ; 7       ;
; cq_viola:inst|cq_viola_sdram:sdram|f_select                                                                                                                                                                                                                                                                 ; 7       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[2]~0                                                                                                                                                                                                                                                   ; 7       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                          ; 7       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|Equal0~0                                                                                                                                   ; 7       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                          ; 7       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonAReg[4]                                                                                                                                 ; 7       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonAReg[3]                                                                                                                                 ; 7       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonAReg[2]                                                                                                                                 ; 7       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]~8                                                                                                                                                              ; 7       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                                                                           ; 7       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|src_payload~2                                                                                                                                                                                                                                      ; 7       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|out_endofpacket~0                                                                                                                                                                                                                                   ; 7       ;
; cq_viola:inst|cq_viola_cmd_xbar_demux:cmd_xbar_demux|src1_valid~0                                                                                                                                                                                                                                           ; 7       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_jmp_direct                                                                                                                                                                                                                                                    ; 7       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[8]                                                                                                                                                                                                                                   ; 7       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[9]                                                                                                                                                                                                                                   ; 7       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[35]                  ; 7       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                               ; 7       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0                                                                                                                                                                                                     ; 7       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_startofpacket                                                                                                                                                          ; 7       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|enable~1                                                                                                                                                                   ; 7       ;
; cq_viola:inst|cq_viola_cmd_xbar_demux:cmd_xbar_demux|src2_valid~0                                                                                                                                                                                                                                           ; 7       ;
; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                    ; 7       ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                      ; 7       ;
; cq_viola:inst|altera_merlin_traffic_limiter:limiter_001|suppress~0                                                                                                                                                                                                                                          ; 7       ;
; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|Equal0~0                                                                                                                                                                                         ; 7       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_test_bench:the_cq_viola_nios2_e_test_bench|d_write                                                                                                                                                                                                  ; 7       ;
; cq_viola:inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                   ; 7       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|i_read                                                                                                                                                                                                                                                               ; 7       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy|virtual_state_cdr                                  ; 7       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                                                                                                                  ; 7       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[0]                                                                                                                                                                                    ; 7       ;
; cq_viola:inst|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                   ; 7       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[1]                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                          ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                   ; 6       ;
; cq_viola:inst|altera_merlin_traffic_limiter:limiter|save_dest_id~8                                                                                                                                                                                                                                          ; 6       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                             ; 6       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                             ; 6       ;
; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                              ; 6       ;
; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                             ; 6       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_rshift8~0                                                                                                                                                                                                                                                      ; 6       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_dst_regnum[0]~1                                                                                                                                                                                                                                                    ; 6       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                ; 6       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                                         ; 6       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[4]~1                                                                                                                                                                                     ; 6       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                 ; 6       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4                                                                                                                                                                                               ; 6       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                            ; 6       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[4]~0                                                                                                                                                                                     ; 6       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_ctrl_shift_logical~0                                                                                                                                                                                                                                               ; 6       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|Equal2~3                                                                                                                                                                                                                                                             ; 6       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_valid                                                                                                                                                                                                                                                              ; 6       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[11]                                                                                                                                                                                                                                  ; 6       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[12]                                                                                                                                                                                                                                  ; 6       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[13]                                                                                                                                                                                                                                  ; 6       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[14]                                                                                                                                                                                                                                  ; 6       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[15]                                                                                                                                                                                                                                  ; 6       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]~10                                                                                                                                                              ; 6       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|Equal0~0                                                                                                                                                                                                                                                           ; 6       ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                     ; 6       ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                    ; 6       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                               ; 6       ;
; cq_viola:inst|altera_merlin_traffic_limiter:limiter|response_accepted~1                                                                                                                                                                                                                                     ; 6       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_channel                                                                                                                                                                                  ; 6       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|rd_data_out_latch[5]                                                                    ; 6       ;
; cq_viola:inst|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|av_waitrequest                                                                                                                                                                         ; 6       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|WideOr1                                                                                                                                                                                                                                                ; 6       ;
; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ; 6       ;
; cq_viola:inst|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ; 6       ;
; cq_viola:inst|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                                                                                                                                    ; 6       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                   ; 6       ;
; cq_viola:inst|cq_viola_addr_router_003:addr_router_003|src_channel[1]~2                                                                                                                                                                                                                                     ; 6       ;
; cq_viola:inst|cq_viola_addr_router_003:addr_router_003|Equal3~2                                                                                                                                                                                                                                             ; 6       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~19                                                                                                                                                                                                                                                                ; 6       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                               ; 6       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|WideOr1~2                                                                                                                                                                                                                                          ; 6       ;
; cq_viola:inst|cq_viola_addr_router_001:addr_router_001|Equal3~3                                                                                                                                                                                                                                             ; 6       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                        ; 6       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|always11~0                                                                                                                                                                                                                                                         ; 6       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[4]                                                                                                                                                                                                                                                           ; 6       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|state[0]                                                                                                                                                                                                                                                           ; 6       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[1]                                                                                                                                                                                    ; 6       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[2]                                                                                                                                                                                    ; 6       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[0]                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                       ; 5       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[15]~3                                                                                                                                                                                                                                                  ; 5       ;
; cq_viola:inst|cq_viola_systimer:systimer|control_wr_strobe                                                                                                                                                                                                                                                  ; 5       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|ROE                                                                                                                                                                                                                                                                ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                                         ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                                         ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                                         ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                                         ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                                         ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                                         ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_fill_bit~0                                                                                                                                                                                                                                                        ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_ld_signed                                                                                                                                                                                                                                                     ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                        ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                                         ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                                         ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                                         ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                                         ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                                         ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                            ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                            ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                           ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[17]                  ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                 ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                           ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                           ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                           ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                           ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                           ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                            ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_ctrl_b_is_dst~1                                                                                                                                                                                                                                                    ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                           ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[34]                  ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|Equal0~2                                                                                                                           ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|address[0]                                                                                                                                                                                                 ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0                                                                           ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[1]                                                                                                                                                                                    ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                                                                                                                                                                    ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[0]                                                                                                                                                                                    ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                            ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                            ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                            ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                            ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_ctrl_crst~0                                                                                                                                                                                                                                                        ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[17]                                                                                                                                                                                                                                                             ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                        ; 5       ;
; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|uav_write                                                                                                                                                                                                                      ; 5       ;
; cq_viola:inst|cq_viola_cmd_xbar_demux:cmd_xbar_demux|src0_valid~3                                                                                                                                                                                                                                           ; 5       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|update_grant~0                                                                                                                                                                                                                                     ; 5       ;
; cq_viola:inst|cq_viola_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                   ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.0000                                                                                                                                                                 ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Equal4~1                                                                                                                                                                   ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                            ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                            ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_req~0                                                                                                                                                                                                                                                         ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_status_reg_pie                                                                                                                                                                                                                                                     ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate~0                                                                                                                                                                                                 ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift~6                                                                                                                                                                                                ; 5       ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                  ; 5       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                               ; 5       ;
; cq_viola:inst|cq_viola_sdram:sdram|Selector33~0                                                                                                                                                                                                                                                             ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]~6                                                                                                                                                              ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_data[5]~0                                                                                                                                                                                     ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~3                                                                                                                                                                                        ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_sop                                                                                                                                                                                          ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatareq_reg                                                                                                                                                                                           ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|in_ready~0                                                                                                                                                                                        ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Equal8~0                                                                                                                                                                   ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Equal10~0                                                                                                                                                                  ; 5       ;
; cq_viola:inst|cq_viola_cmd_xbar_demux_002:cmd_xbar_demux_002|WideOr0                                                                                                                                                                                                                                        ; 5       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|update_grant~0                                                                                                                                                                                                                                     ; 5       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                            ; 5       ;
; cq_viola:inst|cq_viola_cmd_xbar_demux_001:cmd_xbar_demux_001|src2_valid~0                                                                                                                                                                                                                                   ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_arith_result[1]~1                                                                                                                                                                                                                                                  ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_arith_result[0]~0                                                                                                                                                                                                                                                  ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src2[0]                                                                                                                                                                                                                                                            ; 5       ;
; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|wait_latency_counter[0]~0                                                                                                                                                                                                 ; 5       ;
; cq_viola:inst|altera_merlin_slave_translator:gpio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ; 5       ;
; cq_viola:inst|cq_viola_sdram:sdram|comb~1                                                                                                                                                                                                                                                                   ; 5       ;
; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|write_accepted                                                                                                                                                                                                                 ; 5       ;
; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted                                                                                                                                                                                                                  ; 5       ;
; cq_viola:inst|cq_viola_addr_router_001:addr_router_001|Equal2~5                                                                                                                                                                                                                                             ; 5       ;
; cq_viola:inst|altera_merlin_master_translator:nios2_e_instruction_master_translator|read_accepted                                                                                                                                                                                                           ; 5       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|Equal9~0                                                                                                                                                                                                                                                           ; 5       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|wr_strobe                                                                                                                                                                                                                                                          ; 5       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                                                                                                                                                                    ; 5       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[7]                                                                                                                                                                                                                                     ; 5       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[9]                                                                                                                                                                                                                                     ; 5       ;
; cq_viola:inst|cq_viola_addr_router_003:addr_router_003|Equal3~0                                                                                                                                                                                                                                             ; 5       ;
; cq_viola:inst|cq_viola_sdram:sdram|pending~8                                                                                                                                                                                                                                                                ; 5       ;
; cq_viola:inst|cq_viola_sdram:sdram|pending~4                                                                                                                                                                                                                                                                ; 5       ;
; cq_viola:inst|cq_viola_sdram:sdram|f_pop                                                                                                                                                                                                                                                                    ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[8]                                                                                                                                                                                                                                                            ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[9]                                                                                                                                                                                                                                                            ; 5       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                               ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[2]                                                                                                                                                                                                                                                      ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[3]                                                                                                                                                                                                                                                      ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[4]                                                                                                                                                                                                                                                      ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[5]                                                                                                                                                                                                                                                      ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[6]                                                                                                                                                                                                                                                      ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[7]                                                                                                                                                                                                                                                      ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[8]                                                                                                                                                                                                                                                      ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[10]                                                                                                                                                                                                                                                     ; 5       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[9]                                                                                                                                                                                                                                                      ; 5       ;
; RESET_N~input                                                                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|altera_merlin_master_translator:nios2_e_data_master_translator|read_accepted~2                                                                                                                                                                                                                ; 4       ;
; cq_viola:inst|cq_viola_addr_router_003:addr_router_003|src_channel[1]~3                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|status_wr_strobe                                                                                                                                                                                                                                                   ; 4       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|Equal0~6                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_wr_strobe~0                                                                                                                                                                                                                                               ; 4       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|p1_data_rd_strobe~0                                                                                                                                                                                                                                                ; 4       ;
; cq_viola:inst|cq_viola_systimer:systimer|Equal0~10                                                                                                                                                                                                                                                          ; 4       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|RRDY                                                                                                                                                                                                                                                               ; 4       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TOE                                                                                                                                                                                                                                                                ; 4       ;
; cq_viola:inst|cq_viola_rsp_xbar_mux_003:rsp_xbar_mux_003|src_payload~0                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cfgrom_readdata[24]~0                                                                                                                      ; 4       ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[30]~20                                                                                                                                                                              ; 4       ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[31]~15                                                                                                                                                                              ; 4       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[35]                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[34]                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[33]                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                    ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[16]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[17]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[18]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[19]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[20]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[21]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[22]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[23]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[0]                                                                             ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[3]                                                                             ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[2]                                                                             ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[7]                                                                             ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[4]                                                                             ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[5]                                                                             ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[6]                                                                             ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[1]                                                                          ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|wren_reg                                                                                ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|address_reg[0]                                                                          ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|data_reg[1]                                                                             ; 4       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0                                                                                                                                                                                                    ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                                                        ; 4       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[32]                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[1]                                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[2]                                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[3]                                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[4]                                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[5]                                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[6]                                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[7]                                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[8]                                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[9]                                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[11]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[12]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[13]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[14]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[15]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|Equal0~1                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|Equal0~0                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[10]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[3]                                                                                                                                                                                    ; 4       ;
; cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[0]                                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel~0                                                                                                                                                                                    ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel_char                                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector0~3                                                                                                                                                                ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|WideOr14~0                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a2                                                                           ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a1                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|Equal2~5                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[20]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[22]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[18]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[19]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_br_nxt~0                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[29]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[30]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|altera_merlin_slave_agent:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1                                                                                                                                                                                    ; 4       ;
; cq_viola:inst|cq_viola_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                   ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[0]                                                                                                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|unshifted_byteenable[0]~1                                                                                                                                                  ; 4       ;
; cq_viola:inst|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|cq_viola_cmd_xbar_demux_002:cmd_xbar_demux_002|src0_valid~0                                                                                                                                                                                                                                   ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                            ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                            ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|last_trans                                                                                                                                                                 ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|Equal101~0                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_ctrl_force_src2_zero~0                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|Equal2~1                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[0]                                                                                                       ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[1]                                                                                                       ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|wrptr_g[2]                                                                                                       ; 4       ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                  ; 4       ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                  ; 4       ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                    ; 4       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|update_grant~0                                                                                                                                                                                                                                         ; 4       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|last_cycle~0                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_waitrequest                                                                                                                                                                                                                                 ; 4       ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]~2                                                                                                                                                              ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]~1                                                                                                                                                              ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[7]                                                                                                                                                                ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|sent_channel                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_valid                                                                                                                                                                                         ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdatadone_in_reg[1]                                                                                                                                                                                    ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_endofpacket                                                                                                                                                            ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Equal0~4                                                                                                                                                                   ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[28]~0                                                                                                                                                              ; 4       ;
; cq_viola:inst|altera_merlin_traffic_limiter:limiter|suppress~2                                                                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|out_endofpacket                                                                                                                                                                                   ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[30]~34                                                                                                                                                                                                                                                  ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[28]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src2[2]                                                                                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src2[3]                                                                                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src2[4]                                                                                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                  ; 4       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                  ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|Selector5~1                                                                                                                                                                ; 4       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|last_cycle~1                                                                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                  ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                            ; 4       ;
; cq_viola:inst|cq_viola_cmd_xbar_demux_002:cmd_xbar_demux_002|src1_valid~1                                                                                                                                                                                                                                   ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[1]                                                                                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src2[1]                                                                                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|byteenable[3]                                                                                                                                                              ; 4       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                  ; 4       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_e_jtag_debug_module_phy|virtual_state_uir~0                                ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[3]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[4]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[3]                                                                                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[6]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[7]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[8]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_state.111                                                                                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxreq_in_reg[1]                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                             ; 4       ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                       ; 4       ;
; cq_viola:inst|altera_merlin_slave_translator:epcs_spi_spi_control_port_translator|uav_waitrequest~0                                                                                                                                                                                                         ; 4       ;
; cq_viola:inst|cq_viola_addr_router_003:addr_router_003|Equal0~0                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_sdram:sdram|LessThan1~0                                                                                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[10]                                                                                                                                                                ; 4       ;
; cq_viola:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|m0_write                                                                                                                                                                                                         ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[9]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|cq_viola_addr_router_001:addr_router_001|Equal1~1                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_addr_router_001:addr_router_001|Equal3~1                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_addr_router_001:addr_router_001|Equal3~0                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|src_valid~0                                                                                                                                                                                                                                        ; 4       ;
; cq_viola:inst|cq_viola_addr_router:addr_router|Equal1~5                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_addr_router:addr_router|Equal2~3                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[14]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[15]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[16]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[17]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[18]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[19]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[20]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[9]                                                                                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|cq_viola_cmd_xbar_demux:cmd_xbar_demux|src0_valid~2                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|Mux37~0                        ; 4       ;
; cq_viola:inst|cq_viola_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                               ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxstart_reg                                                                                                                                                                                         ; 4       ;
; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10]                                                                                                                                                                                                                                    ; 4       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                         ; 4       ;
; cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|rd_data[40]~1                                                                                                                                                                                    ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_tck:the_cq_viola_nios2_e_jtag_debug_module_tck|sr[31]                         ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[24]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[25]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[26]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|d_writedata[27]                                                                                                                                                                                                                                                      ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                                       ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|q_b[1]                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|q_b[2]                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|q_b[3]                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|q_b[4]                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|q_b[5]                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|q_b[6]                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|q_b[7]                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|q_b[0]                                                                                                                             ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[2]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[3]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[4]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[5]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[6]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[8]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[9]                                                                                                                                                                 ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[10]                                                                                                                                                                ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[11]                                                                                                                                                                ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]                                                                                                                                                                ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[13]                                                                                                                                                                ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                                                                                                                                                                ; 4       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[15]                                                                                                                                                                ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[14]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[15]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[16]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[17]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[18]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[19]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[20]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[21]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[22]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[23]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[24]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[25]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[26]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[27]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[12]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[13]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[2]                                                                                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[3]                                                                                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[4]                                                                                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[5]                                                                                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[6]                                                                                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[7]                                                                                                                                                                                                                                                            ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[10]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[11]                                                                                                                                                                                                                                                           ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[0]                                                                                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[1]                                                                                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[2]                                                                                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[4]                                                                                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[5]                                                                                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[6]                                                                                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[8]                                                                                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[7]                                                                                                                                                                                                                                                              ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[16]                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[17]                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[18]                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[19]                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[20]                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[21]                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[22]                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[14]                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[15]                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[24]                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[12]                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[13]                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_alu_result[11]                                                                                                                                                                                                                                                     ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[12]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[13]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[10]                                                                                                                                                                                                                                                             ; 4       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|F_pc[11]                                                                                                                                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8                                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10                                                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                              ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|force_reload                                                                                                                                                                                                                                                       ; 3       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[0]                                                                                                                                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[3]                                                                                                                                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[4]                                                                                                                                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[6]                                                                                                                                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[7]                                                                                                                                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[5]                                                                                                                                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|rx_holding_reg[5]                                                                                                                                                                                                                                                  ; 3       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[1]                                                                                                                                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|counter_is_running                                                                                                                                                                                                                                                 ; 3       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|endofpacketvalue_reg[2]                                                                                                                                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_wr_strobe~1                                                                                                                                                                                                                                               ; 3       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                         ; 3       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|TRDY~0                                                                                                                                                                                                                                                             ; 3       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|EOP                                                                                                                                                                                                                                                                ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[23]                  ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|timeout_occurred                                                                                                                                                                                                                                                   ; 3       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                        ; 3       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                                                                                           ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[24]                  ; 3       ;
; cq_viola:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                             ; 3       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|always2~0                                                                                                                                                                                                                                                        ; 3       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write1                                                                                                                                                                                                    ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_error                                                                                                                        ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[18]                  ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[19]                  ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                  ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[16]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[17]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[18]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[19]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[20]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[21]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[22]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[23]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[24]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[25]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[26]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[27]                                                                                                                                                              ; 3       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                     ; 3       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift~11                                                                                                                                                                                               ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[31]                  ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[30]                  ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[29]                  ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[28]                  ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[27]                  ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[26]                  ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|parity8                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6                                                                              ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[8]~15                                                                                                                                                                                                                                  ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[9]~14                                                                                                                                                                                                                                  ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[10]~13                                                                                                                                                                                                                                 ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                 ; 3       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                 ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[13]~12                                                                                                                                                                                                                                 ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[12]~11                                                                                                                                                                                                                                 ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[11]~10                                                                                                                                                                                                                                 ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[14]~9                                                                                                                                                                                                                                  ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[15]~8                                                                                                                                                                                                                                  ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[0]~7                                                                                                                                                                                                                                   ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[20]                  ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[21]                  ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|oci_single_step_mode                                                                                                               ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_wrctl_inst                                                                                                                                                                                                                                                    ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_bstatus_reg                                                                                                                                                                                                                                                        ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_estatus_reg                                                                                                                                                                                                                                                        ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[1]                                                                                                                                                               ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[2]                                                                                                                                                               ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[3]                                                                                                                                                               ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[4]                                                                                                                                                               ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[5]                                                                                                                                                               ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[6]                                                                                                                                                               ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[7]                                                                                                                                                               ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[8]                                                                                                                                                               ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[9]                                                                                                                                                               ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[11]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[12]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[13]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[14]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[15]                                                                                                                                                              ; 3       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                      ; 3       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                    ; 3       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[25]                  ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_avalon_reg:the_cq_viola_nios2_e_nios2_avalon_reg|take_action_ocireg~0                                                                                                               ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|writedata[0]                                                                                                                                                                                               ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|debugaccess                                                                                                                                                                                                ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[10]                                                                                                                                                              ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a1                                                                           ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a2                                                                           ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0                                                                                                                                                                                       ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|writedata[0]                                                                                                                                                               ; 3       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                ; 3       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                ; 3       ;
; cq_viola:inst|cq_viola_sdram:sdram|Selector13~0                                                                                                                                                                                                                                                             ; 3       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                               ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_ctrl_ld_signed~0                                                                                                                                                                                                                                                   ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[6]~6                                                                                                                                                                                                                                   ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                                                     ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[5]~4                                                                                                                                                                                                                                   ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[1]~3                                                                                                                                                                                                                                   ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[2]~2                                                                                                                                                                                                                                   ; 3       ;
; cq_viola:inst|altera_merlin_traffic_limiter:limiter|pending_response_count[3]~8                                                                                                                                                                                                                             ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|Equal0~1                                                                                                                                                                                          ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[23]                                                                                                                                                                                                                                                             ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[24]                                                                                                                                                                                                                                                             ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[25]                                                                                                                                                                                                                                                             ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[26]                                                                                                                                                                                                                                                             ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|E_src1[31]                                                                                                                                                                                                                                                           ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_ctrl_exception~5                                                                                                                                                                                                                                                   ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|Equal2~4                                                                                                                                                                                                                                                             ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[9]                                                                                                                                                                                                                                                              ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[10]                                                                                                                                                                                                                                                             ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_ctrl_break~0                                                                                                                                                                                                                                                       ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|read                                                                                                                                                                                                       ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                  ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                              ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:nios2_e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|av_ld_align_cycle[1]                                                                                                                                                                                                                                                 ; 3       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder|full_adder.cout[1]                                                                                                                                                                      ; 3       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                   ; 3       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                                                   ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[0]~0                                                                                                                                                              ; 3       ;
; cq_viola:inst|cq_viola_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                 ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[3]~1                                                                                                                                                                                                                                   ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|Equal2~0                                                                                                                                                                                                                                                             ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|R_ctrl_force_src2_zero                                                                                                                                                                                                                                               ; 3       ;
; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|out_data[4]~0                                                                                                                                                                                                                                   ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|D_iw[2]~0                                                                                                                                                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|Equal0~1                                                                                                                                                                                                                                                           ; 3       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                                                                                                   ; 3       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_oci_debug:the_cq_viola_nios2_e_nios2_oci_debug|monitor_ready                                                                                                                        ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|ir[0]                    ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|enable_action_strobe     ; 3       ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|ir[1]                    ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[1]                                                      ; 3       ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13|dffe15a[2]                                                      ; 3       ;
; cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|nonposted_write_endofpacket~1                                                                                                                                                                       ; 3       ;
; cq_viola:inst|cq_viola_rsp_xbar_demux:rsp_xbar_demux_003|WideOr0~1                                                                                                                                                                                                                                          ; 3       ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                          ; 3       ;
; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                          ; 3       ;
; cq_viola:inst|altera_merlin_slave_agent:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent|rp_valid~0                                                                                                                                                                                          ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                    ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                      ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                              ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:gpio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                            ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                              ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                              ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1                                                                                                                                                                                    ; 3       ;
; cq_viola:inst|altera_avalon_sc_fifo:epcs_spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; 3       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                          ; Location                                                                                                                                                                                                                                                 ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_h9c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Single Port      ; Single Clock ; 4096         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 4096                        ; 32                          ; --                          ; --                          ; 131072              ; 16   ; None                                         ; M9K_X15_Y7_N0, M9K_X15_Y11_N0, M9K_X15_Y12_N0, M9K_X15_Y10_N0, M9K_X27_Y11_N0, M9K_X27_Y9_N0, M9K_X27_Y8_N0, M9K_X27_Y12_N0, M9K_X27_Y10_N0, M9K_X27_Y15_N0, M9K_X15_Y15_N0, M9K_X15_Y8_N0, M9K_X27_Y7_N0, M9K_X15_Y13_N0, M9K_X15_Y9_N0, M9K_X15_Y14_N0 ; Don't care           ; Old data        ; Old data        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                         ; M9K_X15_Y19_N0                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                         ; M9K_X15_Y20_N0                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; cq_viola_nios2_e_ociram_default_contents.mif ; M9K_X27_Y3_N0                                                                                                                                                                                                                                            ; Don't care           ; Old data        ; Old data        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cq_viola_nios2_e_rf_ram_a.mif                ; M9K_X27_Y14_N0                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cq_viola_nios2_e_rf_ram_b.mif                ; M9K_X27_Y13_N0                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|cq_viola_nios2_e_ociram_sp_ram_module:cq_viola_nios2_e_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_q081:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(10001000100110010111101011111001) (-289051463) (-2003207431) (-7-7-6-6-8-50-7)    ;(10101011101010101110010110010101) (-277731505) (-1414863467) (-5-4-5-5-1-10-6-11)   ;(00110010111111010001010011010001) (1982245025) (855446737) (32FD14D1)   ;(10110110011000011001001111000100) (1000017574) (-1235119164) (-4-9-9-14-6-12-3-12)   ;(11000110101001101010101000001001) (1463681825) (-962156023) (-3-9-5-9-5-5-15-7)   ;(00001011010000111101111001011011) (1320757133) (188997211) (B43DE5B)   ;(11010001110110010011000000101000) (-1316580434) (-774295512) (-2-14-2-6-12-15-13-8)   ;(10111100110100001000111000101010) (1833812922) (-1127182806) (-4-3-2-15-7-1-13-6)   ;
;8;(00011100100010111010111010000101) (-852240091) (478916229) (1C8BAE85)    ;(10110001000111011010110101100011) (477032413) (-1323455133) (-4-14-14-2-5-2-9-13)   ;(10000110010011011101111101100010) (-711969292) (-2041716894) (-7-9-11-2-20-9-14)   ;(01101000001100000001010010000110) (-1428438738) (1747981446) (68301486)   ;(01010001101000111101100011010000) (3270672) (1369692368) (51A3D8D0)   ;(01111010111101111101001110011110) (833300692) (2063061918) (7AF7D39E)   ;(01000111011000011011010100000011) (-1417151245) (1197585667) (4761B503)   ;(00101010100101110110111000010100) (950699728) (714567188) (2A976E14)   ;
;16;(10011000000101000001000001000001) (1669683267) (-1743515583) (-6-7-14-11-14-15-11-15)    ;(01001100000111110110010001110001) (-739821487) (1277125745) (4C1F6471)   ;(01000001110111000000101000110101) (-1980478583) (1104939573) (41DC0A35)   ;(01111101010010000100101011100011) (1079594399) (2101889763) (7D484AE3)   ;(00101010000100110010100111110011) (909657467) (705898995) (2A1329F3)   ;(01000100111011001111010010011001) (-1674311417) (1156379801) (44ECF499)   ;(11011100110011011101000100100101) (-19460037) (-590491355) (-2-3-3-2-2-14-13-11)   ;(00100100000000010100001011101001) (105274055) (604062441) (240142E9)   ;
;24;(00111011011111100100101100000101) (-1252489187) (998132485) (3B7E4B05)    ;(10111011100100101110011101100010) (1714269412) (-1148000414) (-4-4-6-13-1-8-9-14)   ;(01000101100101001010001111000101) (-1602361943) (1167369157) (4594A3C5)   ;(11101010000011011001010000001111) (1720501535) (-368208881) (-1-5-15-2-6-11-15-1)   ;(01100110010100100101110101111100) (-1817994370) (1716673916) (66525D7C)   ;(00001111010101010010001001000010) (1725221102) (257237570) (F552242)   ;(01000101001010111101010100101101) (-1634731193) (1160500525) (452BD52D)   ;(11010001111101001110110100010001) (-1307644061) (-772477679) (-2-140-11-1-2-14-15)   ;
;32;(01011101010110010000010000100010) (1378718394) (1566114850) (5D590422)    ;(11001000000000010110101101011111) (1812422351) (-939431073) (-3-7-15-14-9-4-10-1)   ;(10011010101110010100111100000111) (1920920573) (-1699131641) (-6-5-4-6-110-15-9)   ;(00010110101110101100100110110100) (-1638422632) (381340084) (16BAC9B4)   ;(11111110010101101001101011100011) (-152262435) (-27878685) (-1-10-9-6-5-1-13)   ;(11000110111000011110011011100111) (1482520161) (-958273817) (-3-9-1-14-1-9-1-9)   ;(00101111111100011001100100110010) (1479347166) (804362546) (2FF19932)   ;(11111110101100000101100010101101) (-123723523) (-21997395) (-1-4-15-10-7-5-3)   ;
;40;(00011101110011001110011001010001) (-731804175) (499967569) (1DCCE651)    ;(11100001100010111001101111111011) (659905291) (-510944261) (-1-14-7-4-6-40-5)   ;(11100010111101001111110001100100) (792365662) (-487261084) (-1-130-110-3-9-12)   ;(00000101110100110100100001000111) (564644107) (97732679) (5D34847)   ;(00000111011110101000000101000011) (736500503) (125468995) (77A8143)   ;(00101100111001000010000001111111) (1176052881) (753148031) (2CE4207F)   ;(00111111001111100101000100010011) (-872484169) (1061048595) (3F3E5113)   ;(11000010010011010010100000000011) (1035380817) (-1035130877) (-3-13-11-2-13-7-15-13)   ;
;48;(11100010100010011011010100000011) (759521921) (-494291709) (-1-13-7-6-4-10-15-13)    ;(11010001011010111100110101001110) (-1350063966) (-781464242) (-2-14-9-4-3-2-11-2)   ;(01010111101010000100000111001111) (604557069) (1470644687) (57A841CF)   ;(00010001100101001111011101010100) (2145173524) (294975316) (1194F754)   ;(01011100100100100101101000110001) (1296971413) (1553095217) (5C925A31)   ;(01000000111111010110100101000110) (-2070219142) (1090349382) (40FD6946)   ;(11100011100101111110010111010111) (862952245) (-476584489) (-1-12-6-8-1-10-2-9)   ;(11101010110110100111010101010011) (1783662041) (-354781869) (-1-5-2-5-8-10-10-13)   ;
;56;(11101011101010001110110000000001) (1869355519) (-341251071) (-1-4-5-7-1-3-15-15)    ;(11110101101100111001110100001011) (-1223061365) (-172778229) (-10-4-12-6-2-15-5)   ;(10001000101011110011100110100011) (-281692191) (-2001782365) (-7-7-50-12-6-5-13)   ;(01011011011111110010010000111110) (1190138428) (1535059006) (5B7F243E)   ;(01001111001010111011010010111010) (-434751376) (1328264378) (4F2BB4BA)   ;(10010100010100011010001000110100) (1088994230) (-1806589388) (-6-11-10-14-5-13-12-12)   ;(00010000111111011001100001001101) (2077314115) (285055053) (10FD984D)   ;(10101101010011101111010011110111) (-106721763) (-1387334409) (-5-2-11-10-110-9)   ;
;64;(01111111111010010111111110001011) (1329826669) (2146008971) (7FE97F8B)    ;(00001000111010100110000101001101) (1072460515) (149578061) (8EA614D)   ;(10011111001011000101110011110100) (-1917237766) (-1624482572) (-60-13-3-10-30-12)   ;(00111111100100001011011110100010) (-845800950) (1066448802) (3F90B7A2)   ;(10001100001010111100011101110100) (77416730) (-1943287948) (-7-3-13-4-3-8-8-12)   ;(01000101110111010110001110100101) (-1580222003) (1172136869) (45DD63A5)   ;(00110010000001000011001010011100) (1906063938) (839135900) (3204329C)   ;(10011001000010011011111000001101) (1767010181) (-1727414771) (-6-6-15-6-4-1-15-3)   ;
;72;(10111110011001011100100101111011) (2001050443) (-1100625541) (-4-1-9-10-3-6-8-5)    ;(01111000111100111101010010100100) (632301300) (2029245604) (78F3D4A4)   ;(00111110111010001011011100011100) (-917801158) (1055438620) (3EE8B71C)   ;(10011110100110100000110111100100) (-1983887386) (-1634071068) (-6-1-6-5-15-2-1-12)   ;(01010110110110110100001001101011) (519157505) (1457209963) (56DB426B)   ;(11100110100001101001110110000001) (1158706119) (-427385471) (-1-9-7-9-6-2-7-15)   ;(00100000101010110000011001010010) (-242364174) (548079186) (20AB0652)   ;(00000101110100100100011111101101) (564443755) (97667053) (5D247ED)   ;
;80;(00011110110111001100111100010010) (-627819874) (517787410) (1EDCCF12)    ;(00011110010010000011101101011010) (-672931764) (508050266) (1E483B5A)   ;(10001110010010001110111100011110) (286840602) (-1907822818) (-7-1-11-7-10-14-2)   ;(11110001100110101110111110111111) (-1631210101) (-241504321) (-14-6-5-10-4-1)   ;(10011000001100110101110100100011) (1679329609) (-1741464285) (-6-7-12-12-10-2-13-13)   ;(10010101010010101100100100100011) (1187217609) (-1790260957) (-6-10-11-5-3-6-13-13)   ;(01000110011110011100111011010110) (-1511136322) (1182387926) (4679CED6)   ;(10101110000110001101100110111000) (-24139462) (-1374103112) (-5-1-14-7-2-6-4-8)   ;
;88;(10111110010101111101101101001000) (1995461378) (-1101538488) (-4-1-10-8-2-4-11-8)    ;(00101010111110010011001111100011) (981264447) (720974819) (2AF933E3)   ;(00111111000001001110001001000100) (-888773488) (1057284676) (3F04E244)   ;(01011101000100011100100101011000) (1356860882) (1561446744) (5D11C958)   ;(01100101101111011010100011001011) (-1885126631) (1706928331) (65BDA8CB)   ;(11000101001111111110011001100100) (1329919958) (-985667996) (-3-10-120-1-9-9-12)   ;(01111001011111001110101011001000) (694714366) (2038229704) (797CEAC8)   ;(10101010101001000000011011100101) (-379290785) (-1432090907) (-5-5-5-11-15-9-1-11)   ;
;96;(11110111100001011110001001001110) (-1036416662) (-142220722) (-8-7-10-1-13-11-2)    ;(10010101010100010000000001110111) (1188873333) (-1789853577) (-6-10-10-14-15-15-8-9)   ;(01011011011011110101010110100011) (1186168995) (1534023075) (5B6F55A3)   ;(00101010001111000111010010011010) (922104936) (708605082) (2A3C749A)   ;(10101001001011100110101011100110) (-516828784) (-1456575770) (-5-6-13-1-9-5-1-10)   ;(10110010000100010111111110110000) (573983528) (-1307476048) (-4-13-14-14-80-50)   ;(00100110001010100010010101001110) (317455220) (640296270) (262A254E)   ;(10111000110001001101101001110100) (1430861034) (-1195058572) (-4-7-3-11-2-5-8-12)   ;
;104;(11110110100100000111000011101110) (-1133707422) (-158306066) (-9-6-15-8-15-1-2)    ;(10011110011111111000000010111000) (-1992593862) (-1635811144) (-6-1-80-7-15-4-8)   ;(10000011010001010010100010110100) (-1014102570) (-2092619596) (-7-12-11-10-13-7-4-12)   ;(01001010101011110110110110011000) (-893817018) (1253010840) (4AAF6D98)   ;(10010110000000100011001101110010) (1265104728) (-1778240654) (-6-9-15-13-12-12-8-14)   ;(11010001000101100110001111101101) (-1377348727) (-787061779) (-2-14-14-9-9-12-1-3)   ;(00110011101000111100000000000111) (2055772711) (866369543) (33A3C007)   ;(00001110011111110000011011101110) (1637603356) (243205870) (E7F06EE)   ;
;112;(00110100001110000101011110000111) (2121086311) (876107655) (34385787)    ;(00101110110111111101011110110000) (1372786364) (786421680) (2EDFD7B0)   ;(00000000110101100000111001001011) (65407113) (14028363) (D60E4B)   ;(01001001010100110101110000110000) (-1022827588) (1230199856) (49535C30)   ;(11101000001111110101110000010100) (1534845542) (-398500844) (-1-7-120-10-3-14-12)   ;(01011110000011000100110001011001) (1455562483) (1577864281) (5E0C4C59)   ;(00011101011110111001010001001010) (-758255184) (494638154) (1D7B944A)   ;(01101010111001101001011100110001) (-1170937483) (1793496881) (6AE69731)   ;
;120;(10111111100001000001010011100100) (2110718214) (-1081862940) (-40-7-11-14-11-1-12)    ;(01110100010100011100001000010010) (-18109922) (1951515154) (7451C212)   ;(01110100111011011110011011010010) (30912378) (1961748178) (74EDE6D2)   ;(00001000000011101010111110100101) (1003527645) (135180197) (80EAFA5)   ;(11110010000100000101001011011000) (-1573726450) (-233811240) (-13-14-15-10-13-2-8)   ;(11001100000010000001100111111011) (-2080795709) (-871884293) (-3-3-15-7-14-60-5)   ;(10001001100100111110010110110110) (-190564168) (-1986796106) (-7-6-6-12-1-10-4-10)   ;(11100010000011110010110111110110) (720816284) (-502321674) (-1-13-150-13-20-10)   ;
;128;(00001111001001100111101001100101) (1711475145) (254179941) (F267A65)    ;(01111010100011101000010000000111) (801051063) (2056160263) (7A8E8407)   ;(11100111101111100110010101101101) (1274652073) (-406952595) (-1-8-4-1-9-10-9-3)   ;(00000001101110100100110010100011) (156446243) (28986531) (1BA4CA3)   ;(01111111100110011000111001000100) (1303856160) (2140769860) (7F998E44)   ;(00101001110110000011010000100000) (871064744) (702034976) (29D83420)   ;(00010100100111111001101001110011) (-1847252133) (346004083) (149F9A73)   ;(01100100001110101110010100011110) (-2025888508) (1681581342) (643AE51E)   ;
;136;(00010010010101110001010011010011) (-2069354973) (307696851) (125714D3)    ;(01101110010010011101110000100001) (-820094903) (1850334241) (6E49DC21)   ;(00001011001000100111100101000110) (1310474506) (186808646) (B227946)   ;(00110110000010101000001101111101) (-1987433017) (906658685) (360A837D)   ;(10110010000110000111000001110100) (575776034) (-1307021196) (-4-13-14-7-8-15-8-12)   ;(00010111101100001011110110111101) (-1540830621) (397458877) (17B0BDBD)   ;(10010011100011111100011100111101) (1008416641) (-1819293891) (-6-12-70-3-8-12-3)   ;(11100111001111110101000000011110) (1234839554) (-415281122) (-1-8-120-10-15-14-2)   ;
;144;(01110000101101011011100001111110) (-387116768) (1890957438) (70B5B87E)    ;(00101010001010101110110110001010) (917599316) (707456394) (2A2AED8A)   ;(11111001011011001100100010000001) (-644633577) (-110311295) (-6-9-3-3-7-7-15)   ;(00000010000110110100100111100001) (206644741) (35342817) (21B49E1)   ;(10000110100100010110000000001101) (-691066819) (-2037293043) (-7-9-6-14-9-15-15-3)   ;(10110100010111100001110100010010) (797122292) (-1268900590) (-4-11-10-1-14-2-14-14)   ;(01100100110110010110010001001110) (-1976188828) (1691968590) (64D9644E)   ;(01001000011011001011101011111001) (-1114348277) (1215085305) (486CBAF9)   ;
;152;(00111000011010101100111100100000) (-1557387152) (946523936) (386ACF20)    ;(00001101000100111000010011010100) (1504702324) (219382996) (D1384D4)   ;(01100010010001010101111101110111) (2073773919) (1648713591) (62455F77)   ;(10000110011011111101111000100000) (-701569796) (-2039488992) (-7-9-90-2-1-140)   ;(00000000011011111110110011101100) (33766354) (7335148) (6FECEC)   ;(10010100111010000100010100010100) (1136715590) (-1796717292) (-6-11-1-7-11-10-14-12)   ;(01111011101010111100001100110011) (910290519) (2074854195) (7BABC333)   ;(10101111101010101000010001000101) (122207975) (-1347779515) (-50-5-5-7-11-11-11)   ;
;160;(10110001000101110101111000111010) (475362942) (-1323868614) (-4-14-14-8-10-1-12-6)    ;(11100000100011011110011000101001) (560552569) (-527571415) (-1-15-7-2-1-9-13-7)   ;(01111111000100101010010100101101) (1262071511) (2131928365) (7F12A52D)   ;(00001110001100100010100100001001) (1614424411) (238168329) (E322909)   ;(00011000011110000100110111000110) (-1258920590) (410537414) (18784DC6)   ;(10110010001110111100110000100000) (586451908) (-1304703968) (-4-13-12-4-3-3-140)   ;(00100110011011001001111000110100) (338149768) (644652596) (266C9E34)   ;(11001000010101111110101011110011) (1837922177) (-933762317) (-3-7-10-8-1-50-13)   ;
;168;(00101010111000111011000101100100) (975763248) (719565156) (2AE3B164)    ;(00000011100010101100111100101010) (342547452) (59428650) (38ACF2A)   ;(11000001101010111100011000001101) (964899829) (-1045707251) (-3-14-5-4-3-9-15-3)   ;(10001010111101111000011110111101) (-59623159) (-1963489347) (-7-50-8-7-8-4-3)   ;(00000100001101110010001110101001) (415621651) (70722473) (43723A9)   ;(11000011011111001001010100101101) (1149269269) (-1015245523) (-3-12-8-3-6-10-13-3)   ;(01101001001110100011011000011111) (-1326017907) (1765422623) (693A361F)   ;(11011010010010111000111010011001) (-260103251) (-632582503) (-2-5-11-4-7-1-6-7)   ;
;176;(11111011100011111101101100010000) (-434022360) (-74458352) (-4-70-2-4-150)    ;(01001101011000110110010111110010) (-616820886) (1298359794) (4D6365F2)   ;(01110001001000110101100011101001) (-331796593) (1898141929) (712358E9)   ;(10000101110110101110000011111010) (-768766462) (-2049253126) (-7-10-2-5-1-150-6)   ;(01111110100000101010010000011000) (1198071086) (2122490904) (7E82A418)   ;(11010011010010010011011101101000) (-1160576934) (-750176408) (-2-12-11-6-12-8-9-8)   ;(01110011100111000110010111101100) (-95388190) (1939629548) (739C65EC)   ;(01110011101101100110101100011001) (-86985513) (1941334809) (73B66B19)   ;
;184;(00100010000101000010100000010110) (-89943270) (571746326) (22142816)    ;(11111111010010011000001100100010) (-55476336) (-11959518) (-11-6-7-12-13-14)   ;(00110010011001100100100101011110) (1936477240) (845564254) (3266495E)   ;(11100010011011101000001000010100) (750690542) (-496074220) (-1-13-9-1-7-13-14-12)   ;(11001000110001000111000100110001) (1873227275) (-926650063) (-3-7-3-11-8-14-12-15)   ;(01100110000001111001001111011000) (-1840739214) (1711772632) (660793D8)   ;(01101000100111111000110101101001) (-1394744393) (1755286889) (689F8D69)   ;(11111010101011100011010000001011) (-524345765) (-89246709) (-5-5-1-12-11-15-5)   ;
;192;(00110111010100011000101110100111) (-1865628945) (928091047) (37518BA7)    ;(11110010100001100101111111100101) (-1536320033) (-226074651) (-13-7-9-100-1-11)   ;(00011011101101000100111100111101) (-939919821) (464801597) (1BB44F3D)   ;(00111011110011100100010011000101) (-1226492287) (1003373765) (3BCE44C5)   ;(10101111111100101101000110001000) (144256478) (-1343041144) (-500-13-2-14-7-8)   ;(10011000010101000100001011011010) (1689714498) (-1739308326) (-6-7-10-11-11-13-2-6)   ;(10000101101110110101100010111101) (-778672559) (-2051319619) (-7-10-4-4-10-7-4-3)   ;(00001100010100110001001101011101) (1424611535) (206771037) (C53135D)   ;
;200;(01001001010111111000000010111100) (-1019783374) (1230995644) (495F80BC)    ;(10000101001111001001010111011100) (-818214100) (-2059627044) (-7-10-12-3-6-10-2-4)   ;(11011101111010010011011111110001) (89423279) (-571918351) (-2-2-1-6-12-80-15)   ;(01000001100011111001010001010010) (-2003771526) (1099928658) (418F9452)   ;(01110110011010010110010000011100) (189811090) (1986618396) (7669641C)   ;(00001110011101010010010000110100) (1635222064) (242558004) (E752434)   ;(10110000111111100001011110100111) (447119517) (-1325525081) (-4-150-1-14-8-5-9)   ;(11010001101111101001101110001000) (-1325294874) (-776037496) (-2-14-4-1-6-4-7-8)   ;
;208;(11001111101111111110101101110110) (-1725044916) (-809505930) (-30-40-1-4-8-10)    ;(10000000101101001000101000010001) (-1280221813) (-2135651823) (-7-15-4-11-7-5-14-15)   ;(10010011001001111100011010011110) (976416402) (-1826109794) (-6-12-13-8-3-9-6-2)   ;(10111110110010100101101010001000) (2032161078) (-1094034808) (-4-1-3-5-10-5-7-8)   ;(11100111000111010100001010001111) (1224430735) (-417512817) (-1-8-14-2-11-13-7-1)   ;(10110011000110001101001001110101) (675857035) (-1290218891) (-4-12-14-7-2-13-8-11)   ;(01010110111111101010001101011110) (530037888) (1459528542) (56FEA35E)   ;(00010100000011001101011010111101) (-1891814021) (336385725) (140CD6BD)   ;
;216;(10111000110010010011011111001110) (1431939586) (-1194772530) (-4-7-3-6-12-8-3-2)    ;(01010100000011101110101000110110) (256081418) (1410263606) (540EEA36)   ;(11101110010110001111110001111111) (2143365695) (-296158081) (-1-1-10-70-3-8-1)   ;(01010110000101011100001110001001) (457857963) (1444266889) (5615C389)   ;(01000110011010010010101011010000) (-1515258328) (1181297360) (46692AD0)   ;(01011100011100010011111001010001) (1286753473) (1550925393) (5C713E51)   ;(01101011101010010101111101100000) (-1090193404) (1806262112) (6BA95F60)   ;(00001110000101100110011100110010) (1605463462) (236349234) (E166732)   ;
;224;(10101100000011100100100111110101) (-226849365) (-1408349707) (-5-3-15-1-11-60-11)    ;(11001001101001011110101001110110) (1963521980) (-911873418) (-3-6-5-10-1-5-8-10)   ;(00000101101100000100110110000110) (554046606) (95440262) (5B04D86)   ;(10110010100110101100011100010010) (616249292) (-1298479342) (-4-13-6-5-3-8-14-14)   ;(01001110001101000100010010010011) (-532441425) (1312048275) (4E344493)   ;(11010100010111101101111001001000) (-1055253374) (-731980216) (-2-11-10-1-2-1-11-8)   ;(00111101101001111110010000100110) (-1038172546) (1034413094) (3DA7E426)   ;(01001101011010101000100100110111) (-614979181) (1298827575) (4D6A8937)   ;
;232;(10011001101101011001101111010100) (1819988890) (-1716151340) (-6-6-4-10-6-4-2-12)    ;(00011111100010100101011101010001) (-552513775) (529160017) (1F8A5751)   ;(10001011000001111110011001001110) (-33563718) (-1962416562) (-7-4-15-8-1-9-11-2)   ;(10110100110111001101010010010110) (836858096) (-1260596074) (-4-11-2-3-2-11-6-10)   ;(01000010111110000100111111100110) (-1871435902) (1123569638) (42F84FE6)   ;(11110001110101011001010100101111) (-1612465321) (-237660881) (-14-2-10-6-10-13-1)   ;(10100010111001011010010000101101) (-1358972075) (-1562008531) (-5-13-1-10-5-11-13-3)   ;(00010101101100011010111100010110) (-1740639870) (363966230) (15B1AF16)   ;
;240;(00010110100000000001001010111100) (-1654956022) (377492156) (168012BC)    ;(00101110001001110110011000010010) (1316695726) (774333970) (2E276612)   ;(10001001100100010011111010101010) (-191089582) (-1986969942) (-7-6-6-14-12-1-5-6)   ;(11000110000001111010000110100010) (1413877456) (-972578398) (-3-9-15-8-5-14-5-14)   ;(11111101100010110101010001001101) (-235125663) (-41200563) (-2-7-4-10-11-11-3)   ;(10101110110000110001101001010011) (30320993) (-1362945453) (-5-1-3-12-14-5-10-13)   ;(00100101111110010101100010101101) (281286959) (637098157) (25F958AD)   ;(00110110010110010000001111101100) (-1963732838) (911803372) (365903EC)   ;
;248;(00010100011101100001100001100101) (-1859553151) (343283813) (14761865)    ;(01010110100011001100001000111011) (495657425) (1452065339) (568CC23B)   ;(10110000001110000110001100000101) (385767275) (-1338481915) (-4-15-12-7-9-12-15-11)   ;(11111011100111101011110110001010) (-430241166) (-73482870) (-4-6-1-4-2-7-6)   ;(10100010010110010001000111010100) (-1404083406) (-1571221036) (-5-13-10-6-14-14-2-12)   ;(10000000011011100011111110111011) (-1301889161) (-2140258373) (-7-15-9-1-120-4-5)   ;(10011101111100110101001001100100) (-2055642986) (-1644998044) (-6-20-12-10-13-9-12)   ;(11010110001010110011100000010100) (-870176458) (-701810668) (-2-9-13-4-12-7-14-12)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_b_module:cq_viola_nios2_e_register_bank_b|altsyncram:the_altsyncram|altsyncram_njg1:auto_generated|ALTSYNCRAM                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |testsuite|cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_register_bank_a_module:cq_viola_nios2_e_register_bank_a|altsyncram:the_altsyncram|altsyncram_mjg1:auto_generated|ALTSYNCRAM                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 6,470 / 32,401 ( 20 % ) ;
; C16 interconnects           ; 123 / 1,326 ( 9 % )     ;
; C4 interconnects            ; 2,966 / 21,816 ( 14 % ) ;
; Direct links                ; 1,105 / 32,401 ( 3 % )  ;
; Global clocks               ; 8 / 10 ( 80 % )         ;
; Local interconnects         ; 2,070 / 10,320 ( 20 % ) ;
; R24 interconnects           ; 111 / 1,289 ( 9 % )     ;
; R4 interconnects            ; 3,678 / 28,186 ( 13 % ) ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.06) ; Number of LABs  (Total = 355) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 13                            ;
; 2                                           ; 6                             ;
; 3                                           ; 8                             ;
; 4                                           ; 10                            ;
; 5                                           ; 18                            ;
; 6                                           ; 11                            ;
; 7                                           ; 10                            ;
; 8                                           ; 13                            ;
; 9                                           ; 9                             ;
; 10                                          ; 12                            ;
; 11                                          ; 13                            ;
; 12                                          ; 19                            ;
; 13                                          ; 18                            ;
; 14                                          ; 18                            ;
; 15                                          ; 27                            ;
; 16                                          ; 150                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.46) ; Number of LABs  (Total = 355) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 265                           ;
; 1 Clock                            ; 318                           ;
; 1 Clock enable                     ; 141                           ;
; 1 Sync. clear                      ; 18                            ;
; 1 Sync. load                       ; 35                            ;
; 2 Async. clears                    ; 5                             ;
; 2 Clock enables                    ; 78                            ;
; 2 Clocks                           ; 13                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.25) ; Number of LABs  (Total = 355) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 5                             ;
; 2                                            ; 10                            ;
; 3                                            ; 0                             ;
; 4                                            ; 5                             ;
; 5                                            ; 9                             ;
; 6                                            ; 9                             ;
; 7                                            ; 3                             ;
; 8                                            ; 7                             ;
; 9                                            ; 9                             ;
; 10                                           ; 9                             ;
; 11                                           ; 5                             ;
; 12                                           ; 6                             ;
; 13                                           ; 10                            ;
; 14                                           ; 12                            ;
; 15                                           ; 4                             ;
; 16                                           ; 11                            ;
; 17                                           ; 12                            ;
; 18                                           ; 13                            ;
; 19                                           ; 17                            ;
; 20                                           ; 14                            ;
; 21                                           ; 14                            ;
; 22                                           ; 29                            ;
; 23                                           ; 13                            ;
; 24                                           ; 22                            ;
; 25                                           ; 17                            ;
; 26                                           ; 17                            ;
; 27                                           ; 11                            ;
; 28                                           ; 16                            ;
; 29                                           ; 13                            ;
; 30                                           ; 11                            ;
; 31                                           ; 9                             ;
; 32                                           ; 12                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.73) ; Number of LABs  (Total = 355) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 19                            ;
; 2                                               ; 13                            ;
; 3                                               ; 18                            ;
; 4                                               ; 24                            ;
; 5                                               ; 28                            ;
; 6                                               ; 22                            ;
; 7                                               ; 23                            ;
; 8                                               ; 30                            ;
; 9                                               ; 24                            ;
; 10                                              ; 24                            ;
; 11                                              ; 19                            ;
; 12                                              ; 28                            ;
; 13                                              ; 20                            ;
; 14                                              ; 18                            ;
; 15                                              ; 9                             ;
; 16                                              ; 26                            ;
; 17                                              ; 5                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.09) ; Number of LABs  (Total = 355) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 11                            ;
; 4                                            ; 11                            ;
; 5                                            ; 10                            ;
; 6                                            ; 10                            ;
; 7                                            ; 12                            ;
; 8                                            ; 9                             ;
; 9                                            ; 11                            ;
; 10                                           ; 14                            ;
; 11                                           ; 15                            ;
; 12                                           ; 18                            ;
; 13                                           ; 17                            ;
; 14                                           ; 11                            ;
; 15                                           ; 10                            ;
; 16                                           ; 14                            ;
; 17                                           ; 12                            ;
; 18                                           ; 15                            ;
; 19                                           ; 11                            ;
; 20                                           ; 17                            ;
; 21                                           ; 16                            ;
; 22                                           ; 6                             ;
; 23                                           ; 16                            ;
; 24                                           ; 12                            ;
; 25                                           ; 9                             ;
; 26                                           ; 14                            ;
; 27                                           ; 6                             ;
; 28                                           ; 4                             ;
; 29                                           ; 3                             ;
; 30                                           ; 4                             ;
; 31                                           ; 11                            ;
; 32                                           ; 6                             ;
; 33                                           ; 10                            ;
; 34                                           ; 7                             ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                           ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 78           ; 36           ; 78           ; 0            ; 0            ; 83        ; 78           ; 0            ; 83        ; 83        ; 39           ; 0            ; 0            ; 8            ; 49           ; 39           ; 0            ; 49           ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 83        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 5            ; 47           ; 5            ; 83           ; 83           ; 0         ; 5            ; 83           ; 0         ; 0         ; 44           ; 83           ; 83           ; 75           ; 34           ; 44           ; 83           ; 34           ; 75           ; 83           ; 83           ; 83           ; 83           ; 83           ; 83           ; 83           ; 83           ; 0         ; 83           ; 83           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SDR_CAS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CKE             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CS_N            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_RAS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_WE_N            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; START_LED           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCI_RXD             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCI_TXR_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_ASDO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_CSO_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DCLK_OUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[11]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[10]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[9]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[8]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_BA[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_BA[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQM[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQM[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[27]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[26]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[25]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[24]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[23]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[22]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[21]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[20]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[19]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[18]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[17]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[16]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[15]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[14]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[13]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[12]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[11]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[10]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[9]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[8]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[15]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[14]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[13]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[12]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[11]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[10]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[9]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[8]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[7]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET_N             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCI_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCI_RXR_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCI_TXD             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DATA0          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; 3.3V                     ;
; Force Configuration Voltage Level                                ; On                       ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; Unreserved               ;
; Data[1]/ASDO                                                     ; Unreserved               ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; Unreserved               ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                           ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
; Source Clock(s)                                          ; Destination Clock(s)                                     ; Delay Added in ns ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; inst_peripll|altpll_component|auto_generated|pll1|clk[2] ; 7.9               ;
; I/O                                                      ; SCI_SCLK                                                 ; 6.0               ;
; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; inst_syspll|altpll_component|auto_generated|pll1|clk[1]  ; 2.8               ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                 ; Destination Register                                                                                                                                                                                                           ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; SCI_SCLK                                                                                                                                                                                                                                                                                                                                        ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[7]                                                                                                          ; 0.855             ;
; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0                                                                                                               ; cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|parity6 ; 0.118             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                     ; 0.117             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                                                     ; 0.117             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][85]                                                                                                                     ; 0.117             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                                     ; 0.117             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]                                                                                                                     ; 0.117             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]                                                                                                                     ; 0.117             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                                                     ; 0.117             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                                                     ; 0.117             ;
; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                           ; cq_viola:inst|cq_viola_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                          ; 0.115             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]                                                                                                                     ; 0.114             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                                                     ; 0.114             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][85]                                                                                                                     ; 0.114             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                                                                     ; 0.114             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]                                                                                                                     ; 0.114             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[12]                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[12]                                                                                                                                                                       ; 0.114             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[11]                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[11]                                                                                                                                                                       ; 0.114             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[13]                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[13]                                                                                                                                                                       ; 0.114             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[15]                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[15]                                                                                                                                                                       ; 0.114             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|spi_slave_select_reg[14]                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|data_to_cpu[14]                                                                                                                                                                       ; 0.114             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][59]                                                                                                                     ; 0.114             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]                                                                                                                     ; 0.114             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][72]                                                                                                                     ; 0.114             ;
; cq_viola:inst|cq_viola_sdram:sdram|i_state.111                                                                                                                                                                                                                                                                                                  ; cq_viola:inst|cq_viola_sdram:sdram|i_state.011                                                                                                                                                                                 ; 0.114             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[27]                                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[27]                                                                                                                                                                              ; 0.112             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[6]                                                                                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[6]                                                                                                                                                                               ; 0.109             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[5]                                                                                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[5]                                                                                                                                                                               ; 0.109             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[8]                                                                                                                                                                                                                                                                                                ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[8]                                                                                                                                                                               ; 0.109             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[20]                                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[20]                                                                                                                                                                              ; 0.109             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[18]                                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[18]                                                                                                                                                                              ; 0.109             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[19]                                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[19]                                                                                                                                                                              ; 0.109             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[21]                                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[21]                                                                                                                                                                              ; 0.109             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[22]                                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[22]                                                                                                                                                                              ; 0.109             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[17]                                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[17]                                                                                                                                                                              ; 0.109             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[25]                                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[25]                                                                                                                                                                              ; 0.109             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[16]                                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[16]                                                                                                                                                                              ; 0.109             ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|jdo[17]                                                      ; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_nios2_ocimem:the_cq_viola_nios2_e_nios2_ocimem|jtag_ram_access                                               ; 0.088             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[20]                                                                                                                                                                                                                                                                   ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[20]                                                                                                                                                     ; 0.061             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[26]                                                                                                                                                                                                                                                                   ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[26]                                                                                                                                                     ; 0.061             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[27]                                                                                                                                                                                                                                                                   ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[27]                                                                                                                                                     ; 0.061             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[21]                                                                                                                                                                                                                                                                   ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[21]                                                                                                                                                     ; 0.061             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[23]                                                                                                                                                                                                                                                                   ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[23]                                                                                                                                                     ; 0.061             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[22]                                                                                                                                                                                                                                                                   ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[22]                                                                                                                                                     ; 0.061             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[25]                                                                                                                                                                                                                                                                   ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[25]                                                                                                                                                     ; 0.061             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[24]                                                                                                                                                                                                                                                                   ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[24]                                                                                                                                                     ; 0.061             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[0]                                                                                                                                                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[0]                                                                                                                                                                          ; 0.060             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[1]                                                                                                                                                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[1]                                                                                                                                                                          ; 0.060             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[2]                                                                                                                                                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[2]                                                                                                                                                                          ; 0.060             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[3]                                                                                                                                                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[3]                                                                                                                                                                          ; 0.060             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[4]                                                                                                                                                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[4]                                                                                                                                                                          ; 0.060             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[5]                                                                                                                                                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[5]                                                                                                                                                                          ; 0.060             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[6]                                                                                                                                                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[6]                                                                                                                                                                          ; 0.060             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_reg[7]                                                                                                                                                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|shift_reg[7]                                                                                                                                                                          ; 0.060             ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|cq_viola_nios2_e_nios2_oci:the_cq_viola_nios2_e_nios2_oci|cq_viola_nios2_e_jtag_debug_module_wrapper:the_cq_viola_nios2_e_jtag_debug_module_wrapper|cq_viola_nios2_e_jtag_debug_module_sysclk:the_cq_viola_nios2_e_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; cq_viola:inst|cq_viola_nios2_e:nios2_e|hbreak_pending                                                                                                                                                                          ; 0.060             ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                                                                                                                               ; cq_viola:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                                                         ; 0.057             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[5]                                                                                                                                                                                                                                                                    ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[5]                                                                                                                                                      ; 0.057             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[4]                                                                                                                                                                                                                                                                    ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[4]                                                                                                                                                      ; 0.057             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[2]                                                                                                                                                                                                                                                                    ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[2]                                                                                                                                                      ; 0.057             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[1]                                                                                                                                                                                                                                                                    ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[1]                                                                                                                                                      ; 0.057             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[11]                                                                                                                                                                                                                                                                   ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[11]                                                                                                                                                     ; 0.057             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[9]                                                                                                                                                                                                                                                                    ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[9]                                                                                                                                                      ; 0.057             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[8]                                                                                                                                                                                                                                                                    ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[8]                                                                                                                                                      ; 0.057             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_writedata[3]                                                                                                                                                                                                                                                                    ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_writedata[3]                                                                                                                                                      ; 0.057             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[2]                                                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[2]                                                                                                                                                        ; 0.057             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[6]                                                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[6]                                                                                                                                                        ; 0.057             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[5]                                                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[5]                                                                                                                                                        ; 0.057             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[10]                                                                                                                                                                                                                                                                     ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[10]                                                                                                                                                       ; 0.057             ;
; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|wr_reg_address[4]                                                                                                                                                                                                                                                                      ; cq_viola:inst|altera_avalon_mm_bridge:peripherals_bridge|cmd_address[4]                                                                                                                                                        ; 0.057             ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[8]                                                                                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ipending_reg[8]                                                                                                                                                                       ; 0.056             ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[9]                                                                                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ipending_reg[9]                                                                                                                                                                       ; 0.056             ;
; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ienable_reg[0]                                                                                                                                                                                                                                                                                         ; cq_viola:inst|cq_viola_nios2_e:nios2_e|W_ipending_reg[0]                                                                                                                                                                       ; 0.056             ;
; cq_viola:inst|altera_avalon_sc_fifo:peripherals_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                         ; cq_viola:inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                     ; 0.056             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[23]                                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[23]                                                                                                                                                                              ; 0.053             ;
; cq_viola:inst|cq_viola_gpio_0:gpio_0|data_dir[24]                                                                                                                                                                                                                                                                                               ; cq_viola:inst|cq_viola_gpio_0:gpio_0|readdata[24]                                                                                                                                                                              ; 0.053             ;
; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|tx_holding_primed                                                                                                                                                                                                                                                                                      ; cq_viola:inst|cq_viola_epcs_spi:epcs_spi|transmitting                                                                                                                                                                          ; 0.045             ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                             ; cq_viola:inst|cq_viola_sdram:sdram|m_state.010000000                                                                                                                                                                           ; 0.044             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                        ; 0.026             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                        ; 0.026             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                        ; 0.026             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                               ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                       ; 0.026             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                        ; 0.026             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                               ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                       ; 0.026             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                        ; 0.026             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                               ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                       ; 0.026             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                               ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                       ; 0.026             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                        ; 0.026             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                        ; 0.026             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                               ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                       ; 0.026             ;
; cq_viola:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                               ; cq_viola:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                       ; 0.026             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 90 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE6E22C8 for design "testsuite"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -79 degrees (-2188 ps) for syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] port
Warning (15564): Compensate clock of PLL "syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1" has been set to clock2
Info (15535): Implemented PLL "syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Info (169141): DATA[0] dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (169213): Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V.
Info (169213): Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V.
Warning (176127): The parameters of the PLL syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 and the PLL syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged
    Info (176120): The values of the parameter "M" do not match for the PLL atoms syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 and PLL syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 8
        Info (176121): The value of the parameter "M" for the PLL atom syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 12
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 and PLL syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 12304
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 18456
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 and PLL syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 26664
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 39996
    Info (176120): The values of the parameter "Compensate Clock" do not match for the PLL atoms syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 and PLL syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Compensate Clock" for the PLL atom syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is clock0
        Info (176121): The value of the parameter "Compensate Clock" for the PLL atom syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is clock2
    Info (176120): The values of the parameter "M_PH" do not match for the PLL atoms syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 and PLL syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M_PH" for the PLL atom syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 7
        Info (176121): The value of the parameter "M_PH" for the PLL atom syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 0
Critical Warning (176584): Output pin "SDR_CLK" (external output clock of PLL "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1") uses I/O standard 3.3-V LVTTL, has current strength 4mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 85 MHz for this combination of I/O standard, current strength and load
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_l5n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_cd9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'cq_viola/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'cq_viola/synthesis/submodules/cq_viola_nios2_e.sdc'
Info (332104): Reading SDC File: 'peridot_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst_syspll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -78.75 -duty_cycle 50.00 -name {inst_syspll|altpll_component|auto_generated|pll1|clk[0]} {inst_syspll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_syspll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst_syspll|altpll_component|auto_generated|pll1|clk[1]} {inst_syspll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst_peripll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {inst_peripll|altpll_component|auto_generated|pll1|clk[2]} {inst_peripll|altpll_component|auto_generated|pll1|clk[2]}
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst_syspll|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) to inst_peripll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Rise) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Rise) to SCI_SCLK (Fall) (setup and hold)
    Critical Warning (332169): From SCI_SCLK (Fall) to SCI_SCLK (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
    Info (332111):   25.000 inst_peripll|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   10.000 inst_syspll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 inst_syspll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   83.333     SCI_SCLK
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cq_viola:inst|cq_viola_sdram:sdram|active_rnw~4
        Info (176357): Destination node cq_viola:inst|cq_viola_sdram:sdram|active_cs_n~0
        Info (176357): Destination node cq_viola:inst|altera_reset_controller:rst_controller|WideOr0~0
        Info (176357): Destination node cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdata_reg[0]~0
        Info (176357): Destination node cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|_~0
        Info (176357): Destination node cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|_~1
        Info (176357): Destination node cq_viola:inst|cq_viola_sdram:sdram|i_refs[0]
        Info (176357): Destination node cq_viola:inst|cq_viola_sdram:sdram|i_refs[2]
        Info (176357): Destination node cq_viola:inst|cq_viola_sdram:sdram|i_refs[1]
        Info (176357): Destination node cq_viola:inst|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|rxdata_reg[0]~0
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node inst2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[15]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[15]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[14]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[14]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[13]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[13]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[12]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[12]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[11]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[11]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[10]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[10]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[9]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[9]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[8]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[8]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[7]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[7]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[6]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[6]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[5]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[5]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[4]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[4]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[3]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[3]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[2]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[2]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[1]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[1]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[0]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node cq_viola:inst|cq_viola_sdram:sdram|m_data[0]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "SDR_DQ*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "SDR_*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Input Register=ON" to "SDR_DQ*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type EC
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 35 register duplicates
Warning (15058): PLL "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins
Warning (15064): PLL "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "SDR_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15055): PLL "syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "syspll:inst_peripll|altpll:altpll_component|syspll_altpll:auto_generated|pll1" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 14% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (170134): Cannot fit design in device -- retrying with increased optimization that can result in longer processing time
    Info (170138): Failed to route the following 1 signal(s)
        Info (170139): Signal "altera_internal_jtag~TCKUTAPclkctrl"
    Info (170140): Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt
        Info (170141): Routing resource Internal Device Resource (X18_Y12, I1)
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170197): The Fitter will not skip routability optimizations in all subsequent fit attempts
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:15
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 12% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 12.03 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (169213): Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V.
Info (169213): Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at 13
Warning (169177): 49 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin D[27] uses I/O standard 3.3-V LVTTL at 80
    Info (169178): Pin D[26] uses I/O standard 3.3-V LVTTL at 77
    Info (169178): Pin D[25] uses I/O standard 3.3-V LVTTL at 65
    Info (169178): Pin D[24] uses I/O standard 3.3-V LVTTL at 64
    Info (169178): Pin D[23] uses I/O standard 3.3-V LVTTL at 55
    Info (169178): Pin D[22] uses I/O standard 3.3-V LVTTL at 54
    Info (169178): Pin D[21] uses I/O standard 3.3-V LVTTL at 53
    Info (169178): Pin D[20] uses I/O standard 3.3-V LVTTL at 52
    Info (169178): Pin D[19] uses I/O standard 3.3-V LVTTL at 51
    Info (169178): Pin D[18] uses I/O standard 3.3-V LVTTL at 46
    Info (169178): Pin D[17] uses I/O standard 3.3-V LVTTL at 43
    Info (169178): Pin D[16] uses I/O standard 3.3-V LVTTL at 42
    Info (169178): Pin D[15] uses I/O standard 3.3-V LVTTL at 3
    Info (169178): Pin D[14] uses I/O standard 3.3-V LVTTL at 2
    Info (169178): Pin D[13] uses I/O standard 3.3-V LVTTL at 1
    Info (169178): Pin D[12] uses I/O standard 3.3-V LVTTL at 144
    Info (169178): Pin D[11] uses I/O standard 3.3-V LVTTL at 143
    Info (169178): Pin D[10] uses I/O standard 3.3-V LVTTL at 142
    Info (169178): Pin D[9] uses I/O standard 3.3-V LVTTL at 141
    Info (169178): Pin D[8] uses I/O standard 3.3-V LVTTL at 136
    Info (169178): Pin D[7] uses I/O standard 3.3-V LVTTL at 129
    Info (169178): Pin D[6] uses I/O standard 3.3-V LVTTL at 128
    Info (169178): Pin D[5] uses I/O standard 3.3-V LVTTL at 115
    Info (169178): Pin D[4] uses I/O standard 3.3-V LVTTL at 87
    Info (169178): Pin D[3] uses I/O standard 3.3-V LVTTL at 86
    Info (169178): Pin D[2] uses I/O standard 3.3-V LVTTL at 85
    Info (169178): Pin D[1] uses I/O standard 3.3-V LVTTL at 84
    Info (169178): Pin D[0] uses I/O standard 3.3-V LVTTL at 83
    Info (169178): Pin SDR_DQ[15] uses I/O standard 3.3-V LVTTL at 38
    Info (169178): Pin SDR_DQ[14] uses I/O standard 3.3-V LVTTL at 39
    Info (169178): Pin SDR_DQ[13] uses I/O standard 3.3-V LVTTL at 44
    Info (169178): Pin SDR_DQ[12] uses I/O standard 3.3-V LVTTL at 49
    Info (169178): Pin SDR_DQ[11] uses I/O standard 3.3-V LVTTL at 50
    Info (169178): Pin SDR_DQ[10] uses I/O standard 3.3-V LVTTL at 58
    Info (169178): Pin SDR_DQ[9] uses I/O standard 3.3-V LVTTL at 59
    Info (169178): Pin SDR_DQ[8] uses I/O standard 3.3-V LVTTL at 60
    Info (169178): Pin SDR_DQ[7] uses I/O standard 3.3-V LVTTL at 125
    Info (169178): Pin SDR_DQ[6] uses I/O standard 3.3-V LVTTL at 126
    Info (169178): Pin SDR_DQ[5] uses I/O standard 3.3-V LVTTL at 127
    Info (169178): Pin SDR_DQ[4] uses I/O standard 3.3-V LVTTL at 132
    Info (169178): Pin SDR_DQ[3] uses I/O standard 3.3-V LVTTL at 133
    Info (169178): Pin SDR_DQ[2] uses I/O standard 3.3-V LVTTL at 135
    Info (169178): Pin SDR_DQ[1] uses I/O standard 3.3-V LVTTL at 137
    Info (169178): Pin SDR_DQ[0] uses I/O standard 3.3-V LVTTL at 138
    Info (169178): Pin RESET_N uses I/O standard 3.3-V LVTTL at 31
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at 23
    Info (169178): Pin SCI_SCLK uses I/O standard 3.3-V LVTTL at 32
    Info (169178): Pin SCI_RXR_N uses I/O standard 3.3-V LVTTL at 28
    Info (169178): Pin SCI_TXD uses I/O standard 3.3-V LVTTL at 34
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at 13
Info (144001): Generated suppressed messages file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/output_files/testsuite.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 1209 megabytes
    Info: Processing ended: Wed Oct 23 13:27:26 2013
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:37


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_testsuite/output_files/testsuite.fit.smsg.


