ARM GAS  /tmp/cc99wFrx.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hash_sha1.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HASH_SHA1,"ax",%progbits
  20              		.align	1
  21              		.global	HASH_SHA1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HASH_SHA1:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c"
   1:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /**
   2:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @file    stm32f4xx_hash_sha1.c
   4:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @version V1.6.1
   6:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @date    21-October-2015
   7:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @brief   This file provides high level functions to compute the HASH SHA1 and
   8:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          HMAC SHA1 Digest of an input message.
   9:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          It uses the stm32f4xx_hash.c/.h drivers to access the STM32F4xx HASH
  10:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          peripheral.
  11:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  12:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** @verbatim
  13:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  ===================================================================
  14:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****                  ##### How to use this driver #####
  15:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  ===================================================================
  16:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  [..]
  17:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****    (#) Enable The HASH controller clock using 
  18:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****        RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_HASH, ENABLE); function.
  19:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   
  20:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****    (#) Calculate the HASH SHA1 Digest using HASH_SHA1() function.
  21:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   
  22:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****    (#) Calculate the HMAC SHA1 Digest using HMAC_SHA1() function.
  23:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   
  24:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** @endverbatim
  25:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  26:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
  27:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @attention
  28:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  29:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
ARM GAS  /tmp/cc99wFrx.s 			page 2


  30:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  31:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  32:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * You may not use this file except in compliance with the License.
  33:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * You may obtain a copy of the License at:
  34:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  35:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  36:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  37:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * Unless required by applicable law or agreed to in writing, software 
  38:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  39:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  40:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * See the License for the specific language governing permissions and
  41:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * limitations under the License.
  42:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *
  43:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
  44:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  45:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  46:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Includes ------------------------------------------------------------------*/
  47:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** #include "stm32f4xx_hash.h"
  48:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  49:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  50:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @{
  51:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  52:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  53:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH 
  54:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @brief HASH driver modules
  55:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @{
  56:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  57:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  58:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private typedef -----------------------------------------------------------*/
  59:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private define ------------------------------------------------------------*/
  60:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** #define SHA1BUSY_TIMEOUT    ((uint32_t) 0x00010000)
  61:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  62:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private macro -------------------------------------------------------------*/
  63:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private variables ---------------------------------------------------------*/
  64:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private function prototypes -----------------------------------------------*/
  65:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /* Private functions ---------------------------------------------------------*/
  66:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  67:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH_Private_Functions
  68:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @{
  69:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */ 
  70:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  71:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH_Group6 High Level SHA1 functions
  72:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  *  @brief   High Level SHA1 Hash and HMAC functions 
  73:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  *
  74:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** @verbatim   
  75:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  ===============================================================================
  76:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****                ##### High Level SHA1 Hash and HMAC functions #####
  77:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****  ===============================================================================
  78:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  79:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  80:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** @endverbatim
  81:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @{
  82:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  83:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
  84:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /**
  85:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @brief  Compute the HASH SHA1 digest.
  86:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Input: pointer to the Input buffer to be treated.
ARM GAS  /tmp/cc99wFrx.s 			page 3


  87:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Ilen: length of the Input buffer.
  88:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Output: the returned digest
  89:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @retval An ErrorStatus enumeration value:
  90:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          - SUCCESS: digest computation done
  91:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          - ERROR: digest computation failed
  92:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
  93:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
  94:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** {
  30              		.loc 1 94 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 56
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 94 1 is_stmt 0 view .LVU1
  35 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42 0002 8FB0     		sub	sp, sp, #60
  43              		.cfi_def_cfa_offset 80
  44 0004 0F46     		mov	r7, r1
  45 0006 1646     		mov	r6, r2
  95:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_InitTypeDef SHA1_HASH_InitStructure;
  46              		.loc 1 95 3 is_stmt 1 view .LVU2
  96:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_MsgDigest SHA1_MessageDigest;
  47              		.loc 1 96 3 view .LVU3
  97:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitsdata = 0;
  48              		.loc 1 97 3 view .LVU4
  49              		.loc 1 97 17 is_stmt 0 view .LVU5
  50 0008 0024     		movs	r4, #0
  51 000a ADF80640 		strh	r4, [sp, #6]	@ movhi
  98:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t i = 0;
  52              		.loc 1 98 3 is_stmt 1 view .LVU6
  53              	.LVL1:
  99:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint32_t counter = 0;
  54              		.loc 1 99 3 view .LVU7
  55              		.loc 1 99 17 is_stmt 0 view .LVU8
  56 000e 0094     		str	r4, [sp]
 100:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t busystatus = 0;
  57              		.loc 1 100 3 is_stmt 1 view .LVU9
  58              	.LVL2:
 101:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ErrorStatus status = SUCCESS;
  59              		.loc 1 101 3 view .LVU10
 102:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
  60              		.loc 1 102 3 view .LVU11
  61              		.loc 1 102 12 is_stmt 0 view .LVU12
  62 0010 0546     		mov	r5, r0
  63              	.LVL3:
 103:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t outputaddr = (uint32_t)Output;
  64              		.loc 1 103 3 is_stmt 1 view .LVU13
 104:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 105:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Input data */
 106:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
  65              		.loc 1 106 3 view .LVU14
  66              		.loc 1 106 19 is_stmt 0 view .LVU15
ARM GAS  /tmp/cc99wFrx.s 			page 4


  67 0012 01F00303 		and	r3, r1, #3
  68 0016 DB00     		lsls	r3, r3, #3
  69 0018 ADF80630 		strh	r3, [sp, #6]	@ movhi
 107:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 108:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* HASH peripheral initialization */
 109:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_DeInit();
  70              		.loc 1 109 3 is_stmt 1 view .LVU16
  71 001c FFF7FEFF 		bl	HASH_DeInit
  72              	.LVL4:
 110:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 111:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* HASH Configuration */
 112:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
  73              		.loc 1 112 3 view .LVU17
  74              		.loc 1 112 46 is_stmt 0 view .LVU18
  75 0020 0A94     		str	r4, [sp, #40]
 113:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  76              		.loc 1 113 3 is_stmt 1 view .LVU19
  77              		.loc 1 113 41 is_stmt 0 view .LVU20
  78 0022 0B94     		str	r4, [sp, #44]
 114:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  79              		.loc 1 114 3 is_stmt 1 view .LVU21
  80              		.loc 1 114 41 is_stmt 0 view .LVU22
  81 0024 2023     		movs	r3, #32
  82 0026 0C93     		str	r3, [sp, #48]
 115:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_Init(&SHA1_HASH_InitStructure);
  83              		.loc 1 115 3 is_stmt 1 view .LVU23
  84 0028 0AA8     		add	r0, sp, #40
  85 002a FFF7FEFF 		bl	HASH_Init
  86              	.LVL5:
 116:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 117:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Configure the number of valid bits in last word of the data */
 118:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
  87              		.loc 1 118 3 view .LVU24
  88 002e BDF80600 		ldrh	r0, [sp, #6]
  89 0032 80B2     		uxth	r0, r0
  90 0034 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
  91              	.LVL6:
 119:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 120:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Write the Input block in the IN FIFO */
 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Ilen; i+=4)
  92              		.loc 1 121 3 view .LVU25
  93              		.loc 1 121 3 is_stmt 0 view .LVU26
  94 0038 04E0     		b	.L2
  95              	.LVL7:
  96              	.L3:
 122:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 123:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_DataIn(*(uint32_t*)inputaddr);
  97              		.loc 1 123 5 is_stmt 1 discriminator 3 view .LVU27
  98 003a 55F8040B 		ldr	r0, [r5], #4
  99              	.LVL8:
 100              		.loc 1 123 5 is_stmt 0 discriminator 3 view .LVU28
 101 003e FFF7FEFF 		bl	HASH_DataIn
 102              	.LVL9:
 124:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     inputaddr+=4;
 103              		.loc 1 124 5 is_stmt 1 discriminator 3 view .LVU29
 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 104              		.loc 1 121 20 discriminator 3 view .LVU30
ARM GAS  /tmp/cc99wFrx.s 			page 5


 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 105              		.loc 1 121 21 is_stmt 0 discriminator 3 view .LVU31
 106 0042 0434     		adds	r4, r4, #4
 107              	.LVL10:
 108              	.L2:
 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 109              		.loc 1 121 12 is_stmt 1 discriminator 1 view .LVU32
 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 110              		.loc 1 121 3 is_stmt 0 discriminator 1 view .LVU33
 111 0044 BC42     		cmp	r4, r7
 112 0046 F8D3     		bcc	.L3
 125:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 126:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 127:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Start the HASH processor */
 128:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_StartDigest();
 113              		.loc 1 128 3 is_stmt 1 view .LVU34
 114 0048 FFF7FEFF 		bl	HASH_StartDigest
 115              	.LVL11:
 116              	.L5:
 129:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 130:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* wait until the Busy flag is RESET */
 131:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   do
 117              		.loc 1 131 3 discriminator 2 view .LVU35
 132:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 133:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 118              		.loc 1 133 5 discriminator 2 view .LVU36
 119              		.loc 1 133 18 is_stmt 0 discriminator 2 view .LVU37
 120 004c 0820     		movs	r0, #8
 121 004e FFF7FEFF 		bl	HASH_GetFlagStatus
 122              	.LVL12:
 134:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     counter++;
 123              		.loc 1 134 5 is_stmt 1 discriminator 2 view .LVU38
 124              		.loc 1 134 12 is_stmt 0 discriminator 2 view .LVU39
 125 0052 009B     		ldr	r3, [sp]
 126 0054 0133     		adds	r3, r3, #1
 127 0056 0093     		str	r3, [sp]
 135:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 128              		.loc 1 135 10 is_stmt 1 discriminator 2 view .LVU40
 129              		.loc 1 135 20 is_stmt 0 discriminator 2 view .LVU41
 130 0058 009B     		ldr	r3, [sp]
 131              		.loc 1 135 3 discriminator 2 view .LVU42
 132 005a B3F5803F 		cmp	r3, #65536
 133 005e 01D0     		beq	.L4
 134              		.loc 1 135 41 discriminator 1 view .LVU43
 135 0060 0028     		cmp	r0, #0
 136 0062 F3D1     		bne	.L5
 137              	.L4:
 136:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 137:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   if (busystatus != RESET)
 138              		.loc 1 137 3 is_stmt 1 view .LVU44
 139              		.loc 1 137 6 is_stmt 0 view .LVU45
 140 0064 10B1     		cbz	r0, .L9
 138:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 139:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****      status = ERROR;
 141              		.loc 1 139 13 view .LVU46
 142 0066 0020     		movs	r0, #0
 143              	.LVL13:
ARM GAS  /tmp/cc99wFrx.s 			page 6


 144              	.L6:
 140:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 141:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   else
 142:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 143:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* Read the message digest */
 144:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_GetDigest(&SHA1_MessageDigest);
 145:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 146:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 148:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 150:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 151:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 153:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 154:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 155:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   return status;
 145              		.loc 1 155 3 is_stmt 1 view .LVU47
 156:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** }
 146              		.loc 1 156 1 is_stmt 0 view .LVU48
 147 0068 0FB0     		add	sp, sp, #60
 148              		.cfi_remember_state
 149              		.cfi_def_cfa_offset 20
 150              		@ sp needed
 151 006a F0BD     		pop	{r4, r5, r6, r7, pc}
 152              	.LVL14:
 153              	.L9:
 154              		.cfi_restore_state
 144:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 155              		.loc 1 144 5 is_stmt 1 view .LVU49
 156 006c 02A8     		add	r0, sp, #8
 157              	.LVL15:
 144:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 158              		.loc 1 144 5 is_stmt 0 view .LVU50
 159 006e FFF7FEFF 		bl	HASH_GetDigest
 160              	.LVL16:
 145:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 161              		.loc 1 145 5 is_stmt 1 view .LVU51
 145:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 162              		.loc 1 145 33 is_stmt 0 view .LVU52
 163 0072 029B     		ldr	r3, [sp, #8]
 164              	.LVL17:
 165              	.LBB22:
 166              	.LBI22:
 167              		.file 2 "Drivers/CMSIS/Include/core_cmInstr.h"
   1:Drivers/CMSIS/Include/core_cmInstr.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:Drivers/CMSIS/Include/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:Drivers/CMSIS/Include/core_cmInstr.h ****  * @version  V4.10
   5:Drivers/CMSIS/Include/core_cmInstr.h ****  * @date     18. March 2015
   6:Drivers/CMSIS/Include/core_cmInstr.h ****  *
   7:Drivers/CMSIS/Include/core_cmInstr.h ****  * @note
   8:Drivers/CMSIS/Include/core_cmInstr.h ****  *
   9:Drivers/CMSIS/Include/core_cmInstr.h ****  ******************************************************************************/
  10:Drivers/CMSIS/Include/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:Drivers/CMSIS/Include/core_cmInstr.h **** 
  12:Drivers/CMSIS/Include/core_cmInstr.h ****    All rights reserved.
ARM GAS  /tmp/cc99wFrx.s 			page 7


  13:Drivers/CMSIS/Include/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:Drivers/CMSIS/Include/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:Drivers/CMSIS/Include/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:Drivers/CMSIS/Include/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:Drivers/CMSIS/Include/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:Drivers/CMSIS/Include/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:Drivers/CMSIS/Include/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:Drivers/CMSIS/Include/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:Drivers/CMSIS/Include/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:Drivers/CMSIS/Include/core_cmInstr.h ****      specific prior written permission.
  23:Drivers/CMSIS/Include/core_cmInstr.h ****    *
  24:Drivers/CMSIS/Include/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:Drivers/CMSIS/Include/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:Drivers/CMSIS/Include/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:Drivers/CMSIS/Include/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:Drivers/CMSIS/Include/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:Drivers/CMSIS/Include/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:Drivers/CMSIS/Include/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:Drivers/CMSIS/Include/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:Drivers/CMSIS/Include/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Drivers/CMSIS/Include/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:Drivers/CMSIS/Include/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:Drivers/CMSIS/Include/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:Drivers/CMSIS/Include/core_cmInstr.h **** 
  37:Drivers/CMSIS/Include/core_cmInstr.h **** 
  38:Drivers/CMSIS/Include/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:Drivers/CMSIS/Include/core_cmInstr.h **** 
  41:Drivers/CMSIS/Include/core_cmInstr.h **** 
  42:Drivers/CMSIS/Include/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:Drivers/CMSIS/Include/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:Drivers/CMSIS/Include/core_cmInstr.h ****   Access to dedicated instructions
  45:Drivers/CMSIS/Include/core_cmInstr.h ****   @{
  46:Drivers/CMSIS/Include/core_cmInstr.h **** */
  47:Drivers/CMSIS/Include/core_cmInstr.h **** 
  48:Drivers/CMSIS/Include/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:Drivers/CMSIS/Include/core_cmInstr.h **** /* ARM armcc specific functions */
  50:Drivers/CMSIS/Include/core_cmInstr.h **** 
  51:Drivers/CMSIS/Include/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:Drivers/CMSIS/Include/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
  54:Drivers/CMSIS/Include/core_cmInstr.h **** 
  55:Drivers/CMSIS/Include/core_cmInstr.h **** 
  56:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
  57:Drivers/CMSIS/Include/core_cmInstr.h **** 
  58:Drivers/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:Drivers/CMSIS/Include/core_cmInstr.h ****  */
  60:Drivers/CMSIS/Include/core_cmInstr.h **** #define __NOP                             __nop
  61:Drivers/CMSIS/Include/core_cmInstr.h **** 
  62:Drivers/CMSIS/Include/core_cmInstr.h **** 
  63:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:Drivers/CMSIS/Include/core_cmInstr.h **** 
  65:Drivers/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:Drivers/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
  67:Drivers/CMSIS/Include/core_cmInstr.h ****  */
  68:Drivers/CMSIS/Include/core_cmInstr.h **** #define __WFI                             __wfi
  69:Drivers/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/cc99wFrx.s 			page 8


  70:Drivers/CMSIS/Include/core_cmInstr.h **** 
  71:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
  72:Drivers/CMSIS/Include/core_cmInstr.h **** 
  73:Drivers/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:Drivers/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:Drivers/CMSIS/Include/core_cmInstr.h ****  */
  76:Drivers/CMSIS/Include/core_cmInstr.h **** #define __WFE                             __wfe
  77:Drivers/CMSIS/Include/core_cmInstr.h **** 
  78:Drivers/CMSIS/Include/core_cmInstr.h **** 
  79:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
  80:Drivers/CMSIS/Include/core_cmInstr.h **** 
  81:Drivers/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:Drivers/CMSIS/Include/core_cmInstr.h ****  */
  83:Drivers/CMSIS/Include/core_cmInstr.h **** #define __SEV                             __sev
  84:Drivers/CMSIS/Include/core_cmInstr.h **** 
  85:Drivers/CMSIS/Include/core_cmInstr.h **** 
  86:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:Drivers/CMSIS/Include/core_cmInstr.h **** 
  88:Drivers/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:Drivers/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:Drivers/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:Drivers/CMSIS/Include/core_cmInstr.h ****  */
  92:Drivers/CMSIS/Include/core_cmInstr.h **** #define __ISB() do {\
  93:Drivers/CMSIS/Include/core_cmInstr.h ****                    __schedule_barrier();\
  94:Drivers/CMSIS/Include/core_cmInstr.h ****                    __isb(0xF);\
  95:Drivers/CMSIS/Include/core_cmInstr.h ****                    __schedule_barrier();\
  96:Drivers/CMSIS/Include/core_cmInstr.h ****                 } while (0)
  97:Drivers/CMSIS/Include/core_cmInstr.h **** 
  98:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:Drivers/CMSIS/Include/core_cmInstr.h **** 
 100:Drivers/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:Drivers/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 103:Drivers/CMSIS/Include/core_cmInstr.h **** #define __DSB() do {\
 104:Drivers/CMSIS/Include/core_cmInstr.h ****                    __schedule_barrier();\
 105:Drivers/CMSIS/Include/core_cmInstr.h ****                    __dsb(0xF);\
 106:Drivers/CMSIS/Include/core_cmInstr.h ****                    __schedule_barrier();\
 107:Drivers/CMSIS/Include/core_cmInstr.h ****                 } while (0)
 108:Drivers/CMSIS/Include/core_cmInstr.h **** 
 109:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:Drivers/CMSIS/Include/core_cmInstr.h **** 
 111:Drivers/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:Drivers/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 114:Drivers/CMSIS/Include/core_cmInstr.h **** #define __DMB() do {\
 115:Drivers/CMSIS/Include/core_cmInstr.h ****                    __schedule_barrier();\
 116:Drivers/CMSIS/Include/core_cmInstr.h ****                    __dmb(0xF);\
 117:Drivers/CMSIS/Include/core_cmInstr.h ****                    __schedule_barrier();\
 118:Drivers/CMSIS/Include/core_cmInstr.h ****                 } while (0)
 119:Drivers/CMSIS/Include/core_cmInstr.h **** 
 120:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:Drivers/CMSIS/Include/core_cmInstr.h **** 
 122:Drivers/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:Drivers/CMSIS/Include/core_cmInstr.h **** 
 124:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 126:Drivers/CMSIS/Include/core_cmInstr.h ****  */
ARM GAS  /tmp/cc99wFrx.s 			page 9


 127:Drivers/CMSIS/Include/core_cmInstr.h **** #define __REV                             __rev
 128:Drivers/CMSIS/Include/core_cmInstr.h **** 
 129:Drivers/CMSIS/Include/core_cmInstr.h **** 
 130:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:Drivers/CMSIS/Include/core_cmInstr.h **** 
 132:Drivers/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:Drivers/CMSIS/Include/core_cmInstr.h **** 
 134:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 136:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 137:Drivers/CMSIS/Include/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 139:Drivers/CMSIS/Include/core_cmInstr.h **** {
 140:Drivers/CMSIS/Include/core_cmInstr.h ****   rev16 r0, r0
 141:Drivers/CMSIS/Include/core_cmInstr.h ****   bx lr
 142:Drivers/CMSIS/Include/core_cmInstr.h **** }
 143:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
 144:Drivers/CMSIS/Include/core_cmInstr.h **** 
 145:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:Drivers/CMSIS/Include/core_cmInstr.h **** 
 147:Drivers/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 148:Drivers/CMSIS/Include/core_cmInstr.h **** 
 149:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 150:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 151:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 152:Drivers/CMSIS/Include/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 154:Drivers/CMSIS/Include/core_cmInstr.h **** {
 155:Drivers/CMSIS/Include/core_cmInstr.h ****   revsh r0, r0
 156:Drivers/CMSIS/Include/core_cmInstr.h ****   bx lr
 157:Drivers/CMSIS/Include/core_cmInstr.h **** }
 158:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
 159:Drivers/CMSIS/Include/core_cmInstr.h **** 
 160:Drivers/CMSIS/Include/core_cmInstr.h **** 
 161:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:Drivers/CMSIS/Include/core_cmInstr.h **** 
 163:Drivers/CMSIS/Include/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:Drivers/CMSIS/Include/core_cmInstr.h **** 
 165:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Rotated value
 168:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 169:Drivers/CMSIS/Include/core_cmInstr.h **** #define __ROR                             __ror
 170:Drivers/CMSIS/Include/core_cmInstr.h **** 
 171:Drivers/CMSIS/Include/core_cmInstr.h **** 
 172:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Breakpoint
 173:Drivers/CMSIS/Include/core_cmInstr.h **** 
 174:Drivers/CMSIS/Include/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 175:Drivers/CMSIS/Include/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:Drivers/CMSIS/Include/core_cmInstr.h **** 
 177:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:Drivers/CMSIS/Include/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 180:Drivers/CMSIS/Include/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:Drivers/CMSIS/Include/core_cmInstr.h **** 
 182:Drivers/CMSIS/Include/core_cmInstr.h **** 
 183:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse bit order of value
ARM GAS  /tmp/cc99wFrx.s 			page 10


 184:Drivers/CMSIS/Include/core_cmInstr.h **** 
 185:Drivers/CMSIS/Include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:Drivers/CMSIS/Include/core_cmInstr.h **** 
 187:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 189:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 190:Drivers/CMSIS/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:Drivers/CMSIS/Include/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 193:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:Drivers/CMSIS/Include/core_cmInstr.h **** {
 195:Drivers/CMSIS/Include/core_cmInstr.h ****   uint32_t result;
 196:Drivers/CMSIS/Include/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:Drivers/CMSIS/Include/core_cmInstr.h **** 
 198:Drivers/CMSIS/Include/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 199:Drivers/CMSIS/Include/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:Drivers/CMSIS/Include/core_cmInstr.h ****   {
 201:Drivers/CMSIS/Include/core_cmInstr.h ****     result <<= 1;
 202:Drivers/CMSIS/Include/core_cmInstr.h ****     result |= value & 1;
 203:Drivers/CMSIS/Include/core_cmInstr.h ****     s--;
 204:Drivers/CMSIS/Include/core_cmInstr.h ****   }
 205:Drivers/CMSIS/Include/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:Drivers/CMSIS/Include/core_cmInstr.h ****   return(result);
 207:Drivers/CMSIS/Include/core_cmInstr.h **** }
 208:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
 209:Drivers/CMSIS/Include/core_cmInstr.h **** 
 210:Drivers/CMSIS/Include/core_cmInstr.h **** 
 211:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Count leading zeros
 212:Drivers/CMSIS/Include/core_cmInstr.h **** 
 213:Drivers/CMSIS/Include/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:Drivers/CMSIS/Include/core_cmInstr.h **** 
 215:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:Drivers/CMSIS/Include/core_cmInstr.h ****     \return             number of leading zeros in value
 217:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 218:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CLZ                             __clz
 219:Drivers/CMSIS/Include/core_cmInstr.h **** 
 220:Drivers/CMSIS/Include/core_cmInstr.h **** 
 221:Drivers/CMSIS/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:Drivers/CMSIS/Include/core_cmInstr.h **** 
 223:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:Drivers/CMSIS/Include/core_cmInstr.h **** 
 225:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:Drivers/CMSIS/Include/core_cmInstr.h **** 
 227:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:Drivers/CMSIS/Include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 230:Drivers/CMSIS/Include/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:Drivers/CMSIS/Include/core_cmInstr.h **** 
 232:Drivers/CMSIS/Include/core_cmInstr.h **** 
 233:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:Drivers/CMSIS/Include/core_cmInstr.h **** 
 235:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:Drivers/CMSIS/Include/core_cmInstr.h **** 
 237:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:Drivers/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 240:Drivers/CMSIS/Include/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
ARM GAS  /tmp/cc99wFrx.s 			page 11


 241:Drivers/CMSIS/Include/core_cmInstr.h **** 
 242:Drivers/CMSIS/Include/core_cmInstr.h **** 
 243:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:Drivers/CMSIS/Include/core_cmInstr.h **** 
 245:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:Drivers/CMSIS/Include/core_cmInstr.h **** 
 247:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:Drivers/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 250:Drivers/CMSIS/Include/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:Drivers/CMSIS/Include/core_cmInstr.h **** 
 252:Drivers/CMSIS/Include/core_cmInstr.h **** 
 253:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:Drivers/CMSIS/Include/core_cmInstr.h **** 
 255:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
 256:Drivers/CMSIS/Include/core_cmInstr.h **** 
 257:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 258:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:Drivers/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 260:Drivers/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 261:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 262:Drivers/CMSIS/Include/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:Drivers/CMSIS/Include/core_cmInstr.h **** 
 264:Drivers/CMSIS/Include/core_cmInstr.h **** 
 265:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:Drivers/CMSIS/Include/core_cmInstr.h **** 
 267:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
 268:Drivers/CMSIS/Include/core_cmInstr.h **** 
 269:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 270:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:Drivers/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 272:Drivers/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 273:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 274:Drivers/CMSIS/Include/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:Drivers/CMSIS/Include/core_cmInstr.h **** 
 276:Drivers/CMSIS/Include/core_cmInstr.h **** 
 277:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:Drivers/CMSIS/Include/core_cmInstr.h **** 
 279:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:Drivers/CMSIS/Include/core_cmInstr.h **** 
 281:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 282:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:Drivers/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 284:Drivers/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 285:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 286:Drivers/CMSIS/Include/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:Drivers/CMSIS/Include/core_cmInstr.h **** 
 288:Drivers/CMSIS/Include/core_cmInstr.h **** 
 289:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:Drivers/CMSIS/Include/core_cmInstr.h **** 
 291:Drivers/CMSIS/Include/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:Drivers/CMSIS/Include/core_cmInstr.h **** 
 293:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 294:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CLREX                           __clrex
 295:Drivers/CMSIS/Include/core_cmInstr.h **** 
 296:Drivers/CMSIS/Include/core_cmInstr.h **** 
 297:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Signed Saturate
ARM GAS  /tmp/cc99wFrx.s 			page 12


 298:Drivers/CMSIS/Include/core_cmInstr.h **** 
 299:Drivers/CMSIS/Include/core_cmInstr.h ****     This function saturates a signed value.
 300:Drivers/CMSIS/Include/core_cmInstr.h **** 
 301:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:Drivers/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 304:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 305:Drivers/CMSIS/Include/core_cmInstr.h **** #define __SSAT                            __ssat
 306:Drivers/CMSIS/Include/core_cmInstr.h **** 
 307:Drivers/CMSIS/Include/core_cmInstr.h **** 
 308:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:Drivers/CMSIS/Include/core_cmInstr.h **** 
 310:Drivers/CMSIS/Include/core_cmInstr.h ****     This function saturates an unsigned value.
 311:Drivers/CMSIS/Include/core_cmInstr.h **** 
 312:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 313:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:Drivers/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 315:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 316:Drivers/CMSIS/Include/core_cmInstr.h **** #define __USAT                            __usat
 317:Drivers/CMSIS/Include/core_cmInstr.h **** 
 318:Drivers/CMSIS/Include/core_cmInstr.h **** 
 319:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:Drivers/CMSIS/Include/core_cmInstr.h **** 
 321:Drivers/CMSIS/Include/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
 322:Drivers/CMSIS/Include/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:Drivers/CMSIS/Include/core_cmInstr.h **** 
 324:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to rotate
 325:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Rotated value
 326:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 327:Drivers/CMSIS/Include/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:Drivers/CMSIS/Include/core_cmInstr.h **** {
 330:Drivers/CMSIS/Include/core_cmInstr.h ****   rrx r0, r0
 331:Drivers/CMSIS/Include/core_cmInstr.h ****   bx lr
 332:Drivers/CMSIS/Include/core_cmInstr.h **** }
 333:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
 334:Drivers/CMSIS/Include/core_cmInstr.h **** 
 335:Drivers/CMSIS/Include/core_cmInstr.h **** 
 336:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:Drivers/CMSIS/Include/core_cmInstr.h **** 
 338:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:Drivers/CMSIS/Include/core_cmInstr.h **** 
 340:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:Drivers/CMSIS/Include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 343:Drivers/CMSIS/Include/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:Drivers/CMSIS/Include/core_cmInstr.h **** 
 345:Drivers/CMSIS/Include/core_cmInstr.h **** 
 346:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:Drivers/CMSIS/Include/core_cmInstr.h **** 
 348:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:Drivers/CMSIS/Include/core_cmInstr.h **** 
 350:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:Drivers/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 353:Drivers/CMSIS/Include/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:Drivers/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/cc99wFrx.s 			page 13


 355:Drivers/CMSIS/Include/core_cmInstr.h **** 
 356:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:Drivers/CMSIS/Include/core_cmInstr.h **** 
 358:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:Drivers/CMSIS/Include/core_cmInstr.h **** 
 360:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:Drivers/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 363:Drivers/CMSIS/Include/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:Drivers/CMSIS/Include/core_cmInstr.h **** 
 365:Drivers/CMSIS/Include/core_cmInstr.h **** 
 366:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
 367:Drivers/CMSIS/Include/core_cmInstr.h **** 
 368:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:Drivers/CMSIS/Include/core_cmInstr.h **** 
 370:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 371:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 372:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 373:Drivers/CMSIS/Include/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:Drivers/CMSIS/Include/core_cmInstr.h **** 
 375:Drivers/CMSIS/Include/core_cmInstr.h **** 
 376:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:Drivers/CMSIS/Include/core_cmInstr.h **** 
 378:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
 379:Drivers/CMSIS/Include/core_cmInstr.h **** 
 380:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 381:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 382:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 383:Drivers/CMSIS/Include/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:Drivers/CMSIS/Include/core_cmInstr.h **** 
 385:Drivers/CMSIS/Include/core_cmInstr.h **** 
 386:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:Drivers/CMSIS/Include/core_cmInstr.h **** 
 388:Drivers/CMSIS/Include/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:Drivers/CMSIS/Include/core_cmInstr.h **** 
 390:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 391:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 393:Drivers/CMSIS/Include/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:Drivers/CMSIS/Include/core_cmInstr.h **** 
 395:Drivers/CMSIS/Include/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:Drivers/CMSIS/Include/core_cmInstr.h **** 
 397:Drivers/CMSIS/Include/core_cmInstr.h **** 
 398:Drivers/CMSIS/Include/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:Drivers/CMSIS/Include/core_cmInstr.h **** /* GNU gcc specific functions */
 400:Drivers/CMSIS/Include/core_cmInstr.h **** 
 401:Drivers/CMSIS/Include/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:Drivers/CMSIS/Include/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 403:Drivers/CMSIS/Include/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:Drivers/CMSIS/Include/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:Drivers/CMSIS/Include/core_cmInstr.h **** #else
 408:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:Drivers/CMSIS/Include/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:Drivers/CMSIS/Include/core_cmInstr.h **** #endif
 411:Drivers/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/cc99wFrx.s 			page 14


 412:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
 413:Drivers/CMSIS/Include/core_cmInstr.h **** 
 414:Drivers/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 416:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:Drivers/CMSIS/Include/core_cmInstr.h **** {
 418:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("nop");
 419:Drivers/CMSIS/Include/core_cmInstr.h **** }
 420:Drivers/CMSIS/Include/core_cmInstr.h **** 
 421:Drivers/CMSIS/Include/core_cmInstr.h **** 
 422:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:Drivers/CMSIS/Include/core_cmInstr.h **** 
 424:Drivers/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:Drivers/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
 426:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 427:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:Drivers/CMSIS/Include/core_cmInstr.h **** {
 429:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:Drivers/CMSIS/Include/core_cmInstr.h **** }
 431:Drivers/CMSIS/Include/core_cmInstr.h **** 
 432:Drivers/CMSIS/Include/core_cmInstr.h **** 
 433:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
 434:Drivers/CMSIS/Include/core_cmInstr.h **** 
 435:Drivers/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 436:Drivers/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 438:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 439:Drivers/CMSIS/Include/core_cmInstr.h **** {
 440:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfe");
 441:Drivers/CMSIS/Include/core_cmInstr.h **** }
 442:Drivers/CMSIS/Include/core_cmInstr.h **** 
 443:Drivers/CMSIS/Include/core_cmInstr.h **** 
 444:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
 445:Drivers/CMSIS/Include/core_cmInstr.h **** 
 446:Drivers/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 447:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 448:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 449:Drivers/CMSIS/Include/core_cmInstr.h **** {
 450:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("sev");
 451:Drivers/CMSIS/Include/core_cmInstr.h **** }
 452:Drivers/CMSIS/Include/core_cmInstr.h **** 
 453:Drivers/CMSIS/Include/core_cmInstr.h **** 
 454:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 455:Drivers/CMSIS/Include/core_cmInstr.h **** 
 456:Drivers/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 457:Drivers/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 458:Drivers/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
 459:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 460:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 461:Drivers/CMSIS/Include/core_cmInstr.h **** {
 462:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("isb 0xF":::"memory");
 463:Drivers/CMSIS/Include/core_cmInstr.h **** }
 464:Drivers/CMSIS/Include/core_cmInstr.h **** 
 465:Drivers/CMSIS/Include/core_cmInstr.h **** 
 466:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 467:Drivers/CMSIS/Include/core_cmInstr.h **** 
 468:Drivers/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
ARM GAS  /tmp/cc99wFrx.s 			page 15


 469:Drivers/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 470:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 471:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 472:Drivers/CMSIS/Include/core_cmInstr.h **** {
 473:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dsb 0xF":::"memory");
 474:Drivers/CMSIS/Include/core_cmInstr.h **** }
 475:Drivers/CMSIS/Include/core_cmInstr.h **** 
 476:Drivers/CMSIS/Include/core_cmInstr.h **** 
 477:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
 478:Drivers/CMSIS/Include/core_cmInstr.h **** 
 479:Drivers/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 480:Drivers/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 481:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 482:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 483:Drivers/CMSIS/Include/core_cmInstr.h **** {
 484:Drivers/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dmb 0xF":::"memory");
 485:Drivers/CMSIS/Include/core_cmInstr.h **** }
 486:Drivers/CMSIS/Include/core_cmInstr.h **** 
 487:Drivers/CMSIS/Include/core_cmInstr.h **** 
 488:Drivers/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 489:Drivers/CMSIS/Include/core_cmInstr.h **** 
 490:Drivers/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 491:Drivers/CMSIS/Include/core_cmInstr.h **** 
 492:Drivers/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 493:Drivers/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 494:Drivers/CMSIS/Include/core_cmInstr.h ****  */
 495:Drivers/CMSIS/Include/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 168              		.loc 2 495 57 is_stmt 1 view .LVU53
 169              	.LBB23:
 496:Drivers/CMSIS/Include/core_cmInstr.h **** {
 497:Drivers/CMSIS/Include/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 498:Drivers/CMSIS/Include/core_cmInstr.h ****   return __builtin_bswap32(value);
 170              		.loc 2 498 3 view .LVU54
 171              		.loc 2 498 10 is_stmt 0 view .LVU55
 172 0074 1BBA     		rev	r3, r3
 173              	.LVL18:
 174              		.loc 2 498 10 view .LVU56
 175              	.LBE23:
 176              	.LBE22:
 145:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 177              		.loc 1 145 31 view .LVU57
 178 0076 3360     		str	r3, [r6]
 146:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 179              		.loc 1 146 5 is_stmt 1 view .LVU58
 180              	.LVL19:
 147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 181              		.loc 1 147 5 view .LVU59
 147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 182              		.loc 1 147 33 is_stmt 0 view .LVU60
 183 0078 039B     		ldr	r3, [sp, #12]
 184              	.LVL20:
 185              	.LBB24:
 186              	.LBI24:
 495:Drivers/CMSIS/Include/core_cmInstr.h **** {
 187              		.loc 2 495 57 is_stmt 1 view .LVU61
 188              	.LBB25:
 189              		.loc 2 498 3 view .LVU62
ARM GAS  /tmp/cc99wFrx.s 			page 16


 190              		.loc 2 498 10 is_stmt 0 view .LVU63
 191 007a 1BBA     		rev	r3, r3
 192              	.LVL21:
 193              		.loc 2 498 10 view .LVU64
 194              	.LBE25:
 195              	.LBE24:
 147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 196              		.loc 1 147 31 view .LVU65
 197 007c 7360     		str	r3, [r6, #4]
 148:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 198              		.loc 1 148 5 is_stmt 1 view .LVU66
 199              	.LVL22:
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 200              		.loc 1 149 5 view .LVU67
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 201              		.loc 1 149 33 is_stmt 0 view .LVU68
 202 007e 049B     		ldr	r3, [sp, #16]
 203              	.LVL23:
 204              	.LBB26:
 205              	.LBI26:
 495:Drivers/CMSIS/Include/core_cmInstr.h **** {
 206              		.loc 2 495 57 is_stmt 1 view .LVU69
 207              	.LBB27:
 208              		.loc 2 498 3 view .LVU70
 209              		.loc 2 498 10 is_stmt 0 view .LVU71
 210 0080 1BBA     		rev	r3, r3
 211              	.LVL24:
 212              		.loc 2 498 10 view .LVU72
 213              	.LBE27:
 214              	.LBE26:
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 215              		.loc 1 149 31 view .LVU73
 216 0082 B360     		str	r3, [r6, #8]
 150:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 217              		.loc 1 150 5 is_stmt 1 view .LVU74
 218              	.LVL25:
 151:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 219              		.loc 1 151 5 view .LVU75
 151:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 220              		.loc 1 151 33 is_stmt 0 view .LVU76
 221 0084 059B     		ldr	r3, [sp, #20]
 222              	.LVL26:
 223              	.LBB28:
 224              	.LBI28:
 495:Drivers/CMSIS/Include/core_cmInstr.h **** {
 225              		.loc 2 495 57 is_stmt 1 view .LVU77
 226              	.LBB29:
 227              		.loc 2 498 3 view .LVU78
 228              		.loc 2 498 10 is_stmt 0 view .LVU79
 229 0086 1BBA     		rev	r3, r3
 230              	.LVL27:
 231              		.loc 2 498 10 view .LVU80
 232              	.LBE29:
 233              	.LBE28:
 151:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 234              		.loc 1 151 31 view .LVU81
 235 0088 F360     		str	r3, [r6, #12]
ARM GAS  /tmp/cc99wFrx.s 			page 17


 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 236              		.loc 1 152 5 is_stmt 1 view .LVU82
 237              	.LVL28:
 153:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 238              		.loc 1 153 5 view .LVU83
 153:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 239              		.loc 1 153 33 is_stmt 0 view .LVU84
 240 008a 069B     		ldr	r3, [sp, #24]
 241              	.LVL29:
 242              	.LBB30:
 243              	.LBI30:
 495:Drivers/CMSIS/Include/core_cmInstr.h **** {
 244              		.loc 2 495 57 is_stmt 1 view .LVU85
 245              	.LBB31:
 246              		.loc 2 498 3 view .LVU86
 247              		.loc 2 498 10 is_stmt 0 view .LVU87
 248 008c 1BBA     		rev	r3, r3
 249              	.LVL30:
 250              		.loc 2 498 10 view .LVU88
 251              	.LBE31:
 252              	.LBE30:
 153:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 253              		.loc 1 153 31 view .LVU89
 254 008e 3361     		str	r3, [r6, #16]
 101:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
 255              		.loc 1 101 15 view .LVU90
 256 0090 0120     		movs	r0, #1
 257 0092 E9E7     		b	.L6
 258              		.cfi_endproc
 259              	.LFE123:
 261              		.section	.text.HMAC_SHA1,"ax",%progbits
 262              		.align	1
 263              		.global	HMAC_SHA1
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	HMAC_SHA1:
 269              	.LVL31:
 270              	.LFB124:
 157:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 158:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** /**
 159:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @brief  Compute the HMAC SHA1 digest.
 160:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Key: pointer to the Key used for HMAC.
 161:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Keylen: length of the Key used for HMAC.  
 162:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Input: pointer to the Input buffer to be treated.
 163:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Ilen: length of the Input buffer.
 164:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @param  Output: the returned digest
 165:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   * @retval An ErrorStatus enumeration value:
 166:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          - SUCCESS: digest computation done
 167:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   *          - ERROR: digest computation failed
 168:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   */
 169:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
 170:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****                       uint32_t Ilen, uint8_t Output[20])
 171:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** {
 271              		.loc 1 171 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 4, pretend = 0, frame = 56
ARM GAS  /tmp/cc99wFrx.s 			page 18


 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		.loc 1 171 1 is_stmt 0 view .LVU92
 276 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 277              		.cfi_def_cfa_offset 28
 278              		.cfi_offset 4, -28
 279              		.cfi_offset 5, -24
 280              		.cfi_offset 6, -20
 281              		.cfi_offset 7, -16
 282              		.cfi_offset 8, -12
 283              		.cfi_offset 9, -8
 284              		.cfi_offset 14, -4
 285 0004 8FB0     		sub	sp, sp, #60
 286              		.cfi_def_cfa_offset 88
 287 0006 8146     		mov	r9, r0
 288 0008 0D46     		mov	r5, r1
 289 000a 1F46     		mov	r7, r3
 172:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_InitTypeDef SHA1_HASH_InitStructure;
 290              		.loc 1 172 3 is_stmt 1 view .LVU93
 173:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_MsgDigest SHA1_MessageDigest;
 291              		.loc 1 173 3 view .LVU94
 174:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitsdata = 0;
 292              		.loc 1 174 3 view .LVU95
 293              		.loc 1 174 17 is_stmt 0 view .LVU96
 294 000c 0024     		movs	r4, #0
 295 000e ADF80640 		strh	r4, [sp, #6]	@ movhi
 175:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitskey = 0;
 296              		.loc 1 175 3 is_stmt 1 view .LVU97
 297              		.loc 1 175 17 is_stmt 0 view .LVU98
 298 0012 ADF80440 		strh	r4, [sp, #4]	@ movhi
 176:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t i = 0;
 299              		.loc 1 176 3 is_stmt 1 view .LVU99
 300              	.LVL32:
 177:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   __IO uint32_t counter = 0;
 301              		.loc 1 177 3 view .LVU100
 302              		.loc 1 177 17 is_stmt 0 view .LVU101
 303 0016 0094     		str	r4, [sp]
 178:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t busystatus = 0;
 304              		.loc 1 178 3 is_stmt 1 view .LVU102
 305              	.LVL33:
 179:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   ErrorStatus status = SUCCESS;
 306              		.loc 1 179 3 view .LVU103
 180:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t keyaddr    = (uint32_t)Key;
 307              		.loc 1 180 3 view .LVU104
 308              		.loc 1 180 12 is_stmt 0 view .LVU105
 309 0018 8046     		mov	r8, r0
 310              	.LVL34:
 181:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
 311              		.loc 1 181 3 is_stmt 1 view .LVU106
 312              		.loc 1 181 12 is_stmt 0 view .LVU107
 313 001a 1646     		mov	r6, r2
 314              	.LVL35:
 182:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t outputaddr = (uint32_t)Output;
 315              		.loc 1 182 3 is_stmt 1 view .LVU108
 183:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 184:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Input data */
 185:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
 316              		.loc 1 185 3 view .LVU109
ARM GAS  /tmp/cc99wFrx.s 			page 19


 317              		.loc 1 185 19 is_stmt 0 view .LVU110
 318 001c 03F00303 		and	r3, r3, #3
 319              	.LVL36:
 320              		.loc 1 185 19 view .LVU111
 321 0020 DB00     		lsls	r3, r3, #3
 322 0022 ADF80630 		strh	r3, [sp, #6]	@ movhi
 186:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 187:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Key */
 188:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   nbvalidbitskey = 8 * (Keylen % 4);
 323              		.loc 1 188 3 is_stmt 1 view .LVU112
 324              		.loc 1 188 18 is_stmt 0 view .LVU113
 325 0026 01F00303 		and	r3, r1, #3
 326 002a DB00     		lsls	r3, r3, #3
 327 002c ADF80430 		strh	r3, [sp, #4]	@ movhi
 189:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 190:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* HASH peripheral initialization */
 191:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_DeInit();
 328              		.loc 1 191 3 is_stmt 1 view .LVU114
 329 0030 FFF7FEFF 		bl	HASH_DeInit
 330              	.LVL37:
 192:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 193:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* HASH Configuration */
 194:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 331              		.loc 1 194 3 view .LVU115
 332              		.loc 1 194 46 is_stmt 0 view .LVU116
 333 0034 0A94     		str	r4, [sp, #40]
 195:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 334              		.loc 1 195 3 is_stmt 1 view .LVU117
 335              		.loc 1 195 41 is_stmt 0 view .LVU118
 336 0036 4023     		movs	r3, #64
 337 0038 0B93     		str	r3, [sp, #44]
 196:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 338              		.loc 1 196 3 is_stmt 1 view .LVU119
 339              		.loc 1 196 41 is_stmt 0 view .LVU120
 340 003a 2023     		movs	r3, #32
 341 003c 0C93     		str	r3, [sp, #48]
 197:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   if(Keylen > 64)
 342              		.loc 1 197 3 is_stmt 1 view .LVU121
 343              		.loc 1 197 5 is_stmt 0 view .LVU122
 344 003e 402D     		cmp	r5, #64
 345 0040 0CD9     		bls	.L11
 198:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 199:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* HMAC long Key */
 200:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 346              		.loc 1 200 5 is_stmt 1 view .LVU123
 347              		.loc 1 200 46 is_stmt 0 view .LVU124
 348 0042 4FF48033 		mov	r3, #65536
 349 0046 0D93     		str	r3, [sp, #52]
 350              	.L12:
 201:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 202:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   else
 203:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 204:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* HMAC short Key */
 205:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 206:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 207:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_Init(&SHA1_HASH_InitStructure);
 351              		.loc 1 207 3 is_stmt 1 view .LVU125
ARM GAS  /tmp/cc99wFrx.s 			page 20


 352 0048 0AA8     		add	r0, sp, #40
 353 004a FFF7FEFF 		bl	HASH_Init
 354              	.LVL38:
 208:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 209:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Configure the number of valid bits in last word of the Key */
 210:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 355              		.loc 1 210 3 view .LVU126
 356 004e BDF80400 		ldrh	r0, [sp, #4]
 357 0052 80B2     		uxth	r0, r0
 358 0054 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 359              	.LVL39:
 211:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 212:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Write the Key */
 213:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Keylen; i+=4)
 360              		.loc 1 213 3 view .LVU127
 361              		.loc 1 213 8 is_stmt 0 view .LVU128
 362 0058 0024     		movs	r4, #0
 363              		.loc 1 213 3 view .LVU129
 364 005a 07E0     		b	.L13
 365              	.L11:
 205:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 366              		.loc 1 205 5 is_stmt 1 view .LVU130
 205:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 367              		.loc 1 205 46 is_stmt 0 view .LVU131
 368 005c 0023     		movs	r3, #0
 369 005e 0D93     		str	r3, [sp, #52]
 370 0060 F2E7     		b	.L12
 371              	.LVL40:
 372              	.L14:
 214:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 215:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_DataIn(*(uint32_t*)keyaddr);
 373              		.loc 1 215 5 is_stmt 1 discriminator 3 view .LVU132
 374 0062 59F8040B 		ldr	r0, [r9], #4
 375              	.LVL41:
 376              		.loc 1 215 5 is_stmt 0 discriminator 3 view .LVU133
 377 0066 FFF7FEFF 		bl	HASH_DataIn
 378              	.LVL42:
 216:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     keyaddr+=4;
 379              		.loc 1 216 5 is_stmt 1 discriminator 3 view .LVU134
 213:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 380              		.loc 1 213 22 discriminator 3 view .LVU135
 213:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 381              		.loc 1 213 23 is_stmt 0 discriminator 3 view .LVU136
 382 006a 0434     		adds	r4, r4, #4
 383              	.LVL43:
 384              	.L13:
 213:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 385              		.loc 1 213 12 is_stmt 1 discriminator 1 view .LVU137
 213:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 386              		.loc 1 213 3 is_stmt 0 discriminator 1 view .LVU138
 387 006c AC42     		cmp	r4, r5
 388 006e F8D3     		bcc	.L14
 217:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 218:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 219:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* Start the HASH processor */
 220:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   HASH_StartDigest();
 389              		.loc 1 220 3 is_stmt 1 view .LVU139
ARM GAS  /tmp/cc99wFrx.s 			page 21


 390 0070 FFF7FEFF 		bl	HASH_StartDigest
 391              	.LVL44:
 392              	.L16:
 221:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 222:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   /* wait until the Busy flag is RESET */
 223:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   do
 393              		.loc 1 223 3 discriminator 2 view .LVU140
 224:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 225:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 394              		.loc 1 225 5 discriminator 2 view .LVU141
 395              		.loc 1 225 18 is_stmt 0 discriminator 2 view .LVU142
 396 0074 0820     		movs	r0, #8
 397 0076 FFF7FEFF 		bl	HASH_GetFlagStatus
 398              	.LVL45:
 399              		.loc 1 225 16 discriminator 2 view .LVU143
 400 007a 8146     		mov	r9, r0
 401              	.LVL46:
 226:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     counter++;
 402              		.loc 1 226 5 is_stmt 1 discriminator 2 view .LVU144
 403              		.loc 1 226 12 is_stmt 0 discriminator 2 view .LVU145
 404 007c 009C     		ldr	r4, [sp]
 405 007e 0134     		adds	r4, r4, #1
 406 0080 0094     		str	r4, [sp]
 227:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 407              		.loc 1 227 10 is_stmt 1 discriminator 2 view .LVU146
 408              		.loc 1 227 20 is_stmt 0 discriminator 2 view .LVU147
 409 0082 009B     		ldr	r3, [sp]
 410              		.loc 1 227 3 discriminator 2 view .LVU148
 411 0084 B3F5803F 		cmp	r3, #65536
 412 0088 01D0     		beq	.L15
 413              		.loc 1 227 41 discriminator 1 view .LVU149
 414 008a 0028     		cmp	r0, #0
 415 008c F2D1     		bne	.L16
 416              	.L15:
 228:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 229:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   if (busystatus != RESET)
 417              		.loc 1 229 3 is_stmt 1 view .LVU150
 418              		.loc 1 229 6 is_stmt 0 view .LVU151
 419 008e B9F1000F 		cmp	r9, #0
 420 0092 03D0     		beq	.L30
 230:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 231:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****      status = ERROR;
 421              		.loc 1 231 13 view .LVU152
 422 0094 0020     		movs	r0, #0
 423              	.LVL47:
 424              	.L17:
 232:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 233:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   else
 234:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   {
 235:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* Configure the number of valid bits in last word of the Input data */
 236:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 237:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 238:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* Write the Input block in the IN FIFO */
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     for(i=0; i<Ilen; i+=4)
 240:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 241:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       HASH_DataIn(*(uint32_t*)inputaddr);
 242:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       inputaddr+=4;
ARM GAS  /tmp/cc99wFrx.s 			page 22


 243:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }
 244:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 245:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* Start the HASH processor */
 246:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     HASH_StartDigest();
 247:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 248:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 249:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     /* wait until the Busy flag is RESET */
 250:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     counter =0;
 251:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     do
 252:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 254:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       counter++;
 255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 256:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 257:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     if (busystatus != RESET)
 258:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       status = ERROR;
 260:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }
 261:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     else
 262:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {  
 263:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       /* Configure the number of valid bits in last word of the Key */
 264:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 265:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 266:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       /* Write the Key */
 267:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       keyaddr = (uint32_t)Key;
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       for(i=0; i<Keylen; i+=4)
 269:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 270:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         HASH_DataIn(*(uint32_t*)keyaddr);
 271:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         keyaddr+=4;
 272:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 273:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 274:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       /* Start the HASH processor */
 275:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       HASH_StartDigest();
 276:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 277:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       /* wait until the Busy flag is RESET */
 278:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       counter =0;
 279:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       do
 280:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 281:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 282:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         counter++;
 283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 284:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 285:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       if (busystatus != RESET)
 286:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 287:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         status = ERROR;
 288:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 289:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       else
 290:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 291:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         /* Read the message digest */
 292:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         HASH_GetDigest(&SHA1_MessageDigest);
 293:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 294:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 295:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 296:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 297:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 298:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 299:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
ARM GAS  /tmp/cc99wFrx.s 			page 23


 300:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 301:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 302:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 303:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }  
 304:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   }
 305:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   return status;  
 425              		.loc 1 305 3 is_stmt 1 view .LVU153
 306:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** }
 426              		.loc 1 306 1 is_stmt 0 view .LVU154
 427 0096 0FB0     		add	sp, sp, #60
 428              		.cfi_remember_state
 429              		.cfi_def_cfa_offset 28
 430              		@ sp needed
 431 0098 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 432              	.LVL48:
 433              	.L30:
 434              		.cfi_restore_state
 236:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 435              		.loc 1 236 5 is_stmt 1 view .LVU155
 436 009c BDF80600 		ldrh	r0, [sp, #6]
 437              	.LVL49:
 236:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 438              		.loc 1 236 5 is_stmt 0 view .LVU156
 439 00a0 80B2     		uxth	r0, r0
 440 00a2 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 441              	.LVL50:
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 442              		.loc 1 239 5 is_stmt 1 view .LVU157
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 443              		.loc 1 239 5 is_stmt 0 view .LVU158
 444 00a6 05E0     		b	.L18
 445              	.LVL51:
 446              	.L19:
 241:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       inputaddr+=4;
 447              		.loc 1 241 7 is_stmt 1 discriminator 3 view .LVU159
 448 00a8 56F8040B 		ldr	r0, [r6], #4
 449              	.LVL52:
 241:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       inputaddr+=4;
 450              		.loc 1 241 7 is_stmt 0 discriminator 3 view .LVU160
 451 00ac FFF7FEFF 		bl	HASH_DataIn
 452              	.LVL53:
 242:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }
 453              		.loc 1 242 7 is_stmt 1 discriminator 3 view .LVU161
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 454              		.loc 1 239 22 discriminator 3 view .LVU162
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 455              		.loc 1 239 23 is_stmt 0 discriminator 3 view .LVU163
 456 00b0 09F10409 		add	r9, r9, #4
 457              	.LVL54:
 458              	.L18:
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 459              		.loc 1 239 14 is_stmt 1 discriminator 1 view .LVU164
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 460              		.loc 1 239 5 is_stmt 0 discriminator 1 view .LVU165
 461 00b4 B945     		cmp	r9, r7
 462 00b6 F7D3     		bcc	.L19
 246:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
ARM GAS  /tmp/cc99wFrx.s 			page 24


 463              		.loc 1 246 5 is_stmt 1 view .LVU166
 464 00b8 FFF7FEFF 		bl	HASH_StartDigest
 465              	.LVL55:
 250:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     do
 466              		.loc 1 250 5 view .LVU167
 250:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     do
 467              		.loc 1 250 13 is_stmt 0 view .LVU168
 468 00bc 0023     		movs	r3, #0
 469 00be 0093     		str	r3, [sp]
 470              	.L21:
 251:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 471              		.loc 1 251 5 is_stmt 1 discriminator 2 view .LVU169
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       counter++;
 472              		.loc 1 253 7 discriminator 2 view .LVU170
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       counter++;
 473              		.loc 1 253 20 is_stmt 0 discriminator 2 view .LVU171
 474 00c0 0820     		movs	r0, #8
 475 00c2 FFF7FEFF 		bl	HASH_GetFlagStatus
 476              	.LVL56:
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       counter++;
 477              		.loc 1 253 18 discriminator 2 view .LVU172
 478 00c6 0446     		mov	r4, r0
 479              	.LVL57:
 254:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 480              		.loc 1 254 7 is_stmt 1 discriminator 2 view .LVU173
 254:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 481              		.loc 1 254 14 is_stmt 0 discriminator 2 view .LVU174
 482 00c8 009B     		ldr	r3, [sp]
 483 00ca 0133     		adds	r3, r3, #1
 484 00cc 0093     		str	r3, [sp]
 255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 485              		.loc 1 255 12 is_stmt 1 discriminator 2 view .LVU175
 255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 486              		.loc 1 255 22 is_stmt 0 discriminator 2 view .LVU176
 487 00ce 009B     		ldr	r3, [sp]
 255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 488              		.loc 1 255 5 discriminator 2 view .LVU177
 489 00d0 B3F5803F 		cmp	r3, #65536
 490 00d4 01D0     		beq	.L20
 255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 491              		.loc 1 255 43 discriminator 1 view .LVU178
 492 00d6 0028     		cmp	r0, #0
 493 00d8 F2D1     		bne	.L21
 494              	.L20:
 257:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 495              		.loc 1 257 5 is_stmt 1 view .LVU179
 257:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     {
 496              		.loc 1 257 8 is_stmt 0 view .LVU180
 497 00da 0CB1     		cbz	r4, .L31
 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }
 498              		.loc 1 259 14 view .LVU181
 499 00dc 0020     		movs	r0, #0
 500              	.LVL58:
 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****     }
 501              		.loc 1 259 14 view .LVU182
 502 00de DAE7     		b	.L17
 503              	.LVL59:
ARM GAS  /tmp/cc99wFrx.s 			page 25


 504              	.L31:
 264:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 505              		.loc 1 264 7 is_stmt 1 view .LVU183
 506 00e0 BDF80400 		ldrh	r0, [sp, #4]
 507              	.LVL60:
 264:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 508              		.loc 1 264 7 is_stmt 0 view .LVU184
 509 00e4 80B2     		uxth	r0, r0
 510 00e6 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 511              	.LVL61:
 267:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       for(i=0; i<Keylen; i+=4)
 512              		.loc 1 267 7 is_stmt 1 view .LVU185
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 513              		.loc 1 268 7 view .LVU186
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 514              		.loc 1 268 7 is_stmt 0 view .LVU187
 515 00ea 04E0     		b	.L22
 516              	.LVL62:
 517              	.L23:
 270:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         keyaddr+=4;
 518              		.loc 1 270 9 is_stmt 1 discriminator 3 view .LVU188
 519 00ec 58F8040B 		ldr	r0, [r8], #4
 520              	.LVL63:
 270:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         keyaddr+=4;
 521              		.loc 1 270 9 is_stmt 0 discriminator 3 view .LVU189
 522 00f0 FFF7FEFF 		bl	HASH_DataIn
 523              	.LVL64:
 271:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 524              		.loc 1 271 9 is_stmt 1 discriminator 3 view .LVU190
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 525              		.loc 1 268 26 discriminator 3 view .LVU191
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 526              		.loc 1 268 27 is_stmt 0 discriminator 3 view .LVU192
 527 00f4 0434     		adds	r4, r4, #4
 528              	.LVL65:
 529              	.L22:
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 530              		.loc 1 268 16 is_stmt 1 discriminator 1 view .LVU193
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 531              		.loc 1 268 7 is_stmt 0 discriminator 1 view .LVU194
 532 00f6 AC42     		cmp	r4, r5
 533 00f8 F8D3     		bcc	.L23
 275:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 534              		.loc 1 275 7 is_stmt 1 view .LVU195
 535 00fa FFF7FEFF 		bl	HASH_StartDigest
 536              	.LVL66:
 278:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       do
 537              		.loc 1 278 7 view .LVU196
 278:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       do
 538              		.loc 1 278 15 is_stmt 0 view .LVU197
 539 00fe 0023     		movs	r3, #0
 540 0100 0093     		str	r3, [sp]
 541              	.L25:
 279:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 542              		.loc 1 279 7 is_stmt 1 discriminator 2 view .LVU198
 281:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         counter++;
 543              		.loc 1 281 9 discriminator 2 view .LVU199
ARM GAS  /tmp/cc99wFrx.s 			page 26


 281:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         counter++;
 544              		.loc 1 281 22 is_stmt 0 discriminator 2 view .LVU200
 545 0102 0820     		movs	r0, #8
 546 0104 FFF7FEFF 		bl	HASH_GetFlagStatus
 547              	.LVL67:
 282:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 548              		.loc 1 282 9 is_stmt 1 discriminator 2 view .LVU201
 282:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 549              		.loc 1 282 16 is_stmt 0 discriminator 2 view .LVU202
 550 0108 009B     		ldr	r3, [sp]
 551 010a 0133     		adds	r3, r3, #1
 552 010c 0093     		str	r3, [sp]
 283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 553              		.loc 1 283 14 is_stmt 1 discriminator 2 view .LVU203
 283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 554              		.loc 1 283 24 is_stmt 0 discriminator 2 view .LVU204
 555 010e 009B     		ldr	r3, [sp]
 283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 556              		.loc 1 283 7 discriminator 2 view .LVU205
 557 0110 B3F5803F 		cmp	r3, #65536
 558 0114 01D0     		beq	.L24
 283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c **** 
 559              		.loc 1 283 45 discriminator 1 view .LVU206
 560 0116 0028     		cmp	r0, #0
 561 0118 F3D1     		bne	.L25
 562              	.L24:
 285:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 563              		.loc 1 285 7 is_stmt 1 view .LVU207
 285:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       {
 564              		.loc 1 285 10 is_stmt 0 view .LVU208
 565 011a 08B1     		cbz	r0, .L32
 287:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 566              		.loc 1 287 16 view .LVU209
 567 011c 0020     		movs	r0, #0
 568              	.LVL68:
 287:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 569              		.loc 1 287 16 view .LVU210
 570 011e BAE7     		b	.L17
 571              	.LVL69:
 572              	.L32:
 292:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 573              		.loc 1 292 9 is_stmt 1 view .LVU211
 574 0120 02A8     		add	r0, sp, #8
 575              	.LVL70:
 292:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 576              		.loc 1 292 9 is_stmt 0 view .LVU212
 577 0122 FFF7FEFF 		bl	HASH_GetDigest
 578              	.LVL71:
 293:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 579              		.loc 1 293 9 is_stmt 1 view .LVU213
 293:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 580              		.loc 1 293 37 is_stmt 0 view .LVU214
 581 0126 029B     		ldr	r3, [sp, #8]
 582              	.LVL72:
 583              	.LBB32:
 584              	.LBI32:
 495:Drivers/CMSIS/Include/core_cmInstr.h **** {
ARM GAS  /tmp/cc99wFrx.s 			page 27


 585              		.loc 2 495 57 is_stmt 1 view .LVU215
 586              	.LBB33:
 587              		.loc 2 498 3 view .LVU216
 588              		.loc 2 498 10 is_stmt 0 view .LVU217
 589 0128 1BBA     		rev	r3, r3
 590              	.LVL73:
 591              		.loc 2 498 10 view .LVU218
 592              	.LBE33:
 593              	.LBE32:
 293:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 594              		.loc 1 293 35 view .LVU219
 595 012a 169A     		ldr	r2, [sp, #88]
 596 012c 1360     		str	r3, [r2]
 294:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 597              		.loc 1 294 9 is_stmt 1 view .LVU220
 598              	.LVL74:
 295:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 599              		.loc 1 295 9 view .LVU221
 295:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 600              		.loc 1 295 37 is_stmt 0 view .LVU222
 601 012e 039B     		ldr	r3, [sp, #12]
 602              	.LVL75:
 603              	.LBB34:
 604              	.LBI34:
 495:Drivers/CMSIS/Include/core_cmInstr.h **** {
 605              		.loc 2 495 57 is_stmt 1 view .LVU223
 606              	.LBB35:
 607              		.loc 2 498 3 view .LVU224
 608              		.loc 2 498 10 is_stmt 0 view .LVU225
 609 0130 1BBA     		rev	r3, r3
 610              	.LVL76:
 611              		.loc 2 498 10 view .LVU226
 612              	.LBE35:
 613              	.LBE34:
 295:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 614              		.loc 1 295 35 view .LVU227
 615 0132 5360     		str	r3, [r2, #4]
 296:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 616              		.loc 1 296 9 is_stmt 1 view .LVU228
 617              	.LVL77:
 297:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 618              		.loc 1 297 9 view .LVU229
 297:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 619              		.loc 1 297 37 is_stmt 0 view .LVU230
 620 0134 049B     		ldr	r3, [sp, #16]
 621              	.LVL78:
 622              	.LBB36:
 623              	.LBI36:
 495:Drivers/CMSIS/Include/core_cmInstr.h **** {
 624              		.loc 2 495 57 is_stmt 1 view .LVU231
 625              	.LBB37:
 626              		.loc 2 498 3 view .LVU232
 627              		.loc 2 498 10 is_stmt 0 view .LVU233
 628 0136 1BBA     		rev	r3, r3
 629              	.LVL79:
 630              		.loc 2 498 10 view .LVU234
 631              	.LBE37:
ARM GAS  /tmp/cc99wFrx.s 			page 28


 632              	.LBE36:
 297:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 633              		.loc 1 297 35 view .LVU235
 634 0138 9360     		str	r3, [r2, #8]
 298:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 635              		.loc 1 298 9 is_stmt 1 view .LVU236
 636              	.LVL80:
 299:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 637              		.loc 1 299 9 view .LVU237
 299:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 638              		.loc 1 299 37 is_stmt 0 view .LVU238
 639 013a 059B     		ldr	r3, [sp, #20]
 640              	.LVL81:
 641              	.LBB38:
 642              	.LBI38:
 495:Drivers/CMSIS/Include/core_cmInstr.h **** {
 643              		.loc 2 495 57 is_stmt 1 view .LVU239
 644              	.LBB39:
 645              		.loc 2 498 3 view .LVU240
 646              		.loc 2 498 10 is_stmt 0 view .LVU241
 647 013c 1BBA     		rev	r3, r3
 648              	.LVL82:
 649              		.loc 2 498 10 view .LVU242
 650              	.LBE39:
 651              	.LBE38:
 299:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 652              		.loc 1 299 35 view .LVU243
 653 013e D360     		str	r3, [r2, #12]
 300:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 654              		.loc 1 300 9 is_stmt 1 view .LVU244
 655              	.LVL83:
 301:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 656              		.loc 1 301 9 view .LVU245
 301:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 657              		.loc 1 301 37 is_stmt 0 view .LVU246
 658 0140 069B     		ldr	r3, [sp, #24]
 659              	.LVL84:
 660              	.LBB40:
 661              	.LBI40:
 495:Drivers/CMSIS/Include/core_cmInstr.h **** {
 662              		.loc 2 495 57 is_stmt 1 view .LVU247
 663              	.LBB41:
 664              		.loc 2 498 3 view .LVU248
 665              		.loc 2 498 10 is_stmt 0 view .LVU249
 666 0142 1BBA     		rev	r3, r3
 667              	.LVL85:
 668              		.loc 2 498 10 view .LVU250
 669              	.LBE41:
 670              	.LBE40:
 301:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****       }
 671              		.loc 1 301 35 view .LVU251
 672 0144 1361     		str	r3, [r2, #16]
 179:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c ****   uint32_t keyaddr    = (uint32_t)Key;
 673              		.loc 1 179 15 view .LVU252
 674 0146 0120     		movs	r0, #1
 675 0148 A5E7     		b	.L17
 676              		.cfi_endproc
ARM GAS  /tmp/cc99wFrx.s 			page 29


 677              	.LFE124:
 679              		.text
 680              	.Letext0:
 681              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 682              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 683              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 684              		.file 6 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h"
ARM GAS  /tmp/cc99wFrx.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hash_sha1.c
     /tmp/cc99wFrx.s:20     .text.HASH_SHA1:0000000000000000 $t
     /tmp/cc99wFrx.s:26     .text.HASH_SHA1:0000000000000000 HASH_SHA1
     /tmp/cc99wFrx.s:262    .text.HMAC_SHA1:0000000000000000 $t
     /tmp/cc99wFrx.s:268    .text.HMAC_SHA1:0000000000000000 HMAC_SHA1

UNDEFINED SYMBOLS
HASH_DeInit
HASH_Init
HASH_SetLastWordValidBitsNbr
HASH_DataIn
HASH_StartDigest
HASH_GetFlagStatus
HASH_GetDigest
