# An RTL Level Simulation Model for High Bandwidth Memory 

This project is under active development. 

Current goals include:
- Implementing an RTL level model of HBM memory for simulations
- Obtaining high fidelity timing data based on sending in address traces