\doxysection{Parametric\+Dram\+Directory\+MSI\+::TLB Class Reference}
\label{classParametricDramDirectoryMSI_1_1TLB}\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}


{\ttfamily \#include $<$tlb.\+h$>$}



Collaboration diagram for Parametric\+Dram\+Directory\+MSI\+::TLB\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1TLB__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ features}
\item 
struct \textbf{ pair\+\_\+hash}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ where\+\_\+t} \{ \newline
\textbf{ L1} = 0
, \textbf{ L2}
, \textbf{ POTM}
, \textbf{ L1\+\_\+\+CACHE}
, \newline
\textbf{ L2\+\_\+\+CACHE}
, \textbf{ NUCA\+\_\+\+CACHE}
, \textbf{ UTR\+\_\+\+HIT}
, \textbf{ MISS}
 \}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ TLB} (String name, String cfgname, \textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ Shmem\+Perf\+Model} $\ast$\textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}, \textbf{ UInt32} num\+\_\+entries, \textbf{ UInt32} pagesize, \textbf{ UInt32} associativity, \textbf{ TLB} $\ast$next\+\_\+level, bool \+\_\+utopia\+\_\+enableds, bool track\+\_\+misses, bool track\+\_\+accesses, int $\ast$page\+\_\+size\+\_\+list, int page\+\_\+sizes, \textbf{ Page\+Table\+Walker} $\ast$\textbf{ ptw})
\item 
\textbf{ TLB\+::where\+\_\+t} \textbf{ lookup} (\textbf{ Int\+Ptr} address, \textbf{ Subsecond\+Time} now, bool allocate\+\_\+on\+\_\+miss, int \textbf{ level}, bool model\+\_\+count, \textbf{ Core\+::lock\+\_\+signal\+\_\+t} lock)
\item 
void \textbf{ allocate} (\textbf{ Int\+Ptr} address, \textbf{ Subsecond\+Time} now, int \textbf{ level}, \textbf{ Core\+::lock\+\_\+signal\+\_\+t} locksss)
\item 
void \textbf{ set\+Mem\+Manager} (\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager} $\ast$\+\_\+m\+\_\+manager)
\item 
std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, \textbf{ UInt64} $>$ \textbf{ get\+VPNaccesses} ()
\item 
std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, \textbf{ UInt64} $>$ \textbf{ get\+L2\+TLBmisses} ()
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ get\+Shmem\+Perf\+Model} ()
\item 
void \textbf{ set\+POTMData\+Structure} (int num\+\_\+entries)
\item 
\textbf{ Subsecond\+Time} \textbf{ get\+POTMlookup\+Time} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, \textbf{ UInt64} $>$ \textbf{ access\+\_\+per\+\_\+page}
\item 
std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, \textbf{ UInt64} $>$ \textbf{ L2\+TLB\+\_\+miss\+\_\+per\+\_\+page}
\end{DoxyCompactItemize}
\doxysubsubsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static const \textbf{ UInt64} \textbf{ ADDRESS\+\_\+\+REQUEST\+\_\+\+VEC\+\_\+\+MAX} = 10000000
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Types}
\begin{DoxyCompactItemize}
\item 
typedef std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, struct \textbf{ features} $>$ \textbf{ tlb\+\_\+features}
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
bool \textbf{ tlb\+\_\+caching\+\_\+l1\+\_\+cache}
\item 
bool \textbf{ tlb\+\_\+caching\+\_\+l2\+\_\+cache}
\item 
bool \textbf{ victima\+\_\+enabled}
\item 
bool \textbf{ victimize\+\_\+on\+\_\+ptw}
\item 
bool \textbf{ potm\+\_\+enabled}
\item 
\textbf{ Page\+Table\+Walker} $\ast$ \textbf{ ptw}
\item 
bool \textbf{ ptw\+\_\+enabled}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+size}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+associativity}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+num\+\_\+entries}
\item 
\textbf{ Cache} \textbf{ m\+\_\+cache}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+access}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+miss}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+eviction}
\item 
\textbf{ UInt64} \textbf{ l1\+\_\+tlb\+\_\+cache\+\_\+hit}
\item 
\textbf{ UInt64} \textbf{ l2\+\_\+tlb\+\_\+cache\+\_\+hit}
\item 
\textbf{ UInt64} \textbf{ nuca\+\_\+tlb\+\_\+cache\+\_\+hit}
\item 
\textbf{ UInt64} \textbf{ victima\+\_\+alloc\+\_\+on\+\_\+eviction}
\item 
\textbf{ UInt64} \textbf{ victima\+\_\+alloc\+\_\+on\+\_\+ptw}
\item 
\textbf{ Subsecond\+Time} \textbf{ total\+\_\+potm\+\_\+latency}
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}
\item 
bool \textbf{ m\+\_\+translation\+\_\+enabled}
\item 
const \textbf{ UInt64} \textbf{ util\+\_\+update\+\_\+thr} = 10000
\item 
\textbf{ UInt64} \textbf{ m\+\_\+last\+\_\+util\+\_\+update} = 0
\item 
\textbf{ core\+\_\+id\+\_\+t} \textbf{ m\+\_\+core\+\_\+id}
\item 
\textbf{ Utopia} $\ast$ \textbf{ m\+\_\+utopia}
\item 
\textbf{ UTR} $\ast$ \textbf{ m\+\_\+utr\+\_\+4\+KB}
\item 
\textbf{ UTR} $\ast$ \textbf{ m\+\_\+utr\+\_\+2\+MB}
\item 
bool \textbf{ track\+\_\+\+L2\+TLBmiss}
\item 
bool \textbf{ track\+\_\+\+Accesses}
\item 
char $\ast$ \textbf{ software\+\_\+tlb}
\item 
\textbf{ Subsecond\+Time} \textbf{ final\+\_\+potm\+\_\+latency}
\item 
\textbf{ TLB} $\ast$ \textbf{ m\+\_\+next\+\_\+level}
\item 
int \textbf{ level}
\item 
bool \textbf{ is\+\_\+dtlb}
\item 
bool \textbf{ is\+\_\+itlb}
\item 
bool \textbf{ is\+\_\+stlb}
\item 
bool \textbf{ is\+\_\+nested}
\item 
bool \textbf{ is\+\_\+potm}
\item 
\textbf{ UInt64} $\ast$ \textbf{ tlb\+\_\+address\+\_\+access}
\item 
int \textbf{ m\+\_\+tlb\+\_\+address\+\_\+saved\+\_\+cnt}
\item 
\textbf{ tlb\+\_\+features} \textbf{ m\+\_\+page\+\_\+features}
\item 
bool \textbf{ utopia\+\_\+enabled}
\item 
std\+::unordered\+\_\+map$<$ \textbf{ UInt32}, \textbf{ UInt32} $>$ \textbf{ tlb\+\_\+pressure\+\_\+cnt}
\item 
std\+::unordered\+\_\+map$<$ \textbf{ UInt64}, \textbf{ UInt64} $>$ \textbf{ pte\+\_\+pressure\+\_\+cnt}
\end{DoxyCompactItemize}
\doxysubsubsection*{Static Private Attributes}
\begin{DoxyCompactItemize}
\item 
static \textbf{ UInt32} \textbf{ SIM\+\_\+\+PAGE\+\_\+\+SHIFT}
\item 
static \textbf{ Int\+Ptr} \textbf{ SIM\+\_\+\+PAGE\+\_\+\+SIZE}
\item 
static \textbf{ Int\+Ptr} \textbf{ SIM\+\_\+\+PAGE\+\_\+\+MASK}
\item 
static \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager} $\ast$ \textbf{ m\+\_\+manager} = NULL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 16} of file \textbf{ tlb.\+h}.



\doxysubsection{Member Typedef Documentation}
\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!tlb\_features@{tlb\_features}}
\index{tlb\_features@{tlb\_features}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{tlb\_features}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a9061fc77ab5104ffe5583a23aa4e1c8d} 
std\+::unordered\+\_\+map$<$\textbf{ Int\+Ptr},struct \textbf{ features}$>$ \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::tlb\+\_\+features}\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 90} of file \textbf{ tlb.\+h}.



\doxysubsection{Member Enumeration Documentation}
\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!where\_t@{where\_t}}
\index{where\_t@{where\_t}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{where\_t}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a5d9ffdb5f770b0d94bd15ea7423150f9} 
enum \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::where\+\_\+t}}

\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{L1@{L1}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!L1@{L1}}}\label{classParametricDramDirectoryMSI_1_1TLB_a5d9ffdb5f770b0d94bd15ea7423150f9} 
L1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{L2@{L2}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!L2@{L2}}}\label{classParametricDramDirectoryMSI_1_1TLB_a5d9ffdb5f770b0d94bd15ea7423150f9} 
L2&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{POTM@{POTM}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!POTM@{POTM}}}\label{classParametricDramDirectoryMSI_1_1TLB_a5d9ffdb5f770b0d94bd15ea7423150f9} 
POTM&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{L1\_CACHE@{L1\_CACHE}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!L1\_CACHE@{L1\_CACHE}}}\label{classParametricDramDirectoryMSI_1_1TLB_a5d9ffdb5f770b0d94bd15ea7423150f9} 
L1\+\_\+\+CACHE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{L2\_CACHE@{L2\_CACHE}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!L2\_CACHE@{L2\_CACHE}}}\label{classParametricDramDirectoryMSI_1_1TLB_a5d9ffdb5f770b0d94bd15ea7423150f9} 
L2\+\_\+\+CACHE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NUCA\_CACHE@{NUCA\_CACHE}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!NUCA\_CACHE@{NUCA\_CACHE}}}\label{classParametricDramDirectoryMSI_1_1TLB_a5d9ffdb5f770b0d94bd15ea7423150f9} 
NUCA\+\_\+\+CACHE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UTR\_HIT@{UTR\_HIT}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!UTR\_HIT@{UTR\_HIT}}}\label{classParametricDramDirectoryMSI_1_1TLB_a5d9ffdb5f770b0d94bd15ea7423150f9} 
UTR\+\_\+\+HIT&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MISS@{MISS}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!MISS@{MISS}}}\label{classParametricDramDirectoryMSI_1_1TLB_a5d9ffdb5f770b0d94bd15ea7423150f9} 
MISS&\\
\hline

\end{DoxyEnumFields}


Definition at line \textbf{ 120} of file \textbf{ tlb.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!TLB@{TLB}}
\index{TLB@{TLB}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{TLB()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a41391ec7b28ba44009b399b3386b72fe} 
Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+TLB (\begin{DoxyParamCaption}\item[{String}]{name}{, }\item[{String}]{cfgname}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{, }\item[{\textbf{ Shmem\+Perf\+Model} $\ast$}]{m\+\_\+shmem\+\_\+perf\+\_\+model}{, }\item[{\textbf{ UInt32}}]{num\+\_\+entries}{, }\item[{\textbf{ UInt32}}]{pagesize}{, }\item[{\textbf{ UInt32}}]{associativity}{, }\item[{\textbf{ TLB} $\ast$}]{next\+\_\+level}{, }\item[{bool}]{\+\_\+utopia\+\_\+enableds}{, }\item[{bool}]{track\+\_\+misses}{, }\item[{bool}]{track\+\_\+accesses}{, }\item[{int $\ast$}]{page\+\_\+size\+\_\+list}{, }\item[{int}]{page\+\_\+sizes}{, }\item[{\textbf{ Page\+Table\+Walker} $\ast$}]{ptw}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 34} of file \textbf{ tlb.\+cc}.



References \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+::get\+Utr()}, \textbf{ is\+\_\+dtlb}, \textbf{ is\+\_\+itlb}, \textbf{ is\+\_\+nested}, \textbf{ is\+\_\+potm}, \textbf{ is\+\_\+stlb}, \textbf{ l1\+\_\+tlb\+\_\+cache\+\_\+hit}, \textbf{ l2\+\_\+tlb\+\_\+cache\+\_\+hit}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ m\+\_\+access}, \textbf{ m\+\_\+eviction}, \textbf{ m\+\_\+miss}, \textbf{ m\+\_\+next\+\_\+level}, \textbf{ m\+\_\+num\+\_\+entries}, \textbf{ m\+\_\+utopia}, \textbf{ m\+\_\+utr\+\_\+2\+MB}, \textbf{ m\+\_\+utr\+\_\+4\+KB}, \textbf{ nuca\+\_\+tlb\+\_\+cache\+\_\+hit}, \textbf{ potm\+\_\+enabled}, \textbf{ ptw}, \textbf{ register\+Stats\+Metric()}, \textbf{ tlb\+\_\+address\+\_\+access}, \textbf{ total\+\_\+potm\+\_\+latency}, \textbf{ utopia\+\_\+enabled}, \textbf{ victima\+\_\+alloc\+\_\+on\+\_\+eviction}, \textbf{ victima\+\_\+alloc\+\_\+on\+\_\+ptw}, \textbf{ victima\+\_\+enabled}, and \textbf{ victimize\+\_\+on\+\_\+ptw}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1TLB_a41391ec7b28ba44009b399b3386b72fe_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Function Documentation}
\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!allocate@{allocate}}
\index{allocate@{allocate}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{allocate()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a039b19845bc1122b92f0c4663fba7f2a} 
void Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::allocate (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{, }\item[{int}]{level}{, }\item[{\textbf{ Core\+::lock\+\_\+signal\+\_\+t}}]{locksss}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 435} of file \textbf{ tlb.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ allocate()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR\+::allocate()}, \textbf{ Nuca\+Cache\+::get\+Cache()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Cache()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Cache\+Cntlr\+At()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+::get\+Heur\+Secondary()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Nuca\+Cache()}, \textbf{ Cache\+Block\+Info\+::get\+Page\+Size()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+POTM()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+::get\+TLBthr()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::init\+\_\+walk\+\_\+functional()}, \textbf{ Cache\+::insert\+Single\+Line\+TLB()}, \textbf{ is\+\_\+nested}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+DCACHE}, \textbf{ Mem\+Component\+::\+L2\+\_\+\+CACHE}, \textbf{ level}, \textbf{ m\+\_\+associativity}, \textbf{ m\+\_\+cache}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+eviction}, \textbf{ m\+\_\+manager}, \textbf{ m\+\_\+next\+\_\+level}, \textbf{ m\+\_\+size}, \textbf{ m\+\_\+utopia}, \textbf{ m\+\_\+utr\+\_\+2\+MB}, \textbf{ m\+\_\+utr\+\_\+4\+KB}, \textbf{ Cache\+Block\+Info\+::\+NON\+\_\+\+PAGE\+\_\+\+TABLE}, \textbf{ Cache\+::peek\+Single\+Line()}, \textbf{ potm\+\_\+enabled}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Mem\+Op\+From\+Core()}, \textbf{ ptw}, \textbf{ Core\+::\+READ}, \textbf{ Shmem\+Perf\+Model\+::set\+Elapsed\+Time()}, \textbf{ software\+\_\+tlb}, \textbf{ Cache\+Base\+::split\+Address\+TLB()}, \textbf{ t\+\_\+start}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tag\+Caches\+Block\+Type()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+::tlb}, \textbf{ Cache\+Block\+Info\+::\+TLB\+\_\+\+ENTRY}, \textbf{ tlb\+\_\+pressure\+\_\+cnt}, \textbf{ utopia\+\_\+enabled}, \textbf{ victima\+\_\+alloc\+\_\+on\+\_\+eviction}, \textbf{ victima\+\_\+enabled}, and \textbf{ Subsecond\+Time\+::\+Zero()}.



Referenced by \textbf{ allocate()}, and \textbf{ lookup()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1TLB_a039b19845bc1122b92f0c4663fba7f2a_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1TLB_a039b19845bc1122b92f0c4663fba7f2a_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!getL2TLBmisses@{getL2TLBmisses}}
\index{getL2TLBmisses@{getL2TLBmisses}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{getL2TLBmisses()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_aab88cc9c91f9adb5a5efe43c5d656a52} 
std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, \textbf{ UInt64} $>$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::get\+L2\+TLBmisses (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 140} of file \textbf{ tlb.\+h}.



References \textbf{ L2\+TLB\+\_\+miss\+\_\+per\+\_\+page}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!getPOTMlookupTime@{getPOTMlookupTime}}
\index{getPOTMlookupTime@{getPOTMlookupTime}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{getPOTMlookupTime()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ae069dc9b6404f28e6b8bcebf29547525} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::get\+POTMlookup\+Time (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 147} of file \textbf{ tlb.\+h}.



References \textbf{ final\+\_\+potm\+\_\+latency}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::access\+TLBSubsystem()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1TLB_ae069dc9b6404f28e6b8bcebf29547525_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!getShmemPerfModel@{getShmemPerfModel}}
\index{getShmemPerfModel@{getShmemPerfModel}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{getShmemPerfModel()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a05a6011e0a494e2c4c92cfeef52c0d9e} 
\textbf{ Shmem\+Perf\+Model} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::get\+Shmem\+Perf\+Model (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 141} of file \textbf{ tlb.\+h}.



References \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}.



Referenced by \textbf{ allocate()}, and \textbf{ lookup()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1TLB_a05a6011e0a494e2c4c92cfeef52c0d9e_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!getVPNaccesses@{getVPNaccesses}}
\index{getVPNaccesses@{getVPNaccesses}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{getVPNaccesses()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a15c9a207eb0730044775365ba805c26c} 
std\+::unordered\+\_\+map$<$ \textbf{ Int\+Ptr}, \textbf{ UInt64} $>$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::get\+VPNaccesses (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 139} of file \textbf{ tlb.\+h}.



References \textbf{ access\+\_\+per\+\_\+page}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!lookup@{lookup}}
\index{lookup@{lookup}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{lookup()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a65c0174807cfeb85ec1b66d609d4535a} 
\textbf{ TLB\+::where\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::lookup (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{, }\item[{bool}]{allocate\+\_\+on\+\_\+miss}{, }\item[{int}]{level}{, }\item[{bool}]{model\+\_\+count}{, }\item[{\textbf{ Core\+::lock\+\_\+signal\+\_\+t}}]{lock}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 112} of file \textbf{ tlb.\+cc}.



References \textbf{ Shmem\+Perf\+Model\+::\+\_\+\+USER\+\_\+\+THREAD}, \textbf{ Cache\+::access\+Single\+Line\+TLB()}, \textbf{ allocate()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR\+::allocate()}, \textbf{ final\+\_\+potm\+\_\+latency}, \textbf{ Cache\+Block\+Info\+::get\+Block\+Type()}, \textbf{ Nuca\+Cache\+::get\+Cache()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Cache()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Cache\+Cntlr\+At()}, \textbf{ Cache\+::get\+Cache\+Set()}, \textbf{ Shmem\+Perf\+Model\+::get\+Elapsed\+Time()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+::get\+Heur\+Primary()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+::get\+Heur\+Secondary()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+Nuca\+Cache()}, \textbf{ Cache\+Block\+Info\+::get\+Num\+Sub\+Blocks()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::get\+POTM()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+::get\+PTEthr()}, \textbf{ get\+Shmem\+Perf\+Model()}, \textbf{ Cache\+Block\+Info\+::get\+Tag()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::init\+\_\+walk\+\_\+functional()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR\+::in\+UTR()}, \textbf{ is\+\_\+dtlb}, \textbf{ is\+\_\+itlb}, \textbf{ is\+\_\+nested}, \textbf{ is\+\_\+potm}, \textbf{ is\+\_\+stlb}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::is\+Page\+Fault()}, \textbf{ L1}, \textbf{ L1\+\_\+\+CACHE}, \textbf{ Mem\+Component\+::\+L1\+\_\+\+DCACHE}, \textbf{ l1\+\_\+tlb\+\_\+cache\+\_\+hit}, \textbf{ L2}, \textbf{ Mem\+Component\+::\+L2\+\_\+\+CACHE}, \textbf{ L2\+\_\+\+CACHE}, \textbf{ l2\+\_\+tlb\+\_\+cache\+\_\+hit}, \textbf{ L2\+TLB\+\_\+miss\+\_\+per\+\_\+page}, \textbf{ level}, \textbf{ Cache\+Base\+::\+LOAD}, \textbf{ lookup()}, \textbf{ m\+\_\+access}, \textbf{ m\+\_\+associativity}, \textbf{ m\+\_\+cache}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+manager}, \textbf{ m\+\_\+miss}, \textbf{ m\+\_\+next\+\_\+level}, \textbf{ m\+\_\+size}, \textbf{ m\+\_\+utopia}, \textbf{ m\+\_\+utr\+\_\+2\+MB}, \textbf{ m\+\_\+utr\+\_\+4\+KB}, \textbf{ MISS}, \textbf{ NUCA\+\_\+\+CACHE}, \textbf{ nuca\+\_\+tlb\+\_\+cache\+\_\+hit}, \textbf{ Cache\+::peek\+Block()}, \textbf{ Cache\+::peek\+Single\+Line()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+::pf}, \textbf{ POTM}, \textbf{ potm\+\_\+enabled}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::process\+Mem\+Op\+From\+Core()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+::pte}, \textbf{ pte\+\_\+pressure\+\_\+cnt}, \textbf{ ptw}, \textbf{ Core\+::\+READ}, \textbf{ Shmem\+Perf\+Model\+::set\+Elapsed\+Time()}, \textbf{ software\+\_\+tlb}, \textbf{ Cache\+Base\+::split\+Address()}, \textbf{ t\+\_\+start}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::tag\+Caches\+Block\+Type()}, \textbf{ Cache\+Block\+Info\+::\+TLB\+\_\+\+ENTRY}, \textbf{ total\+\_\+potm\+\_\+latency}, \textbf{ track\+\_\+\+L2\+TLBmiss}, \textbf{ utopia\+\_\+enabled}, \textbf{ UTR\+\_\+\+HIT}, \textbf{ victima\+\_\+alloc\+\_\+on\+\_\+ptw}, \textbf{ victima\+\_\+enabled}, \textbf{ victimize\+\_\+on\+\_\+ptw}, and \textbf{ Subsecond\+Time\+::\+Zero()}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::access\+TLBSubsystem()}, \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Virtualized\+::init\+\_\+walk()}, and \textbf{ lookup()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1TLB_a65c0174807cfeb85ec1b66d609d4535a_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1TLB_a65c0174807cfeb85ec1b66d609d4535a_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!setMemManager@{setMemManager}}
\index{setMemManager@{setMemManager}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{setMemManager()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a0acaa3d9a96c7b10656a6983c333218b} 
void Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::set\+Mem\+Manager (\begin{DoxyParamCaption}\item[{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager} $\ast$}]{\+\_\+m\+\_\+manager}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 136} of file \textbf{ tlb.\+h}.



References \textbf{ m\+\_\+manager}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::\+Memory\+Manager()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1TLB_a0acaa3d9a96c7b10656a6983c333218b_icgraph}
\end{center}
\end{figure}
\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!setPOTMDataStructure@{setPOTMDataStructure}}
\index{setPOTMDataStructure@{setPOTMDataStructure}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{setPOTMDataStructure()}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a271c5ea61838330d728220ce5237b091} 
void Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::set\+POTMData\+Structure (\begin{DoxyParamCaption}\item[{int}]{num\+\_\+entries}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 143} of file \textbf{ tlb.\+h}.



References \textbf{ software\+\_\+tlb}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::\+Memory\+Manager()}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classParametricDramDirectoryMSI_1_1TLB_a271c5ea61838330d728220ce5237b091_icgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!access\_per\_page@{access\_per\_page}}
\index{access\_per\_page@{access\_per\_page}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{access\_per\_page}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a3f3bb71ad68c656b68e50aeb95410f09} 
std\+::unordered\+\_\+map$<$\textbf{ Int\+Ptr},\textbf{ UInt64}$>$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::access\+\_\+per\+\_\+page}



Definition at line \textbf{ 137} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ get\+VPNaccesses()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!ADDRESS\_REQUEST\_VEC\_MAX@{ADDRESS\_REQUEST\_VEC\_MAX}}
\index{ADDRESS\_REQUEST\_VEC\_MAX@{ADDRESS\_REQUEST\_VEC\_MAX}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{ADDRESS\_REQUEST\_VEC\_MAX}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a2ba45b81d559a70c0c642d800de0722a} 
const \textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+ADDRESS\+\_\+\+REQUEST\+\_\+\+VEC\+\_\+\+MAX = 10000000\hspace{0.3cm}{\ttfamily [static]}}



Definition at line \textbf{ 150} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ Stats\+Manager\+::record\+Stats()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!final\_potm\_latency@{final\_potm\_latency}}
\index{final\_potm\_latency@{final\_potm\_latency}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{final\_potm\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a5016bd23752801d4ff0b1c6eed121d9a} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::final\+\_\+potm\+\_\+latency\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 60} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ get\+POTMlookup\+Time()}, and \textbf{ lookup()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!is\_dtlb@{is\_dtlb}}
\index{is\_dtlb@{is\_dtlb}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{is\_dtlb}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_af8cea915e68c468c1a0b0003eb8d53e2} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::is\+\_\+dtlb\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 65} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!is\_itlb@{is\_itlb}}
\index{is\_itlb@{is\_itlb}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{is\_itlb}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a96eed2ee59199a98d880795381ac3143} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::is\+\_\+itlb\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 66} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!is\_nested@{is\_nested}}
\index{is\_nested@{is\_nested}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{is\_nested}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_adc9a32aab5cc31af8af7906462aca788} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::is\+\_\+nested\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 68} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!is\_potm@{is\_potm}}
\index{is\_potm@{is\_potm}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{is\_potm}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ae44e9318abf1831657491dc7ca9c23fa} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::is\+\_\+potm\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 69} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!is\_stlb@{is\_stlb}}
\index{is\_stlb@{is\_stlb}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{is\_stlb}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a75ad923d97aece329b65d78241e3e2b7} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::is\+\_\+stlb\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 67} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!l1\_tlb\_cache\_hit@{l1\_tlb\_cache\_hit}}
\index{l1\_tlb\_cache\_hit@{l1\_tlb\_cache\_hit}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{l1\_tlb\_cache\_hit}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ad2914035160b849ca224ee8099fed2e6} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::l1\+\_\+tlb\+\_\+cache\+\_\+hit\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 42} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!l2\_tlb\_cache\_hit@{l2\_tlb\_cache\_hit}}
\index{l2\_tlb\_cache\_hit@{l2\_tlb\_cache\_hit}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{l2\_tlb\_cache\_hit}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a7aba9e0873c88d2cf766a3b1e045d3b9} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::l2\+\_\+tlb\+\_\+cache\+\_\+hit\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 42} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!L2TLB\_miss\_per\_page@{L2TLB\_miss\_per\_page}}
\index{L2TLB\_miss\_per\_page@{L2TLB\_miss\_per\_page}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{L2TLB\_miss\_per\_page}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ad3111a95f29211a75ca0ec7db435d78c} 
std\+::unordered\+\_\+map$<$\textbf{ Int\+Ptr},\textbf{ UInt64}$>$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+L2\+TLB\+\_\+miss\+\_\+per\+\_\+page}



Definition at line \textbf{ 138} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ get\+L2\+TLBmisses()}, and \textbf{ lookup()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!level@{level}}
\index{level@{level}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{level}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a642302549c8caa666b58c21147b604c1} 
int Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::level\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 64} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, and \textbf{ lookup()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_access@{m\_access}}
\index{m\_access@{m\_access}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_access}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ad93fe296fba3f662695e4399f6c47f50} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+access\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 41} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_associativity@{m\_associativity}}
\index{m\_associativity@{m\_associativity}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_associativity}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a5552d53dccfde1aa882b079361975126} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+associativity\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 36} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, and \textbf{ lookup()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_cache@{m\_cache}}
\index{m\_cache@{m\_cache}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_cache}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a7643217fb31d8d5f841fc711fbe35005} 
\textbf{ Cache} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 39} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, and \textbf{ lookup()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_core\_id@{m\_core\_id}}
\index{m\_core\_id@{m\_core\_id}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_core\_id}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ae987cb74ff84ca2a7b2f2eab912cab2d} 
\textbf{ core\+\_\+id\+\_\+t} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+core\+\_\+id\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 49} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, and \textbf{ lookup()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_eviction@{m\_eviction}}
\index{m\_eviction@{m\_eviction}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_eviction}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a19686a708a98752ceea3249b2dc6032e} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+eviction\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 41} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_last\_util\_update@{m\_last\_util\_update}}
\index{m\_last\_util\_update@{m\_last\_util\_update}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_last\_util\_update}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a3b4414eaad235cff38175f9635aa1471} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+last\+\_\+util\+\_\+update = 0\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 48} of file \textbf{ tlb.\+h}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_manager@{m\_manager}}
\index{m\_manager@{m\_manager}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_manager}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a2d71eb1cba29d5d6fcb4a19aaabd0095} 
\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager} $\ast$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+manager = NULL\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}



Definition at line \textbf{ 22} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, \textbf{ lookup()}, and \textbf{ set\+Mem\+Manager()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_miss@{m\_miss}}
\index{m\_miss@{m\_miss}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_miss}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a299134805f81fc9c66fc74c397933ba0} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+miss\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 41} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_next\_level@{m\_next\_level}}
\index{m\_next\_level@{m\_next\_level}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_next\_level}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ad4dfd39c14549fdf2ce15224d4bcebae} 
\textbf{ TLB}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+next\+\_\+level\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 63} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_num\_entries@{m\_num\_entries}}
\index{m\_num\_entries@{m\_num\_entries}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_num\_entries}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a09128e6f71f8342abb1bc569ec85ea1b} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+num\+\_\+entries\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 37} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_page\_features@{m\_page\_features}}
\index{m\_page\_features@{m\_page\_features}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_page\_features}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a2cb387ac37907628e1982811466c7a62} 
\textbf{ tlb\+\_\+features} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+page\+\_\+features\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 92} of file \textbf{ tlb.\+h}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_shmem\_perf\_model@{m\_shmem\_perf\_model}}
\index{m\_shmem\_perf\_model@{m\_shmem\_perf\_model}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_shmem\_perf\_model}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ae27a54266ca34cf6f5fe471ce4dbda06} 
\textbf{ Shmem\+Perf\+Model}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+shmem\+\_\+perf\+\_\+model\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 45} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ get\+Shmem\+Perf\+Model()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_size@{m\_size}}
\index{m\_size@{m\_size}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_size}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a1d4df2b5f20ffbaaea5a1d8aa8c799fa} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 35} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, and \textbf{ lookup()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_tlb\_address\_saved\_cnt@{m\_tlb\_address\_saved\_cnt}}
\index{m\_tlb\_address\_saved\_cnt@{m\_tlb\_address\_saved\_cnt}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_tlb\_address\_saved\_cnt}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ad31798f083b5291278794e126f55e08e} 
int Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+tlb\+\_\+address\+\_\+saved\+\_\+cnt\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 72} of file \textbf{ tlb.\+h}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_translation\_enabled@{m\_translation\_enabled}}
\index{m\_translation\_enabled@{m\_translation\_enabled}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_translation\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ab5b5b2aee638eb34b3cc4d1c3f0040f8} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+translation\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 46} of file \textbf{ tlb.\+h}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_utopia@{m\_utopia}}
\index{m\_utopia@{m\_utopia}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_utopia}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a46783298b372cee1b2a06f229a3e202b} 
\textbf{ Utopia}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+utopia\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 50} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_utr\_2MB@{m\_utr\_2MB}}
\index{m\_utr\_2MB@{m\_utr\_2MB}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_utr\_2MB}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ab17b87d2b6e9c42a4ae753d2ac98a304} 
\textbf{ UTR}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+utr\+\_\+2\+MB\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 52} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!m\_utr\_4KB@{m\_utr\_4KB}}
\index{m\_utr\_4KB@{m\_utr\_4KB}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{m\_utr\_4KB}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_acff6354c7c471fd68fcfbd105a15d6de} 
\textbf{ UTR}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::m\+\_\+utr\+\_\+4\+KB\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 51} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!nuca\_tlb\_cache\_hit@{nuca\_tlb\_cache\_hit}}
\index{nuca\_tlb\_cache\_hit@{nuca\_tlb\_cache\_hit}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{nuca\_tlb\_cache\_hit}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ab20d682ce487b2a8ec6da10f0010c332} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::nuca\+\_\+tlb\+\_\+cache\+\_\+hit\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 42} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!potm\_enabled@{potm\_enabled}}
\index{potm\_enabled@{potm\_enabled}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{potm\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_aab1a3f7f05f6be6dad40b0dd43634a40} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::potm\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 29} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!pte\_pressure\_cnt@{pte\_pressure\_cnt}}
\index{pte\_pressure\_cnt@{pte\_pressure\_cnt}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{pte\_pressure\_cnt}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a89f76e5d8d62d9c94ff5a88e17c58d06} 
std\+::unordered\+\_\+map$<$\textbf{ UInt64}, \textbf{ UInt64}$>$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::pte\+\_\+pressure\+\_\+cnt\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 114} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!ptw@{ptw}}
\index{ptw@{ptw}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{ptw}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a932f2ebdcb1213d6d9343ec48aa9dfd5} 
\textbf{ Page\+Table\+Walker}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::ptw\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 31} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!ptw\_enabled@{ptw\_enabled}}
\index{ptw\_enabled@{ptw\_enabled}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{ptw\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ac688d9739fe65713955e68222f62c513} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::ptw\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 32} of file \textbf{ tlb.\+h}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!SIM\_PAGE\_MASK@{SIM\_PAGE\_MASK}}
\index{SIM\_PAGE\_MASK@{SIM\_PAGE\_MASK}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{SIM\_PAGE\_MASK}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a2d894982ebee71f6b54fac007524760f} 
\textbf{ Int\+Ptr} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+SIM\+\_\+\+PAGE\+\_\+\+MASK\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}



Definition at line \textbf{ 21} of file \textbf{ tlb.\+h}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!SIM\_PAGE\_SHIFT@{SIM\_PAGE\_SHIFT}}
\index{SIM\_PAGE\_SHIFT@{SIM\_PAGE\_SHIFT}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{SIM\_PAGE\_SHIFT}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_abb72b09ee6c8a19229dbb461bf7d3f2d} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+SIM\+\_\+\+PAGE\+\_\+\+SHIFT\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}



Definition at line \textbf{ 19} of file \textbf{ tlb.\+h}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!SIM\_PAGE\_SIZE@{SIM\_PAGE\_SIZE}}
\index{SIM\_PAGE\_SIZE@{SIM\_PAGE\_SIZE}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{SIM\_PAGE\_SIZE}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a99b1f726ff7efa584b93287ca46cb677} 
\textbf{ Int\+Ptr} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::\+SIM\+\_\+\+PAGE\+\_\+\+SIZE\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}



Definition at line \textbf{ 20} of file \textbf{ tlb.\+h}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!software\_tlb@{software\_tlb}}
\index{software\_tlb@{software\_tlb}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{software\_tlb}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_add2304fce1b6d142cb47a66fd977f94c} 
char$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::software\+\_\+tlb\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 59} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, \textbf{ lookup()}, and \textbf{ set\+POTMData\+Structure()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!tlb\_address\_access@{tlb\_address\_access}}
\index{tlb\_address\_access@{tlb\_address\_access}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{tlb\_address\_access}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_aeb11c815c2bb2edcc93dea11a9a44e34} 
\textbf{ UInt64}$\ast$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::tlb\+\_\+address\+\_\+access\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 71} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!tlb\_caching\_l1\_cache@{tlb\_caching\_l1\_cache}}
\index{tlb\_caching\_l1\_cache@{tlb\_caching\_l1\_cache}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{tlb\_caching\_l1\_cache}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a38cffa1ecd4206f8cb79dc58e7b76c64} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::tlb\+\_\+caching\+\_\+l1\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 25} of file \textbf{ tlb.\+h}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!tlb\_caching\_l2\_cache@{tlb\_caching\_l2\_cache}}
\index{tlb\_caching\_l2\_cache@{tlb\_caching\_l2\_cache}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{tlb\_caching\_l2\_cache}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a254e38dece15f15bf33c9ccbd0f47475} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::tlb\+\_\+caching\+\_\+l2\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 26} of file \textbf{ tlb.\+h}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!tlb\_pressure\_cnt@{tlb\_pressure\_cnt}}
\index{tlb\_pressure\_cnt@{tlb\_pressure\_cnt}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{tlb\_pressure\_cnt}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a4a5587cd6b119d45406aa8fe2c9622d6} 
std\+::unordered\+\_\+map$<$\textbf{ UInt32}, \textbf{ UInt32}$>$ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::tlb\+\_\+pressure\+\_\+cnt\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 113} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!total\_potm\_latency@{total\_potm\_latency}}
\index{total\_potm\_latency@{total\_potm\_latency}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{total\_potm\_latency}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a3900cb5b3f77012d664e764bc55b8aed} 
\textbf{ Subsecond\+Time} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::total\+\_\+potm\+\_\+latency\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 43} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!track\_Accesses@{track\_Accesses}}
\index{track\_Accesses@{track\_Accesses}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{track\_Accesses}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a774f74f52243c4f654a806134054fe1d} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::track\+\_\+\+Accesses\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 56} of file \textbf{ tlb.\+h}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!track\_L2TLBmiss@{track\_L2TLBmiss}}
\index{track\_L2TLBmiss@{track\_L2TLBmiss}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{track\_L2TLBmiss}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ae685a2e17505ea61a9847ce2787eac48} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::track\+\_\+\+L2\+TLBmiss\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 55} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!util\_update\_thr@{util\_update\_thr}}
\index{util\_update\_thr@{util\_update\_thr}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{util\_update\_thr}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a9ab0a6174d8a16942f1350b489a9004a} 
const \textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::util\+\_\+update\+\_\+thr = 10000\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 47} of file \textbf{ tlb.\+h}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!utopia\_enabled@{utopia\_enabled}}
\index{utopia\_enabled@{utopia\_enabled}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{utopia\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a86f035ac28658bf2f9e03442cddf3f04} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::utopia\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 109} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!victima\_alloc\_on\_eviction@{victima\_alloc\_on\_eviction}}
\index{victima\_alloc\_on\_eviction@{victima\_alloc\_on\_eviction}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{victima\_alloc\_on\_eviction}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a1b02f4179aed3806a90cf1d061c8488d} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::victima\+\_\+alloc\+\_\+on\+\_\+eviction\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 42} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!victima\_alloc\_on\_ptw@{victima\_alloc\_on\_ptw}}
\index{victima\_alloc\_on\_ptw@{victima\_alloc\_on\_ptw}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{victima\_alloc\_on\_ptw}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a100f6c039bb345e21bd2ee47cb2abf42} 
\textbf{ UInt64} Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::victima\+\_\+alloc\+\_\+on\+\_\+ptw\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 42} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!victima\_enabled@{victima\_enabled}}
\index{victima\_enabled@{victima\_enabled}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{victima\_enabled}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_ae6993a76c5dada0755f4aa7276b7b68d} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::victima\+\_\+enabled\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 27} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ allocate()}, \textbf{ lookup()}, and \textbf{ TLB()}.

\index{ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}!victimize\_on\_ptw@{victimize\_on\_ptw}}
\index{victimize\_on\_ptw@{victimize\_on\_ptw}!ParametricDramDirectoryMSI::TLB@{ParametricDramDirectoryMSI::TLB}}
\doxysubsubsection{victimize\_on\_ptw}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1TLB_a1a8c71db137c1ff6df8b017d1da994e3} 
bool Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::victimize\+\_\+on\+\_\+ptw\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 28} of file \textbf{ tlb.\+h}.



Referenced by \textbf{ lookup()}, and \textbf{ TLB()}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/core/memory\+\_\+subsystem/parametric\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ tlb.\+h}\item 
common/core/memory\+\_\+subsystem/parametric\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ tlb.\+cc}\end{DoxyCompactItemize}
