
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kmod_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402038 <.init>:
  402038:	stp	x29, x30, [sp, #-16]!
  40203c:	mov	x29, sp
  402040:	bl	402750 <ferror@plt+0x60>
  402044:	ldp	x29, x30, [sp], #16
  402048:	ret

Disassembly of section .plt:

0000000000402050 <memcpy@plt-0x20>:
  402050:	stp	x16, x30, [sp, #-16]!
  402054:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402058:	ldr	x17, [x16, #4088]
  40205c:	add	x16, x16, #0xff8
  402060:	br	x17
  402064:	nop
  402068:	nop
  40206c:	nop

0000000000402070 <memcpy@plt>:
  402070:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402074:	ldr	x17, [x16]
  402078:	add	x16, x16, #0x0
  40207c:	br	x17

0000000000402080 <memmove@plt>:
  402080:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402084:	ldr	x17, [x16, #8]
  402088:	add	x16, x16, #0x8
  40208c:	br	x17

0000000000402090 <gzclose@plt>:
  402090:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402094:	ldr	x17, [x16, #16]
  402098:	add	x16, x16, #0x10
  40209c:	br	x17

00000000004020a0 <strtok@plt>:
  4020a0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4020a4:	ldr	x17, [x16, #24]
  4020a8:	add	x16, x16, #0x18
  4020ac:	br	x17

00000000004020b0 <strlen@plt>:
  4020b0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4020b4:	ldr	x17, [x16, #32]
  4020b8:	add	x16, x16, #0x20
  4020bc:	br	x17

00000000004020c0 <fputs@plt>:
  4020c0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4020c4:	ldr	x17, [x16, #40]
  4020c8:	add	x16, x16, #0x28
  4020cc:	br	x17

00000000004020d0 <syslog@plt>:
  4020d0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4020d4:	ldr	x17, [x16, #48]
  4020d8:	add	x16, x16, #0x30
  4020dc:	br	x17

00000000004020e0 <exit@plt>:
  4020e0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4020e4:	ldr	x17, [x16, #56]
  4020e8:	add	x16, x16, #0x38
  4020ec:	br	x17

00000000004020f0 <lzma_code@plt>:
  4020f0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4020f4:	ldr	x17, [x16, #64]
  4020f8:	add	x16, x16, #0x40
  4020fc:	br	x17

0000000000402100 <strnlen@plt>:
  402100:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402104:	ldr	x17, [x16, #72]
  402108:	add	x16, x16, #0x48
  40210c:	br	x17

0000000000402110 <secure_getenv@plt>:
  402110:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402114:	ldr	x17, [x16, #80]
  402118:	add	x16, x16, #0x50
  40211c:	br	x17

0000000000402120 <setenv@plt>:
  402120:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402124:	ldr	x17, [x16, #88]
  402128:	add	x16, x16, #0x58
  40212c:	br	x17

0000000000402130 <fgets_unlocked@plt>:
  402130:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402134:	ldr	x17, [x16, #96]
  402138:	add	x16, x16, #0x60
  40213c:	br	x17

0000000000402140 <ftell@plt>:
  402140:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402144:	ldr	x17, [x16, #104]
  402148:	add	x16, x16, #0x68
  40214c:	br	x17

0000000000402150 <sprintf@plt>:
  402150:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402154:	ldr	x17, [x16, #112]
  402158:	add	x16, x16, #0x70
  40215c:	br	x17

0000000000402160 <putc@plt>:
  402160:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402164:	ldr	x17, [x16, #120]
  402168:	add	x16, x16, #0x78
  40216c:	br	x17

0000000000402170 <opendir@plt>:
  402170:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402174:	ldr	x17, [x16, #128]
  402178:	add	x16, x16, #0x80
  40217c:	br	x17

0000000000402180 <closelog@plt>:
  402180:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402184:	ldr	x17, [x16, #136]
  402188:	add	x16, x16, #0x88
  40218c:	br	x17

0000000000402190 <unlinkat@plt>:
  402190:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402194:	ldr	x17, [x16, #144]
  402198:	add	x16, x16, #0x90
  40219c:	br	x17

00000000004021a0 <fputc@plt>:
  4021a0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4021a4:	ldr	x17, [x16, #152]
  4021a8:	add	x16, x16, #0x98
  4021ac:	br	x17

00000000004021b0 <qsort@plt>:
  4021b0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4021b4:	ldr	x17, [x16, #160]
  4021b8:	add	x16, x16, #0xa0
  4021bc:	br	x17

00000000004021c0 <asprintf@plt>:
  4021c0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4021c4:	ldr	x17, [x16, #168]
  4021c8:	add	x16, x16, #0xa8
  4021cc:	br	x17

00000000004021d0 <gzdopen@plt>:
  4021d0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4021d4:	ldr	x17, [x16, #176]
  4021d8:	add	x16, x16, #0xb0
  4021dc:	br	x17

00000000004021e0 <lseek@plt>:
  4021e0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4021e4:	ldr	x17, [x16, #184]
  4021e8:	add	x16, x16, #0xb8
  4021ec:	br	x17

00000000004021f0 <snprintf@plt>:
  4021f0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4021f4:	ldr	x17, [x16, #192]
  4021f8:	add	x16, x16, #0xc0
  4021fc:	br	x17

0000000000402200 <fclose@plt>:
  402200:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402204:	ldr	x17, [x16, #200]
  402208:	add	x16, x16, #0xc8
  40220c:	br	x17

0000000000402210 <getpid@plt>:
  402210:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402214:	ldr	x17, [x16, #208]
  402218:	add	x16, x16, #0xd0
  40221c:	br	x17

0000000000402220 <strtok_r@plt>:
  402220:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402224:	ldr	x17, [x16, #216]
  402228:	add	x16, x16, #0xd8
  40222c:	br	x17

0000000000402230 <fopen@plt>:
  402230:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402234:	ldr	x17, [x16, #224]
  402238:	add	x16, x16, #0xe0
  40223c:	br	x17

0000000000402240 <malloc@plt>:
  402240:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402244:	ldr	x17, [x16, #232]
  402248:	add	x16, x16, #0xe8
  40224c:	br	x17

0000000000402250 <open@plt>:
  402250:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402254:	ldr	x17, [x16, #240]
  402258:	add	x16, x16, #0xf0
  40225c:	br	x17

0000000000402260 <strncmp@plt>:
  402260:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402264:	ldr	x17, [x16, #248]
  402268:	add	x16, x16, #0xf8
  40226c:	br	x17

0000000000402270 <__libc_start_main@plt>:
  402270:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402274:	ldr	x17, [x16, #256]
  402278:	add	x16, x16, #0x100
  40227c:	br	x17

0000000000402280 <memset@plt>:
  402280:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402284:	ldr	x17, [x16, #264]
  402288:	add	x16, x16, #0x108
  40228c:	br	x17

0000000000402290 <fdopen@plt>:
  402290:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402294:	ldr	x17, [x16, #272]
  402298:	add	x16, x16, #0x110
  40229c:	br	x17

00000000004022a0 <gettimeofday@plt>:
  4022a0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4022a4:	ldr	x17, [x16, #280]
  4022a8:	add	x16, x16, #0x118
  4022ac:	br	x17

00000000004022b0 <calloc@plt>:
  4022b0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4022b4:	ldr	x17, [x16, #288]
  4022b8:	add	x16, x16, #0x120
  4022bc:	br	x17

00000000004022c0 <bcmp@plt>:
  4022c0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4022c4:	ldr	x17, [x16, #296]
  4022c8:	add	x16, x16, #0x128
  4022cc:	br	x17

00000000004022d0 <bsearch@plt>:
  4022d0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4022d4:	ldr	x17, [x16, #304]
  4022d8:	add	x16, x16, #0x130
  4022dc:	br	x17

00000000004022e0 <readdir@plt>:
  4022e0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4022e4:	ldr	x17, [x16, #312]
  4022e8:	add	x16, x16, #0x138
  4022ec:	br	x17

00000000004022f0 <realloc@plt>:
  4022f0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4022f4:	ldr	x17, [x16, #320]
  4022f8:	add	x16, x16, #0x140
  4022fc:	br	x17

0000000000402300 <system@plt>:
  402300:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402304:	ldr	x17, [x16, #328]
  402308:	add	x16, x16, #0x148
  40230c:	br	x17

0000000000402310 <strdup@plt>:
  402310:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402314:	ldr	x17, [x16, #336]
  402318:	add	x16, x16, #0x150
  40231c:	br	x17

0000000000402320 <closedir@plt>:
  402320:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402324:	ldr	x17, [x16, #344]
  402328:	add	x16, x16, #0x158
  40232c:	br	x17

0000000000402330 <getc_unlocked@plt>:
  402330:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402334:	ldr	x17, [x16, #352]
  402338:	add	x16, x16, #0x160
  40233c:	br	x17

0000000000402340 <strerror@plt>:
  402340:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402344:	ldr	x17, [x16, #360]
  402348:	add	x16, x16, #0x168
  40234c:	br	x17

0000000000402350 <close@plt>:
  402350:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402354:	ldr	x17, [x16, #368]
  402358:	add	x16, x16, #0x170
  40235c:	br	x17

0000000000402360 <gzread@plt>:
  402360:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402364:	ldr	x17, [x16, #376]
  402368:	add	x16, x16, #0x178
  40236c:	br	x17

0000000000402370 <strrchr@plt>:
  402370:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402374:	ldr	x17, [x16, #384]
  402378:	add	x16, x16, #0x180
  40237c:	br	x17

0000000000402380 <__gmon_start__@plt>:
  402380:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402384:	ldr	x17, [x16, #392]
  402388:	add	x16, x16, #0x188
  40238c:	br	x17

0000000000402390 <fdopendir@plt>:
  402390:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402394:	ldr	x17, [x16, #400]
  402398:	add	x16, x16, #0x190
  40239c:	br	x17

00000000004023a0 <write@plt>:
  4023a0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4023a4:	ldr	x17, [x16, #408]
  4023a8:	add	x16, x16, #0x198
  4023ac:	br	x17

00000000004023b0 <fseek@plt>:
  4023b0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4023b4:	ldr	x17, [x16, #416]
  4023b8:	add	x16, x16, #0x1a0
  4023bc:	br	x17

00000000004023c0 <abort@plt>:
  4023c0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4023c4:	ldr	x17, [x16, #424]
  4023c8:	add	x16, x16, #0x1a8
  4023cc:	br	x17

00000000004023d0 <openlog@plt>:
  4023d0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4023d4:	ldr	x17, [x16, #432]
  4023d8:	add	x16, x16, #0x1b0
  4023dc:	br	x17

00000000004023e0 <puts@plt>:
  4023e0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4023e4:	ldr	x17, [x16, #440]
  4023e8:	add	x16, x16, #0x1b8
  4023ec:	br	x17

00000000004023f0 <lzma_stream_decoder@plt>:
  4023f0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4023f4:	ldr	x17, [x16, #448]
  4023f8:	add	x16, x16, #0x1c0
  4023fc:	br	x17

0000000000402400 <strsep@plt>:
  402400:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402404:	ldr	x17, [x16, #456]
  402408:	add	x16, x16, #0x1c8
  40240c:	br	x17

0000000000402410 <getopt_long@plt>:
  402410:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402414:	ldr	x17, [x16, #464]
  402418:	add	x16, x16, #0x1d0
  40241c:	br	x17

0000000000402420 <lzma_end@plt>:
  402420:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402424:	ldr	x17, [x16, #472]
  402428:	add	x16, x16, #0x1d8
  40242c:	br	x17

0000000000402430 <strcmp@plt>:
  402430:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402434:	ldr	x17, [x16, #480]
  402438:	add	x16, x16, #0x1e0
  40243c:	br	x17

0000000000402440 <basename@plt>:
  402440:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402444:	ldr	x17, [x16, #488]
  402448:	add	x16, x16, #0x1e8
  40244c:	br	x17

0000000000402450 <__ctype_b_loc@plt>:
  402450:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402454:	ldr	x17, [x16, #496]
  402458:	add	x16, x16, #0x1f0
  40245c:	br	x17

0000000000402460 <mmap@plt>:
  402460:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402464:	ldr	x17, [x16, #504]
  402468:	add	x16, x16, #0x1f8
  40246c:	br	x17

0000000000402470 <strtol@plt>:
  402470:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402474:	ldr	x17, [x16, #512]
  402478:	add	x16, x16, #0x200
  40247c:	br	x17

0000000000402480 <fread@plt>:
  402480:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402484:	ldr	x17, [x16, #520]
  402488:	add	x16, x16, #0x208
  40248c:	br	x17

0000000000402490 <gzerror@plt>:
  402490:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402494:	ldr	x17, [x16, #528]
  402498:	add	x16, x16, #0x210
  40249c:	br	x17

00000000004024a0 <free@plt>:
  4024a0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4024a4:	ldr	x17, [x16, #536]
  4024a8:	add	x16, x16, #0x218
  4024ac:	br	x17

00000000004024b0 <renameat@plt>:
  4024b0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4024b4:	ldr	x17, [x16, #544]
  4024b8:	add	x16, x16, #0x220
  4024bc:	br	x17

00000000004024c0 <vasprintf@plt>:
  4024c0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4024c4:	ldr	x17, [x16, #552]
  4024c8:	add	x16, x16, #0x228
  4024cc:	br	x17

00000000004024d0 <strchr@plt>:
  4024d0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4024d4:	ldr	x17, [x16, #560]
  4024d8:	add	x16, x16, #0x230
  4024dc:	br	x17

00000000004024e0 <strtoull@plt>:
  4024e0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4024e4:	ldr	x17, [x16, #568]
  4024e8:	add	x16, x16, #0x238
  4024ec:	br	x17

00000000004024f0 <init_module@plt>:
  4024f0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4024f4:	ldr	x17, [x16, #576]
  4024f8:	add	x16, x16, #0x240
  4024fc:	br	x17

0000000000402500 <fwrite@plt>:
  402500:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402504:	ldr	x17, [x16, #584]
  402508:	add	x16, x16, #0x248
  40250c:	br	x17

0000000000402510 <fnmatch@plt>:
  402510:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402514:	ldr	x17, [x16, #592]
  402518:	add	x16, x16, #0x250
  40251c:	br	x17

0000000000402520 <munmap@plt>:
  402520:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402524:	ldr	x17, [x16, #600]
  402528:	add	x16, x16, #0x258
  40252c:	br	x17

0000000000402530 <fflush@plt>:
  402530:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402534:	ldr	x17, [x16, #608]
  402538:	add	x16, x16, #0x260
  40253c:	br	x17

0000000000402540 <strcpy@plt>:
  402540:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402544:	ldr	x17, [x16, #616]
  402548:	add	x16, x16, #0x268
  40254c:	br	x17

0000000000402550 <dirfd@plt>:
  402550:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402554:	ldr	x17, [x16, #624]
  402558:	add	x16, x16, #0x270
  40255c:	br	x17

0000000000402560 <unsetenv@plt>:
  402560:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402564:	ldr	x17, [x16, #632]
  402568:	add	x16, x16, #0x278
  40256c:	br	x17

0000000000402570 <get_current_dir_name@plt>:
  402570:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402574:	ldr	x17, [x16, #640]
  402578:	add	x16, x16, #0x280
  40257c:	br	x17

0000000000402580 <read@plt>:
  402580:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402584:	ldr	x17, [x16, #648]
  402588:	add	x16, x16, #0x288
  40258c:	br	x17

0000000000402590 <__fxstat@plt>:
  402590:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402594:	ldr	x17, [x16, #656]
  402598:	add	x16, x16, #0x290
  40259c:	br	x17

00000000004025a0 <strstr@plt>:
  4025a0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4025a4:	ldr	x17, [x16, #664]
  4025a8:	add	x16, x16, #0x298
  4025ac:	br	x17

00000000004025b0 <__isoc99_sscanf@plt>:
  4025b0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4025b4:	ldr	x17, [x16, #672]
  4025b8:	add	x16, x16, #0x2a0
  4025bc:	br	x17

00000000004025c0 <regexec@plt>:
  4025c0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4025c4:	ldr	x17, [x16, #680]
  4025c8:	add	x16, x16, #0x2a8
  4025cc:	br	x17

00000000004025d0 <regfree@plt>:
  4025d0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4025d4:	ldr	x17, [x16, #688]
  4025d8:	add	x16, x16, #0x2b0
  4025dc:	br	x17

00000000004025e0 <regcomp@plt>:
  4025e0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4025e4:	ldr	x17, [x16, #696]
  4025e8:	add	x16, x16, #0x2b8
  4025ec:	br	x17

00000000004025f0 <strcspn@plt>:
  4025f0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4025f4:	ldr	x17, [x16, #704]
  4025f8:	add	x16, x16, #0x2c0
  4025fc:	br	x17

0000000000402600 <vfprintf@plt>:
  402600:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402604:	ldr	x17, [x16, #712]
  402608:	add	x16, x16, #0x2c8
  40260c:	br	x17

0000000000402610 <openat@plt>:
  402610:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402614:	ldr	x17, [x16, #720]
  402618:	add	x16, x16, #0x2d0
  40261c:	br	x17

0000000000402620 <printf@plt>:
  402620:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402624:	ldr	x17, [x16, #728]
  402628:	add	x16, x16, #0x2d8
  40262c:	br	x17

0000000000402630 <__assert_fail@plt>:
  402630:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402634:	ldr	x17, [x16, #736]
  402638:	add	x16, x16, #0x2e0
  40263c:	br	x17

0000000000402640 <__errno_location@plt>:
  402640:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402644:	ldr	x17, [x16, #744]
  402648:	add	x16, x16, #0x2e8
  40264c:	br	x17

0000000000402650 <uname@plt>:
  402650:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402654:	ldr	x17, [x16, #752]
  402658:	add	x16, x16, #0x2f0
  40265c:	br	x17

0000000000402660 <getenv@plt>:
  402660:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402664:	ldr	x17, [x16, #760]
  402668:	add	x16, x16, #0x2f8
  40266c:	br	x17

0000000000402670 <putchar@plt>:
  402670:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402674:	ldr	x17, [x16, #768]
  402678:	add	x16, x16, #0x300
  40267c:	br	x17

0000000000402680 <__xstat@plt>:
  402680:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402684:	ldr	x17, [x16, #776]
  402688:	add	x16, x16, #0x308
  40268c:	br	x17

0000000000402690 <syscall@plt>:
  402690:	adrp	x16, 42c000 <ferror@plt+0x29910>
  402694:	ldr	x17, [x16, #784]
  402698:	add	x16, x16, #0x310
  40269c:	br	x17

00000000004026a0 <mkdir@plt>:
  4026a0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4026a4:	ldr	x17, [x16, #792]
  4026a8:	add	x16, x16, #0x318
  4026ac:	br	x17

00000000004026b0 <fprintf@plt>:
  4026b0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4026b4:	ldr	x17, [x16, #800]
  4026b8:	add	x16, x16, #0x320
  4026bc:	br	x17

00000000004026c0 <fgets@plt>:
  4026c0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4026c4:	ldr	x17, [x16, #808]
  4026c8:	add	x16, x16, #0x328
  4026cc:	br	x17

00000000004026d0 <delete_module@plt>:
  4026d0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4026d4:	ldr	x17, [x16, #816]
  4026d8:	add	x16, x16, #0x330
  4026dc:	br	x17

00000000004026e0 <__fxstatat@plt>:
  4026e0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4026e4:	ldr	x17, [x16, #824]
  4026e8:	add	x16, x16, #0x338
  4026ec:	br	x17

00000000004026f0 <ferror@plt>:
  4026f0:	adrp	x16, 42c000 <ferror@plt+0x29910>
  4026f4:	ldr	x17, [x16, #832]
  4026f8:	add	x16, x16, #0x340
  4026fc:	br	x17

Disassembly of section .text:

0000000000402700 <.text>:
  402700:	mov	x29, #0x0                   	// #0
  402704:	mov	x30, #0x0                   	// #0
  402708:	mov	x5, x0
  40270c:	ldr	x1, [sp]
  402710:	add	x2, sp, #0x8
  402714:	mov	x6, sp
  402718:	movz	x0, #0x0, lsl #48
  40271c:	movk	x0, #0x0, lsl #32
  402720:	movk	x0, #0x40, lsl #16
  402724:	movk	x0, #0x280c
  402728:	movz	x3, #0x0, lsl #48
  40272c:	movk	x3, #0x0, lsl #32
  402730:	movk	x3, #0x41, lsl #16
  402734:	movk	x3, #0x6450
  402738:	movz	x4, #0x0, lsl #48
  40273c:	movk	x4, #0x0, lsl #32
  402740:	movk	x4, #0x41, lsl #16
  402744:	movk	x4, #0x64d0
  402748:	bl	402270 <__libc_start_main@plt>
  40274c:	bl	4023c0 <abort@plt>
  402750:	adrp	x0, 42b000 <ferror@plt+0x28910>
  402754:	ldr	x0, [x0, #4064]
  402758:	cbz	x0, 402760 <ferror@plt+0x70>
  40275c:	b	402380 <__gmon_start__@plt>
  402760:	ret
  402764:	nop
  402768:	adrp	x0, 42c000 <ferror@plt+0x29910>
  40276c:	add	x0, x0, #0x378
  402770:	adrp	x1, 42c000 <ferror@plt+0x29910>
  402774:	add	x1, x1, #0x378
  402778:	cmp	x1, x0
  40277c:	b.eq	402794 <ferror@plt+0xa4>  // b.none
  402780:	adrp	x1, 416000 <ferror@plt+0x13910>
  402784:	ldr	x1, [x1, #1320]
  402788:	cbz	x1, 402794 <ferror@plt+0xa4>
  40278c:	mov	x16, x1
  402790:	br	x16
  402794:	ret
  402798:	adrp	x0, 42c000 <ferror@plt+0x29910>
  40279c:	add	x0, x0, #0x378
  4027a0:	adrp	x1, 42c000 <ferror@plt+0x29910>
  4027a4:	add	x1, x1, #0x378
  4027a8:	sub	x1, x1, x0
  4027ac:	lsr	x2, x1, #63
  4027b0:	add	x1, x2, x1, asr #3
  4027b4:	cmp	xzr, x1, asr #1
  4027b8:	asr	x1, x1, #1
  4027bc:	b.eq	4027d4 <ferror@plt+0xe4>  // b.none
  4027c0:	adrp	x2, 416000 <ferror@plt+0x13910>
  4027c4:	ldr	x2, [x2, #1328]
  4027c8:	cbz	x2, 4027d4 <ferror@plt+0xe4>
  4027cc:	mov	x16, x2
  4027d0:	br	x16
  4027d4:	ret
  4027d8:	stp	x29, x30, [sp, #-32]!
  4027dc:	mov	x29, sp
  4027e0:	str	x19, [sp, #16]
  4027e4:	adrp	x19, 42c000 <ferror@plt+0x29910>
  4027e8:	ldrb	w0, [x19, #928]
  4027ec:	cbnz	w0, 4027fc <ferror@plt+0x10c>
  4027f0:	bl	402768 <ferror@plt+0x78>
  4027f4:	mov	w0, #0x1                   	// #1
  4027f8:	strb	w0, [x19, #928]
  4027fc:	ldr	x19, [sp, #16]
  402800:	ldp	x29, x30, [sp], #32
  402804:	ret
  402808:	b	402798 <ferror@plt+0xa8>
  40280c:	stp	x29, x30, [sp, #-32]!
  402810:	adrp	x8, 42c000 <ferror@plt+0x29910>
  402814:	ldr	x8, [x8, #920]
  402818:	stp	x20, x19, [sp, #16]
  40281c:	mov	x19, x1
  402820:	adrp	x1, 416000 <ferror@plt+0x13910>
  402824:	mov	w20, w0
  402828:	add	x1, x1, #0x538
  40282c:	mov	x0, x8
  402830:	mov	x29, sp
  402834:	bl	402430 <strcmp@plt>
  402838:	cbz	w0, 40284c <ferror@plt+0x15c>
  40283c:	mov	w0, w20
  402840:	mov	x1, x19
  402844:	bl	4029e8 <ferror@plt+0x2f8>
  402848:	b	402858 <ferror@plt+0x168>
  40284c:	mov	w0, w20
  402850:	mov	x1, x19
  402854:	bl	402864 <ferror@plt+0x174>
  402858:	ldp	x20, x19, [sp, #16]
  40285c:	ldp	x29, x30, [sp], #32
  402860:	ret
  402864:	stp	x29, x30, [sp, #-64]!
  402868:	adrp	x2, 416000 <ferror@plt+0x13910>
  40286c:	adrp	x3, 416000 <ferror@plt+0x13910>
  402870:	add	x2, x2, #0x6e3
  402874:	add	x3, x3, #0x6e8
  402878:	mov	x4, xzr
  40287c:	stp	x24, x23, [sp, #16]
  402880:	stp	x22, x21, [sp, #32]
  402884:	stp	x20, x19, [sp, #48]
  402888:	mov	x29, sp
  40288c:	mov	x19, x1
  402890:	mov	w20, w0
  402894:	bl	402410 <getopt_long@plt>
  402898:	mov	w2, w0
  40289c:	cmp	w0, #0x55
  4028a0:	b.gt	4028c0 <ferror@plt+0x1d0>
  4028a4:	cmn	w2, #0x1
  4028a8:	b.eq	4028e0 <ferror@plt+0x1f0>  // b.none
  4028ac:	cmp	w2, #0x3f
  4028b0:	b.ne	402990 <ferror@plt+0x2a0>  // b.any
  4028b4:	mov	w8, wzr
  4028b8:	mov	w0, #0x1                   	// #1
  4028bc:	b	402908 <ferror@plt+0x218>
  4028c0:	cmp	w2, #0x56
  4028c4:	b.eq	4028e8 <ferror@plt+0x1f8>  // b.none
  4028c8:	cmp	w2, #0x68
  4028cc:	b.ne	402990 <ferror@plt+0x2a0>  // b.any
  4028d0:	mov	w0, w20
  4028d4:	mov	x1, x19
  4028d8:	bl	402a6c <ferror@plt+0x37c>
  4028dc:	b	402900 <ferror@plt+0x210>
  4028e0:	mov	w8, #0x1                   	// #1
  4028e4:	b	402908 <ferror@plt+0x218>
  4028e8:	adrp	x0, 416000 <ferror@plt+0x13910>
  4028ec:	add	x0, x0, #0x53d
  4028f0:	bl	4023e0 <puts@plt>
  4028f4:	adrp	x0, 416000 <ferror@plt+0x13910>
  4028f8:	add	x0, x0, #0x54d
  4028fc:	bl	4023e0 <puts@plt>
  402900:	mov	w8, wzr
  402904:	mov	w0, wzr
  402908:	cbz	w8, 4029d4 <ferror@plt+0x2e4>
  40290c:	adrp	x8, 42c000 <ferror@plt+0x29910>
  402910:	ldrsw	x8, [x8, #904]
  402914:	cmp	w8, w20
  402918:	b.ge	4029a8 <ferror@plt+0x2b8>  // b.tcont
  40291c:	ldr	x21, [x19, x8, lsl #3]
  402920:	adrp	x23, 416000 <ferror@plt+0x13910>
  402924:	mov	x22, xzr
  402928:	add	x23, x23, #0x748
  40292c:	ldr	x24, [x23, x22]
  402930:	mov	x1, x21
  402934:	ldr	x0, [x24]
  402938:	bl	402430 <strcmp@plt>
  40293c:	cbz	w0, 402958 <ferror@plt+0x268>
  402940:	add	x22, x22, #0x8
  402944:	cmp	x22, #0x18
  402948:	b.ne	40292c <ferror@plt+0x23c>  // b.any
  40294c:	mov	w0, #0xffffffea            	// #-22
  402950:	tbz	w0, #31, 4029d4 <ferror@plt+0x2e4>
  402954:	b	402974 <ferror@plt+0x284>
  402958:	ldr	x8, [x24, #8]
  40295c:	sub	w20, w20, #0x1
  402960:	add	x19, x19, #0x8
  402964:	mov	w0, w20
  402968:	mov	x1, x19
  40296c:	blr	x8
  402970:	tbz	w0, #31, 4029d4 <ferror@plt+0x2e4>
  402974:	adrp	x8, 42c000 <ferror@plt+0x29910>
  402978:	ldr	x0, [x8, #888]
  40297c:	adrp	x1, 416000 <ferror@plt+0x13910>
  402980:	add	x1, x1, #0x5ac
  402984:	mov	x2, x21
  402988:	bl	4026b0 <fprintf@plt>
  40298c:	b	4029c4 <ferror@plt+0x2d4>
  402990:	adrp	x8, 42c000 <ferror@plt+0x29910>
  402994:	ldr	x0, [x8, #888]
  402998:	adrp	x1, 416000 <ferror@plt+0x13910>
  40299c:	add	x1, x1, #0x56e
  4029a0:	bl	4026b0 <fprintf@plt>
  4029a4:	b	4028b4 <ferror@plt+0x1c4>
  4029a8:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4029ac:	ldr	x3, [x8, #888]
  4029b0:	adrp	x0, 416000 <ferror@plt+0x13910>
  4029b4:	add	x0, x0, #0x59b
  4029b8:	mov	w1, #0x10                  	// #16
  4029bc:	mov	w2, #0x1                   	// #1
  4029c0:	bl	402500 <fwrite@plt>
  4029c4:	mov	w0, w20
  4029c8:	mov	x1, x19
  4029cc:	bl	402a6c <ferror@plt+0x37c>
  4029d0:	mov	w0, #0x1                   	// #1
  4029d4:	ldp	x20, x19, [sp, #48]
  4029d8:	ldp	x22, x21, [sp, #32]
  4029dc:	ldp	x24, x23, [sp, #16]
  4029e0:	ldp	x29, x30, [sp], #64
  4029e4:	ret
  4029e8:	stp	x29, x30, [sp, #-64]!
  4029ec:	stp	x24, x23, [sp, #16]
  4029f0:	stp	x22, x21, [sp, #32]
  4029f4:	stp	x20, x19, [sp, #48]
  4029f8:	ldr	x8, [x1]
  4029fc:	mov	w20, w0
  402a00:	mov	x29, sp
  402a04:	mov	x19, x1
  402a08:	mov	x0, x8
  402a0c:	bl	402440 <basename@plt>
  402a10:	adrp	x23, 416000 <ferror@plt+0x13910>
  402a14:	mov	x21, x0
  402a18:	mov	x22, xzr
  402a1c:	add	x23, x23, #0x760
  402a20:	ldr	x24, [x23, x22]
  402a24:	mov	x1, x21
  402a28:	ldr	x0, [x24]
  402a2c:	bl	402430 <strcmp@plt>
  402a30:	cbz	w0, 402a48 <ferror@plt+0x358>
  402a34:	add	x22, x22, #0x8
  402a38:	cmp	x22, #0x30
  402a3c:	b.ne	402a20 <ferror@plt+0x330>  // b.any
  402a40:	mov	w0, #0xfffffffe            	// #-2
  402a44:	b	402a58 <ferror@plt+0x368>
  402a48:	ldr	x8, [x24, #8]
  402a4c:	mov	w0, w20
  402a50:	mov	x1, x19
  402a54:	blr	x8
  402a58:	ldp	x20, x19, [sp, #48]
  402a5c:	ldp	x22, x21, [sp, #32]
  402a60:	ldp	x24, x23, [sp, #16]
  402a64:	ldp	x29, x30, [sp], #64
  402a68:	ret
  402a6c:	stp	x29, x30, [sp, #-48]!
  402a70:	stp	x20, x19, [sp, #32]
  402a74:	ldr	x0, [x1]
  402a78:	str	x21, [sp, #16]
  402a7c:	mov	x29, sp
  402a80:	bl	402440 <basename@plt>
  402a84:	mov	x1, x0
  402a88:	adrp	x0, 416000 <ferror@plt+0x13910>
  402a8c:	add	x0, x0, #0x5c7
  402a90:	bl	402620 <printf@plt>
  402a94:	adrp	x21, 416000 <ferror@plt+0x13910>
  402a98:	adrp	x19, 416000 <ferror@plt+0x13910>
  402a9c:	mov	x20, xzr
  402aa0:	add	x21, x21, #0x748
  402aa4:	add	x19, x19, #0x684
  402aa8:	b	402ab8 <ferror@plt+0x3c8>
  402aac:	add	x20, x20, #0x8
  402ab0:	cmp	x20, #0x18
  402ab4:	b.eq	402ad4 <ferror@plt+0x3e4>  // b.none
  402ab8:	ldr	x8, [x21, x20]
  402abc:	ldr	x2, [x8, #16]
  402ac0:	cbz	x2, 402aac <ferror@plt+0x3bc>
  402ac4:	ldr	x1, [x8]
  402ac8:	mov	x0, x19
  402acc:	bl	402620 <printf@plt>
  402ad0:	b	402aac <ferror@plt+0x3bc>
  402ad4:	adrp	x0, 416000 <ferror@plt+0x13910>
  402ad8:	add	x0, x0, #0x690
  402adc:	bl	4023e0 <puts@plt>
  402ae0:	adrp	x21, 416000 <ferror@plt+0x13910>
  402ae4:	adrp	x19, 416000 <ferror@plt+0x13910>
  402ae8:	mov	x20, xzr
  402aec:	add	x21, x21, #0x760
  402af0:	add	x19, x19, #0x684
  402af4:	b	402b04 <ferror@plt+0x414>
  402af8:	add	x20, x20, #0x8
  402afc:	cmp	x20, #0x30
  402b00:	b.eq	402b20 <ferror@plt+0x430>  // b.none
  402b04:	ldr	x8, [x21, x20]
  402b08:	ldr	x2, [x8, #16]
  402b0c:	cbz	x2, 402af8 <ferror@plt+0x408>
  402b10:	ldr	x1, [x8]
  402b14:	mov	x0, x19
  402b18:	bl	402620 <printf@plt>
  402b1c:	b	402af8 <ferror@plt+0x408>
  402b20:	ldp	x20, x19, [sp, #32]
  402b24:	ldr	x21, [sp, #16]
  402b28:	mov	w0, wzr
  402b2c:	ldp	x29, x30, [sp], #48
  402b30:	ret
  402b34:	sub	sp, sp, #0x70
  402b38:	stp	x29, x30, [sp, #16]
  402b3c:	add	x29, sp, #0x10
  402b40:	cmp	w0, #0x1
  402b44:	str	x27, [sp, #32]
  402b48:	stp	x26, x25, [sp, #48]
  402b4c:	stp	x24, x23, [sp, #64]
  402b50:	stp	x22, x21, [sp, #80]
  402b54:	stp	x20, x19, [sp, #96]
  402b58:	str	xzr, [x29, #24]
  402b5c:	b.ne	402ca4 <ferror@plt+0x5b4>  // b.any
  402b60:	add	x1, x29, #0x18
  402b64:	mov	x0, xzr
  402b68:	bl	40c2f0 <ferror@plt+0x9c00>
  402b6c:	cbz	x0, 402cc4 <ferror@plt+0x5d4>
  402b70:	add	x1, sp, #0x8
  402b74:	mov	x19, x0
  402b78:	bl	4121e4 <ferror@plt+0xfaf4>
  402b7c:	tbnz	w0, #31, 402ce8 <ferror@plt+0x5f8>
  402b80:	adrp	x0, 416000 <ferror@plt+0x13910>
  402b84:	add	x0, x0, #0x831
  402b88:	bl	4023e0 <puts@plt>
  402b8c:	ldr	x20, [sp, #8]
  402b90:	cbz	x20, 402c6c <ferror@plt+0x57c>
  402b94:	adrp	x21, 416000 <ferror@plt+0x13910>
  402b98:	add	x21, x21, #0x857
  402b9c:	adrp	x27, 42c000 <ferror@plt+0x29910>
  402ba0:	b	402bd0 <ferror@plt+0x4e0>
  402ba4:	mov	w0, #0xa                   	// #10
  402ba8:	bl	402670 <putchar@plt>
  402bac:	mov	x0, x23
  402bb0:	bl	410c24 <ferror@plt+0xe534>
  402bb4:	mov	x0, x22
  402bb8:	bl	410f6c <ferror@plt+0xe87c>
  402bbc:	ldr	x0, [sp, #8]
  402bc0:	mov	x1, x20
  402bc4:	bl	40d790 <ferror@plt+0xb0a0>
  402bc8:	mov	x20, x0
  402bcc:	cbz	x0, 402c6c <ferror@plt+0x57c>
  402bd0:	mov	x0, x20
  402bd4:	bl	411344 <ferror@plt+0xec54>
  402bd8:	mov	x22, x0
  402bdc:	bl	411360 <ferror@plt+0xec70>
  402be0:	mov	x23, x0
  402be4:	mov	x0, x22
  402be8:	bl	41290c <ferror@plt+0x1021c>
  402bec:	mov	w24, w0
  402bf0:	mov	x0, x22
  402bf4:	bl	412620 <ferror@plt+0xff30>
  402bf8:	mov	x2, x0
  402bfc:	mov	x0, x21
  402c00:	mov	x1, x23
  402c04:	mov	w3, w24
  402c08:	bl	402620 <printf@plt>
  402c0c:	mov	x0, x22
  402c10:	bl	412a00 <ferror@plt+0x10310>
  402c14:	mov	x23, x0
  402c18:	cbz	x0, 402ba4 <ferror@plt+0x4b4>
  402c1c:	mov	w25, #0x20                  	// #32
  402c20:	mov	x24, x23
  402c24:	mov	x0, x24
  402c28:	bl	411344 <ferror@plt+0xec54>
  402c2c:	mov	x26, x0
  402c30:	mov	w0, w25
  402c34:	bl	402670 <putchar@plt>
  402c38:	mov	x0, x26
  402c3c:	bl	411360 <ferror@plt+0xec70>
  402c40:	ldr	x1, [x27, #912]
  402c44:	bl	4020c0 <fputs@plt>
  402c48:	mov	x0, x26
  402c4c:	bl	410f6c <ferror@plt+0xe87c>
  402c50:	mov	x0, x23
  402c54:	mov	x1, x24
  402c58:	bl	40d790 <ferror@plt+0xb0a0>
  402c5c:	mov	x24, x0
  402c60:	mov	w25, #0x2c                  	// #44
  402c64:	cbnz	x0, 402c24 <ferror@plt+0x534>
  402c68:	b	402ba4 <ferror@plt+0x4b4>
  402c6c:	ldr	x0, [sp, #8]
  402c70:	bl	410c24 <ferror@plt+0xe534>
  402c74:	mov	x0, x19
  402c78:	bl	40c624 <ferror@plt+0x9f34>
  402c7c:	mov	w19, wzr
  402c80:	mov	w0, w19
  402c84:	ldp	x20, x19, [sp, #96]
  402c88:	ldp	x22, x21, [sp, #80]
  402c8c:	ldp	x24, x23, [sp, #64]
  402c90:	ldp	x26, x25, [sp, #48]
  402c94:	ldr	x27, [sp, #32]
  402c98:	ldp	x29, x30, [sp, #16]
  402c9c:	add	sp, sp, #0x70
  402ca0:	ret
  402ca4:	adrp	x8, 42c000 <ferror@plt+0x29910>
  402ca8:	ldr	x0, [x8, #888]
  402cac:	ldr	x2, [x1]
  402cb0:	adrp	x1, 416000 <ferror@plt+0x13910>
  402cb4:	add	x1, x1, #0x7e1
  402cb8:	bl	4026b0 <fprintf@plt>
  402cbc:	mov	w19, #0x1                   	// #1
  402cc0:	b	402c80 <ferror@plt+0x590>
  402cc4:	adrp	x8, 42c000 <ferror@plt+0x29910>
  402cc8:	ldr	x3, [x8, #888]
  402ccc:	adrp	x0, 416000 <ferror@plt+0x13910>
  402cd0:	add	x0, x0, #0x7ec
  402cd4:	mov	w1, #0x1a                  	// #26
  402cd8:	mov	w2, #0x1                   	// #1
  402cdc:	mov	w19, #0x1                   	// #1
  402ce0:	bl	402500 <fwrite@plt>
  402ce4:	b	402c80 <ferror@plt+0x590>
  402ce8:	adrp	x8, 42c000 <ferror@plt+0x29910>
  402cec:	ldr	x20, [x8, #888]
  402cf0:	neg	w0, w0
  402cf4:	bl	402340 <strerror@plt>
  402cf8:	adrp	x1, 416000 <ferror@plt+0x13910>
  402cfc:	mov	x2, x0
  402d00:	add	x1, x1, #0x807
  402d04:	mov	x0, x20
  402d08:	bl	4026b0 <fprintf@plt>
  402d0c:	mov	x0, x19
  402d10:	bl	40c624 <ferror@plt+0x9f34>
  402d14:	mov	w19, #0x1                   	// #1
  402d18:	b	402c80 <ferror@plt+0x590>
  402d1c:	sub	sp, sp, #0xf0
  402d20:	stp	x26, x25, [sp, #176]
  402d24:	stp	x24, x23, [sp, #192]
  402d28:	stp	x22, x21, [sp, #208]
  402d2c:	adrp	x22, 416000 <ferror@plt+0x13910>
  402d30:	adrp	x23, 416000 <ferror@plt+0x13910>
  402d34:	adrp	x24, 416000 <ferror@plt+0x13910>
  402d38:	adrp	x26, 416000 <ferror@plt+0x13910>
  402d3c:	stp	x29, x30, [sp, #144]
  402d40:	stp	x28, x27, [sp, #160]
  402d44:	stp	x20, x19, [sp, #224]
  402d48:	add	x29, sp, #0x90
  402d4c:	mov	x19, x1
  402d50:	mov	w21, w0
  402d54:	mov	w20, wzr
  402d58:	add	x22, x22, #0xb50
  402d5c:	add	x23, x23, #0xb58
  402d60:	add	x24, x24, #0x575
  402d64:	add	x26, x26, #0x898
  402d68:	adrp	x25, 42c000 <ferror@plt+0x29910>
  402d6c:	adrp	x28, 42c000 <ferror@plt+0x29910>
  402d70:	stur	xzr, [x29, #-8]
  402d74:	b	402d88 <ferror@plt+0x698>
  402d78:	bl	402fb8 <ferror@plt+0x8c8>
  402d7c:	mov	w27, wzr
  402d80:	mov	w8, #0x1                   	// #1
  402d84:	cbnz	w8, 402e38 <ferror@plt+0x748>
  402d88:	mov	x4, sp
  402d8c:	mov	w0, w21
  402d90:	mov	x1, x19
  402d94:	mov	x2, x22
  402d98:	mov	x3, x23
  402d9c:	str	wzr, [sp]
  402da0:	bl	402410 <getopt_long@plt>
  402da4:	sub	w8, w0, #0x3f
  402da8:	mov	w2, w0
  402dac:	cmp	w8, #0x37
  402db0:	b.hi	402de0 <ferror@plt+0x6f0>  // b.pmore
  402db4:	adr	x9, 402d78 <ferror@plt+0x688>
  402db8:	ldrb	w10, [x26, x8]
  402dbc:	add	x9, x9, x10, lsl #2
  402dc0:	br	x9
  402dc4:	adrp	x0, 416000 <ferror@plt+0x13910>
  402dc8:	add	x0, x0, #0x53d
  402dcc:	bl	4023e0 <puts@plt>
  402dd0:	adrp	x0, 416000 <ferror@plt+0x13910>
  402dd4:	add	x0, x0, #0x54d
  402dd8:	bl	4023e0 <puts@plt>
  402ddc:	b	402d7c <ferror@plt+0x68c>
  402de0:	cmn	w2, #0x1
  402de4:	b.ne	402df0 <ferror@plt+0x700>  // b.any
  402de8:	mov	w8, #0x2                   	// #2
  402dec:	b	402d84 <ferror@plt+0x694>
  402df0:	mov	w0, #0x3                   	// #3
  402df4:	mov	x1, x24
  402df8:	bl	40a83c <ferror@plt+0x814c>
  402dfc:	mov	w8, #0x1                   	// #1
  402e00:	mov	w27, #0x1                   	// #1
  402e04:	b	402d84 <ferror@plt+0x694>
  402e08:	mov	w8, wzr
  402e0c:	orr	w20, w20, #0x200
  402e10:	b	402d84 <ferror@plt+0x694>
  402e14:	mov	w9, #0x1                   	// #1
  402e18:	mov	w8, wzr
  402e1c:	strb	w9, [x25, #932]
  402e20:	b	402d84 <ferror@plt+0x694>
  402e24:	ldr	w9, [x28, #840]
  402e28:	mov	w8, wzr
  402e2c:	add	w9, w9, #0x1
  402e30:	str	w9, [x28, #840]
  402e34:	b	402d84 <ferror@plt+0x694>
  402e38:	cmp	w8, #0x2
  402e3c:	b.ne	402f94 <ferror@plt+0x8a4>  // b.any
  402e40:	ldrb	w0, [x25, #932]
  402e44:	bl	40a7e8 <ferror@plt+0x80f8>
  402e48:	adrp	x23, 42c000 <ferror@plt+0x29910>
  402e4c:	ldr	w8, [x23, #904]
  402e50:	cmp	w8, w21
  402e54:	b.ge	402f58 <ferror@plt+0x868>  // b.tcont
  402e58:	sub	x1, x29, #0x8
  402e5c:	mov	x0, xzr
  402e60:	bl	40c2f0 <ferror@plt+0x9c00>
  402e64:	cbz	x0, 402f64 <ferror@plt+0x874>
  402e68:	ldr	w1, [x28, #840]
  402e6c:	mov	x22, x0
  402e70:	bl	40a9ac <ferror@plt+0x82bc>
  402e74:	ldrsw	x26, [x23, #904]
  402e78:	cmp	w26, w21
  402e7c:	b.ge	402f7c <ferror@plt+0x88c>  // b.tcont
  402e80:	sxtw	x27, w21
  402e84:	adrp	x21, 416000 <ferror@plt+0x13910>
  402e88:	adrp	x23, 416000 <ferror@plt+0x13910>
  402e8c:	mov	w25, wzr
  402e90:	add	x21, x21, #0x901
  402e94:	add	x23, x23, #0x91e
  402e98:	ldr	x24, [x19, x26, lsl #3]
  402e9c:	mov	x1, sp
  402ea0:	mov	x0, x24
  402ea4:	bl	4164d8 <ferror@plt+0x13de8>
  402ea8:	sub	x2, x29, #0x10
  402eac:	cbz	w0, 402f14 <ferror@plt+0x824>
  402eb0:	mov	x0, x22
  402eb4:	mov	x1, x24
  402eb8:	bl	410cec <ferror@plt+0xe5fc>
  402ebc:	tbnz	w0, #31, 402f24 <ferror@plt+0x834>
  402ec0:	tbnz	w20, #9, 402ed0 <ferror@plt+0x7e0>
  402ec4:	ldur	x0, [x29, #-16]
  402ec8:	bl	402fdc <ferror@plt+0x8ec>
  402ecc:	tbnz	w0, #31, 402efc <ferror@plt+0x80c>
  402ed0:	ldur	x0, [x29, #-16]
  402ed4:	mov	w1, w20
  402ed8:	bl	4113d0 <ferror@plt+0xece0>
  402edc:	tbz	w0, #31, 402f00 <ferror@plt+0x810>
  402ee0:	neg	w0, w0
  402ee4:	bl	402340 <strerror@plt>
  402ee8:	mov	x3, x0
  402eec:	mov	w0, #0x3                   	// #3
  402ef0:	mov	x1, x23
  402ef4:	mov	x2, x24
  402ef8:	bl	40a83c <ferror@plt+0x814c>
  402efc:	add	w25, w25, #0x1
  402f00:	ldur	x0, [x29, #-16]
  402f04:	bl	410f6c <ferror@plt+0xe87c>
  402f08:	mov	w8, #0x1                   	// #1
  402f0c:	cbnz	w8, 402f48 <ferror@plt+0x858>
  402f10:	b	402f80 <ferror@plt+0x890>
  402f14:	mov	x0, x22
  402f18:	mov	x1, x24
  402f1c:	bl	410a88 <ferror@plt+0xe398>
  402f20:	tbz	w0, #31, 402ec0 <ferror@plt+0x7d0>
  402f24:	neg	w0, w0
  402f28:	bl	402340 <strerror@plt>
  402f2c:	mov	x3, x0
  402f30:	mov	w0, #0x3                   	// #3
  402f34:	mov	x1, x21
  402f38:	mov	x2, x24
  402f3c:	bl	40a83c <ferror@plt+0x814c>
  402f40:	mov	w8, wzr
  402f44:	cbz	w8, 402f80 <ferror@plt+0x890>
  402f48:	add	x26, x26, #0x1
  402f4c:	cmp	x26, x27
  402f50:	b.lt	402e98 <ferror@plt+0x7a8>  // b.tstop
  402f54:	b	402f80 <ferror@plt+0x890>
  402f58:	adrp	x1, 416000 <ferror@plt+0x13910>
  402f5c:	add	x1, x1, #0x8eb
  402f60:	b	402f6c <ferror@plt+0x87c>
  402f64:	adrp	x1, 416000 <ferror@plt+0x13910>
  402f68:	add	x1, x1, #0x7f3
  402f6c:	mov	w0, #0x3                   	// #3
  402f70:	bl	40a83c <ferror@plt+0x814c>
  402f74:	mov	w25, #0x1                   	// #1
  402f78:	b	402f88 <ferror@plt+0x898>
  402f7c:	mov	w25, wzr
  402f80:	mov	x0, x22
  402f84:	bl	40c624 <ferror@plt+0x9f34>
  402f88:	bl	40a81c <ferror@plt+0x812c>
  402f8c:	cmp	w25, #0x0
  402f90:	cset	w27, ne  // ne = any
  402f94:	mov	w0, w27
  402f98:	ldp	x20, x19, [sp, #224]
  402f9c:	ldp	x22, x21, [sp, #208]
  402fa0:	ldp	x24, x23, [sp, #192]
  402fa4:	ldp	x26, x25, [sp, #176]
  402fa8:	ldp	x28, x27, [sp, #160]
  402fac:	ldp	x29, x30, [sp, #144]
  402fb0:	add	sp, sp, #0xf0
  402fb4:	ret
  402fb8:	stp	x29, x30, [sp, #-16]!
  402fbc:	adrp	x8, 42c000 <ferror@plt+0x29910>
  402fc0:	ldr	x1, [x8, #920]
  402fc4:	adrp	x0, 416000 <ferror@plt+0x13910>
  402fc8:	add	x0, x0, #0x953
  402fcc:	mov	x29, sp
  402fd0:	bl	402620 <printf@plt>
  402fd4:	ldp	x29, x30, [sp], #16
  402fd8:	ret
  402fdc:	stp	x29, x30, [sp, #-64]!
  402fe0:	stp	x24, x23, [sp, #16]
  402fe4:	stp	x22, x21, [sp, #32]
  402fe8:	stp	x20, x19, [sp, #48]
  402fec:	mov	x29, sp
  402ff0:	mov	x20, x0
  402ff4:	bl	412418 <ferror@plt+0xfd28>
  402ff8:	cbz	w0, 40303c <ferror@plt+0x94c>
  402ffc:	tbnz	w0, #31, 403054 <ferror@plt+0x964>
  403000:	mov	x0, x20
  403004:	bl	412a00 <ferror@plt+0x10310>
  403008:	cbnz	x0, 403088 <ferror@plt+0x998>
  40300c:	mov	x0, x20
  403010:	bl	41290c <ferror@plt+0x1021c>
  403014:	cbz	w0, 403074 <ferror@plt+0x984>
  403018:	mov	x0, x20
  40301c:	bl	411360 <ferror@plt+0xec70>
  403020:	adrp	x1, 416000 <ferror@plt+0x13910>
  403024:	mov	x2, x0
  403028:	add	x1, x1, #0xb1e
  40302c:	mov	w0, #0x3                   	// #3
  403030:	bl	40a83c <ferror@plt+0x814c>
  403034:	mov	w0, #0xfffffff0            	// #-16
  403038:	b	403074 <ferror@plt+0x984>
  40303c:	mov	x0, x20
  403040:	bl	411360 <ferror@plt+0xec70>
  403044:	adrp	x1, 416000 <ferror@plt+0x13910>
  403048:	mov	x2, x0
  40304c:	add	x1, x1, #0xacc
  403050:	b	403068 <ferror@plt+0x978>
  403054:	mov	x0, x20
  403058:	bl	411360 <ferror@plt+0xec70>
  40305c:	adrp	x1, 416000 <ferror@plt+0x13910>
  403060:	mov	x2, x0
  403064:	add	x1, x1, #0xae3
  403068:	mov	w0, #0x3                   	// #3
  40306c:	bl	40a83c <ferror@plt+0x814c>
  403070:	mov	w0, #0xfffffffe            	// #-2
  403074:	ldp	x20, x19, [sp, #48]
  403078:	ldp	x22, x21, [sp, #32]
  40307c:	ldp	x24, x23, [sp, #16]
  403080:	ldp	x29, x30, [sp], #64
  403084:	ret
  403088:	mov	x19, x0
  40308c:	mov	x0, x20
  403090:	bl	411360 <ferror@plt+0xec70>
  403094:	adrp	x1, 416000 <ferror@plt+0x13910>
  403098:	mov	x2, x0
  40309c:	add	x1, x1, #0xb06
  4030a0:	mov	w0, #0x3                   	// #3
  4030a4:	bl	40a83c <ferror@plt+0x814c>
  4030a8:	adrp	x20, 419000 <ferror@plt+0x16910>
  4030ac:	adrp	x24, 42c000 <ferror@plt+0x29910>
  4030b0:	add	x20, x20, #0xe7f
  4030b4:	mov	x21, x19
  4030b8:	mov	x0, x21
  4030bc:	bl	411344 <ferror@plt+0xec54>
  4030c0:	ldr	x22, [x24, #888]
  4030c4:	mov	x23, x0
  4030c8:	bl	411360 <ferror@plt+0xec70>
  4030cc:	mov	x2, x0
  4030d0:	mov	x0, x22
  4030d4:	mov	x1, x20
  4030d8:	bl	4026b0 <fprintf@plt>
  4030dc:	mov	x0, x23
  4030e0:	bl	410f6c <ferror@plt+0xe87c>
  4030e4:	mov	x0, x19
  4030e8:	mov	x1, x21
  4030ec:	bl	40d790 <ferror@plt+0xb0a0>
  4030f0:	mov	x21, x0
  4030f4:	cbnz	x0, 4030b8 <ferror@plt+0x9c8>
  4030f8:	ldr	x1, [x24, #888]
  4030fc:	mov	w0, #0xa                   	// #10
  403100:	bl	4021a0 <fputc@plt>
  403104:	mov	x0, x19
  403108:	bl	410c24 <ferror@plt+0xe534>
  40310c:	b	403034 <ferror@plt+0x944>
  403110:	sub	sp, sp, #0x80
  403114:	stp	x28, x27, [sp, #48]
  403118:	stp	x26, x25, [sp, #64]
  40311c:	stp	x22, x21, [sp, #96]
  403120:	adrp	x21, 416000 <ferror@plt+0x13910>
  403124:	adrp	x22, 416000 <ferror@plt+0x13910>
  403128:	adrp	x25, 416000 <ferror@plt+0x13910>
  40312c:	adrp	x28, 416000 <ferror@plt+0x13910>
  403130:	adrp	x26, 416000 <ferror@plt+0x13910>
  403134:	adrp	x27, 416000 <ferror@plt+0x13910>
  403138:	stp	x24, x23, [sp, #80]
  40313c:	stp	x20, x19, [sp, #112]
  403140:	mov	x23, x1
  403144:	mov	w24, w0
  403148:	mov	w19, wzr
  40314c:	add	x21, x21, #0xdf0
  403150:	add	x22, x22, #0xdf8
  403154:	add	x25, x25, #0x575
  403158:	add	x28, x28, #0xc18
  40315c:	add	x26, x26, #0x53d
  403160:	add	x27, x27, #0x54d
  403164:	stp	x29, x30, [sp, #32]
  403168:	add	x29, sp, #0x20
  40316c:	str	xzr, [sp, #16]
  403170:	b	403180 <ferror@plt+0xa90>
  403174:	orr	w19, w19, #0x3
  403178:	mov	w8, wzr
  40317c:	cbnz	w8, 403208 <ferror@plt+0xb18>
  403180:	sub	x4, x29, #0x8
  403184:	mov	w0, w24
  403188:	mov	x1, x23
  40318c:	mov	x2, x21
  403190:	mov	x3, x22
  403194:	stur	wzr, [x29, #-8]
  403198:	bl	402410 <getopt_long@plt>
  40319c:	sub	w8, w0, #0x3f
  4031a0:	mov	w2, w0
  4031a4:	cmp	w8, #0x34
  4031a8:	b.hi	4031d0 <ferror@plt+0xae0>  // b.pmore
  4031ac:	adr	x9, 403174 <ferror@plt+0xa84>
  4031b0:	ldrb	w10, [x28, x8]
  4031b4:	add	x9, x9, x10, lsl #2
  4031b8:	br	x9
  4031bc:	mov	x0, x26
  4031c0:	bl	4023e0 <puts@plt>
  4031c4:	mov	x0, x27
  4031c8:	bl	4023e0 <puts@plt>
  4031cc:	b	4031fc <ferror@plt+0xb0c>
  4031d0:	cmn	w2, #0x1
  4031d4:	b.ne	4031e0 <ferror@plt+0xaf0>  // b.any
  4031d8:	mov	w8, #0x2                   	// #2
  4031dc:	b	40317c <ferror@plt+0xa8c>
  4031e0:	mov	w0, #0x3                   	// #3
  4031e4:	mov	x1, x25
  4031e8:	bl	40a83c <ferror@plt+0x814c>
  4031ec:	mov	w8, #0x1                   	// #1
  4031f0:	mov	w20, #0x1                   	// #1
  4031f4:	b	40317c <ferror@plt+0xa8c>
  4031f8:	bl	4033f0 <ferror@plt+0xd00>
  4031fc:	mov	w20, wzr
  403200:	mov	w8, #0x1                   	// #1
  403204:	b	40317c <ferror@plt+0xa8c>
  403208:	cmp	w8, #0x2
  40320c:	b.ne	403308 <ferror@plt+0xc18>  // b.any
  403210:	adrp	x8, 42c000 <ferror@plt+0x29910>
  403214:	ldrsw	x21, [x8, #904]
  403218:	cmp	w21, w24
  40321c:	b.ge	4032e8 <ferror@plt+0xbf8>  // b.tcont
  403220:	ldr	x22, [x23, x21, lsl #3]
  403224:	adrp	x1, 416000 <ferror@plt+0x13910>
  403228:	add	x1, x1, #0xc92
  40322c:	mov	x0, x22
  403230:	bl	402430 <strcmp@plt>
  403234:	cbz	w0, 4032f4 <ferror@plt+0xc04>
  403238:	sub	w8, w24, #0x1
  40323c:	add	x9, x23, x21, lsl #3
  403240:	adrp	x23, 419000 <ferror@plt+0x16910>
  403244:	sxtw	x8, w8
  403248:	str	x22, [sp, #8]
  40324c:	mov	x26, xzr
  403250:	mov	x22, xzr
  403254:	add	x23, x23, #0x87
  403258:	add	x27, x9, #0x8
  40325c:	sub	x28, x8, x21
  403260:	mov	w21, #0x20                  	// #32
  403264:	b	403290 <ferror@plt+0xba0>
  403268:	mov	w0, #0x3                   	// #3
  40326c:	mov	x1, x23
  403270:	bl	40a83c <ferror@plt+0x814c>
  403274:	mov	x0, x22
  403278:	bl	4024a0 <free@plt>
  40327c:	mov	w8, wzr
  403280:	mov	w20, #0x1                   	// #1
  403284:	sub	x28, x28, #0x1
  403288:	add	x27, x27, #0x8
  40328c:	tbz	w8, #0, 403308 <ferror@plt+0xc18>
  403290:	cbz	x28, 40332c <ferror@plt+0xc3c>
  403294:	ldr	x0, [x27]
  403298:	bl	4020b0 <strlen@plt>
  40329c:	add	x8, x26, x0
  4032a0:	mov	x24, x0
  4032a4:	add	x1, x8, #0x2
  4032a8:	mov	x0, x22
  4032ac:	bl	4022f0 <realloc@plt>
  4032b0:	cbz	x0, 403268 <ferror@plt+0xb78>
  4032b4:	mov	x25, x0
  4032b8:	cbz	x26, 4032c4 <ferror@plt+0xbd4>
  4032bc:	strb	w21, [x25, x26]
  4032c0:	add	x26, x26, #0x1
  4032c4:	ldr	x1, [x27]
  4032c8:	add	x0, x25, x26
  4032cc:	mov	x2, x24
  4032d0:	bl	402070 <memcpy@plt>
  4032d4:	add	x26, x26, x24
  4032d8:	mov	w8, #0x1                   	// #1
  4032dc:	mov	x22, x25
  4032e0:	strb	wzr, [x25, x26]
  4032e4:	b	403284 <ferror@plt+0xb94>
  4032e8:	adrp	x1, 416000 <ferror@plt+0x13910>
  4032ec:	add	x1, x1, #0xc7f
  4032f0:	b	4032fc <ferror@plt+0xc0c>
  4032f4:	adrp	x1, 416000 <ferror@plt+0x13910>
  4032f8:	add	x1, x1, #0xc94
  4032fc:	mov	w0, #0x3                   	// #3
  403300:	bl	40a83c <ferror@plt+0x814c>
  403304:	mov	w20, #0x1                   	// #1
  403308:	mov	w0, w20
  40330c:	ldp	x20, x19, [sp, #112]
  403310:	ldp	x22, x21, [sp, #96]
  403314:	ldp	x24, x23, [sp, #80]
  403318:	ldp	x26, x25, [sp, #64]
  40331c:	ldp	x28, x27, [sp, #48]
  403320:	ldp	x29, x30, [sp, #32]
  403324:	add	sp, sp, #0x80
  403328:	ret
  40332c:	add	x1, sp, #0x10
  403330:	mov	x0, xzr
  403334:	bl	40c2f0 <ferror@plt+0x9c00>
  403338:	cbz	x0, 403398 <ferror@plt+0xca8>
  40333c:	ldr	x21, [sp, #8]
  403340:	sub	x2, x29, #0x8
  403344:	mov	x20, x0
  403348:	mov	x1, x21
  40334c:	bl	410a88 <ferror@plt+0xe398>
  403350:	tbnz	w0, #31, 4033b4 <ferror@plt+0xcc4>
  403354:	ldur	x0, [x29, #-8]
  403358:	mov	w1, w19
  40335c:	mov	x2, x22
  403360:	bl	411460 <ferror@plt+0xed70>
  403364:	mov	w23, w0
  403368:	tbz	w0, #31, 40338c <ferror@plt+0xc9c>
  40336c:	neg	w0, w23
  403370:	bl	403414 <ferror@plt+0xd24>
  403374:	adrp	x1, 416000 <ferror@plt+0x13910>
  403378:	mov	x3, x0
  40337c:	add	x1, x1, #0xce2
  403380:	mov	w0, #0x3                   	// #3
  403384:	mov	x2, x21
  403388:	bl	40a83c <ferror@plt+0x814c>
  40338c:	ldur	x0, [x29, #-8]
  403390:	bl	410f6c <ferror@plt+0xe87c>
  403394:	b	4033d8 <ferror@plt+0xce8>
  403398:	adrp	x1, 416000 <ferror@plt+0x13910>
  40339c:	add	x1, x1, #0x7f3
  4033a0:	mov	w0, #0x3                   	// #3
  4033a4:	bl	40a83c <ferror@plt+0x814c>
  4033a8:	mov	x0, x22
  4033ac:	bl	4024a0 <free@plt>
  4033b0:	b	403304 <ferror@plt+0xc14>
  4033b4:	mov	w23, w0
  4033b8:	neg	w0, w0
  4033bc:	bl	402340 <strerror@plt>
  4033c0:	adrp	x1, 416000 <ferror@plt+0x13910>
  4033c4:	mov	x3, x0
  4033c8:	add	x1, x1, #0xcc4
  4033cc:	mov	w0, #0x3                   	// #3
  4033d0:	mov	x2, x21
  4033d4:	bl	40a83c <ferror@plt+0x814c>
  4033d8:	mov	x0, x20
  4033dc:	bl	40c624 <ferror@plt+0x9f34>
  4033e0:	mov	x0, x22
  4033e4:	bl	4024a0 <free@plt>
  4033e8:	lsr	w20, w23, #31
  4033ec:	b	403308 <ferror@plt+0xc18>
  4033f0:	stp	x29, x30, [sp, #-16]!
  4033f4:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4033f8:	ldr	x1, [x8, #920]
  4033fc:	adrp	x0, 416000 <ferror@plt+0x13910>
  403400:	add	x0, x0, #0xd02
  403404:	mov	x29, sp
  403408:	bl	402620 <printf@plt>
  40340c:	ldp	x29, x30, [sp], #16
  403410:	ret
  403414:	sub	w9, w0, #0x2
  403418:	mov	w8, w0
  40341c:	cmp	w9, #0x14
  403420:	b.hi	40345c <ferror@plt+0xd6c>  // b.pmore
  403424:	adrp	x10, 416000 <ferror@plt+0x13910>
  403428:	add	x10, x10, #0xc4d
  40342c:	adr	x11, 403444 <ferror@plt+0xd54>
  403430:	ldrb	w12, [x10, x9]
  403434:	add	x11, x11, x12, lsl #2
  403438:	adrp	x0, 416000 <ferror@plt+0x13910>
  40343c:	add	x0, x0, #0xd73
  403440:	br	x11
  403444:	adrp	x0, 416000 <ferror@plt+0x13910>
  403448:	add	x0, x0, #0xd89
  40344c:	ret
  403450:	adrp	x0, 416000 <ferror@plt+0x13910>
  403454:	add	x0, x0, #0xda2
  403458:	ret
  40345c:	stp	x29, x30, [sp, #-16]!
  403460:	mov	w0, w8
  403464:	mov	x29, sp
  403468:	bl	402340 <strerror@plt>
  40346c:	ldp	x29, x30, [sp], #16
  403470:	ret
  403474:	adrp	x0, 416000 <ferror@plt+0x13910>
  403478:	add	x0, x0, #0xdc2
  40347c:	ret
  403480:	stp	x29, x30, [sp, #-96]!
  403484:	stp	x28, x27, [sp, #16]
  403488:	stp	x26, x25, [sp, #32]
  40348c:	stp	x24, x23, [sp, #48]
  403490:	stp	x22, x21, [sp, #64]
  403494:	stp	x20, x19, [sp, #80]
  403498:	mov	x29, sp
  40349c:	sub	sp, sp, #0x1, lsl #12
  4034a0:	sub	sp, sp, #0x1a0
  4034a4:	adrp	x23, 417000 <ferror@plt+0x14910>
  4034a8:	adrp	x24, 417000 <ferror@plt+0x14910>
  4034ac:	adrp	x25, 416000 <ferror@plt+0x13910>
  4034b0:	mov	x20, x1
  4034b4:	mov	w19, w0
  4034b8:	mov	x22, xzr
  4034bc:	mov	x28, xzr
  4034c0:	add	x23, x23, #0x328
  4034c4:	add	x24, x24, #0x338
  4034c8:	add	x25, x25, #0xe58
  4034cc:	adrp	x26, 42c000 <ferror@plt+0x29910>
  4034d0:	adrp	x27, 42c000 <ferror@plt+0x29910>
  4034d4:	str	xzr, [sp, #400]
  4034d8:	b	4034f0 <ferror@plt+0xe00>
  4034dc:	adrp	x9, 416000 <ferror@plt+0x13910>
  4034e0:	add	x9, x9, #0xee1
  4034e4:	mov	w8, wzr
  4034e8:	str	x9, [x27, #936]
  4034ec:	cbnz	w8, 4035dc <ferror@plt+0xeec>
  4034f0:	add	x4, sp, #0x198
  4034f4:	mov	w0, w19
  4034f8:	mov	x1, x20
  4034fc:	mov	x2, x23
  403500:	mov	x3, x24
  403504:	str	wzr, [sp, #408]
  403508:	bl	402410 <getopt_long@plt>
  40350c:	add	w8, w0, #0x1
  403510:	mov	w2, w0
  403514:	cmp	w8, #0x71
  403518:	b.hi	403544 <ferror@plt+0xe54>  // b.pmore
  40351c:	adr	x9, 4034dc <ferror@plt+0xdec>
  403520:	ldrb	w10, [x25, x8]
  403524:	add	x9, x9, x10, lsl #2
  403528:	mov	w8, #0x2                   	// #2
  40352c:	br	x9
  403530:	adrp	x9, 42c000 <ferror@plt+0x29910>
  403534:	mov	w10, #0x1                   	// #1
  403538:	mov	w8, wzr
  40353c:	strb	w10, [x9, #944]
  403540:	b	4034ec <ferror@plt+0xdfc>
  403544:	adrp	x1, 416000 <ferror@plt+0x13910>
  403548:	mov	w0, #0x3                   	// #3
  40354c:	add	x1, x1, #0x575
  403550:	bl	40a83c <ferror@plt+0x814c>
  403554:	mov	w8, #0x1                   	// #1
  403558:	mov	w21, #0x1                   	// #1
  40355c:	b	4034ec <ferror@plt+0xdfc>
  403560:	ldr	x9, [x26, #896]
  403564:	b	4034e4 <ferror@plt+0xdf4>
  403568:	adrp	x0, 416000 <ferror@plt+0x13910>
  40356c:	add	x0, x0, #0x53d
  403570:	bl	4023e0 <puts@plt>
  403574:	adrp	x0, 416000 <ferror@plt+0x13910>
  403578:	add	x0, x0, #0x54d
  40357c:	bl	4023e0 <puts@plt>
  403580:	b	4035a0 <ferror@plt+0xeb0>
  403584:	ldr	x28, [x26, #896]
  403588:	mov	w8, wzr
  40358c:	b	4034ec <ferror@plt+0xdfc>
  403590:	adrp	x9, 416000 <ferror@plt+0x13910>
  403594:	add	x9, x9, #0xee8
  403598:	b	4034e4 <ferror@plt+0xdf4>
  40359c:	bl	403748 <ferror@plt+0x1058>
  4035a0:	mov	w21, wzr
  4035a4:	mov	w8, #0x1                   	// #1
  4035a8:	b	4034ec <ferror@plt+0xdfc>
  4035ac:	ldr	x22, [x26, #896]
  4035b0:	mov	w8, wzr
  4035b4:	b	4034ec <ferror@plt+0xdfc>
  4035b8:	adrp	x9, 416000 <ferror@plt+0x13910>
  4035bc:	add	x9, x9, #0xef4
  4035c0:	b	4034e4 <ferror@plt+0xdf4>
  4035c4:	adrp	x9, 416000 <ferror@plt+0x13910>
  4035c8:	add	x9, x9, #0xf01
  4035cc:	b	4034e4 <ferror@plt+0xdf4>
  4035d0:	adrp	x9, 416000 <ferror@plt+0x13910>
  4035d4:	add	x9, x9, #0xefc
  4035d8:	b	4034e4 <ferror@plt+0xdf4>
  4035dc:	cmp	w8, #0x2
  4035e0:	b.ne	4036fc <ferror@plt+0x100c>  // b.any
  4035e4:	adrp	x25, 42c000 <ferror@plt+0x29910>
  4035e8:	ldr	w8, [x25, #904]
  4035ec:	cmp	w8, w19
  4035f0:	b.ge	403650 <ferror@plt+0xf60>  // b.tcont
  4035f4:	orr	x8, x22, x28
  4035f8:	cbz	x8, 40365c <ferror@plt+0xf6c>
  4035fc:	adrp	x8, 418000 <ferror@plt+0x15910>
  403600:	add	x8, x8, #0xd69
  403604:	cmp	x28, #0x0
  403608:	csel	x24, x8, x28, eq  // eq = none
  40360c:	cbnz	x22, 403624 <ferror@plt+0xf34>
  403610:	add	x0, sp, #0x8
  403614:	add	x22, sp, #0x8
  403618:	bl	402650 <uname@plt>
  40361c:	tbnz	w0, #31, 403724 <ferror@plt+0x1034>
  403620:	add	x22, x22, #0x82
  403624:	adrp	x2, 416000 <ferror@plt+0x13910>
  403628:	add	x2, x2, #0xf3b
  40362c:	add	x0, sp, #0x198
  403630:	mov	w1, #0x1000                	// #4096
  403634:	mov	x3, x24
  403638:	mov	x4, x22
  40363c:	add	x23, sp, #0x198
  403640:	bl	4021f0 <snprintf@plt>
  403644:	mov	w8, #0x1                   	// #1
  403648:	cbnz	w8, 403660 <ferror@plt+0xf70>
  40364c:	b	4036fc <ferror@plt+0x100c>
  403650:	adrp	x1, 416000 <ferror@plt+0x13910>
  403654:	add	x1, x1, #0xf0a
  403658:	b	4036d8 <ferror@plt+0xfe8>
  40365c:	mov	x23, xzr
  403660:	add	x1, sp, #0x190
  403664:	mov	x0, x23
  403668:	bl	40c2f0 <ferror@plt+0x9c00>
  40366c:	cbz	x0, 4036d0 <ferror@plt+0xfe0>
  403670:	ldrsw	x8, [x25, #904]
  403674:	mov	x22, x0
  403678:	cmp	w8, w19
  40367c:	b.ge	4036e8 <ferror@plt+0xff8>  // b.tcont
  403680:	mov	w21, wzr
  403684:	add	x20, x20, x8, lsl #3
  403688:	sub	w23, w19, w8
  40368c:	b	4036b0 <ferror@plt+0xfc0>
  403690:	mov	x0, x22
  403694:	mov	x1, x19
  403698:	bl	403838 <ferror@plt+0x1148>
  40369c:	cmp	w0, #0x0
  4036a0:	csel	w21, w0, w21, lt  // lt = tstop
  4036a4:	subs	w23, w23, #0x1
  4036a8:	add	x20, x20, #0x8
  4036ac:	b.eq	4036f0 <ferror@plt+0x1000>  // b.none
  4036b0:	ldr	x19, [x20]
  4036b4:	mov	x0, x19
  4036b8:	bl	40376c <ferror@plt+0x107c>
  4036bc:	tbz	w0, #0, 403690 <ferror@plt+0xfa0>
  4036c0:	mov	x0, x22
  4036c4:	mov	x1, x19
  4036c8:	bl	4037d0 <ferror@plt+0x10e0>
  4036cc:	b	40369c <ferror@plt+0xfac>
  4036d0:	adrp	x1, 416000 <ferror@plt+0x13910>
  4036d4:	add	x1, x1, #0x7f3
  4036d8:	mov	w0, #0x3                   	// #3
  4036dc:	bl	40a83c <ferror@plt+0x814c>
  4036e0:	mov	w21, #0x1                   	// #1
  4036e4:	b	4036fc <ferror@plt+0x100c>
  4036e8:	mov	w21, wzr
  4036ec:	b	4036f4 <ferror@plt+0x1004>
  4036f0:	lsr	w21, w21, #31
  4036f4:	mov	x0, x22
  4036f8:	bl	40c624 <ferror@plt+0x9f34>
  4036fc:	mov	w0, w21
  403700:	add	sp, sp, #0x1, lsl #12
  403704:	add	sp, sp, #0x1a0
  403708:	ldp	x20, x19, [sp, #80]
  40370c:	ldp	x22, x21, [sp, #64]
  403710:	ldp	x24, x23, [sp, #48]
  403714:	ldp	x26, x25, [sp, #32]
  403718:	ldp	x28, x27, [sp, #16]
  40371c:	ldp	x29, x30, [sp], #96
  403720:	ret
  403724:	adrp	x1, 416000 <ferror@plt+0x13910>
  403728:	add	x1, x1, #0xf27
  40372c:	mov	w0, #0x3                   	// #3
  403730:	bl	40a83c <ferror@plt+0x814c>
  403734:	mov	x23, xzr
  403738:	mov	w8, wzr
  40373c:	mov	w21, #0x1                   	// #1
  403740:	cbnz	w8, 403660 <ferror@plt+0xf70>
  403744:	b	4036fc <ferror@plt+0x100c>
  403748:	stp	x29, x30, [sp, #-16]!
  40374c:	adrp	x8, 42c000 <ferror@plt+0x29910>
  403750:	ldr	x1, [x8, #920]
  403754:	adrp	x0, 416000 <ferror@plt+0x13910>
  403758:	add	x0, x0, #0xf6c
  40375c:	mov	x29, sp
  403760:	bl	402620 <printf@plt>
  403764:	ldp	x29, x30, [sp], #16
  403768:	ret
  40376c:	sub	sp, sp, #0xa0
  403770:	mov	x1, sp
  403774:	stp	x29, x30, [sp, #128]
  403778:	str	x19, [sp, #144]
  40377c:	add	x29, sp, #0x80
  403780:	mov	x19, x0
  403784:	bl	4164d8 <ferror@plt+0x13de8>
  403788:	cbnz	w0, 4037bc <ferror@plt+0x10cc>
  40378c:	ldr	w8, [sp, #16]
  403790:	and	w8, w8, #0xf000
  403794:	cmp	w8, #0x8, lsl #12
  403798:	b.ne	4037bc <ferror@plt+0x10cc>  // b.any
  40379c:	mov	x0, x19
  4037a0:	bl	4020b0 <strlen@plt>
  4037a4:	mov	x1, x0
  4037a8:	mov	x0, x19
  4037ac:	bl	40bb90 <ferror@plt+0x94a0>
  4037b0:	tbz	w0, #0, 4037bc <ferror@plt+0x10cc>
  4037b4:	mov	w0, #0x1                   	// #1
  4037b8:	b	4037c0 <ferror@plt+0x10d0>
  4037bc:	mov	w0, wzr
  4037c0:	ldr	x19, [sp, #144]
  4037c4:	ldp	x29, x30, [sp, #128]
  4037c8:	add	sp, sp, #0xa0
  4037cc:	ret
  4037d0:	sub	sp, sp, #0x30
  4037d4:	add	x2, sp, #0x8
  4037d8:	stp	x29, x30, [sp, #16]
  4037dc:	stp	x20, x19, [sp, #32]
  4037e0:	add	x29, sp, #0x10
  4037e4:	mov	x20, x1
  4037e8:	bl	410a88 <ferror@plt+0xe398>
  4037ec:	tbnz	w0, #31, 40380c <ferror@plt+0x111c>
  4037f0:	ldr	x0, [sp, #8]
  4037f4:	bl	40393c <ferror@plt+0x124c>
  4037f8:	ldr	x8, [sp, #8]
  4037fc:	mov	w19, w0
  403800:	mov	x0, x8
  403804:	bl	410f6c <ferror@plt+0xe87c>
  403808:	b	403824 <ferror@plt+0x1134>
  40380c:	adrp	x1, 417000 <ferror@plt+0x14910>
  403810:	mov	w19, w0
  403814:	add	x1, x1, #0x1dd
  403818:	mov	w0, #0x3                   	// #3
  40381c:	mov	x2, x20
  403820:	bl	40a83c <ferror@plt+0x814c>
  403824:	mov	w0, w19
  403828:	ldp	x20, x19, [sp, #32]
  40382c:	ldp	x29, x30, [sp, #16]
  403830:	add	sp, sp, #0x30
  403834:	ret
  403838:	sub	sp, sp, #0x40
  40383c:	mov	x2, sp
  403840:	stp	x29, x30, [sp, #16]
  403844:	stp	x22, x21, [sp, #32]
  403848:	stp	x20, x19, [sp, #48]
  40384c:	add	x29, sp, #0x10
  403850:	mov	x20, x1
  403854:	mov	x21, x0
  403858:	str	xzr, [sp]
  40385c:	bl	410fe4 <ferror@plt+0xe8f4>
  403860:	tbnz	w0, #31, 4038dc <ferror@plt+0x11ec>
  403864:	ldr	x2, [sp]
  403868:	cbz	x2, 4038f8 <ferror@plt+0x1208>
  40386c:	add	x3, sp, #0x8
  403870:	mov	w1, #0x2                   	// #2
  403874:	mov	x0, x21
  403878:	bl	411154 <ferror@plt+0xea64>
  40387c:	ldr	x8, [sp]
  403880:	mov	w19, w0
  403884:	mov	x0, x8
  403888:	bl	410c24 <ferror@plt+0xe534>
  40388c:	tbnz	w19, #31, 403914 <ferror@plt+0x1224>
  403890:	ldr	x21, [sp, #8]
  403894:	cbz	x21, 4038f8 <ferror@plt+0x1208>
  403898:	mov	x0, x21
  40389c:	bl	411344 <ferror@plt+0xec54>
  4038a0:	mov	x20, x0
  4038a4:	bl	40393c <ferror@plt+0x124c>
  4038a8:	mov	w22, w0
  4038ac:	mov	x0, x20
  4038b0:	bl	410f6c <ferror@plt+0xe87c>
  4038b4:	ldr	x0, [sp, #8]
  4038b8:	cmp	w22, #0x0
  4038bc:	mov	x1, x21
  4038c0:	csel	w19, w22, w19, lt  // lt = tstop
  4038c4:	bl	40d790 <ferror@plt+0xb0a0>
  4038c8:	mov	x21, x0
  4038cc:	cbnz	x0, 403898 <ferror@plt+0x11a8>
  4038d0:	ldr	x0, [sp, #8]
  4038d4:	bl	410c24 <ferror@plt+0xe534>
  4038d8:	b	403924 <ferror@plt+0x1234>
  4038dc:	adrp	x1, 417000 <ferror@plt+0x14910>
  4038e0:	mov	w19, w0
  4038e4:	add	x1, x1, #0x2c0
  4038e8:	mov	w0, #0x3                   	// #3
  4038ec:	mov	x2, x20
  4038f0:	bl	40a83c <ferror@plt+0x814c>
  4038f4:	b	403924 <ferror@plt+0x1234>
  4038f8:	adrp	x1, 417000 <ferror@plt+0x14910>
  4038fc:	add	x1, x1, #0x2dc
  403900:	mov	w0, #0x3                   	// #3
  403904:	mov	x2, x20
  403908:	bl	40a83c <ferror@plt+0x814c>
  40390c:	mov	w19, #0xfffffffe            	// #-2
  403910:	b	403924 <ferror@plt+0x1234>
  403914:	adrp	x1, 417000 <ferror@plt+0x14910>
  403918:	add	x1, x1, #0x2f2
  40391c:	mov	w0, #0x3                   	// #3
  403920:	bl	40a83c <ferror@plt+0x814c>
  403924:	mov	w0, w19
  403928:	ldp	x20, x19, [sp, #48]
  40392c:	ldp	x22, x21, [sp, #32]
  403930:	ldp	x29, x30, [sp, #16]
  403934:	add	sp, sp, #0x40
  403938:	ret
  40393c:	sub	sp, sp, #0x80
  403940:	stp	x24, x23, [sp, #80]
  403944:	adrp	x23, 42c000 <ferror@plt+0x29910>
  403948:	stp	x20, x19, [sp, #112]
  40394c:	ldr	x19, [x23, #936]
  403950:	stp	x29, x30, [sp, #32]
  403954:	add	x29, sp, #0x20
  403958:	mov	x20, x0
  40395c:	stp	x28, x27, [sp, #48]
  403960:	stp	x26, x25, [sp, #64]
  403964:	stp	x22, x21, [sp, #96]
  403968:	stur	xzr, [x29, #-8]
  40396c:	str	xzr, [sp, #16]
  403970:	cbz	x19, 40398c <ferror@plt+0x129c>
  403974:	adrp	x1, 416000 <ferror@plt+0x13910>
  403978:	add	x1, x1, #0xf01
  40397c:	mov	x0, x19
  403980:	bl	402430 <strcmp@plt>
  403984:	cbz	w0, 403c3c <ferror@plt+0x154c>
  403988:	cbnz	x19, 4039c0 <ferror@plt+0x12d0>
  40398c:	mov	x0, x20
  403990:	bl	41136c <ferror@plt+0xec7c>
  403994:	adrp	x8, 42c000 <ferror@plt+0x29910>
  403998:	ldrb	w8, [x8, #944]
  40399c:	mov	x2, x0
  4039a0:	adrp	x0, 417000 <ferror@plt+0x14910>
  4039a4:	adrp	x1, 417000 <ferror@plt+0x14910>
  4039a8:	cmp	w8, #0x0
  4039ac:	mov	w8, #0xa                   	// #10
  4039b0:	csel	w3, wzr, w8, ne  // ne = any
  4039b4:	add	x0, x0, #0x1f8
  4039b8:	add	x1, x1, #0x202
  4039bc:	bl	402620 <printf@plt>
  4039c0:	sub	x1, x29, #0x8
  4039c4:	mov	x0, x20
  4039c8:	bl	412c34 <ferror@plt+0x10544>
  4039cc:	mov	w19, w0
  4039d0:	tbnz	w0, #31, 403b54 <ferror@plt+0x1464>
  4039d4:	ldr	x0, [x23, #936]
  4039d8:	cbz	x0, 4039ec <ferror@plt+0x12fc>
  4039dc:	adrp	x1, 416000 <ferror@plt+0x13910>
  4039e0:	add	x1, x1, #0xefc
  4039e4:	bl	402430 <strcmp@plt>
  4039e8:	cbz	w0, 403c70 <ferror@plt+0x1580>
  4039ec:	ldur	x20, [x29, #-8]
  4039f0:	cbz	x20, 403b84 <ferror@plt+0x1494>
  4039f4:	adrp	x21, 416000 <ferror@plt+0x13910>
  4039f8:	adrp	x22, 417000 <ferror@plt+0x14910>
  4039fc:	adrp	x26, 417000 <ferror@plt+0x14910>
  403a00:	add	x21, x21, #0xefc
  403a04:	add	x22, x22, #0x231
  403a08:	adrp	x24, 42c000 <ferror@plt+0x29910>
  403a0c:	mov	w25, #0xa                   	// #10
  403a10:	add	x26, x26, #0x23d
  403a14:	b	403a2c <ferror@plt+0x133c>
  403a18:	ldur	x0, [x29, #-8]
  403a1c:	mov	x1, x20
  403a20:	bl	40d790 <ferror@plt+0xb0a0>
  403a24:	mov	x20, x0
  403a28:	cbz	x0, 403b84 <ferror@plt+0x1494>
  403a2c:	mov	x0, x20
  403a30:	bl	41302c <ferror@plt+0x1093c>
  403a34:	mov	x28, x0
  403a38:	mov	x0, x20
  403a3c:	bl	41303c <ferror@plt+0x1094c>
  403a40:	ldr	x8, [x23, #936]
  403a44:	mov	x27, x0
  403a48:	cbz	x8, 403a68 <ferror@plt+0x1378>
  403a4c:	mov	x0, x8
  403a50:	mov	x1, x28
  403a54:	bl	402430 <strcmp@plt>
  403a58:	cbz	w0, 403ab8 <ferror@plt+0x13c8>
  403a5c:	mov	w8, #0x5                   	// #5
  403a60:	cbnz	w8, 403b40 <ferror@plt+0x1450>
  403a64:	b	403a18 <ferror@plt+0x1328>
  403a68:	mov	x0, x28
  403a6c:	mov	x1, x21
  403a70:	bl	402430 <strcmp@plt>
  403a74:	cbz	w0, 403adc <ferror@plt+0x13ec>
  403a78:	mov	x0, x28
  403a7c:	mov	x1, x22
  403a80:	bl	402430 <strcmp@plt>
  403a84:	cbz	w0, 403adc <ferror@plt+0x13ec>
  403a88:	ldrb	w8, [x24, #944]
  403a8c:	cmp	w8, #0x1
  403a90:	b.ne	403b08 <ferror@plt+0x1418>  // b.any
  403a94:	adrp	x0, 417000 <ferror@plt+0x14910>
  403a98:	add	x0, x0, #0x23a
  403a9c:	mov	x1, x28
  403aa0:	mov	x2, x27
  403aa4:	mov	w3, wzr
  403aa8:	bl	402620 <printf@plt>
  403aac:	mov	w8, #0x5                   	// #5
  403ab0:	cbnz	w8, 403b40 <ferror@plt+0x1450>
  403ab4:	b	403a18 <ferror@plt+0x1328>
  403ab8:	ldrb	w8, [x24, #944]
  403abc:	mov	x0, x26
  403ac0:	mov	x1, x27
  403ac4:	cmp	w8, #0x0
  403ac8:	csel	w2, wzr, w25, ne  // ne = any
  403acc:	bl	402620 <printf@plt>
  403ad0:	mov	w8, #0x5                   	// #5
  403ad4:	cbnz	w8, 403b40 <ferror@plt+0x1450>
  403ad8:	b	403a18 <ferror@plt+0x1328>
  403adc:	add	x2, sp, #0x10
  403ae0:	mov	x0, x28
  403ae4:	mov	x1, x27
  403ae8:	bl	403e84 <ferror@plt+0x1794>
  403aec:	cmp	w0, #0x0
  403af0:	mov	w8, #0x5                   	// #5
  403af4:	mov	w9, #0x2                   	// #2
  403af8:	mov	w19, w0
  403afc:	csel	w8, w9, w8, lt  // lt = tstop
  403b00:	cbnz	w8, 403b40 <ferror@plt+0x1450>
  403b04:	b	403a18 <ferror@plt+0x1328>
  403b08:	mov	x0, x28
  403b0c:	bl	4020b0 <strlen@plt>
  403b10:	mov	w8, #0xf                   	// #15
  403b14:	sub	w2, w8, w0
  403b18:	adrp	x0, 417000 <ferror@plt+0x14910>
  403b1c:	adrp	x3, 418000 <ferror@plt+0x15910>
  403b20:	mov	w5, #0xa                   	// #10
  403b24:	add	x0, x0, #0x242
  403b28:	mov	x1, x28
  403b2c:	add	x3, x3, #0xd69
  403b30:	mov	x4, x27
  403b34:	bl	402620 <printf@plt>
  403b38:	mov	w8, wzr
  403b3c:	cbz	w8, 403a18 <ferror@plt+0x1328>
  403b40:	cmp	w8, #0x5
  403b44:	b.eq	403a18 <ferror@plt+0x1328>  // b.none
  403b48:	cmp	w8, #0x2
  403b4c:	b.eq	403c7c <ferror@plt+0x158c>  // b.none
  403b50:	b	403ca0 <ferror@plt+0x15b0>
  403b54:	mov	x0, x20
  403b58:	bl	411360 <ferror@plt+0xec70>
  403b5c:	mov	x20, x0
  403b60:	neg	w0, w19
  403b64:	bl	402340 <strerror@plt>
  403b68:	adrp	x1, 417000 <ferror@plt+0x14910>
  403b6c:	mov	x3, x0
  403b70:	add	x1, x1, #0x20c
  403b74:	mov	w0, #0x3                   	// #3
  403b78:	mov	x2, x20
  403b7c:	bl	40a83c <ferror@plt+0x814c>
  403b80:	b	403ca0 <ferror@plt+0x15b0>
  403b84:	ldr	x8, [x23, #936]
  403b88:	cbnz	x8, 403c7c <ferror@plt+0x158c>
  403b8c:	ldr	x20, [sp, #16]
  403b90:	cbz	x20, 403c7c <ferror@plt+0x158c>
  403b94:	adrp	x21, 417000 <ferror@plt+0x14910>
  403b98:	adrp	x22, 417000 <ferror@plt+0x14910>
  403b9c:	adrp	x23, 417000 <ferror@plt+0x14910>
  403ba0:	adrp	x24, 42c000 <ferror@plt+0x29910>
  403ba4:	mov	w25, #0xa                   	// #10
  403ba8:	add	x21, x21, #0x24e
  403bac:	add	x22, x22, #0x25f
  403bb0:	add	x23, x23, #0x265
  403bb4:	b	403bf0 <ferror@plt+0x1500>
  403bb8:	ldr	w2, [x20, #32]
  403bbc:	ldr	x3, [x20, #8]
  403bc0:	ldrb	w8, [x24, #944]
  403bc4:	ldr	w4, [x20, #40]
  403bc8:	ldr	x5, [x20, #24]
  403bcc:	cmp	w8, #0x0
  403bd0:	csel	w6, wzr, w25, ne  // ne = any
  403bd4:	mov	x0, x21
  403bd8:	mov	x1, x22
  403bdc:	bl	402620 <printf@plt>
  403be0:	mov	x0, x20
  403be4:	bl	4024a0 <free@plt>
  403be8:	ldr	x20, [sp, #16]
  403bec:	cbz	x20, 403c7c <ferror@plt+0x158c>
  403bf0:	ldr	x8, [x20]
  403bf4:	str	x8, [sp, #16]
  403bf8:	ldr	x5, [x20, #16]
  403bfc:	cbz	x5, 403bb8 <ferror@plt+0x14c8>
  403c00:	ldr	x7, [x20, #24]
  403c04:	ldr	x3, [x20, #8]
  403c08:	ldp	w2, w4, [x20, #32]
  403c0c:	cbz	x7, 403c34 <ferror@plt+0x1544>
  403c10:	ldrb	w8, [x24, #944]
  403c14:	ldr	w6, [x20, #40]
  403c18:	mov	x0, x23
  403c1c:	mov	x1, x22
  403c20:	cmp	w8, #0x0
  403c24:	csel	w8, wzr, w25, ne  // ne = any
  403c28:	str	w8, [sp]
  403c2c:	bl	402620 <printf@plt>
  403c30:	b	403be0 <ferror@plt+0x14f0>
  403c34:	ldrb	w8, [x24, #944]
  403c38:	b	403bcc <ferror@plt+0x14dc>
  403c3c:	mov	x0, x20
  403c40:	bl	41136c <ferror@plt+0xec7c>
  403c44:	adrp	x8, 42c000 <ferror@plt+0x29910>
  403c48:	ldrb	w8, [x8, #944]
  403c4c:	mov	x1, x0
  403c50:	adrp	x0, 417000 <ferror@plt+0x14910>
  403c54:	add	x0, x0, #0x23d
  403c58:	cmp	w8, #0x0
  403c5c:	mov	w8, #0xa                   	// #10
  403c60:	csel	w2, wzr, w8, ne  // ne = any
  403c64:	bl	402620 <printf@plt>
  403c68:	mov	w19, wzr
  403c6c:	b	403ca0 <ferror@plt+0x15b0>
  403c70:	ldur	x0, [x29, #-8]
  403c74:	bl	403cc4 <ferror@plt+0x15d4>
  403c78:	mov	w19, w0
  403c7c:	ldr	x0, [sp, #16]
  403c80:	cbz	x0, 403c98 <ferror@plt+0x15a8>
  403c84:	ldr	x20, [x0]
  403c88:	str	x20, [sp, #16]
  403c8c:	bl	4024a0 <free@plt>
  403c90:	mov	x0, x20
  403c94:	cbnz	x20, 403c84 <ferror@plt+0x1594>
  403c98:	ldur	x0, [x29, #-8]
  403c9c:	bl	412ff4 <ferror@plt+0x10904>
  403ca0:	mov	w0, w19
  403ca4:	ldp	x20, x19, [sp, #112]
  403ca8:	ldp	x22, x21, [sp, #96]
  403cac:	ldp	x24, x23, [sp, #80]
  403cb0:	ldp	x26, x25, [sp, #64]
  403cb4:	ldp	x28, x27, [sp, #48]
  403cb8:	ldp	x29, x30, [sp, #32]
  403cbc:	add	sp, sp, #0x80
  403cc0:	ret
  403cc4:	sub	sp, sp, #0x60
  403cc8:	stp	x29, x30, [sp, #16]
  403ccc:	stp	x26, x25, [sp, #32]
  403cd0:	stp	x24, x23, [sp, #48]
  403cd4:	stp	x22, x21, [sp, #64]
  403cd8:	stp	x20, x19, [sp, #80]
  403cdc:	add	x29, sp, #0x10
  403ce0:	str	xzr, [sp, #8]
  403ce4:	cbz	x0, 403d94 <ferror@plt+0x16a4>
  403ce8:	adrp	x21, 416000 <ferror@plt+0x13910>
  403cec:	adrp	x22, 417000 <ferror@plt+0x14910>
  403cf0:	mov	x20, x0
  403cf4:	mov	w19, wzr
  403cf8:	add	x21, x21, #0xefc
  403cfc:	mov	w26, #0x5                   	// #5
  403d00:	add	x22, x22, #0x231
  403d04:	mov	x23, x0
  403d08:	b	403d20 <ferror@plt+0x1630>
  403d0c:	mov	x0, x20
  403d10:	mov	x1, x23
  403d14:	bl	40d790 <ferror@plt+0xb0a0>
  403d18:	mov	x23, x0
  403d1c:	cbz	x0, 403d98 <ferror@plt+0x16a8>
  403d20:	mov	x0, x23
  403d24:	bl	41302c <ferror@plt+0x1093c>
  403d28:	mov	x24, x0
  403d2c:	mov	x0, x23
  403d30:	bl	41303c <ferror@plt+0x1094c>
  403d34:	mov	x25, x0
  403d38:	mov	x0, x24
  403d3c:	mov	x1, x21
  403d40:	bl	402430 <strcmp@plt>
  403d44:	cbz	w0, 403d64 <ferror@plt+0x1674>
  403d48:	mov	x0, x24
  403d4c:	mov	x1, x22
  403d50:	bl	402430 <strcmp@plt>
  403d54:	cbz	w0, 403d64 <ferror@plt+0x1674>
  403d58:	mov	w8, #0x4                   	// #4
  403d5c:	cbnz	w8, 403d80 <ferror@plt+0x1690>
  403d60:	b	403d0c <ferror@plt+0x161c>
  403d64:	add	x2, sp, #0x8
  403d68:	mov	x0, x24
  403d6c:	mov	x1, x25
  403d70:	bl	403e84 <ferror@plt+0x1794>
  403d74:	mov	w19, w0
  403d78:	and	w8, w26, w0, asr #31
  403d7c:	cbz	w8, 403d0c <ferror@plt+0x161c>
  403d80:	cmp	w8, #0x4
  403d84:	b.eq	403d0c <ferror@plt+0x161c>  // b.none
  403d88:	cmp	w8, #0x5
  403d8c:	b.eq	403e48 <ferror@plt+0x1758>  // b.none
  403d90:	b	403e64 <ferror@plt+0x1774>
  403d94:	mov	w19, wzr
  403d98:	ldr	x20, [sp, #8]
  403d9c:	cbz	x20, 403e48 <ferror@plt+0x1758>
  403da0:	adrp	x21, 417000 <ferror@plt+0x14910>
  403da4:	adrp	x22, 417000 <ferror@plt+0x14910>
  403da8:	adrp	x23, 417000 <ferror@plt+0x14910>
  403dac:	adrp	x24, 42c000 <ferror@plt+0x29910>
  403db0:	mov	w25, #0xa                   	// #10
  403db4:	add	x21, x21, #0x27d
  403db8:	add	x22, x22, #0x253
  403dbc:	add	x23, x23, #0x26a
  403dc0:	b	403df8 <ferror@plt+0x1708>
  403dc4:	ldrb	w8, [x24, #944]
  403dc8:	ldr	w1, [x20, #32]
  403dcc:	ldr	x2, [x20, #8]
  403dd0:	ldr	w3, [x20, #40]
  403dd4:	ldr	x4, [x20, #24]
  403dd8:	cmp	w8, #0x0
  403ddc:	csel	w5, wzr, w25, ne  // ne = any
  403de0:	mov	x0, x21
  403de4:	bl	402620 <printf@plt>
  403de8:	mov	x0, x20
  403dec:	bl	4024a0 <free@plt>
  403df0:	ldr	x20, [sp, #8]
  403df4:	cbz	x20, 403e48 <ferror@plt+0x1758>
  403df8:	ldr	x8, [x20]
  403dfc:	str	x8, [sp, #8]
  403e00:	ldr	x4, [x20, #16]
  403e04:	cbz	x4, 403dc4 <ferror@plt+0x16d4>
  403e08:	ldr	x6, [x20, #24]
  403e0c:	ldr	x2, [x20, #8]
  403e10:	ldp	w1, w3, [x20, #32]
  403e14:	cbz	x6, 403e34 <ferror@plt+0x1744>
  403e18:	ldrb	w8, [x24, #944]
  403e1c:	ldr	w5, [x20, #40]
  403e20:	mov	x0, x23
  403e24:	cmp	w8, #0x0
  403e28:	csel	w7, wzr, w25, ne  // ne = any
  403e2c:	bl	402620 <printf@plt>
  403e30:	b	403de8 <ferror@plt+0x16f8>
  403e34:	ldrb	w8, [x24, #944]
  403e38:	mov	x0, x22
  403e3c:	cmp	w8, #0x0
  403e40:	csel	w5, wzr, w25, ne  // ne = any
  403e44:	b	403de4 <ferror@plt+0x16f4>
  403e48:	ldr	x0, [sp, #8]
  403e4c:	cbz	x0, 403e64 <ferror@plt+0x1774>
  403e50:	ldr	x20, [x0]
  403e54:	str	x20, [sp, #8]
  403e58:	bl	4024a0 <free@plt>
  403e5c:	mov	x0, x20
  403e60:	cbnz	x20, 403e50 <ferror@plt+0x1760>
  403e64:	mov	w0, w19
  403e68:	ldp	x20, x19, [sp, #80]
  403e6c:	ldp	x22, x21, [sp, #64]
  403e70:	ldp	x24, x23, [sp, #48]
  403e74:	ldp	x26, x25, [sp, #32]
  403e78:	ldp	x29, x30, [sp, #16]
  403e7c:	add	sp, sp, #0x60
  403e80:	ret
  403e84:	stp	x29, x30, [sp, #-64]!
  403e88:	stp	x20, x19, [sp, #48]
  403e8c:	mov	x19, x1
  403e90:	stp	x22, x21, [sp, #32]
  403e94:	mov	x22, x0
  403e98:	mov	w1, #0x3a                  	// #58
  403e9c:	mov	x0, x19
  403ea0:	str	x23, [sp, #16]
  403ea4:	mov	x29, sp
  403ea8:	mov	x20, x2
  403eac:	bl	4024d0 <strchr@plt>
  403eb0:	cbz	x0, 403f20 <ferror@plt+0x1830>
  403eb4:	adrp	x1, 416000 <ferror@plt+0x13910>
  403eb8:	mov	x21, x0
  403ebc:	add	x1, x1, #0xefc
  403ec0:	mov	x0, x22
  403ec4:	sub	w23, w21, w19
  403ec8:	bl	402430 <strcmp@plt>
  403ecc:	mov	w22, w0
  403ed0:	add	x0, x21, #0x1
  403ed4:	bl	4020b0 <strlen@plt>
  403ed8:	cmp	w22, #0x0
  403edc:	csinc	x4, xzr, x21, eq  // eq = none
  403ee0:	csel	w3, w0, wzr, eq  // eq = none
  403ee4:	csel	w5, wzr, w0, eq  // eq = none
  403ee8:	csinc	x2, xzr, x21, ne  // ne = any
  403eec:	mov	x0, x19
  403ef0:	mov	w1, w23
  403ef4:	mov	x6, x20
  403ef8:	bl	403f50 <ferror@plt+0x1860>
  403efc:	mov	x8, x0
  403f00:	mov	w0, wzr
  403f04:	cbnz	x8, 403f3c <ferror@plt+0x184c>
  403f08:	adrp	x1, 417000 <ferror@plt+0x14910>
  403f0c:	add	x1, x1, #0x2b0
  403f10:	mov	w0, #0x3                   	// #3
  403f14:	bl	40a83c <ferror@plt+0x814c>
  403f18:	mov	w0, #0xfffffff4            	// #-12
  403f1c:	b	403f3c <ferror@plt+0x184c>
  403f20:	adrp	x1, 417000 <ferror@plt+0x14910>
  403f24:	add	x1, x1, #0x28c
  403f28:	mov	w0, #0x3                   	// #3
  403f2c:	mov	x2, x22
  403f30:	mov	x3, x19
  403f34:	bl	40a83c <ferror@plt+0x814c>
  403f38:	mov	w0, wzr
  403f3c:	ldp	x20, x19, [sp, #48]
  403f40:	ldp	x22, x21, [sp, #32]
  403f44:	ldr	x23, [sp, #16]
  403f48:	ldp	x29, x30, [sp], #64
  403f4c:	ret
  403f50:	stp	x29, x30, [sp, #-96]!
  403f54:	stp	x26, x25, [sp, #32]
  403f58:	stp	x24, x23, [sp, #48]
  403f5c:	stp	x22, x21, [sp, #64]
  403f60:	stp	x20, x19, [sp, #80]
  403f64:	ldr	x21, [x6]
  403f68:	mov	x24, x6
  403f6c:	mov	w19, w5
  403f70:	mov	x20, x4
  403f74:	mov	w22, w3
  403f78:	mov	x23, x2
  403f7c:	mov	w26, w1
  403f80:	mov	x25, x0
  403f84:	str	x27, [sp, #16]
  403f88:	mov	x29, sp
  403f8c:	cbz	x21, 403fc4 <ferror@plt+0x18d4>
  403f90:	sxtw	x27, w26
  403f94:	b	403fa0 <ferror@plt+0x18b0>
  403f98:	ldr	x21, [x21]
  403f9c:	cbz	x21, 403fc4 <ferror@plt+0x18d4>
  403fa0:	ldr	w8, [x21, #32]
  403fa4:	cmp	w8, w26
  403fa8:	b.ne	403f98 <ferror@plt+0x18a8>  // b.any
  403fac:	ldr	x0, [x21, #8]
  403fb0:	mov	x1, x25
  403fb4:	mov	x2, x27
  403fb8:	bl	4022c0 <bcmp@plt>
  403fbc:	cbnz	w0, 403f98 <ferror@plt+0x18a8>
  403fc0:	b	403fec <ferror@plt+0x18fc>
  403fc4:	mov	w0, #0x30                  	// #48
  403fc8:	bl	402240 <malloc@plt>
  403fcc:	mov	x21, x0
  403fd0:	cbz	x0, 404004 <ferror@plt+0x1914>
  403fd4:	ldr	x8, [x24]
  403fd8:	stp	x8, x25, [x21]
  403fdc:	str	x21, [x24]
  403fe0:	str	w26, [x21, #32]
  403fe4:	stur	xzr, [x21, #36]
  403fe8:	stp	xzr, xzr, [x21, #16]
  403fec:	cbz	x23, 403ff8 <ferror@plt+0x1908>
  403ff0:	str	x23, [x21, #16]
  403ff4:	str	w22, [x21, #36]
  403ff8:	cbz	x20, 404004 <ferror@plt+0x1914>
  403ffc:	str	x20, [x21, #24]
  404000:	str	w19, [x21, #40]
  404004:	mov	x0, x21
  404008:	ldp	x20, x19, [sp, #80]
  40400c:	ldp	x22, x21, [sp, #64]
  404010:	ldp	x24, x23, [sp, #48]
  404014:	ldp	x26, x25, [sp, #32]
  404018:	ldr	x27, [sp, #16]
  40401c:	ldp	x29, x30, [sp], #96
  404020:	ret
  404024:	stp	x29, x30, [sp, #-96]!
  404028:	stp	x28, x27, [sp, #16]
  40402c:	stp	x26, x25, [sp, #32]
  404030:	stp	x24, x23, [sp, #48]
  404034:	stp	x22, x21, [sp, #64]
  404038:	stp	x20, x19, [sp, #80]
  40403c:	mov	x29, sp
  404040:	sub	sp, sp, #0x1, lsl #12
  404044:	sub	sp, sp, #0x1c0
  404048:	stur	w0, [x29, #-12]
  40404c:	sub	x0, x29, #0xc
  404050:	mov	x19, x1
  404054:	bl	404544 <ferror@plt+0x1e54>
  404058:	cbz	x0, 40439c <ferror@plt+0x1cac>
  40405c:	adrp	x24, 418000 <ferror@plt+0x15910>
  404060:	adrp	x25, 418000 <ferror@plt+0x15910>
  404064:	adrp	x26, 417000 <ferror@plt+0x14910>
  404068:	mov	x20, x0
  40406c:	stp	x19, xzr, [sp]
  404070:	mov	w23, wzr
  404074:	mov	w28, wzr
  404078:	mov	w19, wzr
  40407c:	mov	x21, xzr
  404080:	add	x24, x24, #0x1b8
  404084:	add	x25, x25, #0x1d0
  404088:	add	x26, x26, #0x4b8
  40408c:	stp	xzr, xzr, [sp, #16]
  404090:	str	wzr, [sp, #36]
  404094:	b	4040b4 <ferror@plt+0x19c4>
  404098:	adrp	x1, 416000 <ferror@plt+0x13910>
  40409c:	mov	w0, #0x3                   	// #3
  4040a0:	add	x1, x1, #0x575
  4040a4:	bl	40a83c <ferror@plt+0x814c>
  4040a8:	mov	w9, #0x5                   	// #5
  4040ac:	mov	w22, #0xffffffff            	// #-1
  4040b0:	cbnz	w9, 404300 <ferror@plt+0x1c10>
  4040b4:	ldur	w0, [x29, #-12]
  4040b8:	add	x4, sp, #0x1b4
  4040bc:	mov	x1, x20
  4040c0:	mov	x2, x24
  4040c4:	mov	x3, x25
  4040c8:	str	wzr, [sp, #436]
  4040cc:	bl	402410 <getopt_long@plt>
  4040d0:	add	w9, w0, #0x1
  4040d4:	mov	w2, w0
  4040d8:	cmp	w9, #0x77
  4040dc:	b.hi	404098 <ferror@plt+0x19a8>  // b.pmore
  4040e0:	adr	x10, 404098 <ferror@plt+0x19a8>
  4040e4:	ldrb	w11, [x26, x9]
  4040e8:	add	x10, x10, x11, lsl #2
  4040ec:	mov	w8, #0x1                   	// #1
  4040f0:	mov	w9, #0x2                   	// #2
  4040f4:	br	x10
  4040f8:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4040fc:	mov	w9, #0x1                   	// #1
  404100:	strb	w9, [x8, #980]
  404104:	b	4042c8 <ferror@plt+0x1bd8>
  404108:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40410c:	mov	w9, #0x1                   	// #1
  404110:	strb	w9, [x8, #976]
  404114:	b	4042c8 <ferror@plt+0x1bd8>
  404118:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40411c:	mov	w9, #0x1                   	// #1
  404120:	strb	w9, [x8, #960]
  404124:	b	4042c8 <ferror@plt+0x1bd8>
  404128:	mov	w8, #0x1                   	// #1
  40412c:	str	w8, [sp, #12]
  404130:	b	4042c8 <ferror@plt+0x1bd8>
  404134:	adrp	x8, 42c000 <ferror@plt+0x29910>
  404138:	mov	w9, #0x1                   	// #1
  40413c:	strb	w9, [x8, #952]
  404140:	b	4042c8 <ferror@plt+0x1bd8>
  404144:	mov	w8, #0x1                   	// #1
  404148:	str	w8, [sp, #8]
  40414c:	b	4042c8 <ferror@plt+0x1bd8>
  404150:	add	w8, w23, #0x2
  404154:	sbfiz	x1, x8, #3, #32
  404158:	mov	x0, x21
  40415c:	bl	4022f0 <realloc@plt>
  404160:	cbz	x0, 4042d8 <ferror@plt+0x1be8>
  404164:	adrp	x21, 42c000 <ferror@plt+0x29910>
  404168:	ldr	x8, [x21, #896]
  40416c:	sxtw	x9, w23
  404170:	mov	x27, x0
  404174:	str	x8, [x0, w23, sxtw #3]
  404178:	add	x23, x9, #0x1
  40417c:	str	xzr, [x0, x23, lsl #3]
  404180:	adrp	x0, 417000 <ferror@plt+0x14910>
  404184:	add	x0, x0, #0x57e
  404188:	bl	404740 <ferror@plt+0x2050>
  40418c:	ldr	x0, [x21, #896]
  404190:	bl	404740 <ferror@plt+0x2050>
  404194:	mov	w9, #0x4                   	// #4
  404198:	mov	x21, x27
  40419c:	b	4042f0 <ferror@plt+0x1c00>
  4041a0:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4041a4:	mov	w9, #0x1                   	// #1
  4041a8:	adrp	x10, 42c000 <ferror@plt+0x29910>
  4041ac:	adrp	x11, 42c000 <ferror@plt+0x29910>
  4041b0:	strb	w9, [x8, #984]
  4041b4:	strb	w9, [x10, #988]
  4041b8:	strb	w9, [x11, #992]
  4041bc:	b	4042c8 <ferror@plt+0x1bd8>
  4041c0:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4041c4:	mov	w9, #0x1                   	// #1
  4041c8:	strb	w9, [x8, #956]
  4041cc:	b	4042c8 <ferror@plt+0x1bd8>
  4041d0:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4041d4:	ldr	x8, [x8, #896]
  4041d8:	str	x8, [sp, #24]
  4041dc:	b	4042c8 <ferror@plt+0x1bd8>
  4041e0:	adrp	x0, 416000 <ferror@plt+0x13910>
  4041e4:	add	x0, x0, #0x53d
  4041e8:	bl	4023e0 <puts@plt>
  4041ec:	adrp	x0, 416000 <ferror@plt+0x13910>
  4041f0:	add	x0, x0, #0x54d
  4041f4:	bl	4023e0 <puts@plt>
  4041f8:	b	40424c <ferror@plt+0x1b5c>
  4041fc:	adrp	x8, 42c000 <ferror@plt+0x29910>
  404200:	mov	w28, #0x1                   	// #1
  404204:	strb	w28, [x8, #948]
  404208:	b	4042c8 <ferror@plt+0x1bd8>
  40420c:	adrp	x8, 42c000 <ferror@plt+0x29910>
  404210:	mov	w9, #0x1                   	// #1
  404214:	strb	w9, [x8, #968]
  404218:	b	4042c8 <ferror@plt+0x1bd8>
  40421c:	mov	w8, #0x1                   	// #1
  404220:	str	w8, [sp, #36]
  404224:	b	4042c8 <ferror@plt+0x1bd8>
  404228:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40422c:	ldr	x8, [x8, #896]
  404230:	str	x8, [sp, #16]
  404234:	b	4042c8 <ferror@plt+0x1bd8>
  404238:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40423c:	mov	w9, #0x1                   	// #1
  404240:	strb	w9, [x8, #972]
  404244:	b	4042c8 <ferror@plt+0x1bd8>
  404248:	bl	4047e8 <ferror@plt+0x20f8>
  40424c:	mov	w22, wzr
  404250:	mov	w9, #0x5                   	// #5
  404254:	b	4040b0 <ferror@plt+0x19c0>
  404258:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40425c:	mov	w9, #0x1                   	// #1
  404260:	strb	w9, [x8, #964]
  404264:	b	4042c8 <ferror@plt+0x1bd8>
  404268:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40426c:	mov	w9, #0x1                   	// #1
  404270:	strb	w9, [x8, #988]
  404274:	b	4042c8 <ferror@plt+0x1bd8>
  404278:	adrp	x0, 417000 <ferror@plt+0x14910>
  40427c:	add	x0, x0, #0x584
  404280:	bl	404740 <ferror@plt+0x2050>
  404284:	adrp	x8, 42c000 <ferror@plt+0x29910>
  404288:	str	wzr, [x8, #844]
  40428c:	b	4042c8 <ferror@plt+0x1bd8>
  404290:	adrp	x0, 417000 <ferror@plt+0x14910>
  404294:	add	x0, x0, #0x581
  404298:	bl	404740 <ferror@plt+0x2050>
  40429c:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4042a0:	mov	w9, #0x1                   	// #1
  4042a4:	strb	w9, [x8, #996]
  4042a8:	b	4042c8 <ferror@plt+0x1bd8>
  4042ac:	adrp	x0, 417000 <ferror@plt+0x14910>
  4042b0:	add	x0, x0, #0x587
  4042b4:	bl	404740 <ferror@plt+0x2050>
  4042b8:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4042bc:	ldr	w9, [x8, #844]
  4042c0:	add	w9, w9, #0x1
  4042c4:	str	w9, [x8, #844]
  4042c8:	mov	w8, w19
  4042cc:	mov	w9, wzr
  4042d0:	mov	w19, w8
  4042d4:	b	4040b0 <ferror@plt+0x19c0>
  4042d8:	adrp	x1, 418000 <ferror@plt+0x15910>
  4042dc:	add	x1, x1, #0x64d
  4042e0:	mov	w0, #0x3                   	// #3
  4042e4:	bl	40a83c <ferror@plt+0x814c>
  4042e8:	mov	w9, #0x5                   	// #5
  4042ec:	mov	w22, #0xffffffff            	// #-1
  4042f0:	cmp	w9, #0x4
  4042f4:	mov	w8, w19
  4042f8:	b.ne	4040b0 <ferror@plt+0x19c0>  // b.any
  4042fc:	b	4042cc <ferror@plt+0x1bdc>
  404300:	cmp	w9, #0x5
  404304:	b.eq	4044fc <ferror@plt+0x1e0c>  // b.none
  404308:	cmp	w9, #0x2
  40430c:	b.ne	4043b4 <ferror@plt+0x1cc4>  // b.any
  404310:	adrp	x8, 42c000 <ferror@plt+0x29910>
  404314:	ldrsw	x27, [x8, #904]
  404318:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40431c:	ldur	w9, [x29, #-12]
  404320:	ldrb	w0, [x8, #996]
  404324:	sub	w24, w9, w27
  404328:	bl	40a7e8 <ferror@plt+0x80f8>
  40432c:	ldr	w8, [sp, #36]
  404330:	orr	w8, w24, w8
  404334:	cbz	w8, 4043b8 <ferror@plt+0x1cc8>
  404338:	ldp	x9, x4, [sp, #16]
  40433c:	orr	x8, x9, x4
  404340:	cbz	x8, 4043c4 <ferror@plt+0x1cd4>
  404344:	adrp	x8, 418000 <ferror@plt+0x15910>
  404348:	add	x8, x8, #0xd69
  40434c:	cmp	x9, #0x0
  404350:	csel	x26, x8, x9, eq  // eq = none
  404354:	cbnz	x4, 40436c <ferror@plt+0x1c7c>
  404358:	add	x0, sp, #0x28
  40435c:	add	x23, sp, #0x28
  404360:	bl	402650 <uname@plt>
  404364:	tbnz	w0, #31, 404440 <ferror@plt+0x1d50>
  404368:	add	x4, x23, #0x82
  40436c:	adrp	x2, 416000 <ferror@plt+0x13910>
  404370:	add	x2, x2, #0xf3b
  404374:	add	x0, sp, #0x1b4
  404378:	mov	w1, #0x1000                	// #4096
  40437c:	mov	x3, x26
  404380:	add	x25, sp, #0x1b4
  404384:	bl	4021f0 <snprintf@plt>
  404388:	mov	w8, wzr
  40438c:	cmp	w8, #0x5
  404390:	b.eq	4044fc <ferror@plt+0x1e0c>  // b.none
  404394:	cbz	w8, 4043c8 <ferror@plt+0x1cd8>
  404398:	b	404520 <ferror@plt+0x1e30>
  40439c:	adrp	x1, 417000 <ferror@plt+0x14910>
  4043a0:	add	x1, x1, #0x551
  4043a4:	mov	w0, #0x3                   	// #3
  4043a8:	bl	40a83c <ferror@plt+0x814c>
  4043ac:	mov	w0, #0x1                   	// #1
  4043b0:	b	404520 <ferror@plt+0x1e30>
  4043b4:	b	404520 <ferror@plt+0x1e30>
  4043b8:	adrp	x1, 417000 <ferror@plt+0x14910>
  4043bc:	add	x1, x1, #0x58a
  4043c0:	b	404410 <ferror@plt+0x1d20>
  4043c4:	mov	x25, xzr
  4043c8:	mov	x0, x25
  4043cc:	mov	x1, x21
  4043d0:	bl	40c2f0 <ferror@plt+0x9c00>
  4043d4:	cbz	x0, 404408 <ferror@plt+0x1d18>
  4043d8:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4043dc:	ldr	w1, [x8, #844]
  4043e0:	mov	x23, x0
  4043e4:	bl	40a9ac <ferror@plt+0x82bc>
  4043e8:	mov	x0, x23
  4043ec:	bl	40d2b4 <ferror@plt+0xabc4>
  4043f0:	ldr	w8, [sp, #36]
  4043f4:	cbz	w8, 404420 <ferror@plt+0x1d30>
  4043f8:	mov	x0, x23
  4043fc:	bl	404820 <ferror@plt+0x2130>
  404400:	mov	w22, wzr
  404404:	b	4044f4 <ferror@plt+0x1e04>
  404408:	adrp	x1, 416000 <ferror@plt+0x13910>
  40440c:	add	x1, x1, #0x7f3
  404410:	mov	w0, #0x3                   	// #3
  404414:	bl	40a83c <ferror@plt+0x814c>
  404418:	mov	w22, #0xffffffff            	// #-1
  40441c:	b	4044fc <ferror@plt+0x1e0c>
  404420:	ldr	w8, [sp, #12]
  404424:	add	x25, x20, x27, lsl #3
  404428:	cbz	w8, 404468 <ferror@plt+0x1d78>
  40442c:	ldr	x1, [x25]
  404430:	mov	x0, x23
  404434:	bl	404934 <ferror@plt+0x2244>
  404438:	mov	w22, w0
  40443c:	b	4044f4 <ferror@plt+0x1e04>
  404440:	adrp	x1, 416000 <ferror@plt+0x13910>
  404444:	add	x1, x1, #0xf27
  404448:	mov	w0, #0x3                   	// #3
  40444c:	bl	40a83c <ferror@plt+0x814c>
  404450:	mov	x25, xzr
  404454:	mov	w8, #0x5                   	// #5
  404458:	mov	w22, #0xffffffff            	// #-1
  40445c:	cmp	w8, #0x5
  404460:	b.ne	404394 <ferror@plt+0x1ca4>  // b.any
  404464:	b	4044fc <ferror@plt+0x1e0c>
  404468:	ldr	w8, [sp, #8]
  40446c:	cbz	w8, 404484 <ferror@plt+0x1d94>
  404470:	ldr	x1, [x25]
  404474:	mov	x0, x23
  404478:	bl	404a58 <ferror@plt+0x2368>
  40447c:	mov	w22, w0
  404480:	b	4044f4 <ferror@plt+0x1e04>
  404484:	cbz	w19, 4044a0 <ferror@plt+0x1db0>
  404488:	mov	x0, x23
  40448c:	mov	x1, x25
  404490:	mov	w2, w24
  404494:	bl	404b7c <ferror@plt+0x248c>
  404498:	mov	w22, w0
  40449c:	b	4044f4 <ferror@plt+0x1e04>
  4044a0:	cbz	w28, 4044bc <ferror@plt+0x1dcc>
  4044a4:	mov	x0, x23
  4044a8:	mov	x1, x25
  4044ac:	mov	w2, w24
  4044b0:	bl	404bdc <ferror@plt+0x24ec>
  4044b4:	mov	w22, w0
  4044b8:	b	4044f4 <ferror@plt+0x1e04>
  4044bc:	add	x2, sp, #0x28
  4044c0:	mov	x0, x25
  4044c4:	mov	w1, w24
  4044c8:	bl	404c40 <ferror@plt+0x2550>
  4044cc:	mov	w22, w0
  4044d0:	cbnz	w0, 4044f4 <ferror@plt+0x1e04>
  4044d4:	ldr	x24, [sp, #40]
  4044d8:	ldr	x1, [x25]
  4044dc:	mov	x0, x23
  4044e0:	mov	x2, x24
  4044e4:	bl	404df0 <ferror@plt+0x2700>
  4044e8:	mov	w22, w0
  4044ec:	mov	x0, x24
  4044f0:	bl	4024a0 <free@plt>
  4044f4:	mov	x0, x23
  4044f8:	bl	40c624 <ferror@plt+0x9f34>
  4044fc:	bl	40a81c <ferror@plt+0x812c>
  404500:	ldr	x8, [sp]
  404504:	cmp	x20, x8
  404508:	b.eq	404514 <ferror@plt+0x1e24>  // b.none
  40450c:	mov	x0, x20
  404510:	bl	4024a0 <free@plt>
  404514:	mov	x0, x21
  404518:	bl	4024a0 <free@plt>
  40451c:	lsr	w0, w22, #31
  404520:	add	sp, sp, #0x1, lsl #12
  404524:	add	sp, sp, #0x1c0
  404528:	ldp	x20, x19, [sp, #80]
  40452c:	ldp	x22, x21, [sp, #64]
  404530:	ldp	x24, x23, [sp, #48]
  404534:	ldp	x26, x25, [sp, #32]
  404538:	ldp	x28, x27, [sp, #16]
  40453c:	ldp	x29, x30, [sp], #96
  404540:	ret
  404544:	stp	x29, x30, [sp, #-80]!
  404548:	stp	x20, x19, [sp, #64]
  40454c:	mov	x19, x0
  404550:	adrp	x0, 417000 <ferror@plt+0x14910>
  404554:	add	x0, x0, #0x5a7
  404558:	stp	x26, x25, [sp, #16]
  40455c:	stp	x24, x23, [sp, #32]
  404560:	stp	x22, x21, [sp, #48]
  404564:	mov	x29, sp
  404568:	mov	x20, x1
  40456c:	bl	402660 <getenv@plt>
  404570:	cbz	x0, 404724 <ferror@plt+0x2034>
  404574:	ldrsw	x24, [x19]
  404578:	mov	x23, x0
  40457c:	mov	x22, xzr
  404580:	mov	x8, x0
  404584:	b	404590 <ferror@plt+0x1ea0>
  404588:	add	x22, x22, #0x1
  40458c:	add	x8, x8, #0x1
  404590:	ldrb	w9, [x8]
  404594:	cmp	w9, #0x20
  404598:	b.eq	404588 <ferror@plt+0x1e98>  // b.none
  40459c:	cbnz	w9, 40458c <ferror@plt+0x1e9c>
  4045a0:	sub	x25, x8, x23
  4045a4:	add	x8, x24, x22
  4045a8:	add	x8, x8, x25
  4045ac:	lsl	x8, x8, #3
  4045b0:	add	x0, x8, #0x18
  4045b4:	bl	402240 <malloc@plt>
  4045b8:	cbz	x0, 4046dc <ferror@plt+0x1fec>
  4045bc:	ldr	x8, [x20]
  4045c0:	add	x9, x0, x24, lsl #3
  4045c4:	add	x26, x9, x22, lsl #3
  4045c8:	add	x22, x26, #0x18
  4045cc:	mov	x21, x0
  4045d0:	str	x8, [x0]
  4045d4:	add	x2, x25, #0x1
  4045d8:	mov	x0, x22
  4045dc:	mov	x1, x23
  4045e0:	bl	402070 <memcpy@plt>
  4045e4:	ldrb	w12, [x26, #24]
  4045e8:	cbz	w12, 4046e4 <ferror@plt+0x1ff4>
  4045ec:	mov	x9, xzr
  4045f0:	add	x10, x22, x25
  4045f4:	mov	w23, #0x1                   	// #1
  4045f8:	mov	x8, x22
  4045fc:	b	404628 <ferror@plt+0x1f38>
  404600:	add	x11, x22, #0x1
  404604:	mov	x9, xzr
  404608:	mov	x22, x8
  40460c:	str	x11, [x21, w23, sxtw #3]
  404610:	add	w23, w23, #0x1
  404614:	strb	wzr, [x22], #1
  404618:	mov	x11, x10
  40461c:	ldrb	w12, [x8, #1]!
  404620:	mov	x10, x11
  404624:	cbz	w12, 4046ec <ferror@plt+0x1ffc>
  404628:	cbz	x9, 404698 <ferror@plt+0x1fa8>
  40462c:	ldrb	w11, [x9]
  404630:	cmp	w11, w12, uxtb
  404634:	b.ne	404618 <ferror@plt+0x1f28>  // b.any
  404638:	cmp	x9, x22
  40463c:	b.eq	404600 <ferror@plt+0x1f10>  // b.none
  404640:	sub	x12, x8, #0x1
  404644:	cmp	x9, x12
  404648:	b.cs	404664 <ferror@plt+0x1f74>  // b.hs, b.nlast
  40464c:	add	x9, x9, #0x1
  404650:	ldrb	w11, [x9]
  404654:	sturb	w11, [x9, #-1]
  404658:	add	x9, x9, #0x1
  40465c:	cmp	x8, x9
  404660:	b.ne	404650 <ferror@plt+0x1f60>  // b.any
  404664:	sub	x11, x10, #0x2
  404668:	cmp	x12, x11
  40466c:	b.cs	404688 <ferror@plt+0x1f98>  // b.hs, b.nlast
  404670:	add	x9, x8, #0x1
  404674:	ldrb	w12, [x9]
  404678:	sturb	w12, [x9, #-2]
  40467c:	add	x9, x9, #0x1
  404680:	cmp	x10, x9
  404684:	b.ne	404674 <ferror@plt+0x1f84>  // b.any
  404688:	mov	x9, xzr
  40468c:	sub	x8, x8, #0x2
  404690:	strb	wzr, [x11]
  404694:	b	40461c <ferror@plt+0x1f2c>
  404698:	and	w9, w12, #0xff
  40469c:	cmp	w9, #0x27
  4046a0:	b.eq	4046c8 <ferror@plt+0x1fd8>  // b.none
  4046a4:	cmp	w9, #0x22
  4046a8:	b.eq	4046c8 <ferror@plt+0x1fd8>  // b.none
  4046ac:	cmp	w9, #0x20
  4046b0:	b.ne	4046d4 <ferror@plt+0x1fe4>  // b.any
  4046b4:	mov	x9, xzr
  4046b8:	str	x22, [x21, w23, sxtw #3]
  4046bc:	add	w23, w23, #0x1
  4046c0:	mov	x22, x8
  4046c4:	b	404614 <ferror@plt+0x1f24>
  4046c8:	mov	x11, x10
  4046cc:	mov	x9, x8
  4046d0:	b	40461c <ferror@plt+0x1f2c>
  4046d4:	mov	x9, xzr
  4046d8:	b	404618 <ferror@plt+0x1f28>
  4046dc:	mov	x20, xzr
  4046e0:	b	404724 <ferror@plt+0x2034>
  4046e4:	mov	w23, #0x1                   	// #1
  4046e8:	mov	x8, x22
  4046ec:	cmp	x22, x8
  4046f0:	b.cs	4046fc <ferror@plt+0x200c>  // b.hs, b.nlast
  4046f4:	str	x22, [x21, w23, sxtw #3]
  4046f8:	add	w23, w23, #0x1
  4046fc:	lsl	x8, x24, #3
  404700:	add	x0, x21, w23, sxtw #3
  404704:	add	x1, x20, #0x8
  404708:	sub	x2, x8, #0x8
  40470c:	bl	402070 <memcpy@plt>
  404710:	add	w8, w23, w24
  404714:	str	xzr, [x21, w8, sxtw #3]
  404718:	sub	w8, w8, #0x1
  40471c:	mov	x20, x21
  404720:	str	w8, [x19]
  404724:	mov	x0, x20
  404728:	ldp	x20, x19, [sp, #64]
  40472c:	ldp	x22, x21, [sp, #48]
  404730:	ldp	x24, x23, [sp, #32]
  404734:	ldp	x26, x25, [sp, #16]
  404738:	ldp	x29, x30, [sp], #80
  40473c:	ret
  404740:	stp	x29, x30, [sp, #-32]!
  404744:	str	x19, [sp, #16]
  404748:	mov	x19, x0
  40474c:	adrp	x0, 417000 <ferror@plt+0x14910>
  404750:	add	x0, x0, #0x5a7
  404754:	mov	x29, sp
  404758:	bl	402660 <getenv@plt>
  40475c:	cbz	x0, 4047b4 <ferror@plt+0x20c4>
  404760:	adrp	x1, 417000 <ferror@plt+0x14910>
  404764:	mov	x2, x0
  404768:	add	x1, x1, #0x69e
  40476c:	add	x0, x29, #0x18
  404770:	mov	x3, x19
  404774:	bl	4021c0 <asprintf@plt>
  404778:	tbnz	w0, #31, 4047cc <ferror@plt+0x20dc>
  40477c:	ldr	x1, [x29, #24]
  404780:	adrp	x0, 417000 <ferror@plt+0x14910>
  404784:	add	x0, x0, #0x5a7
  404788:	mov	w2, #0x1                   	// #1
  40478c:	bl	402120 <setenv@plt>
  404790:	tbz	w0, #31, 4047a8 <ferror@plt+0x20b8>
  404794:	ldr	x2, [x29, #24]
  404798:	adrp	x1, 417000 <ferror@plt+0x14910>
  40479c:	add	x1, x1, #0x6d1
  4047a0:	mov	w0, #0x3                   	// #3
  4047a4:	bl	40a83c <ferror@plt+0x814c>
  4047a8:	ldr	x0, [x29, #24]
  4047ac:	bl	4024a0 <free@plt>
  4047b0:	b	4047dc <ferror@plt+0x20ec>
  4047b4:	adrp	x0, 417000 <ferror@plt+0x14910>
  4047b8:	add	x0, x0, #0x5a7
  4047bc:	mov	w2, #0x1                   	// #1
  4047c0:	mov	x1, x19
  4047c4:	bl	402120 <setenv@plt>
  4047c8:	b	4047dc <ferror@plt+0x20ec>
  4047cc:	adrp	x1, 417000 <ferror@plt+0x14910>
  4047d0:	add	x1, x1, #0x6a4
  4047d4:	mov	w0, #0x3                   	// #3
  4047d8:	bl	40a83c <ferror@plt+0x814c>
  4047dc:	ldr	x19, [sp, #16]
  4047e0:	ldp	x29, x30, [sp], #32
  4047e4:	ret
  4047e8:	stp	x29, x30, [sp, #-16]!
  4047ec:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4047f0:	ldr	x1, [x8, #920]
  4047f4:	adrp	x0, 417000 <ferror@plt+0x14910>
  4047f8:	add	x0, x0, #0x6fb
  4047fc:	mov	x29, sp
  404800:	mov	x2, x1
  404804:	mov	x3, x1
  404808:	mov	x4, x1
  40480c:	mov	x5, x1
  404810:	mov	x6, x1
  404814:	bl	402620 <printf@plt>
  404818:	ldp	x29, x30, [sp], #16
  40481c:	ret
  404820:	stp	x29, x30, [sp, #-80]!
  404824:	str	x25, [sp, #16]
  404828:	stp	x20, x19, [sp, #64]
  40482c:	adrp	x25, 418000 <ferror@plt+0x15910>
  404830:	adrp	x20, 417000 <ferror@plt+0x14910>
  404834:	stp	x24, x23, [sp, #32]
  404838:	mov	x19, x0
  40483c:	mov	x24, xzr
  404840:	add	x25, x25, #0x550
  404844:	add	x20, x20, #0x69e
  404848:	stp	x22, x21, [sp, #48]
  40484c:	mov	x29, sp
  404850:	b	404868 <ferror@plt+0x2178>
  404854:	mov	x0, x21
  404858:	bl	40e7b0 <ferror@plt+0xc0c0>
  40485c:	add	x24, x24, #0x1
  404860:	cmp	x24, #0x6
  404864:	b.eq	4048e4 <ferror@plt+0x21f4>  // b.none
  404868:	add	x8, x25, x24, lsl #4
  40486c:	ldr	x8, [x8, #8]
  404870:	mov	x0, x19
  404874:	blr	x8
  404878:	cbz	x0, 40485c <ferror@plt+0x216c>
  40487c:	mov	x21, x0
  404880:	bl	40e778 <ferror@plt+0xc088>
  404884:	tbz	w0, #0, 404854 <ferror@plt+0x2164>
  404888:	lsl	x8, x24, #4
  40488c:	ldr	x22, [x25, x8]
  404890:	b	4048a8 <ferror@plt+0x21b8>
  404894:	mov	w0, #0xa                   	// #10
  404898:	bl	402670 <putchar@plt>
  40489c:	mov	x0, x21
  4048a0:	bl	40e778 <ferror@plt+0xc088>
  4048a4:	tbz	w0, #0, 404854 <ferror@plt+0x2164>
  4048a8:	mov	x0, x21
  4048ac:	bl	40e6e4 <ferror@plt+0xbff4>
  4048b0:	mov	x2, x0
  4048b4:	mov	x0, x20
  4048b8:	mov	x1, x22
  4048bc:	bl	402620 <printf@plt>
  4048c0:	mov	x0, x21
  4048c4:	bl	40e718 <ferror@plt+0xc028>
  4048c8:	cbz	x0, 404894 <ferror@plt+0x21a4>
  4048cc:	mov	x23, x0
  4048d0:	mov	w0, #0x20                  	// #32
  4048d4:	bl	402670 <putchar@plt>
  4048d8:	mov	x0, x23
  4048dc:	bl	4023e0 <puts@plt>
  4048e0:	b	40489c <ferror@plt+0x21ac>
  4048e4:	adrp	x0, 417000 <ferror@plt+0x14910>
  4048e8:	add	x0, x0, #0xf51
  4048ec:	bl	4023e0 <puts@plt>
  4048f0:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4048f4:	ldr	x0, [x8, #912]
  4048f8:	bl	402530 <fflush@plt>
  4048fc:	mov	w1, #0x1                   	// #1
  404900:	mov	w2, #0x1                   	// #1
  404904:	mov	x0, x19
  404908:	bl	40d3f0 <ferror@plt+0xad00>
  40490c:	mov	w1, #0x2                   	// #2
  404910:	mov	w2, #0x1                   	// #1
  404914:	mov	x0, x19
  404918:	bl	40d3f0 <ferror@plt+0xad00>
  40491c:	ldp	x20, x19, [sp, #64]
  404920:	ldp	x22, x21, [sp, #48]
  404924:	ldp	x24, x23, [sp, #32]
  404928:	ldr	x25, [sp, #16]
  40492c:	ldp	x29, x30, [sp], #80
  404930:	ret
  404934:	sub	sp, sp, #0x40
  404938:	stp	x29, x30, [sp, #16]
  40493c:	add	x29, sp, #0x10
  404940:	add	x2, sp, #0x8
  404944:	str	x21, [sp, #32]
  404948:	stp	x20, x19, [sp, #48]
  40494c:	mov	x19, x1
  404950:	str	xzr, [x29, #24]
  404954:	bl	410a88 <ferror@plt+0xe398>
  404958:	tbnz	w0, #31, 4049cc <ferror@plt+0x22dc>
  40495c:	ldr	x0, [sp, #8]
  404960:	add	x1, x29, #0x18
  404964:	bl	413060 <ferror@plt+0x10970>
  404968:	tbnz	w0, #31, 4049fc <ferror@plt+0x230c>
  40496c:	ldr	x19, [x29, #24]
  404970:	cbz	x19, 4049b4 <ferror@plt+0x22c4>
  404974:	adrp	x20, 417000 <ferror@plt+0x14910>
  404978:	add	x20, x20, #0xfab
  40497c:	mov	x0, x19
  404980:	bl	413248 <ferror@plt+0x10b58>
  404984:	mov	x21, x0
  404988:	mov	x0, x19
  40498c:	bl	413260 <ferror@plt+0x10b70>
  404990:	mov	x1, x0
  404994:	mov	x0, x20
  404998:	mov	x2, x21
  40499c:	bl	402620 <printf@plt>
  4049a0:	ldr	x0, [x29, #24]
  4049a4:	mov	x1, x19
  4049a8:	bl	40d790 <ferror@plt+0xb0a0>
  4049ac:	mov	x19, x0
  4049b0:	cbnz	x0, 40497c <ferror@plt+0x228c>
  4049b4:	ldr	x0, [x29, #24]
  4049b8:	bl	4131fc <ferror@plt+0x10b0c>
  4049bc:	ldr	x0, [sp, #8]
  4049c0:	bl	410f6c <ferror@plt+0xe87c>
  4049c4:	mov	w20, wzr
  4049c8:	b	404a40 <ferror@plt+0x2350>
  4049cc:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4049d0:	ldrb	w8, [x8, #948]
  4049d4:	mov	w9, #0x2                   	// #2
  4049d8:	adrp	x1, 417000 <ferror@plt+0x14910>
  4049dc:	mov	w20, w0
  4049e0:	cmp	w8, #0x0
  4049e4:	mov	w8, #0x4                   	// #4
  4049e8:	csel	w0, w8, w9, ne  // ne = any
  4049ec:	add	x1, x1, #0x2dc
  4049f0:	mov	x2, x19
  4049f4:	bl	40a83c <ferror@plt+0x814c>
  4049f8:	b	404a40 <ferror@plt+0x2350>
  4049fc:	adrp	x8, 42c000 <ferror@plt+0x29910>
  404a00:	ldrb	w8, [x8, #948]
  404a04:	mov	w20, w0
  404a08:	mov	w9, #0x2                   	// #2
  404a0c:	mov	w10, #0x4                   	// #4
  404a10:	cmp	w8, #0x0
  404a14:	neg	w0, w0
  404a18:	csel	w21, w10, w9, ne  // ne = any
  404a1c:	bl	402340 <strerror@plt>
  404a20:	adrp	x1, 417000 <ferror@plt+0x14910>
  404a24:	mov	x3, x0
  404a28:	add	x1, x1, #0xf86
  404a2c:	mov	w0, w21
  404a30:	mov	x2, x19
  404a34:	bl	40a83c <ferror@plt+0x814c>
  404a38:	ldr	x0, [sp, #8]
  404a3c:	bl	410f6c <ferror@plt+0xe87c>
  404a40:	mov	w0, w20
  404a44:	ldp	x20, x19, [sp, #48]
  404a48:	ldr	x21, [sp, #32]
  404a4c:	ldp	x29, x30, [sp, #16]
  404a50:	add	sp, sp, #0x40
  404a54:	ret
  404a58:	sub	sp, sp, #0x40
  404a5c:	stp	x29, x30, [sp, #16]
  404a60:	add	x29, sp, #0x10
  404a64:	add	x2, sp, #0x8
  404a68:	str	x21, [sp, #32]
  404a6c:	stp	x20, x19, [sp, #48]
  404a70:	mov	x19, x1
  404a74:	str	xzr, [x29, #24]
  404a78:	bl	410a88 <ferror@plt+0xe398>
  404a7c:	tbnz	w0, #31, 404af0 <ferror@plt+0x2400>
  404a80:	ldr	x0, [sp, #8]
  404a84:	add	x1, x29, #0x18
  404a88:	bl	41327c <ferror@plt+0x10b8c>
  404a8c:	tbnz	w0, #31, 404b20 <ferror@plt+0x2430>
  404a90:	ldr	x19, [x29, #24]
  404a94:	cbz	x19, 404ad8 <ferror@plt+0x23e8>
  404a98:	adrp	x20, 417000 <ferror@plt+0x14910>
  404a9c:	add	x20, x20, #0xfab
  404aa0:	mov	x0, x19
  404aa4:	bl	413464 <ferror@plt+0x10d74>
  404aa8:	mov	x21, x0
  404aac:	mov	x0, x19
  404ab0:	bl	41347c <ferror@plt+0x10d8c>
  404ab4:	mov	x1, x0
  404ab8:	mov	x0, x20
  404abc:	mov	x2, x21
  404ac0:	bl	402620 <printf@plt>
  404ac4:	ldr	x0, [x29, #24]
  404ac8:	mov	x1, x19
  404acc:	bl	40d790 <ferror@plt+0xb0a0>
  404ad0:	mov	x19, x0
  404ad4:	cbnz	x0, 404aa0 <ferror@plt+0x23b0>
  404ad8:	ldr	x0, [x29, #24]
  404adc:	bl	413418 <ferror@plt+0x10d28>
  404ae0:	ldr	x0, [sp, #8]
  404ae4:	bl	410f6c <ferror@plt+0xe87c>
  404ae8:	mov	w20, wzr
  404aec:	b	404b64 <ferror@plt+0x2474>
  404af0:	adrp	x8, 42c000 <ferror@plt+0x29910>
  404af4:	ldrb	w8, [x8, #948]
  404af8:	mov	w9, #0x2                   	// #2
  404afc:	adrp	x1, 417000 <ferror@plt+0x14910>
  404b00:	mov	w20, w0
  404b04:	cmp	w8, #0x0
  404b08:	mov	w8, #0x4                   	// #4
  404b0c:	csel	w0, w8, w9, ne  // ne = any
  404b10:	add	x1, x1, #0x2dc
  404b14:	mov	x2, x19
  404b18:	bl	40a83c <ferror@plt+0x814c>
  404b1c:	b	404b64 <ferror@plt+0x2474>
  404b20:	adrp	x8, 42c000 <ferror@plt+0x29910>
  404b24:	ldrb	w8, [x8, #948]
  404b28:	mov	w20, w0
  404b2c:	mov	w9, #0x2                   	// #2
  404b30:	mov	w10, #0x4                   	// #4
  404b34:	cmp	w8, #0x0
  404b38:	neg	w0, w0
  404b3c:	csel	w21, w10, w9, ne  // ne = any
  404b40:	bl	402340 <strerror@plt>
  404b44:	adrp	x1, 417000 <ferror@plt+0x14910>
  404b48:	mov	x3, x0
  404b4c:	add	x1, x1, #0xfb7
  404b50:	mov	w0, w21
  404b54:	mov	x2, x19
  404b58:	bl	40a83c <ferror@plt+0x814c>
  404b5c:	ldr	x0, [sp, #8]
  404b60:	bl	410f6c <ferror@plt+0xe87c>
  404b64:	mov	w0, w20
  404b68:	ldp	x20, x19, [sp, #48]
  404b6c:	ldr	x21, [sp, #32]
  404b70:	ldp	x29, x30, [sp, #16]
  404b74:	add	sp, sp, #0x40
  404b78:	ret
  404b7c:	stp	x29, x30, [sp, #-48]!
  404b80:	cmp	w2, #0x1
  404b84:	stp	x22, x21, [sp, #16]
  404b88:	stp	x20, x19, [sp, #32]
  404b8c:	mov	x29, sp
  404b90:	b.lt	404bc4 <ferror@plt+0x24d4>  // b.tstop
  404b94:	mov	x19, x1
  404b98:	mov	x21, x0
  404b9c:	mov	w20, wzr
  404ba0:	mov	w22, w2
  404ba4:	ldr	x1, [x19], #8
  404ba8:	mov	x0, x21
  404bac:	bl	40506c <ferror@plt+0x297c>
  404bb0:	cmp	w0, #0x0
  404bb4:	csel	w20, w0, w20, lt  // lt = tstop
  404bb8:	subs	x22, x22, #0x1
  404bbc:	b.ne	404ba4 <ferror@plt+0x24b4>  // b.any
  404bc0:	b	404bc8 <ferror@plt+0x24d8>
  404bc4:	mov	w20, wzr
  404bc8:	mov	w0, w20
  404bcc:	ldp	x20, x19, [sp, #32]
  404bd0:	ldp	x22, x21, [sp, #16]
  404bd4:	ldp	x29, x30, [sp], #48
  404bd8:	ret
  404bdc:	stp	x29, x30, [sp, #-48]!
  404be0:	cmp	w2, #0x1
  404be4:	stp	x22, x21, [sp, #16]
  404be8:	stp	x20, x19, [sp, #32]
  404bec:	mov	x29, sp
  404bf0:	b.lt	404c28 <ferror@plt+0x2538>  // b.tstop
  404bf4:	mov	x19, x1
  404bf8:	mov	x21, x0
  404bfc:	mov	w20, wzr
  404c00:	mov	w22, w2
  404c04:	ldr	x1, [x19], #8
  404c08:	mov	x0, x21
  404c0c:	mov	x2, xzr
  404c10:	bl	404df0 <ferror@plt+0x2700>
  404c14:	cmp	w0, #0x0
  404c18:	csel	w20, w0, w20, lt  // lt = tstop
  404c1c:	subs	x22, x22, #0x1
  404c20:	b.ne	404c04 <ferror@plt+0x2514>  // b.any
  404c24:	b	404c2c <ferror@plt+0x253c>
  404c28:	mov	w20, wzr
  404c2c:	mov	w0, w20
  404c30:	ldp	x20, x19, [sp, #32]
  404c34:	ldp	x22, x21, [sp, #16]
  404c38:	ldp	x29, x30, [sp], #48
  404c3c:	ret
  404c40:	sub	sp, sp, #0x70
  404c44:	cmp	w1, #0x2
  404c48:	stp	x29, x30, [sp, #16]
  404c4c:	stp	x28, x27, [sp, #32]
  404c50:	stp	x26, x25, [sp, #48]
  404c54:	stp	x24, x23, [sp, #64]
  404c58:	stp	x22, x21, [sp, #80]
  404c5c:	stp	x20, x19, [sp, #96]
  404c60:	add	x29, sp, #0x10
  404c64:	str	x2, [sp, #8]
  404c68:	b.lt	404dbc <ferror@plt+0x26cc>  // b.tstop
  404c6c:	mov	x21, x0
  404c70:	mov	x23, xzr
  404c74:	mov	x22, xzr
  404c78:	mov	w20, wzr
  404c7c:	sxtw	x27, w1
  404c80:	mov	w28, #0x1                   	// #1
  404c84:	ldr	x25, [x21, x28, lsl #3]
  404c88:	mov	x0, x25
  404c8c:	bl	4020b0 <strlen@plt>
  404c90:	mov	x24, x0
  404c94:	mov	w1, #0x3d                  	// #61
  404c98:	mov	x0, x25
  404c9c:	bl	4024d0 <strchr@plt>
  404ca0:	mov	x25, x0
  404ca4:	cbz	x0, 404cdc <ferror@plt+0x25ec>
  404ca8:	ldrb	w8, [x25, #1]!
  404cac:	mov	x19, xzr
  404cb0:	cmp	w8, #0x22
  404cb4:	b.eq	404ce0 <ferror@plt+0x25f0>  // b.none
  404cb8:	cmp	w8, #0x27
  404cbc:	b.eq	404ce0 <ferror@plt+0x25f0>  // b.none
  404cc0:	mov	w1, #0x20                  	// #32
  404cc4:	mov	x0, x25
  404cc8:	bl	4024d0 <strchr@plt>
  404ccc:	cmp	x0, #0x0
  404cd0:	cset	w8, ne  // ne = any
  404cd4:	lsl	x19, x8, #1
  404cd8:	b	404ce0 <ferror@plt+0x25f0>
  404cdc:	mov	x19, xzr
  404ce0:	add	x8, x22, x24
  404ce4:	add	x8, x8, x19
  404ce8:	add	x1, x8, #0x2
  404cec:	mov	x0, x23
  404cf0:	bl	4022f0 <realloc@plt>
  404cf4:	cbz	x0, 404d58 <ferror@plt+0x2668>
  404cf8:	mov	x26, x0
  404cfc:	cbz	x22, 404d0c <ferror@plt+0x261c>
  404d00:	mov	w8, #0x20                  	// #32
  404d04:	strb	w8, [x26, x22]
  404d08:	add	x22, x22, #0x1
  404d0c:	cbz	x19, 404d8c <ferror@plt+0x269c>
  404d10:	ldr	x1, [x21, x28, lsl #3]
  404d14:	add	x0, x26, x22
  404d18:	sub	x23, x25, x1
  404d1c:	mov	x2, x23
  404d20:	sub	x24, x24, x23
  404d24:	bl	402070 <memcpy@plt>
  404d28:	add	x8, x23, x22
  404d2c:	add	x19, x8, #0x1
  404d30:	mov	w22, #0x22                  	// #34
  404d34:	add	x0, x26, x19
  404d38:	mov	x1, x25
  404d3c:	mov	x2, x24
  404d40:	strb	w22, [x26, x8]
  404d44:	bl	402070 <memcpy@plt>
  404d48:	add	x8, x19, x24
  404d4c:	strh	w22, [x26, x8]
  404d50:	add	x22, x8, #0x1
  404d54:	b	404da0 <ferror@plt+0x26b0>
  404d58:	bl	402640 <__errno_location@plt>
  404d5c:	ldr	w8, [x0]
  404d60:	mov	x0, x23
  404d64:	neg	w20, w8
  404d68:	bl	4024a0 <free@plt>
  404d6c:	adrp	x1, 418000 <ferror@plt+0x15910>
  404d70:	mov	w0, #0x3                   	// #3
  404d74:	add	x1, x1, #0x78
  404d78:	bl	40a83c <ferror@plt+0x814c>
  404d7c:	mov	w8, wzr
  404d80:	mov	x23, xzr
  404d84:	cbnz	w8, 404dac <ferror@plt+0x26bc>
  404d88:	b	404dc4 <ferror@plt+0x26d4>
  404d8c:	ldr	x1, [x21, x28, lsl #3]
  404d90:	add	x0, x26, x22
  404d94:	add	x2, x24, #0x1
  404d98:	bl	402070 <memcpy@plt>
  404d9c:	add	x22, x22, x24
  404da0:	mov	w8, #0x1                   	// #1
  404da4:	mov	x23, x26
  404da8:	cbz	w8, 404dc4 <ferror@plt+0x26d4>
  404dac:	add	x28, x28, #0x1
  404db0:	cmp	x28, x27
  404db4:	b.lt	404c84 <ferror@plt+0x2594>  // b.tstop
  404db8:	b	404dc4 <ferror@plt+0x26d4>
  404dbc:	mov	w20, wzr
  404dc0:	mov	x23, xzr
  404dc4:	ldr	x8, [sp, #8]
  404dc8:	mov	w0, w20
  404dcc:	str	x23, [x8]
  404dd0:	ldp	x20, x19, [sp, #96]
  404dd4:	ldp	x22, x21, [sp, #80]
  404dd8:	ldp	x24, x23, [sp, #64]
  404ddc:	ldp	x26, x25, [sp, #48]
  404de0:	ldp	x28, x27, [sp, #32]
  404de4:	ldp	x29, x30, [sp, #16]
  404de8:	add	sp, sp, #0x70
  404dec:	ret
  404df0:	sub	sp, sp, #0x70
  404df4:	stp	x20, x19, [sp, #96]
  404df8:	mov	x19, x2
  404dfc:	add	x2, sp, #0x8
  404e00:	stp	x29, x30, [sp, #16]
  404e04:	stp	x28, x27, [sp, #32]
  404e08:	stp	x26, x25, [sp, #48]
  404e0c:	stp	x24, x23, [sp, #64]
  404e10:	stp	x22, x21, [sp, #80]
  404e14:	add	x29, sp, #0x10
  404e18:	mov	x22, x1
  404e1c:	mov	x23, x0
  404e20:	str	xzr, [sp, #8]
  404e24:	bl	410fe4 <ferror@plt+0xe8f4>
  404e28:	tbnz	w0, #31, 404ff0 <ferror@plt+0x2900>
  404e2c:	ldr	x21, [sp, #8]
  404e30:	cbz	x21, 404ff0 <ferror@plt+0x2900>
  404e34:	adrp	x8, 42c000 <ferror@plt+0x29910>
  404e38:	adrp	x9, 42c000 <ferror@plt+0x29910>
  404e3c:	ldrb	w8, [x8, #976]
  404e40:	ldrb	w9, [x9, #972]
  404e44:	adrp	x11, 42c000 <ferror@plt+0x29910>
  404e48:	ldrb	w11, [x11, #980]
  404e4c:	adrp	x12, 42c000 <ferror@plt+0x29910>
  404e50:	orr	w8, w8, w9
  404e54:	ldrb	w12, [x12, #964]
  404e58:	mov	w10, #0x2                   	// #2
  404e5c:	adrp	x13, 42c000 <ferror@plt+0x29910>
  404e60:	tst	w8, #0x1
  404e64:	orr	w9, w9, w11
  404e68:	csel	w10, w10, wzr, ne  // ne = any
  404e6c:	ldrb	w13, [x13, #984]
  404e70:	adrp	x11, 42c000 <ferror@plt+0x29910>
  404e74:	bfxil	w10, w9, #0, #1
  404e78:	cmp	w12, #0x0
  404e7c:	adrp	x12, 42c000 <ferror@plt+0x29910>
  404e80:	orr	w9, w10, #0x4
  404e84:	ldrb	w11, [x11, #988]
  404e88:	csel	w9, w9, w10, ne  // ne = any
  404e8c:	ldr	w12, [x12, #844]
  404e90:	adrp	x8, 42c000 <ferror@plt+0x29910>
  404e94:	cmp	w13, #0x0
  404e98:	orr	w13, w9, #0x8
  404e9c:	csel	w9, w13, w9, ne  // ne = any
  404ea0:	ldrb	w8, [x8, #992]
  404ea4:	cmp	w11, #0x0
  404ea8:	orr	w11, w9, #0x10
  404eac:	csel	w9, w11, w9, ne  // ne = any
  404eb0:	cmp	w12, #0x4
  404eb4:	adrp	x13, 42c000 <ferror@plt+0x29910>
  404eb8:	cset	w12, gt
  404ebc:	orr	w8, w8, w12
  404ec0:	ldrb	w13, [x13, #968]
  404ec4:	tst	w8, #0x1
  404ec8:	adrp	x8, 42c000 <ferror@plt+0x29910>
  404ecc:	adrp	x10, 405000 <ferror@plt+0x2910>
  404ed0:	ldrb	w8, [x8, #960]
  404ed4:	add	x10, x10, #0x74c
  404ed8:	mov	w11, #0x40000               	// #262144
  404edc:	mov	w12, #0x60000               	// #393216
  404ee0:	csel	x22, x10, xzr, ne  // ne = any
  404ee4:	cmp	w13, #0x0
  404ee8:	csel	w10, w12, w11, ne  // ne = any
  404eec:	cmp	w8, #0x0
  404ef0:	orr	w8, w9, w10
  404ef4:	adrp	x24, 418000 <ferror@plt+0x15910>
  404ef8:	orr	w9, w8, #0x20
  404efc:	adrp	x26, 418000 <ferror@plt+0x15910>
  404f00:	mov	w20, w0
  404f04:	adrp	x23, 42c000 <ferror@plt+0x29910>
  404f08:	add	x24, x24, #0xd7
  404f0c:	csel	w25, w9, w8, ne  // ne = any
  404f10:	add	x26, x26, #0x15b
  404f14:	b	404f38 <ferror@plt+0x2848>
  404f18:	mov	w20, wzr
  404f1c:	mov	x0, x27
  404f20:	bl	410f6c <ferror@plt+0xe87c>
  404f24:	ldr	x0, [sp, #8]
  404f28:	mov	x1, x21
  404f2c:	bl	40d790 <ferror@plt+0xb0a0>
  404f30:	mov	x21, x0
  404f34:	cbz	x0, 40501c <ferror@plt+0x292c>
  404f38:	mov	x0, x21
  404f3c:	bl	411344 <ferror@plt+0xec54>
  404f40:	ldrb	w8, [x23, #956]
  404f44:	mov	x27, x0
  404f48:	cmp	w8, #0x1
  404f4c:	b.ne	404f60 <ferror@plt+0x2870>  // b.any
  404f50:	bl	411360 <ferror@plt+0xec70>
  404f54:	bl	4023e0 <puts@plt>
  404f58:	tbz	w20, #31, 404f18 <ferror@plt+0x2828>
  404f5c:	b	404f80 <ferror@plt+0x2890>
  404f60:	mov	w1, w25
  404f64:	mov	x2, x19
  404f68:	mov	x3, xzr
  404f6c:	mov	x4, xzr
  404f70:	mov	x5, x22
  404f74:	bl	41174c <ferror@plt+0xf05c>
  404f78:	mov	w20, w0
  404f7c:	tbz	w20, #31, 404f18 <ferror@plt+0x2828>
  404f80:	mov	x0, x27
  404f84:	cmn	w20, #0x2
  404f88:	b.eq	404fac <ferror@plt+0x28bc>  // b.none
  404f8c:	cmn	w20, #0x11
  404f90:	b.ne	404fc8 <ferror@plt+0x28d8>  // b.any
  404f94:	bl	411360 <ferror@plt+0xec70>
  404f98:	mov	x2, x0
  404f9c:	mov	w0, #0x3                   	// #3
  404fa0:	mov	x1, x24
  404fa4:	bl	40a83c <ferror@plt+0x814c>
  404fa8:	b	404f1c <ferror@plt+0x282c>
  404fac:	bl	411360 <ferror@plt+0xec70>
  404fb0:	adrp	x1, 418000 <ferror@plt+0x15910>
  404fb4:	mov	x2, x0
  404fb8:	mov	w0, #0x3                   	// #3
  404fbc:	add	x1, x1, #0x108
  404fc0:	bl	40a83c <ferror@plt+0x814c>
  404fc4:	b	404f1c <ferror@plt+0x282c>
  404fc8:	bl	411360 <ferror@plt+0xec70>
  404fcc:	mov	x28, x0
  404fd0:	neg	w0, w20
  404fd4:	bl	402340 <strerror@plt>
  404fd8:	mov	x3, x0
  404fdc:	mov	w0, #0x3                   	// #3
  404fe0:	mov	x1, x26
  404fe4:	mov	x2, x28
  404fe8:	bl	40a83c <ferror@plt+0x814c>
  404fec:	b	404f1c <ferror@plt+0x282c>
  404ff0:	adrp	x8, 42c000 <ferror@plt+0x29910>
  404ff4:	ldrb	w8, [x8, #948]
  404ff8:	mov	w9, #0x2                   	// #2
  404ffc:	cmp	w8, #0x0
  405000:	mov	w8, #0x4                   	// #4
  405004:	csel	w19, w8, w9, ne  // ne = any
  405008:	cbz	x23, 405028 <ferror@plt+0x2938>
  40500c:	mov	x0, x23
  405010:	bl	40c2e8 <ferror@plt+0x9bf8>
  405014:	mov	x3, x0
  405018:	b	405030 <ferror@plt+0x2940>
  40501c:	ldr	x0, [sp, #8]
  405020:	bl	410c24 <ferror@plt+0xe534>
  405024:	b	405048 <ferror@plt+0x2958>
  405028:	adrp	x3, 418000 <ferror@plt+0x15910>
  40502c:	add	x3, x3, #0xcd
  405030:	adrp	x1, 418000 <ferror@plt+0x15910>
  405034:	add	x1, x1, #0xa8
  405038:	mov	w0, w19
  40503c:	mov	x2, x22
  405040:	bl	40a83c <ferror@plt+0x814c>
  405044:	mov	w20, #0xfffffffe            	// #-2
  405048:	mov	w0, w20
  40504c:	ldp	x20, x19, [sp, #96]
  405050:	ldp	x22, x21, [sp, #80]
  405054:	ldp	x24, x23, [sp, #64]
  405058:	ldp	x26, x25, [sp, #48]
  40505c:	ldp	x28, x27, [sp, #32]
  405060:	ldp	x29, x30, [sp, #16]
  405064:	add	sp, sp, #0x70
  405068:	ret
  40506c:	stp	x29, x30, [sp, #-48]!
  405070:	mov	x29, sp
  405074:	add	x2, x29, #0x18
  405078:	str	x21, [sp, #16]
  40507c:	stp	x20, x19, [sp, #32]
  405080:	mov	x20, x1
  405084:	str	xzr, [x29, #24]
  405088:	bl	410fe4 <ferror@plt+0xe8f4>
  40508c:	mov	w19, w0
  405090:	tbnz	w0, #31, 40511c <ferror@plt+0x2a2c>
  405094:	ldr	x8, [x29, #24]
  405098:	cbz	x8, 4050a8 <ferror@plt+0x29b8>
  40509c:	ldr	x20, [x29, #24]
  4050a0:	cbnz	x20, 4050dc <ferror@plt+0x29ec>
  4050a4:	b	405114 <ferror@plt+0x2a24>
  4050a8:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4050ac:	ldrb	w8, [x8, #948]
  4050b0:	mov	w9, #0x2                   	// #2
  4050b4:	adrp	x1, 417000 <ferror@plt+0x14910>
  4050b8:	add	x1, x1, #0x2dc
  4050bc:	cmp	w8, #0x0
  4050c0:	mov	w8, #0x4                   	// #4
  4050c4:	csel	w0, w8, w9, ne  // ne = any
  4050c8:	mov	x2, x20
  4050cc:	bl	40a83c <ferror@plt+0x814c>
  4050d0:	mov	w19, #0xfffffffe            	// #-2
  4050d4:	ldr	x20, [x29, #24]
  4050d8:	cbz	x20, 405114 <ferror@plt+0x2a24>
  4050dc:	mov	x0, x20
  4050e0:	bl	411344 <ferror@plt+0xec54>
  4050e4:	mov	w1, #0x1                   	// #1
  4050e8:	mov	x21, x0
  4050ec:	bl	405130 <ferror@plt+0x2a40>
  4050f0:	mov	w19, w0
  4050f4:	mov	x0, x21
  4050f8:	bl	410f6c <ferror@plt+0xe87c>
  4050fc:	tbnz	w19, #31, 405114 <ferror@plt+0x2a24>
  405100:	ldr	x0, [x29, #24]
  405104:	mov	x1, x20
  405108:	bl	40d790 <ferror@plt+0xb0a0>
  40510c:	mov	x20, x0
  405110:	cbnz	x0, 4050dc <ferror@plt+0x29ec>
  405114:	ldr	x0, [x29, #24]
  405118:	bl	410c24 <ferror@plt+0xe534>
  40511c:	mov	w0, w19
  405120:	ldp	x20, x19, [sp, #32]
  405124:	ldr	x21, [sp, #16]
  405128:	ldp	x29, x30, [sp], #48
  40512c:	ret
  405130:	sub	sp, sp, #0x50
  405134:	stp	x29, x30, [sp, #16]
  405138:	stp	x24, x23, [sp, #32]
  40513c:	stp	x22, x21, [sp, #48]
  405140:	stp	x20, x19, [sp, #64]
  405144:	add	x29, sp, #0x10
  405148:	mov	w23, w1
  40514c:	mov	x19, x0
  405150:	bl	411360 <ferror@plt+0xec70>
  405154:	adrp	x8, 42c000 <ferror@plt+0x29910>
  405158:	ldrb	w8, [x8, #964]
  40515c:	mov	x20, x0
  405160:	stp	xzr, xzr, [sp]
  405164:	tbz	w8, #0, 405178 <ferror@plt+0x2a88>
  405168:	mov	x21, xzr
  40516c:	adrp	x24, 42c000 <ferror@plt+0x29910>
  405170:	cbz	x21, 4051a4 <ferror@plt+0x2ab4>
  405174:	b	405258 <ferror@plt+0x2b68>
  405178:	add	x1, sp, #0x8
  40517c:	mov	x2, sp
  405180:	mov	x0, x19
  405184:	bl	411f30 <ferror@plt+0xf840>
  405188:	mov	w22, w0
  40518c:	tbnz	w0, #31, 4051c8 <ferror@plt+0x2ad8>
  405190:	mov	x0, x19
  405194:	bl	412140 <ferror@plt+0xfa50>
  405198:	mov	x21, x0
  40519c:	adrp	x24, 42c000 <ferror@plt+0x29910>
  4051a0:	cbnz	x21, 405258 <ferror@plt+0x2b68>
  4051a4:	ldrb	w8, [x24, #984]
  4051a8:	tbnz	w8, #0, 405258 <ferror@plt+0x2b68>
  4051ac:	mov	x0, x19
  4051b0:	bl	412418 <ferror@plt+0xfd28>
  4051b4:	tbnz	w0, #31, 4051ec <ferror@plt+0x2afc>
  4051b8:	cbz	w0, 405214 <ferror@plt+0x2b24>
  4051bc:	mov	w8, #0x1                   	// #1
  4051c0:	cbnz	w8, 405258 <ferror@plt+0x2b68>
  4051c4:	b	405310 <ferror@plt+0x2c20>
  4051c8:	neg	w0, w22
  4051cc:	bl	402340 <strerror@plt>
  4051d0:	adrp	x1, 417000 <ferror@plt+0x14910>
  4051d4:	mov	x3, x0
  4051d8:	add	x1, x1, #0xfd8
  4051dc:	mov	w0, #0x4                   	// #4
  4051e0:	mov	x2, x20
  4051e4:	bl	40a83c <ferror@plt+0x814c>
  4051e8:	b	405320 <ferror@plt+0x2c30>
  4051ec:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4051f0:	ldrb	w8, [x8, #960]
  4051f4:	cmp	w8, #0x1
  4051f8:	b.ne	40524c <ferror@plt+0x2b5c>  // b.any
  4051fc:	adrp	x8, 42c000 <ferror@plt+0x29910>
  405200:	ldrb	w8, [x8, #948]
  405204:	mov	w9, #0x2                   	// #2
  405208:	adrp	x1, 417000 <ferror@plt+0x14910>
  40520c:	add	x1, x1, #0xffc
  405210:	b	405228 <ferror@plt+0x2b38>
  405214:	adrp	x8, 42c000 <ferror@plt+0x29910>
  405218:	ldrb	w8, [x8, #948]
  40521c:	mov	w9, #0x2                   	// #2
  405220:	adrp	x1, 416000 <ferror@plt+0x13910>
  405224:	add	x1, x1, #0xacc
  405228:	cmp	w8, #0x0
  40522c:	mov	w8, #0x4                   	// #4
  405230:	csel	w0, w8, w9, ne  // ne = any
  405234:	mov	x2, x20
  405238:	bl	40a83c <ferror@plt+0x814c>
  40523c:	mov	w8, wzr
  405240:	mov	w22, #0xfffffffe            	// #-2
  405244:	cbnz	w8, 405258 <ferror@plt+0x2b68>
  405248:	b	405310 <ferror@plt+0x2c20>
  40524c:	mov	w8, wzr
  405250:	mov	w22, wzr
  405254:	cbz	w8, 405310 <ferror@plt+0x2c20>
  405258:	ldr	x0, [sp]
  40525c:	mov	w1, wzr
  405260:	bl	40534c <ferror@plt+0x2c5c>
  405264:	adrp	x8, 42c000 <ferror@plt+0x29910>
  405268:	ldrb	w8, [x8, #952]
  40526c:	cmp	w8, #0x1
  405270:	b.ne	405290 <ferror@plt+0x2ba0>  // b.any
  405274:	tbz	w23, #0, 405290 <ferror@plt+0x2ba0>
  405278:	mov	x0, x19
  40527c:	bl	411240 <ferror@plt+0xeb50>
  405280:	mov	w1, #0x1                   	// #1
  405284:	bl	40534c <ferror@plt+0x2c5c>
  405288:	mov	w22, w0
  40528c:	tbnz	w0, #31, 405310 <ferror@plt+0x2c20>
  405290:	cbnz	x21, 4052ec <ferror@plt+0x2bfc>
  405294:	ldrb	w8, [x24, #984]
  405298:	tbnz	w8, #0, 4052ec <ferror@plt+0x2bfc>
  40529c:	mov	x0, x19
  4052a0:	bl	41290c <ferror@plt+0x1021c>
  4052a4:	cmp	w0, #0x1
  4052a8:	b.lt	4052e4 <ferror@plt+0x2bf4>  // b.tstop
  4052ac:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4052b0:	ldrb	w8, [x8, #948]
  4052b4:	mov	w9, #0x2                   	// #2
  4052b8:	adrp	x1, 418000 <ferror@plt+0x15910>
  4052bc:	add	x1, x1, #0x19
  4052c0:	cmp	w8, #0x0
  4052c4:	mov	w8, #0x4                   	// #4
  4052c8:	csel	w0, w8, w9, ne  // ne = any
  4052cc:	mov	x2, x20
  4052d0:	bl	40a83c <ferror@plt+0x814c>
  4052d4:	mov	w8, wzr
  4052d8:	mov	w22, #0xfffffff0            	// #-16
  4052dc:	cbnz	w8, 4052ec <ferror@plt+0x2bfc>
  4052e0:	b	405310 <ferror@plt+0x2c20>
  4052e4:	mov	w8, #0x1                   	// #1
  4052e8:	cbz	w8, 405310 <ferror@plt+0x2c20>
  4052ec:	mov	x0, x19
  4052f0:	cbz	x21, 40533c <ferror@plt+0x2c4c>
  4052f4:	mov	x1, x21
  4052f8:	bl	405504 <ferror@plt+0x2e14>
  4052fc:	mov	w22, w0
  405300:	tbnz	w0, #31, 405310 <ferror@plt+0x2c20>
  405304:	ldr	x0, [sp, #8]
  405308:	mov	w1, wzr
  40530c:	bl	40534c <ferror@plt+0x2c5c>
  405310:	ldr	x0, [sp, #8]
  405314:	bl	410c24 <ferror@plt+0xe534>
  405318:	ldr	x0, [sp]
  40531c:	bl	410c24 <ferror@plt+0xe534>
  405320:	mov	w0, w22
  405324:	ldp	x20, x19, [sp, #64]
  405328:	ldp	x22, x21, [sp, #48]
  40532c:	ldp	x24, x23, [sp, #32]
  405330:	ldp	x29, x30, [sp, #16]
  405334:	add	sp, sp, #0x50
  405338:	ret
  40533c:	bl	4053e0 <ferror@plt+0x2cf0>
  405340:	mov	w22, w0
  405344:	tbz	w0, #31, 405304 <ferror@plt+0x2c14>
  405348:	b	405310 <ferror@plt+0x2c20>
  40534c:	stp	x29, x30, [sp, #-64]!
  405350:	stp	x24, x23, [sp, #16]
  405354:	stp	x22, x21, [sp, #32]
  405358:	stp	x20, x19, [sp, #48]
  40535c:	mov	x29, sp
  405360:	mov	w20, w1
  405364:	mov	x19, x0
  405368:	bl	40d7e0 <ferror@plt+0xb0f0>
  40536c:	cbz	x0, 4053c4 <ferror@plt+0x2cd4>
  405370:	mov	x21, x0
  405374:	eor	w24, w20, #0x1
  405378:	mov	x0, x21
  40537c:	bl	411344 <ferror@plt+0xec54>
  405380:	mov	w1, wzr
  405384:	mov	x22, x0
  405388:	bl	405130 <ferror@plt+0x2a40>
  40538c:	mov	w23, w0
  405390:	mov	x0, x22
  405394:	bl	410f6c <ferror@plt+0xe87c>
  405398:	cmp	w23, #0x0
  40539c:	cset	w8, ge  // ge = tcont
  4053a0:	orr	w8, w8, w24
  4053a4:	tst	w8, #0x1
  4053a8:	csel	w20, w20, w23, ne  // ne = any
  4053ac:	tbz	w8, #0, 4053c8 <ferror@plt+0x2cd8>
  4053b0:	mov	x0, x19
  4053b4:	mov	x1, x21
  4053b8:	bl	40d7ec <ferror@plt+0xb0fc>
  4053bc:	mov	x21, x0
  4053c0:	cbnz	x0, 405378 <ferror@plt+0x2c88>
  4053c4:	mov	w20, wzr
  4053c8:	mov	w0, w20
  4053cc:	ldp	x20, x19, [sp, #48]
  4053d0:	ldp	x22, x21, [sp, #32]
  4053d4:	ldp	x24, x23, [sp, #16]
  4053d8:	ldp	x29, x30, [sp], #64
  4053dc:	ret
  4053e0:	stp	x29, x30, [sp, #-48]!
  4053e4:	stp	x22, x21, [sp, #16]
  4053e8:	stp	x20, x19, [sp, #32]
  4053ec:	mov	x29, sp
  4053f0:	mov	x20, x0
  4053f4:	bl	411360 <ferror@plt+0xec70>
  4053f8:	mov	x21, x0
  4053fc:	mov	x0, x20
  405400:	bl	411360 <ferror@plt+0xec70>
  405404:	mov	x1, x0
  405408:	adrp	x0, 418000 <ferror@plt+0x15910>
  40540c:	add	x0, x0, #0x2f
  405410:	bl	4056a0 <ferror@plt+0x2fb0>
  405414:	adrp	x8, 42c000 <ferror@plt+0x29910>
  405418:	ldrb	w8, [x8, #988]
  40541c:	tbz	w8, #0, 405428 <ferror@plt+0x2d38>
  405420:	mov	w19, wzr
  405424:	b	4054f0 <ferror@plt+0x2e00>
  405428:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40542c:	ldrb	w8, [x8, #972]
  405430:	mov	x0, x20
  405434:	cmp	w8, #0x0
  405438:	mov	w8, #0x200                 	// #512
  40543c:	csel	w1, w8, wzr, ne  // ne = any
  405440:	bl	4113d0 <ferror@plt+0xece0>
  405444:	mov	w19, w0
  405448:	cmn	w0, #0x11
  40544c:	b.ne	405494 <ferror@plt+0x2da4>  // b.any
  405450:	adrp	x8, 42c000 <ferror@plt+0x29910>
  405454:	ldrb	w8, [x8, #960]
  405458:	cmp	w8, #0x1
  40545c:	b.ne	405490 <ferror@plt+0x2da0>  // b.any
  405460:	adrp	x8, 42c000 <ferror@plt+0x29910>
  405464:	ldrb	w8, [x8, #948]
  405468:	mov	w9, #0x2                   	// #2
  40546c:	adrp	x1, 417000 <ferror@plt+0x14910>
  405470:	add	x1, x1, #0xffc
  405474:	cmp	w8, #0x0
  405478:	mov	w8, #0x4                   	// #4
  40547c:	csel	w0, w8, w9, ne  // ne = any
  405480:	mov	x2, x21
  405484:	bl	40a83c <ferror@plt+0x814c>
  405488:	mov	w19, #0xffffffef            	// #-17
  40548c:	b	405494 <ferror@plt+0x2da4>
  405490:	mov	w19, wzr
  405494:	mov	x0, x20
  405498:	bl	411240 <ferror@plt+0xeb50>
  40549c:	cbz	x0, 4054f0 <ferror@plt+0x2e00>
  4054a0:	mov	x20, x0
  4054a4:	mov	x21, x0
  4054a8:	b	4054c8 <ferror@plt+0x2dd8>
  4054ac:	mov	x0, x22
  4054b0:	bl	410f6c <ferror@plt+0xe87c>
  4054b4:	mov	x0, x20
  4054b8:	mov	x1, x21
  4054bc:	bl	40d790 <ferror@plt+0xb0a0>
  4054c0:	mov	x21, x0
  4054c4:	cbz	x0, 4054e8 <ferror@plt+0x2df8>
  4054c8:	mov	x0, x21
  4054cc:	bl	411344 <ferror@plt+0xec54>
  4054d0:	mov	x22, x0
  4054d4:	bl	41290c <ferror@plt+0x1021c>
  4054d8:	cbnz	w0, 4054ac <ferror@plt+0x2dbc>
  4054dc:	mov	x0, x22
  4054e0:	bl	4053e0 <ferror@plt+0x2cf0>
  4054e4:	b	4054ac <ferror@plt+0x2dbc>
  4054e8:	mov	x0, x20
  4054ec:	bl	410c24 <ferror@plt+0xe534>
  4054f0:	mov	w0, w19
  4054f4:	ldp	x20, x19, [sp, #32]
  4054f8:	ldp	x22, x21, [sp, #16]
  4054fc:	ldp	x29, x30, [sp], #48
  405500:	ret
  405504:	stp	x29, x30, [sp, #-80]!
  405508:	stp	x26, x25, [sp, #16]
  40550c:	stp	x24, x23, [sp, #32]
  405510:	stp	x22, x21, [sp, #48]
  405514:	stp	x20, x19, [sp, #64]
  405518:	mov	x29, sp
  40551c:	mov	x19, x1
  405520:	bl	411360 <ferror@plt+0xec70>
  405524:	mov	x20, x0
  405528:	mov	x0, x19
  40552c:	bl	402310 <strdup@plt>
  405530:	cbz	x0, 4055c8 <ferror@plt+0x2ed8>
  405534:	mov	x19, x0
  405538:	bl	4020b0 <strlen@plt>
  40553c:	adrp	x21, 418000 <ferror@plt+0x15910>
  405540:	mov	x22, x0
  405544:	add	x21, x21, #0x39
  405548:	b	40559c <ferror@plt+0x2eac>
  40554c:	sub	x25, x24, x19
  405550:	sub	x8, x22, x25
  405554:	mov	x1, x19
  405558:	mov	x2, x25
  40555c:	mov	x23, x0
  405560:	sub	x26, x22, #0xd
  405564:	add	x24, x24, #0xd
  405568:	sub	x22, x8, #0xd
  40556c:	bl	402070 <memcpy@plt>
  405570:	add	x0, x23, x25
  405574:	mov	x1, x24
  405578:	mov	x2, x22
  40557c:	bl	402070 <memcpy@plt>
  405580:	mov	w24, #0x1                   	// #1
  405584:	mov	x22, x26
  405588:	strb	wzr, [x23, x26]
  40558c:	mov	x0, x19
  405590:	bl	4024a0 <free@plt>
  405594:	mov	x19, x23
  405598:	tbz	w24, #0, 4055c8 <ferror@plt+0x2ed8>
  40559c:	mov	x0, x19
  4055a0:	mov	x1, x21
  4055a4:	bl	4025a0 <strstr@plt>
  4055a8:	cbz	x0, 4055d0 <ferror@plt+0x2ee0>
  4055ac:	mov	x24, x0
  4055b0:	sub	x0, x22, #0xc
  4055b4:	bl	402240 <malloc@plt>
  4055b8:	cbnz	x0, 40554c <ferror@plt+0x2e5c>
  4055bc:	mov	w24, wzr
  4055c0:	mov	x23, x19
  4055c4:	b	40558c <ferror@plt+0x2e9c>
  4055c8:	mov	w21, #0xfffffff4            	// #-12
  4055cc:	b	405684 <ferror@plt+0x2f94>
  4055d0:	adrp	x0, 419000 <ferror@plt+0x16910>
  4055d4:	adrp	x1, 417000 <ferror@plt+0x14910>
  4055d8:	add	x0, x0, #0x94d
  4055dc:	add	x1, x1, #0x5fb
  4055e0:	mov	x2, x19
  4055e4:	bl	4056a0 <ferror@plt+0x2fb0>
  4055e8:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4055ec:	ldrb	w8, [x8, #988]
  4055f0:	tbz	w8, #0, 4055fc <ferror@plt+0x2f0c>
  4055f4:	mov	w21, wzr
  4055f8:	b	40567c <ferror@plt+0x2f8c>
  4055fc:	adrp	x22, 418000 <ferror@plt+0x15910>
  405600:	add	x22, x22, #0x47
  405604:	mov	w2, #0x1                   	// #1
  405608:	mov	x0, x22
  40560c:	mov	x1, x20
  405610:	bl	402120 <setenv@plt>
  405614:	mov	x0, x19
  405618:	bl	402300 <system@plt>
  40561c:	mov	w21, w0
  405620:	mov	x0, x22
  405624:	bl	402560 <unsetenv@plt>
  405628:	cmn	w21, #0x1
  40562c:	b.eq	405638 <ferror@plt+0x2f48>  // b.none
  405630:	and	w8, w21, #0xff00
  405634:	cbz	w8, 40567c <ferror@plt+0x2f8c>
  405638:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40563c:	ldrb	w8, [x8, #948]
  405640:	mov	w9, #0x2                   	// #2
  405644:	adrp	x1, 418000 <ferror@plt+0x15910>
  405648:	adrp	x2, 417000 <ferror@plt+0x14910>
  40564c:	cmp	w8, #0x0
  405650:	mov	w8, #0x4                   	// #4
  405654:	csel	w0, w8, w9, ne  // ne = any
  405658:	add	x1, x1, #0x57
  40565c:	add	x2, x2, #0x5fb
  405660:	mov	x3, x20
  405664:	bl	40a83c <ferror@plt+0x814c>
  405668:	cmn	w21, #0x1
  40566c:	b.eq	40567c <ferror@plt+0x2f8c>  // b.none
  405670:	mov	w8, wzr
  405674:	lsr	w9, w21, #8
  405678:	sub	w21, w8, w9, uxtb
  40567c:	mov	x0, x19
  405680:	bl	4024a0 <free@plt>
  405684:	mov	w0, w21
  405688:	ldp	x20, x19, [sp, #64]
  40568c:	ldp	x22, x21, [sp, #48]
  405690:	ldp	x24, x23, [sp, #32]
  405694:	ldp	x26, x25, [sp, #16]
  405698:	ldp	x29, x30, [sp], #80
  40569c:	ret
  4056a0:	sub	sp, sp, #0x120
  4056a4:	adrp	x9, 42c000 <ferror@plt+0x29910>
  4056a8:	ldr	w9, [x9, #844]
  4056ac:	stp	x29, x30, [sp, #256]
  4056b0:	add	x29, sp, #0x100
  4056b4:	mov	x8, x0
  4056b8:	cmp	w9, #0x4
  4056bc:	stp	x28, x19, [sp, #272]
  4056c0:	stp	x1, x2, [x29, #-120]
  4056c4:	stp	x3, x4, [x29, #-104]
  4056c8:	stp	x5, x6, [x29, #-88]
  4056cc:	stur	x7, [x29, #-72]
  4056d0:	stp	q0, q1, [sp]
  4056d4:	str	q2, [sp, #32]
  4056d8:	stp	q3, q4, [sp, #48]
  4056dc:	stp	q5, q6, [sp, #80]
  4056e0:	str	q7, [sp, #112]
  4056e4:	b.gt	4056f4 <ferror@plt+0x3004>
  4056e8:	adrp	x9, 42c000 <ferror@plt+0x29910>
  4056ec:	ldrb	w9, [x9, #992]
  4056f0:	cbz	w9, 40573c <ferror@plt+0x304c>
  4056f4:	mov	x9, #0xffffffffffffffc8    	// #-56
  4056f8:	mov	x11, sp
  4056fc:	movk	x9, #0xff80, lsl #32
  405700:	sub	x12, x29, #0x78
  405704:	add	x11, x11, #0x80
  405708:	add	x10, x29, #0x20
  40570c:	stp	x11, x9, [x29, #-16]
  405710:	add	x9, x12, #0x38
  405714:	adrp	x19, 42c000 <ferror@plt+0x29910>
  405718:	stp	x10, x9, [x29, #-32]
  40571c:	ldp	q0, q1, [x29, #-32]
  405720:	ldr	x0, [x19, #912]
  405724:	sub	x2, x29, #0x40
  405728:	mov	x1, x8
  40572c:	stp	q0, q1, [x29, #-64]
  405730:	bl	402600 <vfprintf@plt>
  405734:	ldr	x0, [x19, #912]
  405738:	bl	402530 <fflush@plt>
  40573c:	ldp	x28, x19, [sp, #272]
  405740:	ldp	x29, x30, [sp, #256]
  405744:	add	sp, sp, #0x120
  405748:	ret
  40574c:	stp	x29, x30, [sp, #-32]!
  405750:	stp	x20, x19, [sp, #16]
  405754:	mov	x19, x2
  405758:	mov	x20, x0
  40575c:	mov	x29, sp
  405760:	tbz	w1, #0, 40577c <ferror@plt+0x308c>
  405764:	mov	x0, x20
  405768:	bl	411c24 <ferror@plt+0xf534>
  40576c:	mov	x1, x0
  405770:	adrp	x0, 418000 <ferror@plt+0x15910>
  405774:	add	x0, x0, #0x176
  405778:	b	40579c <ferror@plt+0x30ac>
  40577c:	mov	x0, x20
  405780:	bl	41136c <ferror@plt+0xec7c>
  405784:	cbz	x0, 4057b0 <ferror@plt+0x30c0>
  405788:	mov	x0, x20
  40578c:	bl	41136c <ferror@plt+0xec7c>
  405790:	mov	x1, x0
  405794:	adrp	x0, 418000 <ferror@plt+0x15910>
  405798:	add	x0, x0, #0x191
  40579c:	mov	x2, x19
  4057a0:	bl	402620 <printf@plt>
  4057a4:	ldp	x20, x19, [sp, #16]
  4057a8:	ldp	x29, x30, [sp], #32
  4057ac:	ret
  4057b0:	mov	x0, x20
  4057b4:	bl	412418 <ferror@plt+0xfd28>
  4057b8:	cbnz	w0, 4057a4 <ferror@plt+0x30b4>
  4057bc:	mov	x0, x20
  4057c0:	bl	411360 <ferror@plt+0xec70>
  4057c4:	mov	x1, x0
  4057c8:	adrp	x0, 418000 <ferror@plt+0x15910>
  4057cc:	add	x0, x0, #0x185
  4057d0:	bl	402620 <printf@plt>
  4057d4:	b	4057a4 <ferror@plt+0x30b4>
  4057d8:	stp	x29, x30, [sp, #-96]!
  4057dc:	stp	x28, x27, [sp, #16]
  4057e0:	stp	x26, x25, [sp, #32]
  4057e4:	stp	x24, x23, [sp, #48]
  4057e8:	stp	x22, x21, [sp, #64]
  4057ec:	stp	x20, x19, [sp, #80]
  4057f0:	mov	x29, sp
  4057f4:	sub	sp, sp, #0x1, lsl #12
  4057f8:	sub	sp, sp, #0x250
  4057fc:	mov	x21, x1
  405800:	mov	w20, w0
  405804:	mov	w8, #0x1010                	// #4112
  405808:	add	x9, sp, #0x78
  40580c:	add	x0, sp, #0x78
  405810:	mov	w2, #0x1030                	// #4144
  405814:	mov	w1, wzr
  405818:	stp	xzr, xzr, [x29, #-24]
  40581c:	add	x19, x9, x8
  405820:	stur	xzr, [x29, #-32]
  405824:	bl	402280 <memset@plt>
  405828:	ldur	x24, [x29, #-16]
  40582c:	adrp	x25, 419000 <ferror@plt+0x16910>
  405830:	adrp	x26, 419000 <ferror@plt+0x16910>
  405834:	adrp	x27, 418000 <ferror@plt+0x15910>
  405838:	mov	w23, wzr
  40583c:	mov	w22, wzr
  405840:	movi	v0.2d, #0x0
  405844:	add	x25, x25, #0xb28
  405848:	add	x26, x26, #0xb40
  40584c:	add	x27, x27, #0x5b0
  405850:	adrp	x28, 42c000 <ferror@plt+0x29910>
  405854:	str	wzr, [sp, #36]
  405858:	stp	xzr, xzr, [sp, #8]
  40585c:	str	xzr, [sp, #24]
  405860:	str	xzr, [sp, #112]
  405864:	stp	q0, q0, [sp, #48]
  405868:	stp	q0, q0, [sp, #80]
  40586c:	b	405888 <ferror@plt+0x3198>
  405870:	adrp	x1, 416000 <ferror@plt+0x13910>
  405874:	mov	w0, #0x3                   	// #3
  405878:	add	x1, x1, #0x575
  40587c:	bl	40a83c <ferror@plt+0x814c>
  405880:	mov	w8, #0x5                   	// #5
  405884:	cbnz	w8, 405a60 <ferror@plt+0x3370>
  405888:	add	x4, sp, #0x1, lsl #12
  40588c:	add	x4, x4, #0xa8
  405890:	mov	w0, w20
  405894:	mov	x1, x21
  405898:	mov	x2, x25
  40589c:	mov	x3, x26
  4058a0:	str	wzr, [sp, #4264]
  4058a4:	bl	402410 <getopt_long@plt>
  4058a8:	add	w8, w0, #0x1
  4058ac:	mov	w2, w0
  4058b0:	cmp	w8, #0x78
  4058b4:	b.hi	405870 <ferror@plt+0x3180>  // b.pmore
  4058b8:	adr	x10, 405870 <ferror@plt+0x3180>
  4058bc:	ldrb	w11, [x27, x8]
  4058c0:	add	x10, x10, x11, lsl #2
  4058c4:	mov	w9, #0x1                   	// #1
  4058c8:	mov	w8, #0x2                   	// #2
  4058cc:	br	x10
  4058d0:	ldrsw	x8, [sp, #4264]
  4058d4:	cmp	w8, #0x1
  4058d8:	b.lt	4058f8 <ferror@plt+0x3208>  // b.tstop
  4058dc:	lsl	x8, x8, #5
  4058e0:	ldr	x2, [x26, x8]
  4058e4:	adrp	x1, 418000 <ferror@plt+0x15910>
  4058e8:	mov	w0, #0x4                   	// #4
  4058ec:	add	x1, x1, #0x679
  4058f0:	bl	40a83c <ferror@plt+0x814c>
  4058f4:	b	405a2c <ferror@plt+0x333c>
  4058f8:	adrp	x1, 418000 <ferror@plt+0x15910>
  4058fc:	mov	w0, #0x4                   	// #4
  405900:	add	x1, x1, #0x699
  405904:	bl	40a83c <ferror@plt+0x814c>
  405908:	b	405a2c <ferror@plt+0x333c>
  40590c:	mov	w8, #0x1                   	// #1
  405910:	str	w8, [sp, #36]
  405914:	b	405a2c <ferror@plt+0x333c>
  405918:	ldur	x0, [x29, #-24]
  40591c:	add	w8, w23, #0x2
  405920:	sbfiz	x1, x8, #3, #32
  405924:	bl	4022f0 <realloc@plt>
  405928:	cbz	x0, 405a3c <ferror@plt+0x334c>
  40592c:	ldr	x8, [x28, #896]
  405930:	sxtw	x10, w23
  405934:	mov	x9, x0
  405938:	stur	x0, [x29, #-24]
  40593c:	str	x8, [x0, w23, sxtw #3]
  405940:	add	x23, x10, #0x1
  405944:	mov	w8, #0x4                   	// #4
  405948:	str	xzr, [x9, x23, lsl #3]
  40594c:	cmp	w8, #0x4
  405950:	mov	w9, w22
  405954:	b.eq	405a30 <ferror@plt+0x3340>  // b.none
  405958:	b	405884 <ferror@plt+0x3194>
  40595c:	ldr	x8, [x28, #896]
  405960:	str	x8, [sp, #16]
  405964:	mov	w8, #0x1                   	// #1
  405968:	strb	w8, [x19, #1]
  40596c:	b	405a2c <ferror@plt+0x333c>
  405970:	ldr	x8, [x28, #896]
  405974:	str	x8, [sp, #8]
  405978:	b	405a2c <ferror@plt+0x333c>
  40597c:	ldr	x8, [x28, #896]
  405980:	ldrb	w9, [x8, #1]
  405984:	cbz	w9, 405a24 <ferror@plt+0x3334>
  405988:	adrp	x1, 418000 <ferror@plt+0x15910>
  40598c:	mov	w0, #0x2                   	// #2
  405990:	add	x1, x1, #0x65c
  405994:	bl	40a83c <ferror@plt+0x814c>
  405998:	mov	w8, #0x5                   	// #5
  40599c:	b	405884 <ferror@plt+0x3194>
  4059a0:	adrp	x0, 416000 <ferror@plt+0x13910>
  4059a4:	add	x0, x0, #0x53d
  4059a8:	bl	4023e0 <puts@plt>
  4059ac:	adrp	x0, 416000 <ferror@plt+0x13910>
  4059b0:	add	x0, x0, #0x54d
  4059b4:	bl	4023e0 <puts@plt>
  4059b8:	mov	w8, #0x1                   	// #1
  4059bc:	b	405884 <ferror@plt+0x3194>
  4059c0:	cbz	x24, 4059cc <ferror@plt+0x32dc>
  4059c4:	mov	x0, x24
  4059c8:	bl	4024a0 <free@plt>
  4059cc:	ldr	x0, [x28, #896]
  4059d0:	bl	40bf8c <ferror@plt+0x989c>
  4059d4:	mov	x24, x0
  4059d8:	b	405a2c <ferror@plt+0x333c>
  4059dc:	mov	w8, #0x1                   	// #1
  4059e0:	strb	w8, [x19, #2]
  4059e4:	b	405a2c <ferror@plt+0x333c>
  4059e8:	bl	405e68 <ferror@plt+0x3778>
  4059ec:	mov	w8, #0x1                   	// #1
  4059f0:	b	405884 <ferror@plt+0x3194>
  4059f4:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4059f8:	ldr	x8, [x8, #912]
  4059fc:	str	x8, [sp, #24]
  405a00:	b	405a2c <ferror@plt+0x333c>
  405a04:	adrp	x9, 42c000 <ferror@plt+0x29910>
  405a08:	ldr	w8, [x9, #848]
  405a0c:	add	w8, w8, #0x1
  405a10:	str	w8, [x9, #848]
  405a14:	b	405a2c <ferror@plt+0x333c>
  405a18:	mov	w8, #0x1                   	// #1
  405a1c:	strb	w8, [x19, #3]
  405a20:	b	405a2c <ferror@plt+0x333c>
  405a24:	ldrb	w8, [x8]
  405a28:	strb	w8, [x19]
  405a2c:	mov	w9, w22
  405a30:	mov	w8, wzr
  405a34:	mov	w22, w9
  405a38:	b	405884 <ferror@plt+0x3194>
  405a3c:	adrp	x8, 42c000 <ferror@plt+0x29910>
  405a40:	ldr	x3, [x8, #888]
  405a44:	adrp	x0, 418000 <ferror@plt+0x15910>
  405a48:	mov	w1, #0x15                  	// #21
  405a4c:	mov	w2, #0x1                   	// #1
  405a50:	add	x0, x0, #0x646
  405a54:	bl	402500 <fwrite@plt>
  405a58:	mov	w8, #0x5                   	// #5
  405a5c:	b	40594c <ferror@plt+0x325c>
  405a60:	cmp	w8, #0x5
  405a64:	b.eq	405aa8 <ferror@plt+0x33b8>  // b.none
  405a68:	cmp	w8, #0x2
  405a6c:	b.ne	405abc <ferror@plt+0x33cc>  // b.any
  405a70:	adrp	x23, 42c000 <ferror@plt+0x29910>
  405a74:	ldrsw	x8, [x23, #904]
  405a78:	stur	x24, [x29, #-16]
  405a7c:	cmp	w8, w20
  405a80:	b.ge	405ac8 <ferror@plt+0x33d8>  // b.tcont
  405a84:	ldr	x0, [x21, x8, lsl #3]
  405a88:	bl	405e8c <ferror@plt+0x379c>
  405a8c:	ldrsw	x8, [x23, #904]
  405a90:	ldr	x2, [x21, x8, lsl #3]
  405a94:	cbz	w0, 405ba8 <ferror@plt+0x34b8>
  405a98:	add	w8, w8, #0x1
  405a9c:	str	x2, [sp, #120]
  405aa0:	str	w8, [x23, #904]
  405aa4:	b	405ae8 <ferror@plt+0x33f8>
  405aa8:	stur	x24, [x29, #-16]
  405aac:	add	x0, sp, #0x78
  405ab0:	bl	406ca8 <ferror@plt+0x45b8>
  405ab4:	mov	w19, #0x1                   	// #1
  405ab8:	b	405b70 <ferror@plt+0x3480>
  405abc:	mov	w19, wzr
  405ac0:	stur	x24, [x29, #-16]
  405ac4:	b	405b70 <ferror@plt+0x3480>
  405ac8:	add	x0, sp, #0x1, lsl #12
  405acc:	add	x0, x0, #0xa8
  405ad0:	add	x24, sp, #0x1, lsl #12
  405ad4:	add	x24, x24, #0xa8
  405ad8:	bl	402650 <uname@plt>
  405adc:	tbnz	w0, #31, 405bbc <ferror@plt+0x34cc>
  405ae0:	add	x8, x24, #0x82
  405ae4:	str	x8, [sp, #120]
  405ae8:	ldur	x9, [x29, #-16]
  405aec:	add	x8, sp, #0x78
  405af0:	ldr	x4, [sp, #120]
  405af4:	add	x24, x8, #0x8
  405af8:	adrp	x8, 418000 <ferror@plt+0x15910>
  405afc:	add	x8, x8, #0xd69
  405b00:	cmp	x9, #0x0
  405b04:	adrp	x2, 416000 <ferror@plt+0x13910>
  405b08:	csel	x3, x8, x9, eq  // eq = none
  405b0c:	add	x2, x2, #0xf3b
  405b10:	mov	w1, #0x1000                	// #4096
  405b14:	mov	x0, x24
  405b18:	bl	4021f0 <snprintf@plt>
  405b1c:	ldr	w8, [x23, #904]
  405b20:	sxtw	x9, w0
  405b24:	str	x9, [sp, #4224]
  405b28:	cmp	w8, w20
  405b2c:	ldr	w8, [sp, #36]
  405b30:	csinc	w22, w22, wzr, ne  // ne = any
  405b34:	cbz	w8, 405be4 <ferror@plt+0x34f4>
  405b38:	adrp	x8, 42c000 <ferror@plt+0x29910>
  405b3c:	ldr	x8, [x8, #912]
  405b40:	ldr	x9, [sp, #24]
  405b44:	cmp	x9, x8
  405b48:	b.eq	405b5c <ferror@plt+0x346c>  // b.none
  405b4c:	mov	x0, x24
  405b50:	bl	405ec0 <ferror@plt+0x37d0>
  405b54:	cmp	w0, #0x1
  405b58:	b.ne	405be0 <ferror@plt+0x34f0>  // b.any
  405b5c:	mov	w19, wzr
  405b60:	add	x0, sp, #0x30
  405b64:	bl	406c30 <ferror@plt+0x4540>
  405b68:	add	x0, sp, #0x78
  405b6c:	bl	406ca8 <ferror@plt+0x45b8>
  405b70:	sub	x0, x29, #0x18
  405b74:	bl	405e50 <ferror@plt+0x3760>
  405b78:	sub	x0, x29, #0x10
  405b7c:	bl	405e50 <ferror@plt+0x3760>
  405b80:	mov	w0, w19
  405b84:	add	sp, sp, #0x1, lsl #12
  405b88:	add	sp, sp, #0x250
  405b8c:	ldp	x20, x19, [sp, #80]
  405b90:	ldp	x22, x21, [sp, #64]
  405b94:	ldp	x24, x23, [sp, #48]
  405b98:	ldp	x26, x25, [sp, #32]
  405b9c:	ldp	x28, x27, [sp, #16]
  405ba0:	ldp	x29, x30, [sp], #96
  405ba4:	ret
  405ba8:	adrp	x1, 418000 <ferror@plt+0x15910>
  405bac:	add	x1, x1, #0x6b8
  405bb0:	mov	w0, #0x3                   	// #3
  405bb4:	bl	40a83c <ferror@plt+0x814c>
  405bb8:	b	405aac <ferror@plt+0x33bc>
  405bbc:	bl	402640 <__errno_location@plt>
  405bc0:	ldr	w0, [x0]
  405bc4:	bl	402340 <strerror@plt>
  405bc8:	adrp	x1, 418000 <ferror@plt+0x15910>
  405bcc:	mov	x2, x0
  405bd0:	add	x1, x1, #0x6cf
  405bd4:	mov	w0, #0x2                   	// #2
  405bd8:	bl	40a83c <ferror@plt+0x814c>
  405bdc:	b	405aac <ferror@plt+0x33bc>
  405be0:	mov	w22, #0x1                   	// #1
  405be4:	sub	x1, x29, #0x20
  405be8:	mov	x0, x24
  405bec:	bl	40c2f0 <ferror@plt+0x9c00>
  405bf0:	cbz	x0, 405c34 <ferror@plt+0x3544>
  405bf4:	adrp	x8, 42c000 <ferror@plt+0x29910>
  405bf8:	ldr	w1, [x8, #848]
  405bfc:	mov	x25, x0
  405c00:	bl	40a9ac <ferror@plt+0x82bc>
  405c04:	add	x0, sp, #0x30
  405c08:	add	x1, sp, #0x78
  405c0c:	mov	x2, x25
  405c10:	bl	405fb8 <ferror@plt+0x38c8>
  405c14:	tbnz	w0, #31, 405c4c <ferror@plt+0x355c>
  405c18:	ldr	x24, [sp, #16]
  405c1c:	cbz	x24, 405c6c <ferror@plt+0x357c>
  405c20:	add	x0, sp, #0x30
  405c24:	mov	x1, x24
  405c28:	bl	40605c <ferror@plt+0x396c>
  405c2c:	tbz	w0, #31, 405cc4 <ferror@plt+0x35d4>
  405c30:	b	405c84 <ferror@plt+0x3594>
  405c34:	adrp	x1, 418000 <ferror@plt+0x15910>
  405c38:	add	x1, x1, #0x6e3
  405c3c:	mov	w0, #0x2                   	// #2
  405c40:	mov	x2, x24
  405c44:	bl	40a83c <ferror@plt+0x814c>
  405c48:	b	405aac <ferror@plt+0x33bc>
  405c4c:	neg	w0, w0
  405c50:	bl	402340 <strerror@plt>
  405c54:	adrp	x1, 418000 <ferror@plt+0x15910>
  405c58:	mov	x2, x0
  405c5c:	add	x1, x1, #0x706
  405c60:	mov	w0, #0x2                   	// #2
  405c64:	bl	40a83c <ferror@plt+0x814c>
  405c68:	b	405e38 <ferror@plt+0x3748>
  405c6c:	ldr	x24, [sp, #8]
  405c70:	cbz	x24, 405ca8 <ferror@plt+0x35b8>
  405c74:	add	x0, sp, #0x30
  405c78:	mov	x1, x24
  405c7c:	bl	406208 <ferror@plt+0x3b18>
  405c80:	tbz	w0, #31, 405cc4 <ferror@plt+0x35d4>
  405c84:	neg	w0, w0
  405c88:	bl	402340 <strerror@plt>
  405c8c:	adrp	x1, 418000 <ferror@plt+0x15910>
  405c90:	mov	x3, x0
  405c94:	add	x1, x1, #0x717
  405c98:	mov	w0, #0x2                   	// #2
  405c9c:	mov	x2, x24
  405ca0:	bl	40a83c <ferror@plt+0x814c>
  405ca4:	b	405aac <ferror@plt+0x33bc>
  405ca8:	ldrb	w8, [x19, #2]
  405cac:	cbz	w8, 405cc4 <ferror@plt+0x35d4>
  405cb0:	adrp	x1, 418000 <ferror@plt+0x15910>
  405cb4:	add	x1, x1, #0x72e
  405cb8:	mov	w0, #0x4                   	// #4
  405cbc:	bl	40a83c <ferror@plt+0x814c>
  405cc0:	strb	wzr, [x19, #2]
  405cc4:	cbz	w22, 405cf8 <ferror@plt+0x3608>
  405cc8:	ldur	x1, [x29, #-24]
  405ccc:	add	x0, sp, #0x78
  405cd0:	bl	4063ac <ferror@plt+0x3cbc>
  405cd4:	add	x0, sp, #0x30
  405cd8:	bl	406470 <ferror@plt+0x3d80>
  405cdc:	tbz	w0, #31, 405ddc <ferror@plt+0x36ec>
  405ce0:	neg	w0, w0
  405ce4:	bl	402340 <strerror@plt>
  405ce8:	adrp	x1, 418000 <ferror@plt+0x15910>
  405cec:	mov	x2, x0
  405cf0:	add	x1, x1, #0x741
  405cf4:	b	405e24 <ferror@plt+0x3734>
  405cf8:	ldrsw	x8, [x23, #904]
  405cfc:	cmp	w8, w20
  405d00:	b.ge	405dcc <ferror@plt+0x36dc>  // b.tcont
  405d04:	add	x19, x21, x8, lsl #3
  405d08:	sub	w24, w20, w8
  405d0c:	adrp	x20, 418000 <ferror@plt+0x15910>
  405d10:	adrp	x21, 418000 <ferror@plt+0x15910>
  405d14:	adrp	x22, 418000 <ferror@plt+0x15910>
  405d18:	add	x20, x20, #0x777
  405d1c:	add	x21, x21, #0x797
  405d20:	add	x22, x22, #0x75f
  405d24:	ldr	x23, [x19]
  405d28:	ldrb	w8, [x23]
  405d2c:	cmp	w8, #0x2f
  405d30:	b.ne	405d60 <ferror@plt+0x3670>  // b.any
  405d34:	ldr	x0, [sp, #56]
  405d38:	add	x2, sp, #0x28
  405d3c:	mov	x1, x23
  405d40:	bl	410a88 <ferror@plt+0xe398>
  405d44:	tbnz	w0, #31, 405d74 <ferror@plt+0x3684>
  405d48:	ldr	x1, [sp, #40]
  405d4c:	add	x0, sp, #0x30
  405d50:	bl	4064c0 <ferror@plt+0x3dd0>
  405d54:	tbnz	w0, #31, 405d94 <ferror@plt+0x36a4>
  405d58:	mov	w8, wzr
  405d5c:	b	405dbc <ferror@plt+0x36cc>
  405d60:	mov	w0, #0x2                   	// #2
  405d64:	mov	x1, x22
  405d68:	mov	x2, x23
  405d6c:	bl	40a83c <ferror@plt+0x814c>
  405d70:	b	405db8 <ferror@plt+0x36c8>
  405d74:	neg	w0, w0
  405d78:	bl	402340 <strerror@plt>
  405d7c:	mov	x3, x0
  405d80:	mov	w0, #0x2                   	// #2
  405d84:	mov	x1, x20
  405d88:	mov	x2, x23
  405d8c:	bl	40a83c <ferror@plt+0x814c>
  405d90:	b	405db8 <ferror@plt+0x36c8>
  405d94:	neg	w0, w0
  405d98:	bl	402340 <strerror@plt>
  405d9c:	mov	x3, x0
  405da0:	mov	w0, #0x2                   	// #2
  405da4:	mov	x1, x21
  405da8:	mov	x2, x23
  405dac:	bl	40a83c <ferror@plt+0x814c>
  405db0:	ldr	x0, [sp, #40]
  405db4:	bl	410f6c <ferror@plt+0xe87c>
  405db8:	mov	w8, #0x8                   	// #8
  405dbc:	cbnz	w8, 405dd0 <ferror@plt+0x36e0>
  405dc0:	subs	w24, w24, #0x1
  405dc4:	add	x19, x19, #0x8
  405dc8:	b.ne	405d24 <ferror@plt+0x3634>  // b.any
  405dcc:	mov	w8, wzr
  405dd0:	cmp	w8, #0x8
  405dd4:	b.eq	405e2c <ferror@plt+0x373c>  // b.none
  405dd8:	cbnz	w8, 405e48 <ferror@plt+0x3758>
  405ddc:	add	x0, sp, #0x30
  405de0:	bl	4066ac <ferror@plt+0x3fbc>
  405de4:	tbnz	w0, #31, 405e10 <ferror@plt+0x3720>
  405de8:	add	x0, sp, #0x30
  405dec:	bl	406728 <ferror@plt+0x4038>
  405df0:	add	x0, sp, #0x30
  405df4:	bl	4068e4 <ferror@plt+0x41f4>
  405df8:	tbnz	w0, #31, 405e2c <ferror@plt+0x373c>
  405dfc:	ldr	x1, [sp, #24]
  405e00:	add	x0, sp, #0x30
  405e04:	bl	406918 <ferror@plt+0x4228>
  405e08:	lsr	w19, w0, #31
  405e0c:	b	405b60 <ferror@plt+0x3470>
  405e10:	neg	w0, w0
  405e14:	bl	402340 <strerror@plt>
  405e18:	adrp	x1, 418000 <ferror@plt+0x15910>
  405e1c:	mov	x2, x0
  405e20:	add	x1, x1, #0x7b4
  405e24:	mov	w0, #0x2                   	// #2
  405e28:	bl	40a83c <ferror@plt+0x814c>
  405e2c:	add	x0, sp, #0x30
  405e30:	bl	406c30 <ferror@plt+0x4540>
  405e34:	mov	x25, xzr
  405e38:	cbz	x25, 405aac <ferror@plt+0x33bc>
  405e3c:	mov	x0, x25
  405e40:	bl	40c624 <ferror@plt+0x9f34>
  405e44:	b	405aac <ferror@plt+0x33bc>
  405e48:	mov	w19, wzr
  405e4c:	b	405b70 <ferror@plt+0x3480>
  405e50:	stp	x29, x30, [sp, #-16]!
  405e54:	ldr	x0, [x0]
  405e58:	mov	x29, sp
  405e5c:	bl	4024a0 <free@plt>
  405e60:	ldp	x29, x30, [sp], #16
  405e64:	ret
  405e68:	stp	x29, x30, [sp, #-16]!
  405e6c:	adrp	x8, 42c000 <ferror@plt+0x29910>
  405e70:	ldr	x1, [x8, #920]
  405e74:	adrp	x0, 418000 <ferror@plt+0x15910>
  405e78:	add	x0, x0, #0x822
  405e7c:	mov	x29, sp
  405e80:	bl	402620 <printf@plt>
  405e84:	ldp	x29, x30, [sp], #16
  405e88:	ret
  405e8c:	sub	sp, sp, #0x20
  405e90:	stp	x29, x30, [sp, #16]
  405e94:	add	x29, sp, #0x10
  405e98:	adrp	x1, 418000 <ferror@plt+0x15910>
  405e9c:	add	x1, x1, #0xbf7
  405ea0:	sub	x2, x29, #0x4
  405ea4:	add	x3, sp, #0x8
  405ea8:	bl	4025b0 <__isoc99_sscanf@plt>
  405eac:	ldp	x29, x30, [sp, #16]
  405eb0:	cmp	w0, #0x2
  405eb4:	cset	w0, eq  // eq = none
  405eb8:	add	sp, sp, #0x20
  405ebc:	ret
  405ec0:	stp	x29, x30, [sp, #-64]!
  405ec4:	str	x28, [sp, #16]
  405ec8:	stp	x22, x21, [sp, #32]
  405ecc:	stp	x20, x19, [sp, #48]
  405ed0:	mov	x29, sp
  405ed4:	sub	sp, sp, #0x1, lsl #12
  405ed8:	sub	sp, sp, #0x80
  405edc:	mov	x20, x0
  405ee0:	bl	402170 <opendir@plt>
  405ee4:	cbz	x0, 405f2c <ferror@plt+0x383c>
  405ee8:	mov	x19, x0
  405eec:	bl	402550 <dirfd@plt>
  405ef0:	adrp	x1, 418000 <ferror@plt+0x15910>
  405ef4:	add	x1, x1, #0xc1e
  405ef8:	mov	x2, sp
  405efc:	mov	w3, wzr
  405f00:	bl	4164f8 <ferror@plt+0x13e08>
  405f04:	cbz	w0, 405f50 <ferror@plt+0x3860>
  405f08:	bl	402640 <__errno_location@plt>
  405f0c:	ldr	w8, [x0]
  405f10:	adrp	x1, 418000 <ferror@plt+0x15910>
  405f14:	add	x1, x1, #0xc2a
  405f18:	mov	w0, #0x3                   	// #3
  405f1c:	mov	x2, x20
  405f20:	neg	w21, w8
  405f24:	bl	40a83c <ferror@plt+0x814c>
  405f28:	b	405f90 <ferror@plt+0x38a0>
  405f2c:	bl	402640 <__errno_location@plt>
  405f30:	ldr	w8, [x0]
  405f34:	adrp	x1, 418000 <ferror@plt+0x15910>
  405f38:	add	x1, x1, #0xbfd
  405f3c:	mov	w0, #0x3                   	// #3
  405f40:	mov	x2, x20
  405f44:	neg	w21, w8
  405f48:	bl	40a83c <ferror@plt+0x814c>
  405f4c:	b	405f98 <ferror@plt+0x38a8>
  405f50:	mov	x0, x20
  405f54:	bl	4020b0 <strlen@plt>
  405f58:	mov	x21, x0
  405f5c:	add	x0, sp, #0x80
  405f60:	mov	x1, x20
  405f64:	mov	x2, x21
  405f68:	add	x22, sp, #0x80
  405f6c:	bl	402070 <memcpy@plt>
  405f70:	ldr	x1, [sp, #88]
  405f74:	mov	w8, #0x2f                  	// #47
  405f78:	add	x2, x21, #0x1
  405f7c:	add	x3, sp, #0x80
  405f80:	mov	x0, x19
  405f84:	strh	w8, [x22, x21]
  405f88:	bl	406d10 <ferror@plt+0x4620>
  405f8c:	mov	w21, w0
  405f90:	mov	x0, x19
  405f94:	bl	402320 <closedir@plt>
  405f98:	mov	w0, w21
  405f9c:	add	sp, sp, #0x1, lsl #12
  405fa0:	add	sp, sp, #0x80
  405fa4:	ldp	x20, x19, [sp, #48]
  405fa8:	ldp	x22, x21, [sp, #32]
  405fac:	ldr	x28, [sp, #16]
  405fb0:	ldp	x29, x30, [sp], #64
  405fb4:	ret
  405fb8:	stp	x29, x30, [sp, #-32]!
  405fbc:	stp	x20, x19, [sp, #16]
  405fc0:	mov	x19, x0
  405fc4:	stp	x1, x2, [x0], #16
  405fc8:	mov	w1, #0x80                  	// #128
  405fcc:	mov	x29, sp
  405fd0:	bl	40b02c <ferror@plt+0x893c>
  405fd4:	mov	w0, #0x200                 	// #512
  405fd8:	mov	x1, xzr
  405fdc:	bl	40b19c <ferror@plt+0x8aac>
  405fe0:	str	x0, [x19, #48]
  405fe4:	cbz	x0, 40601c <ferror@plt+0x392c>
  405fe8:	mov	w0, #0x200                 	// #512
  405fec:	mov	x1, xzr
  405ff0:	bl	40b19c <ferror@plt+0x8aac>
  405ff4:	str	x0, [x19, #56]
  405ff8:	cbz	x0, 406028 <ferror@plt+0x3938>
  405ffc:	adrp	x1, 406000 <ferror@plt+0x3910>
  406000:	add	x1, x1, #0xff8
  406004:	mov	w0, #0x800                 	// #2048
  406008:	bl	40b19c <ferror@plt+0x8aac>
  40600c:	str	x0, [x19, #64]
  406010:	cbz	x0, 406034 <ferror@plt+0x3944>
  406014:	mov	w0, wzr
  406018:	b	406050 <ferror@plt+0x3960>
  40601c:	bl	402640 <__errno_location@plt>
  406020:	ldr	w20, [x0]
  406024:	b	40604c <ferror@plt+0x395c>
  406028:	bl	402640 <__errno_location@plt>
  40602c:	ldr	w20, [x0]
  406030:	b	406044 <ferror@plt+0x3954>
  406034:	bl	402640 <__errno_location@plt>
  406038:	ldr	w20, [x0]
  40603c:	ldr	x0, [x19, #56]
  406040:	bl	40b210 <ferror@plt+0x8b20>
  406044:	ldr	x0, [x19, #48]
  406048:	bl	40b210 <ferror@plt+0x8b20>
  40604c:	neg	w0, w20
  406050:	ldp	x20, x19, [sp, #16]
  406054:	ldp	x29, x30, [sp], #32
  406058:	ret
  40605c:	stp	x29, x30, [sp, #-96]!
  406060:	stp	x28, x27, [sp, #16]
  406064:	stp	x26, x25, [sp, #32]
  406068:	stp	x24, x23, [sp, #48]
  40606c:	stp	x22, x21, [sp, #64]
  406070:	stp	x20, x19, [sp, #80]
  406074:	mov	x29, sp
  406078:	sub	sp, sp, #0x2, lsl #12
  40607c:	sub	sp, sp, #0x810
  406080:	mov	x19, x1
  406084:	adrp	x1, 419000 <ferror@plt+0x16910>
  406088:	mov	x21, x0
  40608c:	add	x1, x1, #0x286
  406090:	mov	x0, x19
  406094:	bl	402230 <fopen@plt>
  406098:	cbz	x0, 4061c0 <ferror@plt+0x3ad0>
  40609c:	adrp	x1, 418000 <ferror@plt+0x15910>
  4060a0:	mov	x20, x0
  4060a4:	add	x1, x1, #0xd55
  4060a8:	mov	w0, #0x7                   	// #7
  4060ac:	mov	x2, x19
  4060b0:	bl	40a83c <ferror@plt+0x814c>
  4060b4:	add	x0, sp, #0x10
  4060b8:	mov	w1, #0x2800                	// #10240
  4060bc:	mov	x2, x20
  4060c0:	bl	402130 <fgets_unlocked@plt>
  4060c4:	cbz	x0, 406194 <ferror@plt+0x3aa4>
  4060c8:	adrp	x23, 418000 <ferror@plt+0x15910>
  4060cc:	adrp	x24, 418000 <ferror@plt+0x15910>
  4060d0:	adrp	x25, 418000 <ferror@plt+0x15910>
  4060d4:	mov	w22, #0x1                   	// #1
  4060d8:	add	x23, x23, #0xd67
  4060dc:	add	x24, x24, #0xd6a
  4060e0:	add	x25, x25, #0xd72
  4060e4:	b	406118 <ferror@plt+0x3a28>
  4060e8:	mov	w0, #0x3                   	// #3
  4060ec:	mov	x1, x25
  4060f0:	mov	x2, x19
  4060f4:	mov	w3, w22
  4060f8:	mov	x4, x26
  4060fc:	bl	40a83c <ferror@plt+0x814c>
  406100:	add	x0, sp, #0x10
  406104:	mov	w1, #0x2800                	// #10240
  406108:	mov	x2, x20
  40610c:	bl	402130 <fgets_unlocked@plt>
  406110:	add	w22, w22, #0x1
  406114:	cbz	x0, 406194 <ferror@plt+0x3aa4>
  406118:	add	x0, sp, #0x10
  40611c:	mov	x1, x23
  406120:	bl	4020a0 <strtok@plt>
  406124:	mov	x26, x0
  406128:	mov	x0, xzr
  40612c:	mov	x1, x23
  406130:	bl	4020a0 <strtok@plt>
  406134:	mov	x27, x0
  406138:	mov	x0, xzr
  40613c:	mov	x1, x23
  406140:	bl	4020a0 <strtok@plt>
  406144:	cbz	x26, 406100 <ferror@plt+0x3a10>
  406148:	cbz	x27, 406100 <ferror@plt+0x3a10>
  40614c:	cbz	x0, 406100 <ferror@plt+0x3a10>
  406150:	mov	x1, x24
  406154:	bl	402430 <strcmp@plt>
  406158:	cbnz	w0, 406100 <ferror@plt+0x3a10>
  40615c:	add	x1, sp, #0x8
  406160:	mov	w2, #0x10                  	// #16
  406164:	mov	x0, x26
  406168:	bl	4024e0 <strtoull@plt>
  40616c:	ldr	x8, [sp, #8]
  406170:	ldrb	w8, [x8]
  406174:	cbnz	w8, 4060e8 <ferror@plt+0x39f8>
  406178:	mov	x3, x0
  40617c:	mov	x0, x21
  406180:	mov	x1, x27
  406184:	mov	w2, wzr
  406188:	mov	x4, xzr
  40618c:	bl	40704c <ferror@plt+0x495c>
  406190:	b	406100 <ferror@plt+0x3a10>
  406194:	mov	x0, x21
  406198:	bl	407128 <ferror@plt+0x4a38>
  40619c:	adrp	x1, 418000 <ferror@plt+0x15910>
  4061a0:	add	x1, x1, #0xd97
  4061a4:	mov	w0, #0x7                   	// #7
  4061a8:	mov	x2, x19
  4061ac:	bl	40a83c <ferror@plt+0x814c>
  4061b0:	mov	x0, x20
  4061b4:	bl	402200 <fclose@plt>
  4061b8:	mov	w20, wzr
  4061bc:	b	4061e0 <ferror@plt+0x3af0>
  4061c0:	bl	402640 <__errno_location@plt>
  4061c4:	ldr	w8, [x0]
  4061c8:	adrp	x1, 418000 <ferror@plt+0x15910>
  4061cc:	add	x1, x1, #0xd3f
  4061d0:	mov	w0, #0x7                   	// #7
  4061d4:	mov	x2, x19
  4061d8:	neg	w20, w8
  4061dc:	bl	40a83c <ferror@plt+0x814c>
  4061e0:	mov	w0, w20
  4061e4:	add	sp, sp, #0x2, lsl #12
  4061e8:	add	sp, sp, #0x810
  4061ec:	ldp	x20, x19, [sp, #80]
  4061f0:	ldp	x22, x21, [sp, #64]
  4061f4:	ldp	x24, x23, [sp, #48]
  4061f8:	ldp	x26, x25, [sp, #32]
  4061fc:	ldp	x28, x27, [sp, #16]
  406200:	ldp	x29, x30, [sp], #96
  406204:	ret
  406208:	stp	x29, x30, [sp, #-96]!
  40620c:	str	x28, [sp, #16]
  406210:	stp	x26, x25, [sp, #32]
  406214:	stp	x24, x23, [sp, #48]
  406218:	stp	x22, x21, [sp, #64]
  40621c:	stp	x20, x19, [sp, #80]
  406220:	mov	x29, sp
  406224:	sub	sp, sp, #0x2, lsl #12
  406228:	sub	sp, sp, #0x800
  40622c:	mov	x19, x1
  406230:	adrp	x1, 419000 <ferror@plt+0x16910>
  406234:	mov	x21, x0
  406238:	add	x1, x1, #0x286
  40623c:	mov	x0, x19
  406240:	bl	402230 <fopen@plt>
  406244:	cbz	x0, 406364 <ferror@plt+0x3c74>
  406248:	adrp	x1, 418000 <ferror@plt+0x15910>
  40624c:	mov	x20, x0
  406250:	add	x1, x1, #0xe14
  406254:	mov	w0, #0x7                   	// #7
  406258:	mov	x2, x19
  40625c:	bl	40a83c <ferror@plt+0x814c>
  406260:	mov	x0, sp
  406264:	mov	w1, #0x2800                	// #10240
  406268:	mov	x2, x20
  40626c:	bl	402130 <fgets_unlocked@plt>
  406270:	cbz	x0, 406338 <ferror@plt+0x3c48>
  406274:	adrp	x23, 418000 <ferror@plt+0x15910>
  406278:	adrp	x24, 418000 <ferror@plt+0x15910>
  40627c:	mov	w22, #0x1                   	// #1
  406280:	add	x23, x23, #0xe29
  406284:	mov	w26, #0x1010                	// #4112
  406288:	add	x24, x24, #0xdf0
  40628c:	b	4062c0 <ferror@plt+0x3bd0>
  406290:	mov	x4, sp
  406294:	mov	w0, #0x3                   	// #3
  406298:	mov	x1, x23
  40629c:	mov	x2, x19
  4062a0:	mov	w3, w22
  4062a4:	bl	40a83c <ferror@plt+0x814c>
  4062a8:	mov	x0, sp
  4062ac:	mov	w1, #0x2800                	// #10240
  4062b0:	mov	x2, x20
  4062b4:	bl	402130 <fgets_unlocked@plt>
  4062b8:	add	w22, w22, #0x1
  4062bc:	cbz	x0, 406338 <ferror@plt+0x3c48>
  4062c0:	mov	x0, sp
  4062c4:	mov	w1, #0x20                  	// #32
  4062c8:	bl	4024d0 <strchr@plt>
  4062cc:	cbz	x0, 406290 <ferror@plt+0x3ba0>
  4062d0:	add	x0, x0, #0x1
  4062d4:	mov	w1, #0x20                  	// #32
  4062d8:	bl	4024d0 <strchr@plt>
  4062dc:	cbz	x0, 406290 <ferror@plt+0x3ba0>
  4062e0:	ldrb	w8, [x0, #1]!
  4062e4:	ldr	x9, [x21]
  4062e8:	mov	w2, #0xa                   	// #10
  4062ec:	mov	x1, x24
  4062f0:	ldrb	w9, [x9, x26]
  4062f4:	cmp	w8, w9
  4062f8:	cinc	x25, x0, eq  // eq = none
  4062fc:	mov	x0, x25
  406300:	bl	402260 <strncmp@plt>
  406304:	cbnz	w0, 4062a8 <ferror@plt+0x3bb8>
  406308:	mov	w1, #0xa                   	// #10
  40630c:	mov	x0, x25
  406310:	bl	4024d0 <strchr@plt>
  406314:	cbz	x0, 40631c <ferror@plt+0x3c2c>
  406318:	strb	wzr, [x0]
  40631c:	add	x1, x25, #0xa
  406320:	mov	w2, #0x1                   	// #1
  406324:	mov	x0, x21
  406328:	mov	x3, xzr
  40632c:	mov	x4, xzr
  406330:	bl	40704c <ferror@plt+0x495c>
  406334:	b	4062a8 <ferror@plt+0x3bb8>
  406338:	mov	x0, x21
  40633c:	bl	407128 <ferror@plt+0x4a38>
  406340:	adrp	x1, 418000 <ferror@plt+0x15910>
  406344:	add	x1, x1, #0xe42
  406348:	mov	w0, #0x7                   	// #7
  40634c:	mov	x2, x19
  406350:	bl	40a83c <ferror@plt+0x814c>
  406354:	mov	x0, x20
  406358:	bl	402200 <fclose@plt>
  40635c:	mov	w20, wzr
  406360:	b	406384 <ferror@plt+0x3c94>
  406364:	bl	402640 <__errno_location@plt>
  406368:	ldr	w8, [x0]
  40636c:	adrp	x1, 418000 <ferror@plt+0x15910>
  406370:	add	x1, x1, #0xdfb
  406374:	mov	w0, #0x7                   	// #7
  406378:	mov	x2, x19
  40637c:	neg	w20, w8
  406380:	bl	40a83c <ferror@plt+0x814c>
  406384:	mov	w0, w20
  406388:	add	sp, sp, #0x2, lsl #12
  40638c:	add	sp, sp, #0x800
  406390:	ldp	x20, x19, [sp, #80]
  406394:	ldp	x22, x21, [sp, #64]
  406398:	ldp	x24, x23, [sp, #48]
  40639c:	ldp	x26, x25, [sp, #32]
  4063a0:	ldr	x28, [sp, #16]
  4063a4:	ldp	x29, x30, [sp], #96
  4063a8:	ret
  4063ac:	sub	sp, sp, #0x50
  4063b0:	adrp	x8, 419000 <ferror@plt+0x16910>
  4063b4:	stp	x29, x30, [sp, #16]
  4063b8:	add	x29, sp, #0x10
  4063bc:	add	x8, x8, #0xda0
  4063c0:	cmp	x1, #0x0
  4063c4:	stp	x22, x21, [sp, #48]
  4063c8:	stp	x20, x19, [sp, #64]
  4063cc:	str	xzr, [x29, #24]
  4063d0:	str	xzr, [sp, #8]
  4063d4:	csel	x8, x8, x1, eq  // eq = none
  4063d8:	ldr	x2, [x8]
  4063dc:	mov	x19, x0
  4063e0:	str	x23, [sp, #32]
  4063e4:	cbz	x2, 406400 <ferror@plt+0x3d10>
  4063e8:	add	x20, x8, #0x8
  4063ec:	add	x0, sp, #0x8
  4063f0:	add	x1, x29, #0x18
  4063f4:	bl	4071ec <ferror@plt+0x4afc>
  4063f8:	ldr	x2, [x20], #8
  4063fc:	cbnz	x2, 4063ec <ferror@plt+0x3cfc>
  406400:	ldr	x8, [x29, #24]
  406404:	cbz	x8, 406438 <ferror@plt+0x3d48>
  406408:	ldr	x21, [sp, #8]
  40640c:	ldr	x22, [x29, #24]
  406410:	mov	x23, xzr
  406414:	ldr	x20, [x21, x23, lsl #3]
  406418:	mov	x0, x19
  40641c:	add	x1, x20, #0x18
  406420:	bl	4072e4 <ferror@plt+0x4bf4>
  406424:	mov	x0, x20
  406428:	bl	40758c <ferror@plt+0x4e9c>
  40642c:	add	x23, x23, #0x1
  406430:	cmp	x23, x22
  406434:	b.cc	406414 <ferror@plt+0x3d24>  // b.lo, b.ul, b.last
  406438:	ldr	x0, [sp, #8]
  40643c:	bl	4024a0 <free@plt>
  406440:	ldr	x8, [x19, #4128]
  406444:	cbnz	x8, 406458 <ferror@plt+0x3d68>
  406448:	adrp	x1, 418000 <ferror@plt+0x15910>
  40644c:	add	x1, x1, #0xe59
  406450:	mov	x0, x19
  406454:	bl	4075a0 <ferror@plt+0x4eb0>
  406458:	ldp	x20, x19, [sp, #64]
  40645c:	ldp	x22, x21, [sp, #48]
  406460:	ldr	x23, [sp, #32]
  406464:	ldp	x29, x30, [sp, #16]
  406468:	add	sp, sp, #0x50
  40646c:	ret
  406470:	stp	x29, x30, [sp, #-32]!
  406474:	stp	x20, x19, [sp, #16]
  406478:	ldr	x8, [x0]
  40647c:	mov	x29, sp
  406480:	mov	x19, x0
  406484:	add	x1, x8, #0x8
  406488:	bl	407b50 <ferror@plt+0x5460>
  40648c:	tbnz	w0, #31, 4064b4 <ferror@plt+0x3dc4>
  406490:	ldr	x8, [x19]
  406494:	ldr	x20, [x8, #4136]
  406498:	cbz	x20, 4064b0 <ferror@plt+0x3dc0>
  40649c:	add	x1, x20, #0x10
  4064a0:	mov	x0, x19
  4064a4:	bl	407b50 <ferror@plt+0x5460>
  4064a8:	ldr	x20, [x20]
  4064ac:	cbnz	x20, 40649c <ferror@plt+0x3dac>
  4064b0:	mov	w0, wzr
  4064b4:	ldp	x20, x19, [sp, #16]
  4064b8:	ldp	x29, x30, [sp], #32
  4064bc:	ret
  4064c0:	stp	x29, x30, [sp, #-96]!
  4064c4:	stp	x26, x25, [sp, #32]
  4064c8:	stp	x24, x23, [sp, #48]
  4064cc:	stp	x22, x21, [sp, #64]
  4064d0:	stp	x20, x19, [sp, #80]
  4064d4:	str	x27, [sp, #16]
  4064d8:	ldr	x27, [x0]
  4064dc:	mov	x20, x0
  4064e0:	mov	x0, x1
  4064e4:	mov	x29, sp
  4064e8:	mov	x21, x1
  4064ec:	bl	411360 <ferror@plt+0xec70>
  4064f0:	mov	x24, x0
  4064f4:	bl	4020b0 <strlen@plt>
  4064f8:	mov	x22, x0
  4064fc:	add	x1, x0, #0x79
  406500:	mov	w0, #0x1                   	// #1
  406504:	bl	4022b0 <calloc@plt>
  406508:	cbz	x0, 406594 <ferror@plt+0x3ea4>
  40650c:	str	x21, [x0]
  406510:	ldr	w8, [x20, #24]
  406514:	add	x23, x22, #0x1
  406518:	mov	w9, #0x7fffffff            	// #2147483647
  40651c:	add	x22, x0, #0x78
  406520:	add	w8, w8, #0x1
  406524:	mov	x19, x0
  406528:	stp	w8, w9, [x0, #96]
  40652c:	mov	x0, x22
  406530:	mov	x1, x24
  406534:	mov	x2, x23
  406538:	bl	402070 <memcpy@plt>
  40653c:	add	x0, x19, #0x30
  406540:	mov	w1, #0x4                   	// #4
  406544:	str	x23, [x19, #88]
  406548:	bl	40b02c <ferror@plt+0x893c>
  40654c:	mov	x0, x21
  406550:	bl	41136c <ferror@plt+0xec7c>
  406554:	bl	402310 <strdup@plt>
  406558:	mov	w1, #0x2f                  	// #47
  40655c:	mov	x24, x0
  406560:	str	x0, [x19, #8]
  406564:	bl	402370 <strrchr@plt>
  406568:	sub	x8, x0, x24
  40656c:	str	x8, [x19, #80]
  406570:	ldr	x26, [x27, #4104]
  406574:	mov	x25, x0
  406578:	add	x1, x27, #0x8
  40657c:	mov	x0, x24
  406580:	mov	x2, x26
  406584:	bl	402260 <strncmp@plt>
  406588:	cbz	w0, 40659c <ferror@plt+0x3eac>
  40658c:	mov	x8, xzr
  406590:	b	4065ac <ferror@plt+0x3ebc>
  406594:	mov	w24, #0xfffffff4            	// #-12
  406598:	b	40668c <ferror@plt+0x3f9c>
  40659c:	add	x8, x24, x26
  4065a0:	ldrb	w9, [x8], #1
  4065a4:	cmp	w9, #0x2f
  4065a8:	csel	x8, x8, xzr, eq  // eq = none
  4065ac:	str	x8, [x19, #16]
  4065b0:	ldr	x0, [x20, #56]
  4065b4:	mov	x1, x22
  4065b8:	mov	x2, x19
  4065bc:	bl	40b4c0 <ferror@plt+0x8dd0>
  4065c0:	tbnz	w0, #31, 406620 <ferror@plt+0x3f30>
  4065c4:	ldr	x0, [x19, #16]
  4065c8:	cbz	x0, 4065fc <ferror@plt+0x3f0c>
  4065cc:	sub	x8, x25, x0
  4065d0:	add	x23, x8, x23
  4065d4:	add	x1, x23, #0x4
  4065d8:	bl	40b938 <ferror@plt+0x9248>
  4065dc:	add	x8, x23, x0
  4065e0:	str	x0, [x19, #24]
  4065e4:	strb	wzr, [x8, #3]
  4065e8:	ldr	x0, [x20, #48]
  4065ec:	ldr	x1, [x19, #24]
  4065f0:	mov	x2, x19
  4065f4:	bl	40b4c0 <ferror@plt+0x8dd0>
  4065f8:	tbnz	w0, #31, 406648 <ferror@plt+0x3f58>
  4065fc:	ldr	x4, [x19, #8]
  406600:	adrp	x1, 419000 <ferror@plt+0x16910>
  406604:	add	x1, x1, #0x261
  406608:	mov	w0, #0x7                   	// #7
  40660c:	mov	x2, x19
  406610:	mov	x3, x21
  406614:	bl	40a83c <ferror@plt+0x814c>
  406618:	mov	w24, wzr
  40661c:	b	40668c <ferror@plt+0x3f9c>
  406620:	mov	w24, w0
  406624:	neg	w0, w0
  406628:	bl	402340 <strerror@plt>
  40662c:	adrp	x1, 419000 <ferror@plt+0x16910>
  406630:	mov	x3, x0
  406634:	add	x1, x1, #0x249
  406638:	mov	w0, #0x3                   	// #3
  40663c:	mov	x2, x22
  406640:	bl	40a83c <ferror@plt+0x814c>
  406644:	b	40667c <ferror@plt+0x3f8c>
  406648:	ldr	x21, [x19, #24]
  40664c:	mov	w24, w0
  406650:	neg	w0, w0
  406654:	bl	402340 <strerror@plt>
  406658:	adrp	x1, 419000 <ferror@plt+0x16910>
  40665c:	mov	x3, x0
  406660:	add	x1, x1, #0x249
  406664:	mov	w0, #0x3                   	// #3
  406668:	mov	x2, x21
  40666c:	bl	40a83c <ferror@plt+0x814c>
  406670:	ldr	x0, [x20, #56]
  406674:	mov	x1, x22
  406678:	bl	40b6a0 <ferror@plt+0x8fb0>
  40667c:	ldr	x0, [x19, #24]
  406680:	bl	4024a0 <free@plt>
  406684:	mov	x0, x19
  406688:	bl	4024a0 <free@plt>
  40668c:	mov	w0, w24
  406690:	ldp	x20, x19, [sp, #80]
  406694:	ldp	x22, x21, [sp, #64]
  406698:	ldp	x24, x23, [sp, #48]
  40669c:	ldp	x26, x25, [sp, #32]
  4066a0:	ldr	x27, [sp, #16]
  4066a4:	ldp	x29, x30, [sp], #96
  4066a8:	ret
  4066ac:	sub	sp, sp, #0x40
  4066b0:	stp	x29, x30, [sp, #16]
  4066b4:	stp	x20, x19, [sp, #48]
  4066b8:	mov	x19, x0
  4066bc:	ldr	x0, [x0, #56]
  4066c0:	mov	x1, sp
  4066c4:	str	x21, [sp, #32]
  4066c8:	add	x29, sp, #0x10
  4066cc:	bl	40b7cc <ferror@plt+0x90dc>
  4066d0:	add	x21, x19, #0x10
  4066d4:	mov	x0, sp
  4066d8:	add	x2, x29, #0x18
  4066dc:	mov	x1, xzr
  4066e0:	bl	40b7d8 <ferror@plt+0x90e8>
  4066e4:	tbz	w0, #0, 40670c <ferror@plt+0x401c>
  4066e8:	ldr	x1, [x29, #24]
  4066ec:	ldr	x8, [x19, #24]
  4066f0:	mov	x0, x21
  4066f4:	strh	w8, [x1, #104]
  4066f8:	bl	40b068 <ferror@plt+0x8978>
  4066fc:	cmp	w0, #0x0
  406700:	csel	w20, w0, w20, lt  // lt = tstop
  406704:	tbz	w0, #31, 4066d4 <ferror@plt+0x3fe4>
  406708:	b	406710 <ferror@plt+0x4020>
  40670c:	mov	w20, wzr
  406710:	mov	w0, w20
  406714:	ldp	x20, x19, [sp, #48]
  406718:	ldr	x21, [sp, #32]
  40671c:	ldp	x29, x30, [sp, #16]
  406720:	add	sp, sp, #0x40
  406724:	ret
  406728:	stp	x29, x30, [sp, #-80]!
  40672c:	str	x28, [sp, #16]
  406730:	stp	x24, x23, [sp, #32]
  406734:	stp	x22, x21, [sp, #48]
  406738:	stp	x20, x19, [sp, #64]
  40673c:	mov	x29, sp
  406740:	sub	sp, sp, #0x1, lsl #12
  406744:	ldr	x8, [x0]
  406748:	adrp	x1, 419000 <ferror@plt+0x16910>
  40674c:	mov	x20, x0
  406750:	add	x1, x1, #0x27a
  406754:	add	x0, x8, #0x8
  406758:	bl	40850c <ferror@plt+0x5e1c>
  40675c:	cbz	x0, 4068c8 <ferror@plt+0x41d8>
  406760:	mov	x19, x0
  406764:	mov	x0, sp
  406768:	mov	w1, #0x1000                	// #4096
  40676c:	mov	x2, x19
  406770:	mov	x24, sp
  406774:	bl	4026c0 <fgets@plt>
  406778:	mov	w21, wzr
  40677c:	cbz	x0, 406818 <ferror@plt+0x4128>
  406780:	adrp	x22, 419000 <ferror@plt+0x16910>
  406784:	adrp	x23, 419000 <ferror@plt+0x16910>
  406788:	add	x22, x22, #0x288
  40678c:	add	x23, x23, #0x27a
  406790:	b	4067a8 <ferror@plt+0x40b8>
  406794:	mov	x0, sp
  406798:	mov	w1, #0x1000                	// #4096
  40679c:	mov	x2, x19
  4067a0:	bl	4026c0 <fgets@plt>
  4067a4:	cbz	x0, 406818 <ferror@plt+0x4128>
  4067a8:	mov	x0, sp
  4067ac:	bl	4020b0 <strlen@plt>
  4067b0:	add	w21, w21, #0x1
  4067b4:	cbz	x0, 4067d4 <ferror@plt+0x40e4>
  4067b8:	add	x8, x0, x24
  4067bc:	ldurb	w8, [x8, #-1]
  4067c0:	cmp	w8, #0xa
  4067c4:	b.ne	4067e0 <ferror@plt+0x40f0>  // b.any
  4067c8:	mov	w8, wzr
  4067cc:	cbnz	w8, 406804 <ferror@plt+0x4114>
  4067d0:	b	406794 <ferror@plt+0x40a4>
  4067d4:	mov	w8, #0x2                   	// #2
  4067d8:	cbnz	w8, 406804 <ferror@plt+0x4114>
  4067dc:	b	406794 <ferror@plt+0x40a4>
  4067e0:	ldr	x8, [x20]
  4067e4:	mov	w0, #0x3                   	// #3
  4067e8:	mov	x1, x22
  4067ec:	mov	x3, x23
  4067f0:	add	x2, x8, #0x8
  4067f4:	mov	w4, w21
  4067f8:	bl	40a83c <ferror@plt+0x814c>
  4067fc:	mov	w8, #0x4                   	// #4
  406800:	cbz	w8, 406794 <ferror@plt+0x40a4>
  406804:	cmp	w8, #0x2
  406808:	b.eq	406794 <ferror@plt+0x40a4>  // b.none
  40680c:	cmp	w8, #0x4
  406810:	b.eq	4068c0 <ferror@plt+0x41d0>  // b.none
  406814:	b	4068c8 <ferror@plt+0x41d8>
  406818:	mov	x0, x19
  40681c:	mov	x1, xzr
  406820:	mov	w2, wzr
  406824:	bl	4023b0 <fseek@plt>
  406828:	mov	x0, sp
  40682c:	mov	w1, #0x1000                	// #4096
  406830:	mov	x2, x19
  406834:	mov	x22, sp
  406838:	bl	4026c0 <fgets@plt>
  40683c:	cbz	x0, 40688c <ferror@plt+0x419c>
  406840:	neg	w21, w21
  406844:	b	406860 <ferror@plt+0x4170>
  406848:	mov	x0, sp
  40684c:	mov	w1, #0x1000                	// #4096
  406850:	mov	x2, x19
  406854:	bl	4026c0 <fgets@plt>
  406858:	add	w21, w21, #0x1
  40685c:	cbz	x0, 40688c <ferror@plt+0x419c>
  406860:	mov	x0, sp
  406864:	bl	4020b0 <strlen@plt>
  406868:	cbz	x0, 406848 <ferror@plt+0x4158>
  40686c:	add	x8, x0, x22
  406870:	sturb	wzr, [x8, #-1]
  406874:	ldr	x0, [x20, #48]
  406878:	mov	x1, sp
  40687c:	bl	40b610 <ferror@plt+0x8f20>
  406880:	cbz	x0, 406848 <ferror@plt+0x4158>
  406884:	str	w21, [x0, #96]
  406888:	b	406848 <ferror@plt+0x4158>
  40688c:	adrp	x1, 408000 <ferror@plt+0x5910>
  406890:	add	x0, x20, #0x10
  406894:	add	x1, x1, #0x5d0
  406898:	bl	40b174 <ferror@plt+0x8a84>
  40689c:	ldr	x8, [x20, #24]
  4068a0:	cbz	x8, 4068c0 <ferror@plt+0x41d0>
  4068a4:	ldp	x8, x9, [x20, #16]
  4068a8:	mov	x10, xzr
  4068ac:	ldr	x11, [x8, x10, lsl #3]
  4068b0:	strh	w10, [x11, #104]
  4068b4:	add	w10, w10, #0x1
  4068b8:	cmp	x9, x10
  4068bc:	b.hi	4068ac <ferror@plt+0x41bc>  // b.pmore
  4068c0:	mov	x0, x19
  4068c4:	bl	402200 <fclose@plt>
  4068c8:	add	sp, sp, #0x1, lsl #12
  4068cc:	ldp	x20, x19, [sp, #64]
  4068d0:	ldp	x22, x21, [sp, #48]
  4068d4:	ldp	x24, x23, [sp, #32]
  4068d8:	ldr	x28, [sp, #16]
  4068dc:	ldp	x29, x30, [sp], #80
  4068e0:	ret
  4068e4:	stp	x29, x30, [sp, #-32]!
  4068e8:	str	x19, [sp, #16]
  4068ec:	mov	x29, sp
  4068f0:	mov	x19, x0
  4068f4:	bl	4085e8 <ferror@plt+0x5ef8>
  4068f8:	mov	x0, x19
  4068fc:	bl	408760 <ferror@plt+0x6070>
  406900:	mov	x0, x19
  406904:	bl	408820 <ferror@plt+0x6130>
  406908:	ldr	x19, [sp, #16]
  40690c:	and	w0, w0, w0, asr #31
  406910:	ldp	x29, x30, [sp], #32
  406914:	ret
  406918:	sub	sp, sp, #0x180
  40691c:	stp	x29, x30, [sp, #288]
  406920:	stp	x28, x27, [sp, #304]
  406924:	stp	x26, x25, [sp, #320]
  406928:	stp	x24, x23, [sp, #336]
  40692c:	stp	x22, x21, [sp, #352]
  406930:	stp	x20, x19, [sp, #368]
  406934:	ldr	x8, [x0]
  406938:	add	x29, sp, #0x120
  40693c:	mov	x24, x1
  406940:	mov	x21, x0
  406944:	sub	x0, x29, #0x18
  406948:	mov	x1, xzr
  40694c:	add	x19, x8, #0x8
  406950:	bl	4022a0 <gettimeofday@plt>
  406954:	cbz	x24, 406960 <ferror@plt+0x4270>
  406958:	mov	w22, #0xffffffff            	// #-1
  40695c:	b	406974 <ferror@plt+0x4284>
  406960:	mov	x0, x19
  406964:	mov	w1, wzr
  406968:	bl	402250 <open@plt>
  40696c:	mov	w22, w0
  406970:	tbnz	w0, #31, 406bec <ferror@plt+0x44fc>
  406974:	adrp	x8, 419000 <ferror@plt+0x16910>
  406978:	adrp	x23, 419000 <ferror@plt+0x16910>
  40697c:	mov	w28, wzr
  406980:	adrp	x25, 42c000 <ferror@plt+0x29910>
  406984:	add	x8, x8, #0xdd8
  406988:	add	x23, x23, #0x702
  40698c:	str	x8, [x25, #1000]
  406990:	movi	v0.2d, #0x0
  406994:	mov	x20, x24
  406998:	stur	q0, [sp, #239]
  40699c:	stp	q0, q0, [sp, #208]
  4069a0:	stp	q0, q0, [sp, #176]
  4069a4:	stp	q0, q0, [sp, #144]
  4069a8:	stp	q0, q0, [sp, #112]
  4069ac:	stp	q0, q0, [sp, #80]
  4069b0:	stp	q0, q0, [sp, #48]
  4069b4:	stp	q0, q0, [sp, #16]
  4069b8:	str	q0, [sp]
  4069bc:	cbz	x24, 406a50 <ferror@plt+0x4360>
  4069c0:	ldr	x8, [x25, #1000]
  4069c4:	mov	x0, x21
  4069c8:	mov	x1, x20
  4069cc:	ldr	x8, [x8, #8]
  4069d0:	blr	x8
  4069d4:	cmp	x20, x24
  4069d8:	b.eq	406ab0 <ferror@plt+0x43c0>  // b.none
  4069dc:	mov	w27, w0
  4069e0:	mov	x0, x20
  4069e4:	bl	4026f0 <ferror@plt>
  4069e8:	mov	w26, w0
  4069ec:	mov	x0, x20
  4069f0:	bl	402200 <fclose@plt>
  4069f4:	tbnz	w27, #31, 406ab8 <ferror@plt+0x43c8>
  4069f8:	ldr	x8, [x25, #1000]
  4069fc:	mov	w20, w0
  406a00:	mov	x1, sp
  406a04:	mov	w0, w22
  406a08:	ldr	x3, [x8]
  406a0c:	mov	w2, w22
  406a10:	bl	4024b0 <renameat@plt>
  406a14:	cbz	w0, 406b4c <ferror@plt+0x445c>
  406a18:	bl	402640 <__errno_location@plt>
  406a1c:	ldr	x8, [x25, #1000]
  406a20:	ldr	w9, [x0]
  406a24:	adrp	x1, 419000 <ferror@plt+0x16910>
  406a28:	mov	x3, sp
  406a2c:	ldr	x5, [x8]
  406a30:	mov	w0, #0x2                   	// #2
  406a34:	add	x1, x1, #0x77b
  406a38:	mov	x2, x19
  406a3c:	mov	x4, x19
  406a40:	neg	w28, w9
  406a44:	mov	w26, #0x2                   	// #2
  406a48:	bl	40a83c <ferror@plt+0x814c>
  406a4c:	b	406b84 <ferror@plt+0x4494>
  406a50:	ldr	x20, [x8]
  406a54:	bl	402210 <getpid@plt>
  406a58:	ldp	x6, x5, [x29, #-24]
  406a5c:	mov	w4, w0
  406a60:	mov	x0, sp
  406a64:	mov	w1, #0xff                  	// #255
  406a68:	mov	x2, x23
  406a6c:	mov	x3, x20
  406a70:	bl	4021f0 <snprintf@plt>
  406a74:	mov	x1, sp
  406a78:	mov	w2, #0xc1                  	// #193
  406a7c:	mov	w3, #0x1a4                 	// #420
  406a80:	mov	w0, w22
  406a84:	bl	402610 <openat@plt>
  406a88:	tbnz	w0, #31, 406b1c <ferror@plt+0x442c>
  406a8c:	adrp	x1, 419000 <ferror@plt+0x16910>
  406a90:	add	x1, x1, #0x72c
  406a94:	mov	w27, w0
  406a98:	bl	402290 <fdopen@plt>
  406a9c:	mov	x20, x0
  406aa0:	cbz	x0, 406ba4 <ferror@plt+0x44b4>
  406aa4:	mov	w26, wzr
  406aa8:	cbnz	w26, 406b84 <ferror@plt+0x4494>
  406aac:	b	4069c0 <ferror@plt+0x42d0>
  406ab0:	mov	w26, #0x4                   	// #4
  406ab4:	b	406b84 <ferror@plt+0x4494>
  406ab8:	mov	x1, sp
  406abc:	mov	w0, w22
  406ac0:	mov	w2, wzr
  406ac4:	bl	402190 <unlinkat@plt>
  406ac8:	cbz	w0, 406ae4 <ferror@plt+0x43f4>
  406acc:	adrp	x1, 419000 <ferror@plt+0x16910>
  406ad0:	mov	x3, sp
  406ad4:	mov	w0, #0x3                   	// #3
  406ad8:	add	x1, x1, #0x745
  406adc:	mov	x2, x19
  406ae0:	bl	40a83c <ferror@plt+0x814c>
  406ae4:	ldr	x8, [x25, #1000]
  406ae8:	neg	w0, w27
  406aec:	ldr	x20, [x8]
  406af0:	bl	402340 <strerror@plt>
  406af4:	adrp	x1, 419000 <ferror@plt+0x16910>
  406af8:	mov	x3, x0
  406afc:	mov	w0, #0x3                   	// #3
  406b00:	add	x1, x1, #0x75b
  406b04:	mov	x2, x20
  406b08:	bl	40a83c <ferror@plt+0x814c>
  406b0c:	bl	402640 <__errno_location@plt>
  406b10:	ldr	w8, [x0]
  406b14:	neg	w28, w8
  406b18:	b	406b80 <ferror@plt+0x4490>
  406b1c:	adrp	x1, 419000 <ferror@plt+0x16910>
  406b20:	mov	x3, sp
  406b24:	mov	w0, #0x3                   	// #3
  406b28:	mov	w4, #0xc1                  	// #193
  406b2c:	mov	w5, #0x1a4                 	// #420
  406b30:	add	x1, x1, #0x710
  406b34:	mov	x2, x19
  406b38:	bl	40a83c <ferror@plt+0x814c>
  406b3c:	mov	x20, xzr
  406b40:	mov	w26, #0x4                   	// #4
  406b44:	cbnz	w26, 406b84 <ferror@plt+0x4494>
  406b48:	b	4069c0 <ferror@plt+0x42d0>
  406b4c:	orr	w8, w20, w26
  406b50:	cbz	w8, 406bd4 <ferror@plt+0x44e4>
  406b54:	ldr	x8, [x25, #1000]
  406b58:	mov	w0, #0x1c                  	// #28
  406b5c:	ldr	x20, [x8]
  406b60:	bl	402340 <strerror@plt>
  406b64:	adrp	x1, 419000 <ferror@plt+0x16910>
  406b68:	mov	x3, x0
  406b6c:	mov	w0, #0x3                   	// #3
  406b70:	add	x1, x1, #0x799
  406b74:	mov	x2, x20
  406b78:	bl	40a83c <ferror@plt+0x814c>
  406b7c:	mov	w28, #0xffffffe4            	// #-28
  406b80:	mov	w26, #0x2                   	// #2
  406b84:	cmp	w26, #0x2
  406b88:	b.eq	406bdc <ferror@plt+0x44ec>  // b.none
  406b8c:	ldr	x9, [x25, #1000]
  406b90:	add	x8, x9, #0x10
  406b94:	str	x8, [x25, #1000]
  406b98:	ldr	x9, [x9, #16]
  406b9c:	cbnz	x9, 406990 <ferror@plt+0x42a0>
  406ba0:	b	406bdc <ferror@plt+0x44ec>
  406ba4:	adrp	x1, 419000 <ferror@plt+0x16910>
  406ba8:	mov	x4, sp
  406bac:	mov	w0, #0x3                   	// #3
  406bb0:	add	x1, x1, #0x72f
  406bb4:	mov	w2, w27
  406bb8:	mov	x3, x19
  406bbc:	bl	40a83c <ferror@plt+0x814c>
  406bc0:	mov	w0, w27
  406bc4:	bl	402350 <close@plt>
  406bc8:	mov	w26, #0x4                   	// #4
  406bcc:	cbnz	w26, 406b84 <ferror@plt+0x4494>
  406bd0:	b	4069c0 <ferror@plt+0x42d0>
  406bd4:	mov	w26, wzr
  406bd8:	b	406b84 <ferror@plt+0x4494>
  406bdc:	tbnz	w22, #31, 406c0c <ferror@plt+0x451c>
  406be0:	mov	w0, w22
  406be4:	bl	402350 <close@plt>
  406be8:	b	406c0c <ferror@plt+0x451c>
  406bec:	bl	402640 <__errno_location@plt>
  406bf0:	ldr	w8, [x0]
  406bf4:	adrp	x1, 418000 <ferror@plt+0x15910>
  406bf8:	add	x1, x1, #0xbfd
  406bfc:	mov	w0, #0x2                   	// #2
  406c00:	mov	x2, x19
  406c04:	neg	w28, w8
  406c08:	bl	40a83c <ferror@plt+0x814c>
  406c0c:	mov	w0, w28
  406c10:	ldp	x20, x19, [sp, #368]
  406c14:	ldp	x22, x21, [sp, #352]
  406c18:	ldp	x24, x23, [sp, #336]
  406c1c:	ldp	x26, x25, [sp, #320]
  406c20:	ldp	x28, x27, [sp, #304]
  406c24:	ldp	x29, x30, [sp, #288]
  406c28:	add	sp, sp, #0x180
  406c2c:	ret
  406c30:	stp	x29, x30, [sp, #-48]!
  406c34:	stp	x20, x19, [sp, #32]
  406c38:	mov	x19, x0
  406c3c:	ldr	x0, [x0, #64]
  406c40:	str	x21, [sp, #16]
  406c44:	mov	x29, sp
  406c48:	bl	40b210 <ferror@plt+0x8b20>
  406c4c:	ldr	x0, [x19, #48]
  406c50:	bl	40b210 <ferror@plt+0x8b20>
  406c54:	ldr	x0, [x19, #56]
  406c58:	bl	40b210 <ferror@plt+0x8b20>
  406c5c:	ldr	x8, [x19, #24]
  406c60:	add	x20, x19, #0x10
  406c64:	cbz	x8, 406c88 <ferror@plt+0x4598>
  406c68:	mov	x21, xzr
  406c6c:	ldr	x8, [x19, #16]
  406c70:	ldr	x0, [x8, x21, lsl #3]
  406c74:	bl	4084a0 <ferror@plt+0x5db0>
  406c78:	ldr	x8, [x19, #24]
  406c7c:	add	x21, x21, #0x1
  406c80:	cmp	x21, x8
  406c84:	b.cc	406c6c <ferror@plt+0x457c>  // b.lo, b.ul, b.last
  406c88:	mov	x0, x20
  406c8c:	bl	40b14c <ferror@plt+0x8a5c>
  406c90:	ldr	x0, [x19, #8]
  406c94:	bl	40c624 <ferror@plt+0x9f34>
  406c98:	ldp	x20, x19, [sp, #32]
  406c9c:	ldr	x21, [sp, #16]
  406ca0:	ldp	x29, x30, [sp], #48
  406ca4:	ret
  406ca8:	stp	x29, x30, [sp, #-32]!
  406cac:	str	x19, [sp, #16]
  406cb0:	mov	x19, x0
  406cb4:	ldr	x0, [x0, #4120]
  406cb8:	mov	x29, sp
  406cbc:	cbz	x0, 406ce4 <ferror@plt+0x45f4>
  406cc0:	ldr	x8, [x0]
  406cc4:	str	x8, [x19, #4120]
  406cc8:	bl	40a7ac <ferror@plt+0x80bc>
  406ccc:	ldr	x0, [x19, #4120]
  406cd0:	cbnz	x0, 406cc0 <ferror@plt+0x45d0>
  406cd4:	b	406ce4 <ferror@plt+0x45f4>
  406cd8:	ldr	x8, [x0]
  406cdc:	str	x8, [x19, #4128]
  406ce0:	bl	40a7c0 <ferror@plt+0x80d0>
  406ce4:	ldr	x0, [x19, #4128]
  406ce8:	cbnz	x0, 406cd8 <ferror@plt+0x45e8>
  406cec:	b	406cfc <ferror@plt+0x460c>
  406cf0:	ldr	x8, [x0]
  406cf4:	str	x8, [x19, #4136]
  406cf8:	bl	40a7d4 <ferror@plt+0x80e4>
  406cfc:	ldr	x0, [x19, #4136]
  406d00:	cbnz	x0, 406cf0 <ferror@plt+0x4600>
  406d04:	ldr	x19, [sp, #16]
  406d08:	ldp	x29, x30, [sp], #32
  406d0c:	ret
  406d10:	sub	sp, sp, #0xf0
  406d14:	stp	x29, x30, [sp, #144]
  406d18:	stp	x28, x27, [sp, #160]
  406d1c:	stp	x26, x25, [sp, #176]
  406d20:	stp	x24, x23, [sp, #192]
  406d24:	stp	x22, x21, [sp, #208]
  406d28:	stp	x20, x19, [sp, #224]
  406d2c:	add	x29, sp, #0x90
  406d30:	mov	x19, x3
  406d34:	mov	x20, x2
  406d38:	str	x1, [sp]
  406d3c:	mov	x22, x0
  406d40:	bl	402550 <dirfd@plt>
  406d44:	adrp	x25, 418000 <ferror@plt+0x15910>
  406d48:	adrp	x26, 418000 <ferror@plt+0x15910>
  406d4c:	mov	w23, w0
  406d50:	add	x8, x19, x20
  406d54:	mov	w28, #0x1                   	// #1
  406d58:	add	x25, x25, #0xc52
  406d5c:	add	x26, x26, #0xc58
  406d60:	str	x8, [sp, #8]
  406d64:	mov	x0, x22
  406d68:	bl	4022e0 <readdir@plt>
  406d6c:	cbz	x0, 406fd4 <ferror@plt+0x48e4>
  406d70:	mov	x21, x0
  406d74:	ldrb	w8, [x21, #19]!
  406d78:	cmp	w8, #0x2e
  406d7c:	b.ne	406d98 <ferror@plt+0x46a8>  // b.any
  406d80:	ldrb	w8, [x0, #20]
  406d84:	cbz	w8, 406ee0 <ferror@plt+0x47f0>
  406d88:	cmp	w8, #0x2e
  406d8c:	b.ne	406d98 <ferror@plt+0x46a8>  // b.any
  406d90:	ldrb	w8, [x0, #21]
  406d94:	cbz	w8, 406ee0 <ferror@plt+0x47f0>
  406d98:	mov	x0, x21
  406d9c:	mov	x1, x25
  406da0:	bl	402430 <strcmp@plt>
  406da4:	cbz	w0, 406ee0 <ferror@plt+0x47f0>
  406da8:	mov	x0, x21
  406dac:	mov	x1, x26
  406db0:	bl	402430 <strcmp@plt>
  406db4:	cbz	w0, 406ee0 <ferror@plt+0x47f0>
  406db8:	mov	x0, x21
  406dbc:	bl	4020b0 <strlen@plt>
  406dc0:	add	x24, x0, x20
  406dc4:	add	x8, x24, #0x2
  406dc8:	cmp	x8, #0x1, lsl #12
  406dcc:	b.cc	406df0 <ferror@plt+0x4700>  // b.lo, b.ul, b.last
  406dd0:	adrp	x1, 418000 <ferror@plt+0x15910>
  406dd4:	mov	w0, #0x3                   	// #3
  406dd8:	add	x1, x1, #0xc5f
  406ddc:	mov	x2, x19
  406de0:	mov	x3, x21
  406de4:	strb	wzr, [x19, x20]
  406de8:	bl	40a83c <ferror@plt+0x814c>
  406dec:	b	406ee0 <ferror@plt+0x47f0>
  406df0:	mov	x27, x0
  406df4:	add	x2, sp, #0x10
  406df8:	mov	w0, w23
  406dfc:	mov	x1, x21
  406e00:	mov	w3, wzr
  406e04:	bl	4164f8 <ferror@plt+0x13e08>
  406e08:	tbnz	w0, #31, 406e60 <ferror@plt+0x4770>
  406e0c:	ldr	w8, [sp, #32]
  406e10:	and	w3, w8, #0xf000
  406e14:	cmp	w3, #0x8, lsl #12
  406e18:	b.eq	406e7c <ferror@plt+0x478c>  // b.none
  406e1c:	cmp	w3, #0x4, lsl #12
  406e20:	b.ne	406ecc <ferror@plt+0x47dc>  // b.any
  406e24:	ldr	x0, [sp, #8]
  406e28:	add	x2, x27, #0x1
  406e2c:	mov	x1, x21
  406e30:	bl	402070 <memcpy@plt>
  406e34:	add	x8, x24, #0x101
  406e38:	cmp	x8, #0x1, lsl #12
  406e3c:	b.cc	406ef0 <ferror@plt+0x4800>  // b.lo, b.ul, b.last
  406e40:	adrp	x1, 418000 <ferror@plt+0x15910>
  406e44:	mov	w0, #0x3                   	// #3
  406e48:	add	x1, x1, #0xc8b
  406e4c:	mov	x2, x19
  406e50:	bl	40a83c <ferror@plt+0x814c>
  406e54:	mov	w8, #0x2                   	// #2
  406e58:	cbnz	w8, 406ee4 <ferror@plt+0x47f4>
  406e5c:	b	406f8c <ferror@plt+0x489c>
  406e60:	adrp	x1, 418000 <ferror@plt+0x15910>
  406e64:	mov	w0, #0x3                   	// #3
  406e68:	add	x1, x1, #0xc76
  406e6c:	mov	w2, w23
  406e70:	mov	x3, x21
  406e74:	bl	40a83c <ferror@plt+0x814c>
  406e78:	b	406ee0 <ferror@plt+0x47f0>
  406e7c:	mov	x0, x21
  406e80:	mov	x1, x27
  406e84:	bl	40bb90 <ferror@plt+0x94a0>
  406e88:	tbz	w0, #0, 406ee0 <ferror@plt+0x47f0>
  406e8c:	ldr	x0, [sp, #8]
  406e90:	add	x2, x27, #0x1
  406e94:	mov	x1, x21
  406e98:	bl	402070 <memcpy@plt>
  406e9c:	ldr	x3, [sp, #104]
  406ea0:	ldr	x4, [sp]
  406ea4:	cmp	x3, x4
  406ea8:	cset	w28, le
  406eac:	b.le	406f8c <ferror@plt+0x489c>
  406eb0:	adrp	x1, 418000 <ferror@plt+0x15910>
  406eb4:	mov	w0, #0x7                   	// #7
  406eb8:	add	x1, x1, #0xcdb
  406ebc:	mov	x2, x19
  406ec0:	bl	40a83c <ferror@plt+0x814c>
  406ec4:	mov	w28, wzr
  406ec8:	b	406f8c <ferror@plt+0x489c>
  406ecc:	adrp	x1, 418000 <ferror@plt+0x15910>
  406ed0:	mov	w0, #0x3                   	// #3
  406ed4:	add	x1, x1, #0xcf5
  406ed8:	mov	x2, x19
  406edc:	bl	40a83c <ferror@plt+0x814c>
  406ee0:	mov	w8, #0x2                   	// #2
  406ee4:	cmp	w8, #0x3
  406ee8:	b.ne	406d64 <ferror@plt+0x4674>  // b.any
  406eec:	b	406fd4 <ferror@plt+0x48e4>
  406ef0:	mov	w0, w23
  406ef4:	mov	x1, x21
  406ef8:	mov	w2, wzr
  406efc:	bl	402610 <openat@plt>
  406f00:	tbnz	w0, #31, 406f44 <ferror@plt+0x4854>
  406f04:	mov	w27, w0
  406f08:	bl	402390 <fdopendir@plt>
  406f0c:	cbz	x0, 406f68 <ferror@plt+0x4878>
  406f10:	ldr	x1, [sp]
  406f14:	mov	w8, #0x2f                  	// #47
  406f18:	add	x2, x24, #0x1
  406f1c:	mov	x3, x19
  406f20:	mov	x21, x0
  406f24:	strh	w8, [x19, x24]
  406f28:	bl	406d10 <ferror@plt+0x4620>
  406f2c:	mov	w28, w0
  406f30:	mov	x0, x21
  406f34:	bl	402320 <closedir@plt>
  406f38:	mov	w8, wzr
  406f3c:	cbnz	wzr, 406ee4 <ferror@plt+0x47f4>
  406f40:	b	406f8c <ferror@plt+0x489c>
  406f44:	adrp	x1, 418000 <ferror@plt+0x15910>
  406f48:	mov	w0, #0x3                   	// #3
  406f4c:	add	x1, x1, #0xcaa
  406f50:	mov	w2, w23
  406f54:	mov	x3, x21
  406f58:	bl	40a83c <ferror@plt+0x814c>
  406f5c:	mov	w8, #0x2                   	// #2
  406f60:	cbnz	w8, 406ee4 <ferror@plt+0x47f4>
  406f64:	b	406f8c <ferror@plt+0x489c>
  406f68:	adrp	x1, 418000 <ferror@plt+0x15910>
  406f6c:	mov	w0, #0x3                   	// #3
  406f70:	add	x1, x1, #0xcc8
  406f74:	mov	w2, w27
  406f78:	bl	40a83c <ferror@plt+0x814c>
  406f7c:	mov	w0, w27
  406f80:	bl	402350 <close@plt>
  406f84:	mov	w8, #0x2                   	// #2
  406f88:	cbnz	w8, 406ee4 <ferror@plt+0x47f4>
  406f8c:	cbz	w28, 406f9c <ferror@plt+0x48ac>
  406f90:	tbnz	w28, #31, 406fa4 <ferror@plt+0x48b4>
  406f94:	mov	w8, wzr
  406f98:	b	406ee4 <ferror@plt+0x47f4>
  406f9c:	mov	w8, #0x3                   	// #3
  406fa0:	b	406ee4 <ferror@plt+0x47f4>
  406fa4:	neg	w0, w28
  406fa8:	strb	wzr, [x19, x24]
  406fac:	bl	402340 <strerror@plt>
  406fb0:	adrp	x1, 418000 <ferror@plt+0x15910>
  406fb4:	mov	x3, x0
  406fb8:	mov	w0, #0x3                   	// #3
  406fbc:	add	x1, x1, #0xd13
  406fc0:	mov	x2, x19
  406fc4:	bl	40a83c <ferror@plt+0x814c>
  406fc8:	mov	w8, wzr
  406fcc:	mov	w28, #0x1                   	// #1
  406fd0:	b	406ee4 <ferror@plt+0x47f4>
  406fd4:	mov	w0, w28
  406fd8:	ldp	x20, x19, [sp, #224]
  406fdc:	ldp	x22, x21, [sp, #208]
  406fe0:	ldp	x24, x23, [sp, #192]
  406fe4:	ldp	x26, x25, [sp, #176]
  406fe8:	ldp	x28, x27, [sp, #160]
  406fec:	ldp	x29, x30, [sp, #144]
  406ff0:	add	sp, sp, #0xf0
  406ff4:	ret
  406ff8:	stp	x29, x30, [sp, #-32]!
  406ffc:	str	x19, [sp, #16]
  407000:	mov	x3, x0
  407004:	ldr	x4, [x3], #16
  407008:	mov	x19, x0
  40700c:	mov	x29, sp
  407010:	cbz	x4, 40701c <ferror@plt+0x492c>
  407014:	ldr	x5, [x4, #8]
  407018:	b	407024 <ferror@plt+0x4934>
  40701c:	adrp	x5, 418000 <ferror@plt+0x15910>
  407020:	add	x5, x5, #0xd69
  407024:	adrp	x1, 418000 <ferror@plt+0x15910>
  407028:	add	x1, x1, #0xd22
  40702c:	mov	w0, #0x7                   	// #7
  407030:	mov	x2, x19
  407034:	bl	40a83c <ferror@plt+0x814c>
  407038:	mov	x0, x19
  40703c:	bl	4024a0 <free@plt>
  407040:	ldr	x19, [sp, #16]
  407044:	ldp	x29, x30, [sp], #32
  407048:	ret
  40704c:	stp	x29, x30, [sp, #-64]!
  407050:	stp	x24, x23, [sp, #16]
  407054:	stp	x22, x21, [sp, #32]
  407058:	stp	x20, x19, [sp, #48]
  40705c:	mov	x19, x4
  407060:	mov	x23, x3
  407064:	mov	x22, x1
  407068:	mov	x21, x0
  40706c:	mov	x29, sp
  407070:	tbnz	w2, #0, 407090 <ferror@plt+0x49a0>
  407074:	mov	x8, x22
  407078:	ldrb	w9, [x8], #1
  40707c:	ldr	x10, [x21]
  407080:	mov	w11, #0x1010                	// #4112
  407084:	ldrb	w10, [x10, x11]
  407088:	cmp	w9, w10
  40708c:	csel	x22, x8, x22, eq  // eq = none
  407090:	mov	x0, x22
  407094:	bl	4020b0 <strlen@plt>
  407098:	mov	x24, x0
  40709c:	add	x0, x0, #0x11
  4070a0:	bl	402240 <malloc@plt>
  4070a4:	cbz	x0, 407114 <ferror@plt+0x4a24>
  4070a8:	stp	x19, x23, [x0]
  4070ac:	add	x23, x0, #0x10
  4070b0:	mov	x20, x0
  4070b4:	add	x2, x24, #0x1
  4070b8:	mov	x0, x23
  4070bc:	mov	x1, x22
  4070c0:	bl	402070 <memcpy@plt>
  4070c4:	ldr	x0, [x21, #64]
  4070c8:	mov	x1, x23
  4070cc:	mov	x2, x20
  4070d0:	bl	40b2a4 <ferror@plt+0x8bb4>
  4070d4:	tbnz	w0, #31, 4070e4 <ferror@plt+0x49f4>
  4070d8:	cbz	x19, 4070f0 <ferror@plt+0x4a00>
  4070dc:	ldr	x5, [x19, #8]
  4070e0:	b	4070f8 <ferror@plt+0x4a08>
  4070e4:	mov	x0, x20
  4070e8:	bl	4024a0 <free@plt>
  4070ec:	b	407114 <ferror@plt+0x4a24>
  4070f0:	adrp	x5, 418000 <ferror@plt+0x15910>
  4070f4:	add	x5, x5, #0xd69
  4070f8:	adrp	x1, 418000 <ferror@plt+0x15910>
  4070fc:	add	x1, x1, #0xdab
  407100:	mov	w0, #0x7                   	// #7
  407104:	mov	x2, x20
  407108:	mov	x3, x23
  40710c:	mov	x4, x19
  407110:	bl	40a83c <ferror@plt+0x814c>
  407114:	ldp	x20, x19, [sp, #48]
  407118:	ldp	x22, x21, [sp, #32]
  40711c:	ldp	x24, x23, [sp, #16]
  407120:	ldp	x29, x30, [sp], #64
  407124:	ret
  407128:	stp	x29, x30, [sp, #-32]!
  40712c:	adrp	x1, 418000 <ferror@plt+0x15910>
  407130:	add	x1, x1, #0xdc7
  407134:	mov	w2, #0x1                   	// #1
  407138:	mov	x3, xzr
  40713c:	mov	x4, xzr
  407140:	str	x19, [sp, #16]
  407144:	mov	x29, sp
  407148:	mov	x19, x0
  40714c:	bl	40704c <ferror@plt+0x495c>
  407150:	adrp	x1, 418000 <ferror@plt+0x15910>
  407154:	add	x1, x1, #0xdd5
  407158:	mov	w2, #0x1                   	// #1
  40715c:	mov	x0, x19
  407160:	mov	x3, xzr
  407164:	mov	x4, xzr
  407168:	bl	40704c <ferror@plt+0x495c>
  40716c:	adrp	x1, 418000 <ferror@plt+0x15910>
  407170:	add	x1, x1, #0xdeb
  407174:	mov	x0, x19
  407178:	bl	4071a8 <ferror@plt+0x4ab8>
  40717c:	cbnz	x0, 40719c <ferror@plt+0x4aac>
  407180:	adrp	x1, 418000 <ferror@plt+0x15910>
  407184:	add	x1, x1, #0xdeb
  407188:	mov	w2, #0x1                   	// #1
  40718c:	mov	x0, x19
  407190:	mov	x3, xzr
  407194:	mov	x4, xzr
  407198:	bl	40704c <ferror@plt+0x495c>
  40719c:	ldr	x19, [sp, #16]
  4071a0:	ldp	x29, x30, [sp], #32
  4071a4:	ret
  4071a8:	stp	x29, x30, [sp, #-16]!
  4071ac:	mov	x8, x1
  4071b0:	ldrb	w9, [x8], #1
  4071b4:	ldr	x11, [x0]
  4071b8:	mov	w10, #0x1010                	// #4112
  4071bc:	ldr	x0, [x0, #64]
  4071c0:	cmp	w9, #0x2e
  4071c4:	csel	x9, x1, x8, ne  // ne = any
  4071c8:	ldrb	w9, [x9]
  4071cc:	ldrb	w10, [x11, x10]
  4071d0:	csel	x8, x8, x1, eq  // eq = none
  4071d4:	mov	x29, sp
  4071d8:	cmp	w9, w10
  4071dc:	cinc	x1, x8, eq  // eq = none
  4071e0:	bl	40b610 <ferror@plt+0x8f20>
  4071e4:	ldp	x29, x30, [sp], #16
  4071e8:	ret
  4071ec:	sub	sp, sp, #0xc0
  4071f0:	stp	x22, x21, [sp, #160]
  4071f4:	stp	x20, x19, [sp, #176]
  4071f8:	mov	x20, x1
  4071fc:	mov	x21, x0
  407200:	mov	x1, sp
  407204:	mov	x0, x2
  407208:	stp	x29, x30, [sp, #128]
  40720c:	str	x23, [sp, #144]
  407210:	add	x29, sp, #0x80
  407214:	mov	x19, x2
  407218:	bl	4164d8 <ferror@plt+0x13de8>
  40721c:	cbz	w0, 40724c <ferror@plt+0x4b5c>
  407220:	adrp	x1, 418000 <ferror@plt+0x15910>
  407224:	add	x1, x1, #0xe8b
  407228:	mov	w0, #0x7                   	// #7
  40722c:	mov	x2, x19
  407230:	bl	40a83c <ferror@plt+0x814c>
  407234:	ldp	x20, x19, [sp, #176]
  407238:	ldp	x22, x21, [sp, #160]
  40723c:	ldr	x23, [sp, #144]
  407240:	ldp	x29, x30, [sp, #128]
  407244:	add	sp, sp, #0xc0
  407248:	ret
  40724c:	ldr	w8, [sp, #16]
  407250:	and	w8, w8, #0xf000
  407254:	cmp	w8, #0x4, lsl #12
  407258:	b.ne	4072a8 <ferror@plt+0x4bb8>  // b.any
  40725c:	mov	x0, x19
  407260:	bl	402170 <opendir@plt>
  407264:	cbz	x0, 4072d4 <ferror@plt+0x4be4>
  407268:	mov	x22, x0
  40726c:	mov	x0, x22
  407270:	bl	4022e0 <readdir@plt>
  407274:	cbz	x0, 4072c0 <ferror@plt+0x4bd0>
  407278:	add	x23, x0, #0x13
  40727c:	mov	x0, x22
  407280:	mov	x1, x19
  407284:	mov	x2, x23
  407288:	bl	407848 <ferror@plt+0x5158>
  40728c:	cbnz	w0, 40726c <ferror@plt+0x4b7c>
  407290:	mov	x0, x21
  407294:	mov	x1, x20
  407298:	mov	x2, x19
  40729c:	mov	x3, x23
  4072a0:	bl	407664 <ferror@plt+0x4f74>
  4072a4:	b	40726c <ferror@plt+0x4b7c>
  4072a8:	mov	x0, x21
  4072ac:	mov	x1, x20
  4072b0:	mov	x2, x19
  4072b4:	mov	x3, xzr
  4072b8:	bl	407664 <ferror@plt+0x4f74>
  4072bc:	b	407234 <ferror@plt+0x4b44>
  4072c0:	mov	x0, x22
  4072c4:	bl	402320 <closedir@plt>
  4072c8:	adrp	x1, 418000 <ferror@plt+0x15910>
  4072cc:	add	x1, x1, #0xeb7
  4072d0:	b	407228 <ferror@plt+0x4b38>
  4072d4:	adrp	x1, 418000 <ferror@plt+0x15910>
  4072d8:	add	x1, x1, #0xea4
  4072dc:	mov	w0, #0x3                   	// #3
  4072e0:	b	40722c <ferror@plt+0x4b3c>
  4072e4:	sub	sp, sp, #0x70
  4072e8:	stp	x20, x19, [sp, #96]
  4072ec:	mov	x19, x1
  4072f0:	adrp	x1, 419000 <ferror@plt+0x16910>
  4072f4:	stp	x29, x30, [sp, #16]
  4072f8:	add	x29, sp, #0x10
  4072fc:	mov	x20, x0
  407300:	add	x1, x1, #0x286
  407304:	mov	x0, x19
  407308:	stp	x28, x27, [sp, #32]
  40730c:	stp	x26, x25, [sp, #48]
  407310:	stp	x24, x23, [sp, #64]
  407314:	stp	x22, x21, [sp, #80]
  407318:	stur	wzr, [x29, #-4]
  40731c:	bl	402230 <fopen@plt>
  407320:	cbz	x0, 407558 <ferror@plt+0x4e68>
  407324:	sub	x1, x29, #0x4
  407328:	mov	x21, x0
  40732c:	bl	40be0c <ferror@plt+0x971c>
  407330:	cbz	x0, 40754c <ferror@plt+0x4e5c>
  407334:	adrp	x22, 418000 <ferror@plt+0x15910>
  407338:	adrp	x23, 418000 <ferror@plt+0x15910>
  40733c:	mov	x25, x0
  407340:	add	x22, x22, #0xf9b
  407344:	add	x23, x23, #0xf9e
  407348:	b	407384 <ferror@plt+0x4c94>
  40734c:	ldur	w3, [x29, #-4]
  407350:	adrp	x1, 419000 <ferror@plt+0x16910>
  407354:	mov	w0, #0x3                   	// #3
  407358:	add	x1, x1, #0x4a
  40735c:	mov	x2, x19
  407360:	mov	x4, x26
  407364:	bl	40a83c <ferror@plt+0x814c>
  407368:	mov	x0, x25
  40736c:	bl	4024a0 <free@plt>
  407370:	sub	x1, x29, #0x4
  407374:	mov	x0, x21
  407378:	bl	40be0c <ferror@plt+0x971c>
  40737c:	mov	x25, x0
  407380:	cbz	x0, 40754c <ferror@plt+0x4e5c>
  407384:	ldrb	w8, [x25]
  407388:	cbz	w8, 407368 <ferror@plt+0x4c78>
  40738c:	cmp	w8, #0x23
  407390:	b.eq	407368 <ferror@plt+0x4c78>  // b.none
  407394:	mov	x2, sp
  407398:	mov	x0, x25
  40739c:	mov	x1, x22
  4073a0:	bl	402220 <strtok_r@plt>
  4073a4:	cbz	x0, 407368 <ferror@plt+0x4c78>
  4073a8:	mov	x1, x23
  4073ac:	mov	x26, x0
  4073b0:	bl	402430 <strcmp@plt>
  4073b4:	cbz	w0, 40741c <ferror@plt+0x4d2c>
  4073b8:	adrp	x1, 418000 <ferror@plt+0x15910>
  4073bc:	mov	x0, x26
  4073c0:	add	x1, x1, #0xfa5
  4073c4:	bl	402430 <strcmp@plt>
  4073c8:	cbz	w0, 407458 <ferror@plt+0x4d68>
  4073cc:	adrp	x1, 418000 <ferror@plt+0x15910>
  4073d0:	mov	x0, x26
  4073d4:	add	x1, x1, #0xfd7
  4073d8:	bl	402430 <strcmp@plt>
  4073dc:	cbz	w0, 4074c4 <ferror@plt+0x4dd4>
  4073e0:	adrp	x1, 419000 <ferror@plt+0x16910>
  4073e4:	mov	x0, x26
  4073e8:	add	x1, x1, #0xc
  4073ec:	bl	402430 <strcmp@plt>
  4073f0:	cbz	w0, 407408 <ferror@plt+0x4d18>
  4073f4:	adrp	x1, 419000 <ferror@plt+0x16910>
  4073f8:	mov	x0, x26
  4073fc:	add	x1, x1, #0x14
  407400:	bl	402430 <strcmp@plt>
  407404:	cbnz	w0, 40734c <ferror@plt+0x4c5c>
  407408:	ldur	w3, [x29, #-4]
  40740c:	adrp	x1, 419000 <ferror@plt+0x16910>
  407410:	mov	w0, #0x6                   	// #6
  407414:	add	x1, x1, #0x23
  407418:	b	40735c <ferror@plt+0x4c6c>
  40741c:	mov	x2, sp
  407420:	mov	x0, xzr
  407424:	mov	x1, x22
  407428:	bl	402220 <strtok_r@plt>
  40742c:	cbz	x0, 407368 <ferror@plt+0x4c78>
  407430:	mov	x1, x0
  407434:	mov	x0, x20
  407438:	bl	4075a0 <ferror@plt+0x4eb0>
  40743c:	mov	x2, sp
  407440:	mov	x0, xzr
  407444:	mov	x1, x22
  407448:	bl	402220 <strtok_r@plt>
  40744c:	mov	x1, x0
  407450:	cbnz	x0, 407434 <ferror@plt+0x4d44>
  407454:	b	407368 <ferror@plt+0x4c78>
  407458:	mov	x2, sp
  40745c:	mov	x0, xzr
  407460:	mov	x1, x22
  407464:	bl	402220 <strtok_r@plt>
  407468:	mov	x27, x0
  40746c:	mov	x2, sp
  407470:	mov	x0, xzr
  407474:	mov	x1, x22
  407478:	bl	402220 <strtok_r@plt>
  40747c:	mov	x28, x0
  407480:	mov	x2, sp
  407484:	mov	x0, xzr
  407488:	mov	x1, x22
  40748c:	bl	402220 <strtok_r@plt>
  407490:	cbz	x27, 40734c <ferror@plt+0x4c5c>
  407494:	cbz	x28, 40734c <ferror@plt+0x4c5c>
  407498:	mov	x24, x0
  40749c:	cbz	x0, 40734c <ferror@plt+0x4c5c>
  4074a0:	mov	x0, x20
  4074a4:	mov	x1, x28
  4074a8:	bl	407908 <ferror@plt+0x5218>
  4074ac:	cbz	w0, 407514 <ferror@plt+0x4e24>
  4074b0:	mov	x0, x20
  4074b4:	mov	x1, x27
  4074b8:	mov	x2, x24
  4074bc:	bl	407994 <ferror@plt+0x52a4>
  4074c0:	b	407368 <ferror@plt+0x4c78>
  4074c4:	mov	x2, sp
  4074c8:	mov	x0, xzr
  4074cc:	mov	x1, x22
  4074d0:	bl	402220 <strtok_r@plt>
  4074d4:	mov	x27, x0
  4074d8:	mov	x2, sp
  4074dc:	mov	x0, xzr
  4074e0:	mov	x1, x22
  4074e4:	bl	402220 <strtok_r@plt>
  4074e8:	cbz	x27, 40734c <ferror@plt+0x4c5c>
  4074ec:	mov	x24, x0
  4074f0:	cbz	x0, 40734c <ferror@plt+0x4c5c>
  4074f4:	mov	x0, x20
  4074f8:	mov	x1, x27
  4074fc:	bl	407908 <ferror@plt+0x5218>
  407500:	cbz	w0, 407530 <ferror@plt+0x4e40>
  407504:	mov	x0, x20
  407508:	mov	x1, x24
  40750c:	bl	407a6c <ferror@plt+0x537c>
  407510:	b	407368 <ferror@plt+0x4c78>
  407514:	ldur	w3, [x29, #-4]
  407518:	adrp	x1, 418000 <ferror@plt+0x15910>
  40751c:	mov	w0, #0x6                   	// #6
  407520:	add	x1, x1, #0xfae
  407524:	mov	x2, x19
  407528:	mov	x4, x28
  40752c:	b	407364 <ferror@plt+0x4c74>
  407530:	ldur	w3, [x29, #-4]
  407534:	adrp	x1, 418000 <ferror@plt+0x15910>
  407538:	mov	w0, #0x6                   	// #6
  40753c:	add	x1, x1, #0xfe0
  407540:	mov	x2, x19
  407544:	mov	x4, x27
  407548:	b	407364 <ferror@plt+0x4c74>
  40754c:	mov	x0, x21
  407550:	bl	402200 <fclose@plt>
  407554:	b	40756c <ferror@plt+0x4e7c>
  407558:	adrp	x1, 418000 <ferror@plt+0x15910>
  40755c:	add	x1, x1, #0xf88
  407560:	mov	w0, #0x3                   	// #3
  407564:	mov	x2, x19
  407568:	bl	40a83c <ferror@plt+0x814c>
  40756c:	ldp	x20, x19, [sp, #96]
  407570:	ldp	x22, x21, [sp, #80]
  407574:	ldp	x24, x23, [sp, #64]
  407578:	ldp	x26, x25, [sp, #48]
  40757c:	ldp	x28, x27, [sp, #32]
  407580:	ldp	x29, x30, [sp, #16]
  407584:	add	sp, sp, #0x70
  407588:	ret
  40758c:	stp	x29, x30, [sp, #-16]!
  407590:	mov	x29, sp
  407594:	bl	4024a0 <free@plt>
  407598:	ldp	x29, x30, [sp], #16
  40759c:	ret
  4075a0:	stp	x29, x30, [sp, #-64]!
  4075a4:	stp	x20, x19, [sp, #48]
  4075a8:	mov	x19, x0
  4075ac:	mov	x0, x1
  4075b0:	str	x23, [sp, #16]
  4075b4:	stp	x22, x21, [sp, #32]
  4075b8:	mov	x29, sp
  4075bc:	mov	x20, x1
  4075c0:	bl	407b00 <ferror@plt+0x5410>
  4075c4:	mov	w21, w0
  4075c8:	cbz	w0, 4075d4 <ferror@plt+0x4ee4>
  4075cc:	mov	x23, xzr
  4075d0:	b	4075e0 <ferror@plt+0x4ef0>
  4075d4:	mov	x0, x20
  4075d8:	bl	4020b0 <strlen@plt>
  4075dc:	add	x23, x0, #0x1
  4075e0:	add	x0, x23, #0x18
  4075e4:	bl	402240 <malloc@plt>
  4075e8:	cbz	x0, 407600 <ferror@plt+0x4f10>
  4075ec:	mov	x22, x0
  4075f0:	str	w21, [x0, #8]
  4075f4:	cbz	w21, 407614 <ferror@plt+0x4f24>
  4075f8:	str	xzr, [x22, #16]
  4075fc:	b	40762c <ferror@plt+0x4f3c>
  407600:	adrp	x1, 419000 <ferror@plt+0x16910>
  407604:	add	x1, x1, #0xd7
  407608:	mov	w0, #0x3                   	// #3
  40760c:	bl	40a83c <ferror@plt+0x814c>
  407610:	b	407650 <ferror@plt+0x4f60>
  407614:	sub	x8, x23, #0x1
  407618:	add	x0, x22, #0x18
  40761c:	mov	x1, x20
  407620:	mov	x2, x23
  407624:	str	x8, [x22, #16]
  407628:	bl	402070 <memcpy@plt>
  40762c:	adrp	x1, 419000 <ferror@plt+0x16910>
  407630:	add	x1, x1, #0xf2
  407634:	mov	w0, #0x7                   	// #7
  407638:	mov	x2, x20
  40763c:	mov	w3, w21
  407640:	bl	40a83c <ferror@plt+0x814c>
  407644:	ldr	x8, [x19, #4128]
  407648:	str	x8, [x22]
  40764c:	str	x22, [x19, #4128]
  407650:	ldp	x20, x19, [sp, #48]
  407654:	ldp	x22, x21, [sp, #32]
  407658:	ldr	x23, [sp, #16]
  40765c:	ldp	x29, x30, [sp], #64
  407660:	ret
  407664:	sub	sp, sp, #0x70
  407668:	stp	x24, x23, [sp, #64]
  40766c:	mov	x24, x0
  407670:	mov	x0, x2
  407674:	stp	x29, x30, [sp, #16]
  407678:	stp	x28, x27, [sp, #32]
  40767c:	stp	x26, x25, [sp, #48]
  407680:	stp	x22, x21, [sp, #80]
  407684:	stp	x20, x19, [sp, #96]
  407688:	add	x29, sp, #0x10
  40768c:	mov	x21, x3
  407690:	mov	x22, x2
  407694:	mov	x23, x1
  407698:	bl	4020b0 <strlen@plt>
  40769c:	mov	x20, x0
  4076a0:	cbz	x21, 4076b0 <ferror@plt+0x4fc0>
  4076a4:	mov	x0, x21
  4076a8:	bl	4020b0 <strlen@plt>
  4076ac:	b	4076c8 <ferror@plt+0x4fd8>
  4076b0:	mov	x0, x22
  4076b4:	bl	402440 <basename@plt>
  4076b8:	mov	x21, x0
  4076bc:	bl	4020b0 <strlen@plt>
  4076c0:	mvn	x8, x0
  4076c4:	add	x20, x20, x8
  4076c8:	str	x0, [sp, #8]
  4076cc:	ldr	x27, [x23]
  4076d0:	ldr	x25, [x24]
  4076d4:	mov	x28, xzr
  4076d8:	cmp	x27, #0x0
  4076dc:	cset	w19, ne  // ne = any
  4076e0:	cbz	x27, 407750 <ferror@plt+0x5060>
  4076e4:	adrp	x26, 418000 <ferror@plt+0x15910>
  4076e8:	add	x26, x26, #0xedb
  4076ec:	b	407720 <ferror@plt+0x5030>
  4076f0:	mov	w0, #0x7                   	// #7
  4076f4:	mov	x1, x26
  4076f8:	mov	w2, w20
  4076fc:	mov	x3, x22
  407700:	mov	x4, x21
  407704:	bl	40a83c <ferror@plt+0x814c>
  407708:	mov	w8, #0x1                   	// #1
  40770c:	cbnz	w8, 407740 <ferror@plt+0x5050>
  407710:	add	x28, x28, #0x1
  407714:	cmp	x27, x28
  407718:	cset	w19, hi  // hi = pmore
  40771c:	b.eq	40774c <ferror@plt+0x505c>  // b.none
  407720:	ldr	x8, [x25, x28, lsl #3]
  407724:	mov	x0, x21
  407728:	ldr	x1, [x8, #16]
  40772c:	bl	402430 <strcmp@plt>
  407730:	cbz	w0, 4076f0 <ferror@plt+0x5000>
  407734:	lsr	w8, w0, #30
  407738:	and	w8, w8, #0x2
  40773c:	cbz	w8, 407710 <ferror@plt+0x5020>
  407740:	cmp	w8, #0x2
  407744:	b.eq	407750 <ferror@plt+0x5060>  // b.none
  407748:	b	407828 <ferror@plt+0x5138>
  40774c:	mov	x28, x27
  407750:	ldr	x8, [sp, #8]
  407754:	add	x8, x20, x8
  407758:	add	x0, x8, #0x1a
  40775c:	bl	402240 <malloc@plt>
  407760:	cbz	x0, 4077fc <ferror@plt+0x510c>
  407764:	str	x23, [sp]
  407768:	add	x23, x27, #0x1
  40776c:	mov	x26, x0
  407770:	lsl	x1, x23, #3
  407774:	mov	x0, x25
  407778:	bl	4022f0 <realloc@plt>
  40777c:	cbz	x0, 407810 <ferror@plt+0x5120>
  407780:	mov	x25, x0
  407784:	str	x0, [x24]
  407788:	tbz	w19, #0, 4077a0 <ferror@plt+0x50b0>
  40778c:	add	x1, x25, x28, lsl #3
  407790:	sub	x8, x27, x28
  407794:	add	x0, x1, #0x8
  407798:	lsl	x2, x8, #3
  40779c:	bl	402080 <memmove@plt>
  4077a0:	ldr	x27, [sp, #8]
  4077a4:	add	x24, x26, #0x18
  4077a8:	add	x19, x24, x20
  4077ac:	str	x26, [x25, x28, lsl #3]
  4077b0:	add	x25, x19, #0x1
  4077b4:	mov	x0, x24
  4077b8:	mov	x1, x22
  4077bc:	mov	x2, x20
  4077c0:	stp	x20, x27, [x26]
  4077c4:	str	x25, [x26, #16]
  4077c8:	bl	402070 <memcpy@plt>
  4077cc:	mov	w8, #0x2f                  	// #47
  4077d0:	mov	x0, x25
  4077d4:	mov	x1, x21
  4077d8:	mov	x2, x27
  4077dc:	strb	w8, [x19]
  4077e0:	bl	402070 <memcpy@plt>
  4077e4:	add	x8, x20, x27
  4077e8:	add	x8, x8, x24
  4077ec:	strb	wzr, [x8, #1]
  4077f0:	ldr	x8, [sp]
  4077f4:	str	x23, [x8]
  4077f8:	b	407828 <ferror@plt+0x5138>
  4077fc:	adrp	x1, 418000 <ferror@plt+0x15910>
  407800:	add	x1, x1, #0xf04
  407804:	mov	w0, #0x3                   	// #3
  407808:	bl	40a83c <ferror@plt+0x814c>
  40780c:	b	407828 <ferror@plt+0x5138>
  407810:	adrp	x1, 418000 <ferror@plt+0x15910>
  407814:	add	x1, x1, #0xf04
  407818:	mov	w0, #0x3                   	// #3
  40781c:	bl	40a83c <ferror@plt+0x814c>
  407820:	mov	x0, x26
  407824:	bl	4024a0 <free@plt>
  407828:	ldp	x20, x19, [sp, #96]
  40782c:	ldp	x22, x21, [sp, #80]
  407830:	ldp	x24, x23, [sp, #64]
  407834:	ldp	x26, x25, [sp, #48]
  407838:	ldp	x28, x27, [sp, #32]
  40783c:	ldp	x29, x30, [sp, #16]
  407840:	add	sp, sp, #0x70
  407844:	ret
  407848:	sub	sp, sp, #0xb0
  40784c:	str	x21, [sp, #144]
  407850:	mov	x21, x0
  407854:	mov	x0, x2
  407858:	stp	x29, x30, [sp, #128]
  40785c:	stp	x20, x19, [sp, #160]
  407860:	add	x29, sp, #0x80
  407864:	mov	x19, x2
  407868:	mov	x20, x1
  40786c:	bl	4020b0 <strlen@plt>
  407870:	ldrb	w8, [x19]
  407874:	cmp	w8, #0x2e
  407878:	b.eq	4078b4 <ferror@plt+0x51c4>  // b.none
  40787c:	cmp	x0, #0x6
  407880:	b.cc	40789c <ferror@plt+0x51ac>  // b.lo, b.ul, b.last
  407884:	add	x8, x19, x0
  407888:	adrp	x1, 418000 <ferror@plt+0x15910>
  40788c:	sub	x0, x8, #0x5
  407890:	add	x1, x1, #0xf28
  407894:	bl	402430 <strcmp@plt>
  407898:	cbz	w0, 4078cc <ferror@plt+0x51dc>
  40789c:	adrp	x1, 418000 <ferror@plt+0x15910>
  4078a0:	add	x1, x1, #0xf2e
  4078a4:	mov	w0, #0x6                   	// #6
  4078a8:	mov	x2, x20
  4078ac:	mov	x3, x19
  4078b0:	bl	40a83c <ferror@plt+0x814c>
  4078b4:	mov	w0, #0x1                   	// #1
  4078b8:	ldp	x20, x19, [sp, #160]
  4078bc:	ldr	x21, [sp, #144]
  4078c0:	ldp	x29, x30, [sp, #128]
  4078c4:	add	sp, sp, #0xb0
  4078c8:	ret
  4078cc:	mov	x0, x21
  4078d0:	bl	402550 <dirfd@plt>
  4078d4:	mov	x2, sp
  4078d8:	mov	x1, x19
  4078dc:	mov	w3, wzr
  4078e0:	bl	4164f8 <ferror@plt+0x13e08>
  4078e4:	ldr	w8, [sp, #16]
  4078e8:	mov	w0, wzr
  4078ec:	and	w8, w8, #0xf000
  4078f0:	cmp	w8, #0x4, lsl #12
  4078f4:	b.ne	4078b8 <ferror@plt+0x51c8>  // b.any
  4078f8:	adrp	x1, 418000 <ferror@plt+0x15910>
  4078fc:	add	x1, x1, #0xf4f
  407900:	mov	w0, #0x3                   	// #3
  407904:	b	4078a8 <ferror@plt+0x51b8>
  407908:	sub	sp, sp, #0x60
  40790c:	stp	x20, x19, [sp, #80]
  407910:	mov	x20, x1
  407914:	adrp	x1, 419000 <ferror@plt+0x16910>
  407918:	mov	x19, x0
  40791c:	add	x1, x1, #0x77
  407920:	mov	x0, x20
  407924:	stp	x29, x30, [sp, #64]
  407928:	add	x29, sp, #0x40
  40792c:	bl	402430 <strcmp@plt>
  407930:	cbz	w0, 407950 <ferror@plt+0x5260>
  407934:	mov	x0, sp
  407938:	mov	w2, #0x9                   	// #9
  40793c:	mov	x1, x20
  407940:	bl	4025e0 <regcomp@plt>
  407944:	cbz	w0, 407958 <ferror@plt+0x5268>
  407948:	mov	w0, wzr
  40794c:	b	407984 <ferror@plt+0x5294>
  407950:	mov	w0, #0x1                   	// #1
  407954:	b	407984 <ferror@plt+0x5294>
  407958:	ldr	x1, [x19]
  40795c:	mov	x0, sp
  407960:	mov	x2, xzr
  407964:	mov	x3, xzr
  407968:	mov	w4, wzr
  40796c:	bl	4025c0 <regexec@plt>
  407970:	mov	w19, w0
  407974:	mov	x0, sp
  407978:	bl	4025d0 <regfree@plt>
  40797c:	cmp	w19, #0x0
  407980:	cset	w0, eq  // eq = none
  407984:	ldp	x20, x19, [sp, #80]
  407988:	ldp	x29, x30, [sp, #64]
  40798c:	add	sp, sp, #0x60
  407990:	ret
  407994:	stp	x29, x30, [sp, #-80]!
  407998:	stp	x20, x19, [sp, #64]
  40799c:	mov	x19, x0
  4079a0:	mov	x0, x1
  4079a4:	str	x25, [sp, #16]
  4079a8:	stp	x24, x23, [sp, #32]
  4079ac:	stp	x22, x21, [sp, #48]
  4079b0:	mov	x29, sp
  4079b4:	mov	x23, x2
  4079b8:	mov	x20, x1
  4079bc:	bl	4020b0 <strlen@plt>
  4079c0:	mov	x22, x0
  4079c4:	mov	x0, x23
  4079c8:	bl	4020b0 <strlen@plt>
  4079cc:	add	x8, x22, x0
  4079d0:	mov	x24, x0
  4079d4:	add	x0, x8, #0x12
  4079d8:	bl	402240 <malloc@plt>
  4079dc:	cbz	x0, 407a44 <ferror@plt+0x5354>
  4079e0:	add	x25, x0, #0x10
  4079e4:	mov	x21, x0
  4079e8:	mov	x0, x25
  4079ec:	mov	x1, x23
  4079f0:	mov	x2, x24
  4079f4:	bl	402070 <memcpy@plt>
  4079f8:	add	x23, x24, #0x1
  4079fc:	mov	w8, #0x2f                  	// #47
  407a00:	add	x0, x25, x23
  407a04:	mov	x1, x20
  407a08:	mov	x2, x22
  407a0c:	strb	w8, [x25, x24]
  407a10:	bl	402070 <memcpy@plt>
  407a14:	adrp	x1, 419000 <ferror@plt+0x16910>
  407a18:	add	x8, x23, x22
  407a1c:	add	x1, x1, #0x96
  407a20:	mov	w0, #0x7                   	// #7
  407a24:	mov	x2, x25
  407a28:	strb	wzr, [x25, x8]
  407a2c:	str	x8, [x21, #8]
  407a30:	bl	40a83c <ferror@plt+0x814c>
  407a34:	ldr	x8, [x19, #4120]
  407a38:	str	x8, [x21]
  407a3c:	str	x21, [x19, #4120]
  407a40:	b	407a54 <ferror@plt+0x5364>
  407a44:	adrp	x1, 419000 <ferror@plt+0x16910>
  407a48:	add	x1, x1, #0x79
  407a4c:	mov	w0, #0x3                   	// #3
  407a50:	bl	40a83c <ferror@plt+0x814c>
  407a54:	ldp	x20, x19, [sp, #64]
  407a58:	ldp	x22, x21, [sp, #48]
  407a5c:	ldp	x24, x23, [sp, #32]
  407a60:	ldr	x25, [sp, #16]
  407a64:	ldp	x29, x30, [sp], #80
  407a68:	ret
  407a6c:	stp	x29, x30, [sp, #-64]!
  407a70:	stp	x20, x19, [sp, #48]
  407a74:	mov	x19, x0
  407a78:	mov	x0, x1
  407a7c:	str	x23, [sp, #16]
  407a80:	stp	x22, x21, [sp, #32]
  407a84:	mov	x29, sp
  407a88:	mov	x21, x1
  407a8c:	bl	4020b0 <strlen@plt>
  407a90:	mov	x22, x0
  407a94:	add	x0, x0, #0x11
  407a98:	bl	402240 <malloc@plt>
  407a9c:	cbz	x0, 407adc <ferror@plt+0x53ec>
  407aa0:	add	x23, x0, #0x10
  407aa4:	mov	x20, x0
  407aa8:	mov	x0, x23
  407aac:	mov	x1, x21
  407ab0:	bl	402540 <strcpy@plt>
  407ab4:	adrp	x1, 419000 <ferror@plt+0x16910>
  407ab8:	add	x1, x1, #0xc5
  407abc:	mov	w0, #0x7                   	// #7
  407ac0:	mov	x2, x23
  407ac4:	str	x22, [x20, #8]
  407ac8:	bl	40a83c <ferror@plt+0x814c>
  407acc:	ldr	x8, [x19, #4136]
  407ad0:	str	x8, [x20]
  407ad4:	str	x20, [x19, #4136]
  407ad8:	b	407aec <ferror@plt+0x53fc>
  407adc:	adrp	x1, 419000 <ferror@plt+0x16910>
  407ae0:	add	x1, x1, #0xa8
  407ae4:	mov	w0, #0x3                   	// #3
  407ae8:	bl	40a83c <ferror@plt+0x814c>
  407aec:	ldp	x20, x19, [sp, #48]
  407af0:	ldp	x22, x21, [sp, #32]
  407af4:	ldr	x23, [sp, #16]
  407af8:	ldp	x29, x30, [sp], #64
  407afc:	ret
  407b00:	stp	x29, x30, [sp, #-32]!
  407b04:	adrp	x1, 419000 <ferror@plt+0x16910>
  407b08:	add	x1, x1, #0xdc0
  407b0c:	str	x19, [sp, #16]
  407b10:	mov	x29, sp
  407b14:	mov	x19, x0
  407b18:	bl	402430 <strcmp@plt>
  407b1c:	cbz	w0, 407b40 <ferror@plt+0x5450>
  407b20:	adrp	x1, 419000 <ferror@plt+0x16910>
  407b24:	add	x1, x1, #0xdc9
  407b28:	mov	x0, x19
  407b2c:	bl	402430 <strcmp@plt>
  407b30:	cmp	w0, #0x0
  407b34:	cset	w8, eq  // eq = none
  407b38:	lsl	w0, w8, #1
  407b3c:	b	407b44 <ferror@plt+0x5454>
  407b40:	mov	w0, #0x1                   	// #1
  407b44:	ldr	x19, [sp, #16]
  407b48:	ldp	x29, x30, [sp], #32
  407b4c:	ret
  407b50:	sub	sp, sp, #0x160
  407b54:	stp	x22, x21, [sp, #320]
  407b58:	mov	x21, x0
  407b5c:	add	x8, sp, #0x20
  407b60:	mov	w9, #0x100                 	// #256
  407b64:	mov	x0, x1
  407b68:	stp	x29, x30, [sp, #288]
  407b6c:	stp	x28, x23, [sp, #304]
  407b70:	stp	x20, x19, [sp, #336]
  407b74:	add	x29, sp, #0x120
  407b78:	mov	x19, x1
  407b7c:	stp	x8, x9, [sp, #8]
  407b80:	strb	wzr, [sp, #24]
  407b84:	bl	402170 <opendir@plt>
  407b88:	cbz	x0, 407be8 <ferror@plt+0x54f8>
  407b8c:	mov	x20, x0
  407b90:	mov	x0, x19
  407b94:	bl	4020b0 <strlen@plt>
  407b98:	mov	x22, x0
  407b9c:	add	x1, x0, #0x2
  407ba0:	add	x0, sp, #0x8
  407ba4:	bl	40b888 <ferror@plt+0x9198>
  407ba8:	tbnz	w0, #31, 407c0c <ferror@plt+0x551c>
  407bac:	add	x0, sp, #0x8
  407bb0:	bl	407c3c <ferror@plt+0x554c>
  407bb4:	mov	x1, x19
  407bb8:	mov	x2, x22
  407bbc:	mov	x23, x0
  407bc0:	bl	402070 <memcpy@plt>
  407bc4:	mov	w8, #0x2f                  	// #47
  407bc8:	add	x2, x22, #0x1
  407bcc:	add	x3, sp, #0x8
  407bd0:	mov	x0, x21
  407bd4:	mov	x1, x20
  407bd8:	strh	w8, [x23, x22]
  407bdc:	bl	407c44 <ferror@plt+0x5554>
  407be0:	mov	w21, w0
  407be4:	b	407c10 <ferror@plt+0x5520>
  407be8:	bl	402640 <__errno_location@plt>
  407bec:	ldr	w8, [x0]
  407bf0:	adrp	x1, 418000 <ferror@plt+0x15910>
  407bf4:	add	x1, x1, #0xbfd
  407bf8:	mov	w0, #0x3                   	// #3
  407bfc:	mov	x2, x19
  407c00:	neg	w21, w8
  407c04:	bl	40a83c <ferror@plt+0x814c>
  407c08:	b	407c18 <ferror@plt+0x5528>
  407c0c:	mov	w21, #0xfffffff4            	// #-12
  407c10:	mov	x0, x20
  407c14:	bl	402320 <closedir@plt>
  407c18:	add	x0, sp, #0x8
  407c1c:	bl	40b918 <ferror@plt+0x9228>
  407c20:	mov	w0, w21
  407c24:	ldp	x20, x19, [sp, #336]
  407c28:	ldp	x22, x21, [sp, #320]
  407c2c:	ldp	x28, x23, [sp, #304]
  407c30:	ldp	x29, x30, [sp, #288]
  407c34:	add	sp, sp, #0x160
  407c38:	ret
  407c3c:	ldr	x0, [x0]
  407c40:	ret
  407c44:	sub	sp, sp, #0xf0
  407c48:	str	x0, [sp]
  407c4c:	mov	x0, x1
  407c50:	stp	x29, x30, [sp, #144]
  407c54:	stp	x28, x27, [sp, #160]
  407c58:	stp	x26, x25, [sp, #176]
  407c5c:	stp	x24, x23, [sp, #192]
  407c60:	stp	x22, x21, [sp, #208]
  407c64:	stp	x20, x19, [sp, #224]
  407c68:	add	x29, sp, #0x90
  407c6c:	mov	x27, x3
  407c70:	mov	x20, x2
  407c74:	mov	x21, x1
  407c78:	bl	402550 <dirfd@plt>
  407c7c:	str	w0, [sp, #12]
  407c80:	mov	x0, x21
  407c84:	bl	4022e0 <readdir@plt>
  407c88:	cbz	x0, 407f0c <ferror@plt+0x581c>
  407c8c:	adrp	x24, 418000 <ferror@plt+0x15910>
  407c90:	adrp	x28, 418000 <ferror@plt+0x15910>
  407c94:	mov	x26, x0
  407c98:	mov	w19, wzr
  407c9c:	add	x24, x24, #0xc52
  407ca0:	add	x28, x28, #0xc58
  407ca4:	b	407cc8 <ferror@plt+0x55d8>
  407ca8:	str	w9, [sp, #8]
  407cac:	mov	x28, x24
  407cb0:	adrp	x24, 418000 <ferror@plt+0x15910>
  407cb4:	add	x24, x24, #0xc52
  407cb8:	mov	x0, x21
  407cbc:	bl	4022e0 <readdir@plt>
  407cc0:	mov	x26, x0
  407cc4:	cbz	x0, 407f10 <ferror@plt+0x5820>
  407cc8:	mov	x25, x26
  407ccc:	ldrb	w8, [x25, #19]!
  407cd0:	cmp	w8, #0x2e
  407cd4:	b.ne	407cf0 <ferror@plt+0x5600>  // b.any
  407cd8:	ldrb	w8, [x26, #20]
  407cdc:	cbz	w8, 407cb8 <ferror@plt+0x55c8>
  407ce0:	cmp	w8, #0x2e
  407ce4:	b.ne	407cf0 <ferror@plt+0x5600>  // b.any
  407ce8:	ldrb	w8, [x26, #21]
  407cec:	cbz	w8, 407cb8 <ferror@plt+0x55c8>
  407cf0:	mov	x0, x25
  407cf4:	mov	x1, x24
  407cf8:	bl	402430 <strcmp@plt>
  407cfc:	cbz	w0, 407cb8 <ferror@plt+0x55c8>
  407d00:	mov	x0, x25
  407d04:	mov	x1, x28
  407d08:	bl	402430 <strcmp@plt>
  407d0c:	cbz	w0, 407cb8 <ferror@plt+0x55c8>
  407d10:	mov	x0, x25
  407d14:	bl	4020b0 <strlen@plt>
  407d18:	add	x23, x0, x20
  407d1c:	mov	x22, x0
  407d20:	add	x1, x23, #0x2
  407d24:	mov	x0, x27
  407d28:	bl	40b888 <ferror@plt+0x9198>
  407d2c:	tbnz	w0, #31, 407d6c <ferror@plt+0x567c>
  407d30:	mov	x0, x27
  407d34:	mov	x24, x28
  407d38:	bl	407c3c <ferror@plt+0x554c>
  407d3c:	mov	x28, x0
  407d40:	add	x0, x0, x20
  407d44:	add	x2, x22, #0x1
  407d48:	mov	x1, x25
  407d4c:	bl	402070 <memcpy@plt>
  407d50:	ldrb	w8, [x26, #18]
  407d54:	cmp	w8, #0x8
  407d58:	b.eq	407d84 <ferror@plt+0x5694>  // b.none
  407d5c:	cmp	w8, #0x4
  407d60:	b.ne	407d90 <ferror@plt+0x56a0>  // b.any
  407d64:	mov	w9, #0x1                   	// #1
  407d68:	b	407d88 <ferror@plt+0x5698>
  407d6c:	adrp	x1, 419000 <ferror@plt+0x16910>
  407d70:	mov	w0, #0x3                   	// #3
  407d74:	add	x1, x1, #0x114
  407d78:	bl	40a83c <ferror@plt+0x814c>
  407d7c:	mov	w19, #0xfffffff4            	// #-12
  407d80:	b	407cb8 <ferror@plt+0x55c8>
  407d84:	mov	w9, wzr
  407d88:	ldr	w26, [sp, #12]
  407d8c:	b	407e18 <ferror@plt+0x5728>
  407d90:	ldr	w26, [sp, #12]
  407d94:	add	x2, sp, #0x10
  407d98:	mov	x1, x25
  407d9c:	mov	w3, wzr
  407da0:	mov	w0, w26
  407da4:	bl	4164f8 <ferror@plt+0x13e08>
  407da8:	tbnz	w0, #31, 407dd0 <ferror@plt+0x56e0>
  407dac:	ldr	w8, [sp, #32]
  407db0:	and	w3, w8, #0xf000
  407db4:	cmp	w3, #0x8, lsl #12
  407db8:	b.eq	407dec <ferror@plt+0x56fc>  // b.none
  407dbc:	cmp	w3, #0x4, lsl #12
  407dc0:	b.ne	407df8 <ferror@plt+0x5708>  // b.any
  407dc4:	mov	w8, #0x1                   	// #1
  407dc8:	mov	w9, #0x1                   	// #1
  407dcc:	b	407e14 <ferror@plt+0x5724>
  407dd0:	adrp	x1, 418000 <ferror@plt+0x15910>
  407dd4:	mov	w0, #0x3                   	// #3
  407dd8:	add	x1, x1, #0xc76
  407ddc:	mov	w2, w26
  407de0:	mov	x3, x25
  407de4:	bl	40a83c <ferror@plt+0x814c>
  407de8:	b	407e0c <ferror@plt+0x571c>
  407dec:	mov	w9, wzr
  407df0:	mov	w8, #0x1                   	// #1
  407df4:	b	407e14 <ferror@plt+0x5724>
  407df8:	adrp	x1, 418000 <ferror@plt+0x15910>
  407dfc:	mov	w0, #0x3                   	// #3
  407e00:	add	x1, x1, #0xcf5
  407e04:	mov	x2, x28
  407e08:	bl	40a83c <ferror@plt+0x814c>
  407e0c:	ldr	w9, [sp, #8]
  407e10:	mov	w8, wzr
  407e14:	cbz	w8, 407ca8 <ferror@plt+0x55b8>
  407e18:	tst	w9, #0xff
  407e1c:	str	w9, [sp, #8]
  407e20:	b.eq	407e80 <ferror@plt+0x5790>  // b.none
  407e24:	mov	w0, w26
  407e28:	mov	x1, x25
  407e2c:	mov	w2, wzr
  407e30:	bl	402610 <openat@plt>
  407e34:	tbnz	w0, #31, 407ec8 <ferror@plt+0x57d8>
  407e38:	mov	w22, w0
  407e3c:	bl	402390 <fdopendir@plt>
  407e40:	cbz	x0, 407ee8 <ferror@plt+0x57f8>
  407e44:	mov	x25, x0
  407e48:	ldr	x0, [sp]
  407e4c:	mov	w8, #0x2f                  	// #47
  407e50:	add	x2, x23, #0x1
  407e54:	mov	x1, x25
  407e58:	mov	x3, x27
  407e5c:	strh	w8, [x28, x23]
  407e60:	bl	407c44 <ferror@plt+0x5554>
  407e64:	mov	w19, w0
  407e68:	mov	x0, x25
  407e6c:	bl	402320 <closedir@plt>
  407e70:	mov	w8, #0x1                   	// #1
  407e74:	tbz	w8, #0, 407cac <ferror@plt+0x55bc>
  407e78:	tbz	w19, #31, 407cac <ferror@plt+0x55bc>
  407e7c:	b	407e9c <ferror@plt+0x57ac>
  407e80:	ldr	x0, [sp]
  407e84:	mov	x1, x20
  407e88:	mov	x2, x22
  407e8c:	mov	x3, x28
  407e90:	bl	407f34 <ferror@plt+0x5844>
  407e94:	mov	w19, w0
  407e98:	tbz	w19, #31, 407cac <ferror@plt+0x55bc>
  407e9c:	neg	w0, w19
  407ea0:	strb	wzr, [x28, x23]
  407ea4:	bl	402340 <strerror@plt>
  407ea8:	adrp	x1, 418000 <ferror@plt+0x15910>
  407eac:	mov	x3, x0
  407eb0:	mov	w0, #0x3                   	// #3
  407eb4:	add	x1, x1, #0xd13
  407eb8:	mov	x2, x28
  407ebc:	bl	40a83c <ferror@plt+0x814c>
  407ec0:	mov	w19, wzr
  407ec4:	b	407cac <ferror@plt+0x55bc>
  407ec8:	adrp	x1, 418000 <ferror@plt+0x15910>
  407ecc:	mov	w0, #0x3                   	// #3
  407ed0:	add	x1, x1, #0xcaa
  407ed4:	mov	w2, w26
  407ed8:	mov	x3, x25
  407edc:	bl	40a83c <ferror@plt+0x814c>
  407ee0:	tbz	wzr, #0, 407cac <ferror@plt+0x55bc>
  407ee4:	b	407e78 <ferror@plt+0x5788>
  407ee8:	adrp	x1, 418000 <ferror@plt+0x15910>
  407eec:	mov	w0, #0x3                   	// #3
  407ef0:	add	x1, x1, #0xcc8
  407ef4:	mov	w2, w22
  407ef8:	bl	40a83c <ferror@plt+0x814c>
  407efc:	mov	w0, w22
  407f00:	bl	402350 <close@plt>
  407f04:	tbz	wzr, #0, 407cac <ferror@plt+0x55bc>
  407f08:	b	407e78 <ferror@plt+0x5788>
  407f0c:	mov	w19, wzr
  407f10:	mov	w0, w19
  407f14:	ldp	x20, x19, [sp, #224]
  407f18:	ldp	x22, x21, [sp, #208]
  407f1c:	ldp	x24, x23, [sp, #192]
  407f20:	ldp	x26, x25, [sp, #176]
  407f24:	ldp	x28, x27, [sp, #160]
  407f28:	ldp	x29, x30, [sp, #144]
  407f2c:	add	sp, sp, #0xf0
  407f30:	ret
  407f34:	stp	x29, x30, [sp, #-64]!
  407f38:	stp	x28, x23, [sp, #16]
  407f3c:	stp	x22, x21, [sp, #32]
  407f40:	stp	x20, x19, [sp, #48]
  407f44:	mov	x29, sp
  407f48:	sub	sp, sp, #0x1, lsl #12
  407f4c:	sub	sp, sp, #0x10
  407f50:	mov	x21, x1
  407f54:	mov	x20, x0
  407f58:	add	x0, x3, x1
  407f5c:	mov	x1, x2
  407f60:	mov	x19, x3
  407f64:	bl	40bb90 <ferror@plt+0x94a0>
  407f68:	tbz	w0, #0, 408058 <ferror@plt+0x5968>
  407f6c:	add	x1, sp, #0x8
  407f70:	mov	x2, sp
  407f74:	mov	x0, x19
  407f78:	bl	40bb4c <ferror@plt+0x945c>
  407f7c:	cbz	x0, 407ff4 <ferror@plt+0x5904>
  407f80:	ldr	x8, [x20]
  407f84:	adrp	x1, 419000 <ferror@plt+0x16910>
  407f88:	add	x1, x1, #0x143
  407f8c:	add	x3, sp, #0x8
  407f90:	ldr	x8, [x8, #4104]
  407f94:	mov	w0, #0x7                   	// #7
  407f98:	add	x8, x19, x8
  407f9c:	add	x22, x8, #0x1
  407fa0:	mov	x2, x22
  407fa4:	bl	40a83c <ferror@plt+0x814c>
  407fa8:	ldr	x0, [x20, #56]
  407fac:	add	x1, sp, #0x8
  407fb0:	bl	40b610 <ferror@plt+0x8f20>
  407fb4:	cbz	x0, 408034 <ferror@plt+0x5944>
  407fb8:	ldr	x3, [sp]
  407fbc:	mov	x23, x0
  407fc0:	mov	x0, x20
  407fc4:	mov	x1, x23
  407fc8:	mov	x2, x21
  407fcc:	mov	x4, x19
  407fd0:	bl	4080d4 <ferror@plt+0x59e4>
  407fd4:	cbz	w0, 408010 <ferror@plt+0x5920>
  407fd8:	ldr	x3, [x23, #8]
  407fdc:	adrp	x1, 419000 <ferror@plt+0x16910>
  407fe0:	add	x1, x1, #0x150
  407fe4:	mov	w0, #0x7                   	// #7
  407fe8:	mov	x2, x19
  407fec:	bl	40a83c <ferror@plt+0x814c>
  407ff0:	b	408058 <ferror@plt+0x5968>
  407ff4:	adrp	x1, 419000 <ferror@plt+0x16910>
  407ff8:	add	x1, x1, #0x11f
  407ffc:	mov	w0, #0x3                   	// #3
  408000:	mov	x2, x19
  408004:	bl	40a83c <ferror@plt+0x814c>
  408008:	mov	w21, #0xffffffea            	// #-22
  40800c:	b	40805c <ferror@plt+0x596c>
  408010:	ldr	x2, [x23, #16]
  408014:	adrp	x1, 419000 <ferror@plt+0x16910>
  408018:	add	x1, x1, #0x178
  40801c:	mov	w0, #0x7                   	// #7
  408020:	mov	x3, x22
  408024:	bl	40a83c <ferror@plt+0x814c>
  408028:	mov	x0, x20
  40802c:	mov	x1, x23
  408030:	bl	4083cc <ferror@plt+0x5cdc>
  408034:	ldr	x0, [x20, #8]
  408038:	sub	x2, x29, #0x8
  40803c:	mov	x1, x19
  408040:	bl	410a88 <ferror@plt+0xe398>
  408044:	tbnz	w0, #31, 40807c <ferror@plt+0x598c>
  408048:	ldur	x1, [x29, #-8]
  40804c:	mov	x0, x20
  408050:	bl	4064c0 <ferror@plt+0x3dd0>
  408054:	tbnz	w0, #31, 4080a4 <ferror@plt+0x59b4>
  408058:	mov	w21, wzr
  40805c:	mov	w0, w21
  408060:	add	sp, sp, #0x1, lsl #12
  408064:	add	sp, sp, #0x10
  408068:	ldp	x20, x19, [sp, #48]
  40806c:	ldp	x22, x21, [sp, #32]
  408070:	ldp	x28, x23, [sp, #16]
  408074:	ldp	x29, x30, [sp], #64
  408078:	ret
  40807c:	mov	w21, w0
  408080:	neg	w0, w0
  408084:	bl	402340 <strerror@plt>
  408088:	adrp	x1, 418000 <ferror@plt+0x15910>
  40808c:	mov	x3, x0
  408090:	add	x1, x1, #0x777
  408094:	mov	w0, #0x3                   	// #3
  408098:	mov	x2, x19
  40809c:	bl	40a83c <ferror@plt+0x814c>
  4080a0:	b	40805c <ferror@plt+0x596c>
  4080a4:	mov	w21, w0
  4080a8:	neg	w0, w0
  4080ac:	bl	402340 <strerror@plt>
  4080b0:	adrp	x1, 418000 <ferror@plt+0x15910>
  4080b4:	mov	x3, x0
  4080b8:	add	x1, x1, #0x797
  4080bc:	mov	w0, #0x3                   	// #3
  4080c0:	mov	x2, x19
  4080c4:	bl	40a83c <ferror@plt+0x814c>
  4080c8:	ldur	x0, [x29, #-8]
  4080cc:	bl	410f6c <ferror@plt+0xe87c>
  4080d0:	b	40805c <ferror@plt+0x596c>
  4080d4:	sub	sp, sp, #0xc0
  4080d8:	stp	x29, x30, [sp, #96]
  4080dc:	stp	x28, x27, [sp, #112]
  4080e0:	stp	x26, x25, [sp, #128]
  4080e4:	stp	x24, x23, [sp, #144]
  4080e8:	stp	x22, x21, [sp, #160]
  4080ec:	stp	x20, x19, [sp, #176]
  4080f0:	ldr	x28, [x1, #8]
  4080f4:	ldp	x8, x9, [x1, #80]
  4080f8:	ldr	x21, [x0]
  4080fc:	adrp	x1, 419000 <ferror@plt+0x16910>
  408100:	add	x22, x3, x2
  408104:	add	x1, x1, #0x1a6
  408108:	mov	w0, #0x7                   	// #7
  40810c:	mov	x2, x28
  408110:	mov	x3, x4
  408114:	add	x29, sp, #0x60
  408118:	mov	x26, x4
  40811c:	add	x20, x9, x8
  408120:	bl	40a83c <ferror@plt+0x814c>
  408124:	ldr	x24, [x21, #4104]
  408128:	add	x25, x21, #0x8
  40812c:	mov	x0, x26
  408130:	mov	x1, x25
  408134:	mov	x2, x24
  408138:	bl	402260 <strncmp@plt>
  40813c:	mvn	x19, x24
  408140:	add	x8, x26, x24
  408144:	cmp	w0, #0x0
  408148:	add	x9, x22, x19
  40814c:	csel	x9, x9, xzr, eq  // eq = none
  408150:	csinc	x8, xzr, x8, ne  // ne = any
  408154:	mov	x0, x28
  408158:	mov	x1, x25
  40815c:	mov	x2, x24
  408160:	stur	x8, [x29, #-16]
  408164:	mov	x25, x9
  408168:	bl	402260 <strncmp@plt>
  40816c:	ldr	x23, [x21, #4120]
  408170:	add	x8, x28, x24
  408174:	add	x9, x20, x19
  408178:	cmp	w0, #0x0
  40817c:	csel	x19, x9, xzr, eq  // eq = none
  408180:	csinc	x8, xzr, x8, ne  // ne = any
  408184:	stur	x8, [x29, #-24]
  408188:	stur	x19, [x29, #-8]
  40818c:	cbz	x23, 408204 <ferror@plt+0x5b14>
  408190:	adrp	x24, 419000 <ferror@plt+0x16910>
  408194:	add	x24, x24, #0x1c9
  408198:	b	4081a4 <ferror@plt+0x5ab4>
  40819c:	ldr	x23, [x23]
  4081a0:	cbz	x23, 408204 <ferror@plt+0x5b14>
  4081a4:	add	x27, x23, #0x10
  4081a8:	mov	w0, #0x7                   	// #7
  4081ac:	mov	x1, x24
  4081b0:	mov	x2, x27
  4081b4:	bl	40a83c <ferror@plt+0x814c>
  4081b8:	ldr	x19, [x23, #8]
  4081bc:	cmp	x25, x19
  4081c0:	b.ne	4081d8 <ferror@plt+0x5ae8>  // b.any
  4081c4:	ldur	x1, [x29, #-16]
  4081c8:	mov	x0, x27
  4081cc:	mov	x2, x25
  4081d0:	bl	4022c0 <bcmp@plt>
  4081d4:	cbz	w0, 4083ac <ferror@plt+0x5cbc>
  4081d8:	ldur	x8, [x29, #-8]
  4081dc:	cmp	x8, x19
  4081e0:	mov	x19, x8
  4081e4:	b.ne	40819c <ferror@plt+0x5aac>  // b.any
  4081e8:	ldur	x1, [x29, #-24]
  4081ec:	mov	x0, x27
  4081f0:	mov	x2, x19
  4081f4:	bl	4022c0 <bcmp@plt>
  4081f8:	cbnz	w0, 40819c <ferror@plt+0x5aac>
  4081fc:	mov	w0, #0x1                   	// #1
  408200:	b	4083ac <ferror@plt+0x5cbc>
  408204:	stp	x28, x20, [sp, #16]
  408208:	stp	x22, x26, [sp, #32]
  40820c:	ldr	x20, [x21, #4128]
  408210:	cbz	x20, 40836c <ferror@plt+0x5c7c>
  408214:	ldr	x28, [sp, #16]
  408218:	adrp	x26, 419000 <ferror@plt+0x16910>
  40821c:	str	x25, [sp, #48]
  408220:	mov	w24, wzr
  408224:	mov	w25, #0xffffffff            	// #-1
  408228:	add	x26, x26, #0x1d6
  40822c:	mov	w23, #0xffffffff            	// #-1
  408230:	mov	w22, #0xffffffff            	// #-1
  408234:	str	x21, [sp, #8]
  408238:	b	40824c <ferror@plt+0x5b5c>
  40823c:	mov	w22, w24
  408240:	ldr	x20, [x20]
  408244:	add	w24, w24, #0x1
  408248:	cbz	x20, 408378 <ferror@plt+0x5c88>
  40824c:	mov	x0, x20
  408250:	bl	408428 <ferror@plt+0x5d38>
  408254:	mov	x2, x0
  408258:	mov	w0, #0x7                   	// #7
  40825c:	mov	x1, x26
  408260:	bl	40a83c <ferror@plt+0x814c>
  408264:	ldr	w8, [x20, #8]
  408268:	cmp	w8, #0x1
  40826c:	b.eq	40823c <ferror@plt+0x5b4c>  // b.none
  408270:	cmp	w8, #0x2
  408274:	b.ne	4082f8 <ferror@plt+0x5c08>  // b.any
  408278:	ldr	x19, [x21, #4136]
  40827c:	cbz	x19, 40835c <ferror@plt+0x5c6c>
  408280:	stur	x20, [x29, #-40]
  408284:	stur	w22, [x29, #-28]
  408288:	ldp	x22, x21, [sp, #32]
  40828c:	ldr	x20, [sp, #24]
  408290:	ldr	x27, [x19, #8]
  408294:	add	x26, x19, #0x10
  408298:	mov	x0, x21
  40829c:	mov	x1, x22
  4082a0:	mov	x2, x26
  4082a4:	mov	x3, x27
  4082a8:	bl	40845c <ferror@plt+0x5d6c>
  4082ac:	tst	w0, #0x1
  4082b0:	mov	x0, x28
  4082b4:	mov	x1, x20
  4082b8:	mov	x2, x26
  4082bc:	mov	x3, x27
  4082c0:	csel	w25, w24, w25, ne  // ne = any
  4082c4:	bl	40845c <ferror@plt+0x5d6c>
  4082c8:	ldr	x19, [x19]
  4082cc:	tst	w0, #0x1
  4082d0:	csel	w23, w24, w23, ne  // ne = any
  4082d4:	add	w24, w24, #0x1
  4082d8:	cbnz	x19, 408290 <ferror@plt+0x5ba0>
  4082dc:	ldr	x21, [sp, #8]
  4082e0:	ldur	x19, [x29, #-8]
  4082e4:	ldur	w22, [x29, #-28]
  4082e8:	ldur	x20, [x29, #-40]
  4082ec:	adrp	x26, 419000 <ferror@plt+0x16910>
  4082f0:	add	x26, x26, #0x1d6
  4082f4:	b	408240 <ferror@plt+0x5b50>
  4082f8:	ldr	x27, [x20, #16]
  4082fc:	ldr	x8, [sp, #48]
  408300:	cmp	x8, x27
  408304:	b.ls	40832c <ferror@plt+0x5c3c>  // b.plast
  408308:	ldur	x8, [x29, #-16]
  40830c:	ldrb	w8, [x8, x27]
  408310:	cmp	w8, #0x2f
  408314:	b.ne	40832c <ferror@plt+0x5c3c>  // b.any
  408318:	ldur	x1, [x29, #-16]
  40831c:	add	x0, x20, #0x18
  408320:	mov	x2, x27
  408324:	bl	4022c0 <bcmp@plt>
  408328:	cbz	w0, 408364 <ferror@plt+0x5c74>
  40832c:	cmp	x19, x27
  408330:	b.ls	408240 <ferror@plt+0x5b50>  // b.plast
  408334:	ldur	x1, [x29, #-24]
  408338:	ldrb	w8, [x1, x27]
  40833c:	cmp	w8, #0x2f
  408340:	b.ne	408240 <ferror@plt+0x5b50>  // b.any
  408344:	add	x0, x20, #0x18
  408348:	mov	x2, x27
  40834c:	bl	4022c0 <bcmp@plt>
  408350:	cmp	w0, #0x0
  408354:	csel	w23, w24, w23, eq  // eq = none
  408358:	b	408240 <ferror@plt+0x5b50>
  40835c:	ldur	x19, [x29, #-8]
  408360:	b	408240 <ferror@plt+0x5b50>
  408364:	mov	w25, w24
  408368:	b	408240 <ferror@plt+0x5b50>
  40836c:	mov	w22, #0xffffffff            	// #-1
  408370:	mov	w23, #0xffffffff            	// #-1
  408374:	mov	w25, #0xffffffff            	// #-1
  408378:	cmp	w25, #0x0
  40837c:	csel	w19, w22, w25, lt  // lt = tstop
  408380:	cmp	w23, #0x0
  408384:	csel	w20, w22, w23, lt  // lt = tstop
  408388:	adrp	x1, 419000 <ferror@plt+0x16910>
  40838c:	add	x1, x1, #0x1e1
  408390:	mov	w0, #0x7                   	// #7
  408394:	mov	w2, w22
  408398:	mov	w3, w20
  40839c:	mov	w4, w19
  4083a0:	bl	40a83c <ferror@plt+0x814c>
  4083a4:	cmp	w19, w20
  4083a8:	cset	w0, le
  4083ac:	ldp	x20, x19, [sp, #176]
  4083b0:	ldp	x22, x21, [sp, #160]
  4083b4:	ldp	x24, x23, [sp, #144]
  4083b8:	ldp	x26, x25, [sp, #128]
  4083bc:	ldp	x28, x27, [sp, #112]
  4083c0:	ldp	x29, x30, [sp, #96]
  4083c4:	add	sp, sp, #0xc0
  4083c8:	ret
  4083cc:	stp	x29, x30, [sp, #-32]!
  4083d0:	stp	x20, x19, [sp, #16]
  4083d4:	ldp	x3, x4, [x1]
  4083d8:	mov	x19, x1
  4083dc:	adrp	x1, 419000 <ferror@plt+0x16910>
  4083e0:	mov	x20, x0
  4083e4:	add	x1, x1, #0x216
  4083e8:	mov	w0, #0x7                   	// #7
  4083ec:	mov	x2, x19
  4083f0:	mov	x29, sp
  4083f4:	bl	40a83c <ferror@plt+0x814c>
  4083f8:	ldr	x1, [x19, #24]
  4083fc:	cbz	x1, 408408 <ferror@plt+0x5d18>
  408400:	ldr	x0, [x20, #48]
  408404:	bl	40b6a0 <ferror@plt+0x8fb0>
  408408:	ldr	x0, [x20, #56]
  40840c:	add	x1, x19, #0x78
  408410:	bl	40b6a0 <ferror@plt+0x8fb0>
  408414:	mov	x0, x19
  408418:	bl	4084a0 <ferror@plt+0x5db0>
  40841c:	ldp	x20, x19, [sp, #16]
  408420:	ldp	x29, x30, [sp], #32
  408424:	ret
  408428:	ldr	w8, [x0, #8]
  40842c:	cmp	w8, #0x2
  408430:	b.eq	408448 <ferror@plt+0x5d58>  // b.none
  408434:	cmp	w8, #0x1
  408438:	b.ne	408454 <ferror@plt+0x5d64>  // b.any
  40843c:	adrp	x0, 419000 <ferror@plt+0x16910>
  408440:	add	x0, x0, #0x20d
  408444:	ret
  408448:	adrp	x0, 418000 <ferror@plt+0x15910>
  40844c:	add	x0, x0, #0xfd7
  408450:	ret
  408454:	add	x0, x0, #0x18
  408458:	ret
  40845c:	stp	x29, x30, [sp, #-16]!
  408460:	cmp	x1, x3
  408464:	mov	x29, sp
  408468:	b.ls	408494 <ferror@plt+0x5da4>  // b.plast
  40846c:	ldrb	w8, [x0, x3]
  408470:	cmp	w8, #0x2f
  408474:	b.ne	408494 <ferror@plt+0x5da4>  // b.any
  408478:	mov	x1, x2
  40847c:	mov	x2, x3
  408480:	bl	4022c0 <bcmp@plt>
  408484:	cmp	w0, #0x0
  408488:	cset	w0, eq  // eq = none
  40848c:	ldp	x29, x30, [sp], #16
  408490:	ret
  408494:	mov	w0, wzr
  408498:	ldp	x29, x30, [sp], #16
  40849c:	ret
  4084a0:	stp	x29, x30, [sp, #-32]!
  4084a4:	str	x19, [sp, #16]
  4084a8:	ldp	x3, x4, [x0]
  4084ac:	mov	x19, x0
  4084b0:	adrp	x1, 419000 <ferror@plt+0x16910>
  4084b4:	add	x1, x1, #0x22f
  4084b8:	mov	w0, #0x7                   	// #7
  4084bc:	mov	x2, x19
  4084c0:	mov	x29, sp
  4084c4:	bl	40a83c <ferror@plt+0x814c>
  4084c8:	add	x0, x19, #0x30
  4084cc:	bl	40b14c <ferror@plt+0x8a5c>
  4084d0:	ldr	x0, [x19]
  4084d4:	bl	410f6c <ferror@plt+0xe87c>
  4084d8:	ldr	x0, [x19, #32]
  4084dc:	bl	412ff4 <ferror@plt+0x10904>
  4084e0:	ldr	x0, [x19, #40]
  4084e4:	bl	413648 <ferror@plt+0x10f58>
  4084e8:	ldr	x0, [x19, #24]
  4084ec:	bl	4024a0 <free@plt>
  4084f0:	ldr	x0, [x19, #8]
  4084f4:	bl	4024a0 <free@plt>
  4084f8:	mov	x0, x19
  4084fc:	bl	4024a0 <free@plt>
  408500:	ldr	x19, [sp, #16]
  408504:	ldp	x29, x30, [sp], #32
  408508:	ret
  40850c:	stp	x29, x30, [sp, #-48]!
  408510:	stp	x20, x19, [sp, #32]
  408514:	mov	x20, x1
  408518:	mov	w1, wzr
  40851c:	stp	x22, x21, [sp, #16]
  408520:	mov	x29, sp
  408524:	mov	x21, x0
  408528:	bl	402250 <open@plt>
  40852c:	tbnz	w0, #31, 40857c <ferror@plt+0x5e8c>
  408530:	mov	x1, x20
  408534:	mov	w2, wzr
  408538:	mov	w19, w0
  40853c:	bl	402610 <openat@plt>
  408540:	tbnz	w0, #31, 408598 <ferror@plt+0x5ea8>
  408544:	adrp	x1, 419000 <ferror@plt+0x16910>
  408548:	add	x1, x1, #0x286
  40854c:	mov	w22, w0
  408550:	bl	402290 <fdopen@plt>
  408554:	mov	x21, x0
  408558:	cbnz	x0, 4085b4 <ferror@plt+0x5ec4>
  40855c:	adrp	x1, 419000 <ferror@plt+0x16910>
  408560:	add	x1, x1, #0x2ca
  408564:	mov	w0, #0x4                   	// #4
  408568:	mov	x2, x20
  40856c:	bl	40a83c <ferror@plt+0x814c>
  408570:	mov	w0, w22
  408574:	bl	402350 <close@plt>
  408578:	b	4085b4 <ferror@plt+0x5ec4>
  40857c:	adrp	x1, 418000 <ferror@plt+0x15910>
  408580:	add	x1, x1, #0xbfd
  408584:	mov	w0, #0x4                   	// #4
  408588:	mov	x2, x21
  40858c:	bl	40a83c <ferror@plt+0x814c>
  408590:	mov	x21, xzr
  408594:	b	4085bc <ferror@plt+0x5ecc>
  408598:	adrp	x1, 419000 <ferror@plt+0x16910>
  40859c:	add	x1, x1, #0x2ad
  4085a0:	mov	w0, #0x4                   	// #4
  4085a4:	mov	x2, x20
  4085a8:	mov	x3, x21
  4085ac:	bl	40a83c <ferror@plt+0x814c>
  4085b0:	mov	x21, xzr
  4085b4:	mov	w0, w19
  4085b8:	bl	402350 <close@plt>
  4085bc:	mov	x0, x21
  4085c0:	ldp	x20, x19, [sp, #32]
  4085c4:	ldp	x22, x21, [sp, #16]
  4085c8:	ldp	x29, x30, [sp], #48
  4085cc:	ret
  4085d0:	ldr	x8, [x0]
  4085d4:	ldr	x9, [x1]
  4085d8:	ldr	w8, [x8, #96]
  4085dc:	ldr	w9, [x9, #96]
  4085e0:	sub	w0, w8, w9
  4085e4:	ret
  4085e8:	sub	sp, sp, #0x60
  4085ec:	stp	x29, x30, [sp, #16]
  4085f0:	stp	x26, x25, [sp, #32]
  4085f4:	stp	x24, x23, [sp, #48]
  4085f8:	stp	x22, x21, [sp, #64]
  4085fc:	stp	x20, x19, [sp, #80]
  408600:	ldr	x2, [x0, #24]
  408604:	adrp	x1, 419000 <ferror@plt+0x16910>
  408608:	mov	x19, x0
  40860c:	add	x1, x1, #0x2f2
  408610:	mov	w0, #0x7                   	// #7
  408614:	add	x29, sp, #0x10
  408618:	bl	40a83c <ferror@plt+0x814c>
  40861c:	ldr	x8, [x19, #24]
  408620:	cmp	x8, #0x1
  408624:	b.lt	408720 <ferror@plt+0x6030>  // b.tstop
  408628:	ldr	x25, [x19, #16]
  40862c:	adrp	x20, 419000 <ferror@plt+0x16910>
  408630:	adrp	x21, 419000 <ferror@plt+0x16910>
  408634:	add	x20, x20, #0x30e
  408638:	add	x26, x25, x8, lsl #3
  40863c:	add	x21, x21, #0x327
  408640:	b	40867c <ferror@plt+0x5f8c>
  408644:	ldr	x0, [sp, #8]
  408648:	bl	413418 <ferror@plt+0x10d28>
  40864c:	mov	x1, x22
  408650:	ldr	x0, [x1], #32
  408654:	bl	412c34 <ferror@plt+0x10544>
  408658:	mov	x1, x22
  40865c:	ldr	x0, [x1], #40
  408660:	bl	413498 <ferror@plt+0x10da8>
  408664:	ldr	x0, [x22]
  408668:	bl	410f6c <ferror@plt+0xe87c>
  40866c:	add	x25, x25, #0x8
  408670:	cmp	x25, x26
  408674:	str	xzr, [x22]
  408678:	b.cs	408720 <ferror@plt+0x6030>  // b.hs, b.nlast
  40867c:	ldr	x22, [x25]
  408680:	str	xzr, [sp, #8]
  408684:	add	x1, sp, #0x8
  408688:	ldr	x0, [x22]
  40868c:	bl	41327c <ferror@plt+0x10b8c>
  408690:	tbnz	w0, #31, 4086e0 <ferror@plt+0x5ff0>
  408694:	ldr	x23, [sp, #8]
  408698:	cbz	x23, 408644 <ferror@plt+0x5f54>
  40869c:	mov	x0, x23
  4086a0:	bl	413464 <ferror@plt+0x10d74>
  4086a4:	mov	x24, x0
  4086a8:	mov	x0, x23
  4086ac:	bl	41347c <ferror@plt+0x10d8c>
  4086b0:	mov	x3, x0
  4086b4:	mov	x0, x19
  4086b8:	mov	x1, x24
  4086bc:	mov	w2, wzr
  4086c0:	mov	x4, x22
  4086c4:	bl	40704c <ferror@plt+0x495c>
  4086c8:	ldr	x8, [x23]
  4086cc:	ldr	x9, [sp, #8]
  4086d0:	cmp	x8, x9
  4086d4:	csel	x23, xzr, x8, eq  // eq = none
  4086d8:	cbnz	x23, 40869c <ferror@plt+0x5fac>
  4086dc:	b	408644 <ferror@plt+0x5f54>
  4086e0:	ldr	x23, [x22, #8]
  4086e4:	cmn	w0, #0x2
  4086e8:	b.ne	408700 <ferror@plt+0x6010>  // b.any
  4086ec:	mov	w0, #0x7                   	// #7
  4086f0:	mov	x1, x20
  4086f4:	mov	x2, x23
  4086f8:	bl	40a83c <ferror@plt+0x814c>
  4086fc:	b	40864c <ferror@plt+0x5f5c>
  408700:	neg	w0, w0
  408704:	bl	402340 <strerror@plt>
  408708:	mov	x3, x0
  40870c:	mov	w0, #0x3                   	// #3
  408710:	mov	x1, x21
  408714:	mov	x2, x23
  408718:	bl	40a83c <ferror@plt+0x814c>
  40871c:	b	40864c <ferror@plt+0x5f5c>
  408720:	ldr	x0, [x19, #64]
  408724:	ldr	x20, [x19, #24]
  408728:	bl	40b7c4 <ferror@plt+0x90d4>
  40872c:	adrp	x1, 419000 <ferror@plt+0x16910>
  408730:	mov	w3, w0
  408734:	add	x1, x1, #0x34b
  408738:	mov	w0, #0x7                   	// #7
  40873c:	mov	x2, x20
  408740:	bl	40a83c <ferror@plt+0x814c>
  408744:	ldp	x20, x19, [sp, #80]
  408748:	ldp	x22, x21, [sp, #64]
  40874c:	ldp	x24, x23, [sp, #48]
  408750:	ldp	x26, x25, [sp, #32]
  408754:	ldp	x29, x30, [sp, #16]
  408758:	add	sp, sp, #0x60
  40875c:	ret
  408760:	stp	x29, x30, [sp, #-48]!
  408764:	stp	x22, x21, [sp, #16]
  408768:	stp	x20, x19, [sp, #32]
  40876c:	mov	x19, x0
  408770:	ldr	x20, [x0, #24]
  408774:	ldr	x0, [x0, #64]
  408778:	mov	x29, sp
  40877c:	bl	40b7c4 <ferror@plt+0x90d4>
  408780:	adrp	x1, 419000 <ferror@plt+0x16910>
  408784:	mov	w3, w0
  408788:	add	x1, x1, #0x375
  40878c:	mov	w0, #0x7                   	// #7
  408790:	mov	x2, x20
  408794:	bl	40a83c <ferror@plt+0x814c>
  408798:	ldr	x8, [x19, #24]
  40879c:	cmp	x8, #0x1
  4087a0:	b.lt	4087ec <ferror@plt+0x60fc>  // b.tstop
  4087a4:	ldr	x21, [x19, #16]
  4087a8:	adrp	x20, 419000 <ferror@plt+0x16910>
  4087ac:	add	x20, x20, #0x3a2
  4087b0:	add	x22, x21, x8, lsl #3
  4087b4:	b	4087cc <ferror@plt+0x60dc>
  4087b8:	mov	x0, x19
  4087bc:	bl	408a10 <ferror@plt+0x6320>
  4087c0:	add	x21, x21, #0x8
  4087c4:	cmp	x21, x22
  4087c8:	b.cs	4087ec <ferror@plt+0x60fc>  // b.hs, b.nlast
  4087cc:	ldr	x1, [x21]
  4087d0:	ldr	x8, [x1, #40]
  4087d4:	cbnz	x8, 4087b8 <ferror@plt+0x60c8>
  4087d8:	ldr	x2, [x1, #8]
  4087dc:	mov	w0, #0x7                   	// #7
  4087e0:	mov	x1, x20
  4087e4:	bl	40a83c <ferror@plt+0x814c>
  4087e8:	b	4087c0 <ferror@plt+0x60d0>
  4087ec:	ldr	x0, [x19, #64]
  4087f0:	ldr	x20, [x19, #24]
  4087f4:	bl	40b7c4 <ferror@plt+0x90d4>
  4087f8:	adrp	x1, 419000 <ferror@plt+0x16910>
  4087fc:	mov	w3, w0
  408800:	add	x1, x1, #0x3c6
  408804:	mov	w0, #0x7                   	// #7
  408808:	mov	x2, x20
  40880c:	bl	40a83c <ferror@plt+0x814c>
  408810:	ldp	x20, x19, [sp, #32]
  408814:	ldp	x22, x21, [sp, #16]
  408818:	ldp	x29, x30, [sp], #48
  40881c:	ret
  408820:	stp	x29, x30, [sp, #-48]!
  408824:	stp	x22, x21, [sp, #16]
  408828:	stp	x20, x19, [sp, #32]
  40882c:	ldr	x21, [x0, #24]
  408830:	mov	x20, x0
  408834:	mov	x29, sp
  408838:	lsl	w8, w21, #1
  40883c:	and	x8, x8, #0x1fffe
  408840:	add	x0, x8, x8, lsl #1
  408844:	bl	402240 <malloc@plt>
  408848:	cbz	x0, 4088c8 <ferror@plt+0x61d8>
  40884c:	and	w22, w21, #0xffff
  408850:	adrp	x1, 419000 <ferror@plt+0x16910>
  408854:	mov	x19, x0
  408858:	add	x1, x1, #0x4c7
  40885c:	mov	w0, #0x7                   	// #7
  408860:	mov	w2, w22
  408864:	bl	40a83c <ferror@plt+0x814c>
  408868:	ldr	x8, [x20, #24]
  40886c:	mov	w9, #0xffff                	// #65535
  408870:	cmp	x8, x9
  408874:	b.cs	4089f0 <ferror@plt+0x6300>  // b.hs, b.nlast
  408878:	lsl	x12, x22, #1
  40887c:	add	x8, x19, x12
  408880:	cbz	w22, 4088d0 <ferror@plt+0x61e0>
  408884:	ldr	x11, [x20, #16]
  408888:	mov	w10, wzr
  40888c:	mov	w9, wzr
  408890:	b	4088a4 <ferror@plt+0x61b4>
  408894:	add	w10, w10, #0x1
  408898:	cmp	w22, w10, uxth
  40889c:	add	x11, x11, #0x8
  4088a0:	b.ls	4088d4 <ferror@plt+0x61e4>  // b.plast
  4088a4:	ldr	x13, [x11]
  4088a8:	and	x14, x10, #0xffff
  4088ac:	ldrh	w13, [x13, #106]
  4088b0:	strh	w13, [x19, x14, lsl #1]
  4088b4:	cbnz	w13, 408894 <ferror@plt+0x61a4>
  4088b8:	and	x13, x9, #0xffff
  4088bc:	add	w9, w9, #0x1
  4088c0:	strh	w10, [x8, x13, lsl #1]
  4088c4:	b	408894 <ferror@plt+0x61a4>
  4088c8:	mov	w20, #0xfffffff4            	// #-12
  4088cc:	b	4089bc <ferror@plt+0x62cc>
  4088d0:	mov	w9, wzr
  4088d4:	tst	w9, #0xffff
  4088d8:	b.eq	408974 <ferror@plt+0x6284>  // b.none
  4088dc:	ldr	x11, [x20, #16]
  4088e0:	mov	w10, wzr
  4088e4:	add	x12, x8, x12
  4088e8:	b	4088f8 <ferror@plt+0x6208>
  4088ec:	tst	w9, #0xffff
  4088f0:	add	w10, w10, #0x1
  4088f4:	b.eq	40896c <ferror@plt+0x627c>  // b.none
  4088f8:	sub	w9, w9, #0x1
  4088fc:	and	x13, x9, #0xffff
  408900:	ldrh	w14, [x8, x13, lsl #1]
  408904:	and	w15, w10, #0xffff
  408908:	and	x16, x10, #0xffff
  40890c:	ldr	x13, [x11, x14, lsl #3]
  408910:	str	w15, [x13, #100]
  408914:	strh	w14, [x12, x16, lsl #1]
  408918:	ldr	x14, [x13, #56]
  40891c:	cmp	x14, #0x1
  408920:	b.lt	4088ec <ferror@plt+0x61fc>  // b.tstop
  408924:	ldr	x13, [x13, #48]
  408928:	add	x14, x13, x14, lsl #3
  40892c:	b	40893c <ferror@plt+0x624c>
  408930:	add	x13, x13, #0x8
  408934:	cmp	x13, x14
  408938:	b.cs	4088ec <ferror@plt+0x61fc>  // b.hs, b.nlast
  40893c:	ldr	x15, [x13]
  408940:	ldrh	w15, [x15, #104]
  408944:	ldrh	w16, [x19, x15, lsl #1]
  408948:	cbz	w16, 4089d0 <ferror@plt+0x62e0>
  40894c:	sub	w16, w16, #0x1
  408950:	tst	w16, #0xffff
  408954:	strh	w16, [x19, x15, lsl #1]
  408958:	b.ne	408930 <ferror@plt+0x6240>  // b.any
  40895c:	and	x16, x9, #0xffff
  408960:	add	w9, w9, #0x1
  408964:	strh	w15, [x8, x16, lsl #1]
  408968:	b	408930 <ferror@plt+0x6240>
  40896c:	and	w8, w10, #0xffff
  408970:	b	408978 <ferror@plt+0x6288>
  408974:	mov	w8, wzr
  408978:	mov	x0, x20
  40897c:	cmp	w22, w8
  408980:	b.ls	408998 <ferror@plt+0x62a8>  // b.plast
  408984:	mov	w1, w21
  408988:	mov	x2, x19
  40898c:	bl	408cb0 <ferror@plt+0x65c0>
  408990:	mov	w20, #0xffffffea            	// #-22
  408994:	b	4089b4 <ferror@plt+0x62c4>
  408998:	bl	408e04 <ferror@plt+0x6714>
  40899c:	adrp	x1, 419000 <ferror@plt+0x16910>
  4089a0:	add	x1, x1, #0x572
  4089a4:	mov	w0, #0x7                   	// #7
  4089a8:	mov	w2, w22
  4089ac:	bl	40a83c <ferror@plt+0x814c>
  4089b0:	mov	w20, wzr
  4089b4:	mov	x0, x19
  4089b8:	bl	4024a0 <free@plt>
  4089bc:	mov	w0, w20
  4089c0:	ldp	x20, x19, [sp, #32]
  4089c4:	ldp	x22, x21, [sp, #16]
  4089c8:	ldp	x29, x30, [sp], #48
  4089cc:	ret
  4089d0:	adrp	x0, 419000 <ferror@plt+0x16910>
  4089d4:	adrp	x1, 419000 <ferror@plt+0x16910>
  4089d8:	adrp	x3, 419000 <ferror@plt+0x16910>
  4089dc:	add	x0, x0, #0x55f
  4089e0:	add	x1, x1, #0x51d
  4089e4:	add	x3, x3, #0x52c
  4089e8:	mov	w2, #0x784                 	// #1924
  4089ec:	bl	402630 <__assert_fail@plt>
  4089f0:	adrp	x0, 419000 <ferror@plt+0x16910>
  4089f4:	adrp	x1, 419000 <ferror@plt+0x16910>
  4089f8:	adrp	x3, 419000 <ferror@plt+0x16910>
  4089fc:	add	x0, x0, #0x4fa
  408a00:	add	x1, x1, #0x51d
  408a04:	add	x3, x3, #0x52c
  408a08:	mov	w2, #0x767                 	// #1895
  408a0c:	bl	402630 <__assert_fail@plt>
  408a10:	stp	x29, x30, [sp, #-96]!
  408a14:	stp	x28, x27, [sp, #16]
  408a18:	stp	x26, x25, [sp, #32]
  408a1c:	stp	x24, x23, [sp, #48]
  408a20:	stp	x22, x21, [sp, #64]
  408a24:	stp	x20, x19, [sp, #80]
  408a28:	ldr	x2, [x1, #8]
  408a2c:	ldr	x23, [x0]
  408a30:	mov	x19, x1
  408a34:	adrp	x1, 419000 <ferror@plt+0x16910>
  408a38:	mov	x20, x0
  408a3c:	add	x1, x1, #0x3f5
  408a40:	mov	w0, #0x7                   	// #7
  408a44:	mov	x29, sp
  408a48:	bl	40a83c <ferror@plt+0x814c>
  408a4c:	ldr	x21, [x19, #40]
  408a50:	cbz	x21, 408b64 <ferror@plt+0x6474>
  408a54:	mov	w8, #0x1011                	// #4113
  408a58:	adrp	x22, 419000 <ferror@plt+0x16910>
  408a5c:	adrp	x24, 419000 <ferror@plt+0x16910>
  408a60:	add	x22, x22, #0x40c
  408a64:	add	x24, x24, #0x449
  408a68:	add	x23, x23, x8
  408a6c:	b	408a90 <ferror@plt+0x63a0>
  408a70:	mov	x0, x19
  408a74:	mov	x1, x27
  408a78:	bl	408b80 <ferror@plt+0x6490>
  408a7c:	ldr	x8, [x21]
  408a80:	ldr	x9, [x19, #40]
  408a84:	cmp	x8, x9
  408a88:	csel	x21, xzr, x8, eq  // eq = none
  408a8c:	cbz	x21, 408b64 <ferror@plt+0x6474>
  408a90:	mov	x0, x21
  408a94:	bl	413694 <ferror@plt+0x10fa4>
  408a98:	mov	x26, x0
  408a9c:	mov	x0, x21
  408aa0:	bl	4136ac <ferror@plt+0x10fbc>
  408aa4:	mov	x28, x0
  408aa8:	mov	x0, x21
  408aac:	bl	4136c8 <ferror@plt+0x10fd8>
  408ab0:	mov	w25, w0
  408ab4:	mov	x0, x20
  408ab8:	mov	x1, x26
  408abc:	bl	4071a8 <ferror@plt+0x4ab8>
  408ac0:	cbz	x0, 408b20 <ferror@plt+0x6430>
  408ac4:	ldrb	w8, [x23]
  408ac8:	mov	x27, x0
  408acc:	cbz	w8, 408a70 <ferror@plt+0x6380>
  408ad0:	cmp	w25, #0x57
  408ad4:	b.eq	408a70 <ferror@plt+0x6380>  // b.none
  408ad8:	ldr	x3, [x27, #8]
  408adc:	cmp	x3, x28
  408ae0:	b.eq	408a70 <ferror@plt+0x6380>  // b.none
  408ae4:	ldr	x4, [x19, #8]
  408ae8:	add	x2, x27, #0x10
  408aec:	mov	w0, #0x7                   	// #7
  408af0:	mov	x1, x24
  408af4:	mov	x5, x28
  408af8:	bl	40a83c <ferror@plt+0x814c>
  408afc:	ldrb	w8, [x23, #1]
  408b00:	cbz	w8, 408a70 <ferror@plt+0x6380>
  408b04:	ldr	x2, [x19, #8]
  408b08:	adrp	x1, 419000 <ferror@plt+0x16910>
  408b0c:	mov	w0, #0x4                   	// #4
  408b10:	add	x1, x1, #0x46c
  408b14:	mov	x3, x26
  408b18:	bl	40a83c <ferror@plt+0x814c>
  408b1c:	b	408a70 <ferror@plt+0x6380>
  408b20:	ldr	x2, [x19, #8]
  408b24:	mov	w0, #0x7                   	// #7
  408b28:	mov	x1, x22
  408b2c:	mov	w3, w25
  408b30:	mov	x4, x26
  408b34:	bl	40a83c <ferror@plt+0x814c>
  408b38:	cmp	w25, #0x57
  408b3c:	b.eq	408a7c <ferror@plt+0x638c>  // b.none
  408b40:	ldrb	w8, [x23, #1]
  408b44:	cbz	w8, 408a7c <ferror@plt+0x638c>
  408b48:	ldr	x2, [x19, #8]
  408b4c:	adrp	x1, 419000 <ferror@plt+0x16910>
  408b50:	mov	w0, #0x4                   	// #4
  408b54:	add	x1, x1, #0x42d
  408b58:	mov	x3, x26
  408b5c:	bl	40a83c <ferror@plt+0x814c>
  408b60:	b	408a7c <ferror@plt+0x638c>
  408b64:	ldp	x20, x19, [sp, #80]
  408b68:	ldp	x22, x21, [sp, #64]
  408b6c:	ldp	x24, x23, [sp, #48]
  408b70:	ldp	x26, x25, [sp, #32]
  408b74:	ldp	x28, x27, [sp, #16]
  408b78:	ldp	x29, x30, [sp], #96
  408b7c:	ret
  408b80:	stp	x29, x30, [sp, #-48]!
  408b84:	str	x21, [sp, #16]
  408b88:	stp	x20, x19, [sp, #32]
  408b8c:	mov	x19, x1
  408b90:	ldr	x2, [x0, #8]
  408b94:	ldr	x8, [x19], #16
  408b98:	mov	x21, x1
  408b9c:	mov	x20, x0
  408ba0:	mov	x29, sp
  408ba4:	cbz	x8, 408bb0 <ferror@plt+0x64c0>
  408ba8:	ldr	x4, [x8, #8]
  408bac:	b	408bb8 <ferror@plt+0x64c8>
  408bb0:	adrp	x4, 419000 <ferror@plt+0x16910>
  408bb4:	add	x4, x4, #0x4aa
  408bb8:	adrp	x1, 419000 <ferror@plt+0x16910>
  408bbc:	add	x1, x1, #0x495
  408bc0:	mov	w0, #0x7                   	// #7
  408bc4:	mov	x3, x19
  408bc8:	bl	40a83c <ferror@plt+0x814c>
  408bcc:	ldr	x1, [x21]
  408bd0:	cbz	x1, 408c00 <ferror@plt+0x6510>
  408bd4:	add	x0, x20, #0x30
  408bd8:	bl	40b104 <ferror@plt+0x8a14>
  408bdc:	tbnz	w0, #31, 408c00 <ferror@plt+0x6510>
  408be0:	ldr	x8, [x21]
  408be4:	mov	x2, x19
  408be8:	ldrh	w9, [x8, #106]
  408bec:	ldr	x3, [x8, #8]
  408bf0:	add	w9, w9, #0x1
  408bf4:	strh	w9, [x8, #106]
  408bf8:	ldr	x1, [x20, #8]
  408bfc:	bl	408c10 <ferror@plt+0x6520>
  408c00:	ldp	x20, x19, [sp, #32]
  408c04:	ldr	x21, [sp, #16]
  408c08:	ldp	x29, x30, [sp], #48
  408c0c:	ret
  408c10:	sub	sp, sp, #0x120
  408c14:	adrp	x8, 42c000 <ferror@plt+0x29910>
  408c18:	ldr	w8, [x8, #848]
  408c1c:	stp	x29, x30, [sp, #256]
  408c20:	add	x29, sp, #0x100
  408c24:	stp	x28, x19, [sp, #272]
  408c28:	cmp	w8, #0x5
  408c2c:	stp	x1, x2, [x29, #-120]
  408c30:	stp	x3, x4, [x29, #-104]
  408c34:	stp	x5, x6, [x29, #-88]
  408c38:	stur	x7, [x29, #-72]
  408c3c:	stp	q0, q1, [sp]
  408c40:	str	q2, [sp, #32]
  408c44:	stp	q3, q4, [sp, #48]
  408c48:	stp	q5, q6, [sp, #80]
  408c4c:	str	q7, [sp, #112]
  408c50:	b.lt	408ca0 <ferror@plt+0x65b0>  // b.tstop
  408c54:	mov	x8, #0xffffffffffffffc8    	// #-56
  408c58:	mov	x10, sp
  408c5c:	movk	x8, #0xff80, lsl #32
  408c60:	sub	x11, x29, #0x78
  408c64:	add	x10, x10, #0x80
  408c68:	add	x9, x29, #0x20
  408c6c:	stp	x10, x8, [x29, #-16]
  408c70:	add	x8, x11, #0x38
  408c74:	adrp	x19, 42c000 <ferror@plt+0x29910>
  408c78:	stp	x9, x8, [x29, #-32]
  408c7c:	ldp	q0, q1, [x29, #-32]
  408c80:	ldr	x0, [x19, #912]
  408c84:	adrp	x1, 419000 <ferror@plt+0x16910>
  408c88:	add	x1, x1, #0x4b4
  408c8c:	sub	x2, x29, #0x40
  408c90:	stp	q0, q1, [x29, #-64]
  408c94:	bl	402600 <vfprintf@plt>
  408c98:	ldr	x0, [x19, #912]
  408c9c:	bl	402530 <fflush@plt>
  408ca0:	ldp	x28, x19, [sp, #272]
  408ca4:	ldp	x29, x30, [sp, #256]
  408ca8:	add	sp, sp, #0x120
  408cac:	ret
  408cb0:	sub	sp, sp, #0x50
  408cb4:	tst	w1, #0xffff
  408cb8:	stp	x29, x30, [sp, #16]
  408cbc:	stp	x24, x23, [sp, #32]
  408cc0:	stp	x22, x21, [sp, #48]
  408cc4:	stp	x20, x19, [sp, #64]
  408cc8:	add	x29, sp, #0x10
  408ccc:	stp	xzr, xzr, [sp]
  408cd0:	b.eq	408d2c <ferror@plt+0x663c>  // b.none
  408cd4:	ldr	x22, [sp, #8]
  408cd8:	mov	x20, x2
  408cdc:	mov	x21, x0
  408ce0:	mov	x23, xzr
  408ce4:	mov	x19, xzr
  408ce8:	and	x24, x1, #0xffff
  408cec:	b	408cfc <ferror@plt+0x660c>
  408cf0:	add	x23, x23, #0x1
  408cf4:	cmp	x24, x23
  408cf8:	b.eq	408d24 <ferror@plt+0x6634>  // b.none
  408cfc:	ldrh	w8, [x20, x23, lsl #1]
  408d00:	cbz	w8, 408cf0 <ferror@plt+0x6600>
  408d04:	ldr	x8, [x21, #16]
  408d08:	mov	x0, x22
  408d0c:	ldr	x1, [x8, x23, lsl #3]
  408d10:	bl	40d4d0 <ferror@plt+0xade0>
  408d14:	cbz	x0, 408d8c <ferror@plt+0x669c>
  408d18:	add	x19, x19, #0x1
  408d1c:	mov	x22, x0
  408d20:	b	408cf0 <ferror@plt+0x6600>
  408d24:	str	x22, [sp, #8]
  408d28:	b	408d30 <ferror@plt+0x6640>
  408d2c:	mov	x19, xzr
  408d30:	lsl	x0, x19, #3
  408d34:	bl	402240 <malloc@plt>
  408d38:	str	x0, [sp]
  408d3c:	cbz	x0, 408d90 <ferror@plt+0x66a0>
  408d40:	mov	w0, #0x10                  	// #16
  408d44:	mov	x1, xzr
  408d48:	bl	40b19c <ferror@plt+0x8aac>
  408d4c:	cbz	x0, 408d90 <ferror@plt+0x66a0>
  408d50:	ldr	x21, [sp]
  408d54:	mov	x20, x0
  408d58:	ldr	x0, [sp, #8]
  408d5c:	cbz	x0, 408dac <ferror@plt+0x66bc>
  408d60:	ldr	x22, [x0, #16]
  408d64:	bl	40d6c0 <ferror@plt+0xafd0>
  408d68:	str	x0, [sp, #8]
  408d6c:	add	x1, sp, #0x8
  408d70:	mov	x0, x22
  408d74:	mov	x2, x21
  408d78:	mov	x3, x19
  408d7c:	mov	x4, x20
  408d80:	bl	408e70 <ferror@plt+0x6780>
  408d84:	tbz	w0, #31, 408d58 <ferror@plt+0x6668>
  408d88:	b	408dc8 <ferror@plt+0x66d8>
  408d8c:	str	x22, [sp, #8]
  408d90:	adrp	x1, 419000 <ferror@plt+0x16910>
  408d94:	add	x1, x1, #0x5a6
  408d98:	mov	w0, #0x3                   	// #3
  408d9c:	bl	40a83c <ferror@plt+0x814c>
  408da0:	ldr	x0, [sp, #8]
  408da4:	cbnz	x0, 408dd8 <ferror@plt+0x66e8>
  408da8:	b	408de4 <ferror@plt+0x66f4>
  408dac:	mov	x0, x20
  408db0:	bl	40b7c4 <ferror@plt+0x90d4>
  408db4:	adrp	x1, 419000 <ferror@plt+0x16910>
  408db8:	mov	w2, w0
  408dbc:	add	x1, x1, #0x5c2
  408dc0:	mov	w0, #0x3                   	// #3
  408dc4:	bl	40a83c <ferror@plt+0x814c>
  408dc8:	mov	x0, x20
  408dcc:	bl	40b210 <ferror@plt+0x8b20>
  408dd0:	ldr	x0, [sp, #8]
  408dd4:	cbz	x0, 408de4 <ferror@plt+0x66f4>
  408dd8:	bl	40d6c0 <ferror@plt+0xafd0>
  408ddc:	cbnz	x0, 408dd8 <ferror@plt+0x66e8>
  408de0:	str	x0, [sp, #8]
  408de4:	mov	x0, sp
  408de8:	bl	405e50 <ferror@plt+0x3760>
  408dec:	ldp	x20, x19, [sp, #64]
  408df0:	ldp	x22, x21, [sp, #48]
  408df4:	ldp	x24, x23, [sp, #32]
  408df8:	ldp	x29, x30, [sp, #16]
  408dfc:	add	sp, sp, #0x50
  408e00:	ret
  408e04:	stp	x29, x30, [sp, #-48]!
  408e08:	stp	x20, x19, [sp, #32]
  408e0c:	ldr	x8, [x0, #24]
  408e10:	str	x21, [sp, #16]
  408e14:	mov	x29, sp
  408e18:	cmp	x8, #0x1
  408e1c:	b.lt	408e60 <ferror@plt+0x6770>  // b.tstop
  408e20:	ldr	x20, [x0, #16]
  408e24:	adrp	x19, 409000 <ferror@plt+0x6910>
  408e28:	add	x19, x19, #0x264
  408e2c:	add	x21, x20, x8, lsl #3
  408e30:	b	408e40 <ferror@plt+0x6750>
  408e34:	add	x20, x20, #0x8
  408e38:	cmp	x20, x21
  408e3c:	b.cs	408e60 <ferror@plt+0x6770>  // b.hs, b.nlast
  408e40:	ldr	x8, [x20]
  408e44:	ldr	x9, [x8, #56]
  408e48:	cmp	x9, #0x2
  408e4c:	b.cc	408e34 <ferror@plt+0x6744>  // b.lo, b.ul, b.last
  408e50:	add	x0, x8, #0x30
  408e54:	mov	x1, x19
  408e58:	bl	40b174 <ferror@plt+0x8a84>
  408e5c:	b	408e34 <ferror@plt+0x6744>
  408e60:	ldp	x20, x19, [sp, #32]
  408e64:	ldr	x21, [sp, #16]
  408e68:	ldp	x29, x30, [sp], #48
  408e6c:	ret
  408e70:	sub	sp, sp, #0x80
  408e74:	stp	x29, x30, [sp, #32]
  408e78:	stp	x24, x23, [sp, #80]
  408e7c:	add	x29, sp, #0x20
  408e80:	mov	x23, x1
  408e84:	mov	x1, xzr
  408e88:	stp	x28, x27, [sp, #48]
  408e8c:	stp	x26, x25, [sp, #64]
  408e90:	stp	x22, x21, [sp, #96]
  408e94:	stp	x20, x19, [sp, #112]
  408e98:	mov	x21, x4
  408e9c:	stur	x3, [x29, #-8]
  408ea0:	mov	x22, x2
  408ea4:	bl	409090 <ferror@plt+0x69a0>
  408ea8:	cbz	x0, 408fe0 <ferror@plt+0x68f0>
  408eac:	mov	x24, x0
  408eb0:	mov	x0, xzr
  408eb4:	mov	x1, x24
  408eb8:	bl	40d4d0 <ferror@plt+0xade0>
  408ebc:	mov	x19, x0
  408ec0:	cbz	x0, 40900c <ferror@plt+0x691c>
  408ec4:	mov	w25, #0xfffffff4            	// #-12
  408ec8:	mov	w28, #0x1                   	// #1
  408ecc:	mov	w20, #0x1                   	// #1
  408ed0:	str	x24, [x22]
  408ed4:	cbz	x20, 409000 <ferror@plt+0x6910>
  408ed8:	sub	x20, x20, #0x1
  408edc:	ldr	x26, [x22, x20, lsl #3]
  408ee0:	ldr	x1, [x26, #8]
  408ee4:	ldrb	w8, [x1, #108]
  408ee8:	cbz	w8, 408ef8 <ferror@plt+0x6808>
  408eec:	ldr	x8, [x24, #8]
  408ef0:	cmp	x1, x8
  408ef4:	b.eq	408fbc <ferror@plt+0x68cc>  // b.none
  408ef8:	ldr	x8, [x1, #56]
  408efc:	strb	w28, [x1, #108]
  408f00:	cbnz	x8, 408f1c <ferror@plt+0x682c>
  408f04:	mov	x0, x23
  408f08:	bl	40923c <ferror@plt+0x6b4c>
  408f0c:	sub	x20, x20, #0x1
  408f10:	cmn	x20, #0x1
  408f14:	b.ne	408edc <ferror@plt+0x67ec>  // b.any
  408f18:	b	409000 <ferror@plt+0x6910>
  408f1c:	cmp	x8, #0x1
  408f20:	stur	w25, [x29, #-12]
  408f24:	str	x21, [sp, #8]
  408f28:	b.lt	408fa8 <ferror@plt+0x68b8>  // b.tstop
  408f2c:	ldr	x25, [x1, #48]
  408f30:	add	x27, x25, x8, lsl #3
  408f34:	b	408f60 <ferror@plt+0x6870>
  408f38:	mov	x20, x21
  408f3c:	adrp	x1, 419000 <ferror@plt+0x16910>
  408f40:	mov	w0, #0x3                   	// #3
  408f44:	add	x1, x1, #0x5a6
  408f48:	bl	40a83c <ferror@plt+0x814c>
  408f4c:	mov	w8, wzr
  408f50:	tbz	w8, #0, 409028 <ferror@plt+0x6938>
  408f54:	add	x25, x25, #0x8
  408f58:	cmp	x25, x27
  408f5c:	b.cs	408fa8 <ferror@plt+0x68b8>  // b.hs, b.nlast
  408f60:	ldr	x0, [x25]
  408f64:	mov	x1, x26
  408f68:	bl	409090 <ferror@plt+0x69a0>
  408f6c:	cbz	x0, 408f3c <ferror@plt+0x684c>
  408f70:	ldur	x8, [x29, #-8]
  408f74:	cmp	x20, x8
  408f78:	b.cs	409070 <ferror@plt+0x6980>  // b.hs, b.nlast
  408f7c:	mov	x1, x0
  408f80:	str	x0, [x22, x20, lsl #3]
  408f84:	mov	x0, x19
  408f88:	add	x21, x20, #0x1
  408f8c:	bl	40d4d0 <ferror@plt+0xade0>
  408f90:	cbz	x0, 408f38 <ferror@plt+0x6848>
  408f94:	mov	w8, #0x1                   	// #1
  408f98:	mov	x20, x21
  408f9c:	mov	x19, x0
  408fa0:	tbnz	w8, #0, 408f54 <ferror@plt+0x6864>
  408fa4:	b	409028 <ferror@plt+0x6938>
  408fa8:	ldr	x21, [sp, #8]
  408fac:	ldur	w25, [x29, #-12]
  408fb0:	mov	w26, wzr
  408fb4:	cbnz	x20, 408ed8 <ferror@plt+0x67e8>
  408fb8:	b	40902c <ferror@plt+0x693c>
  408fbc:	mov	x0, x26
  408fc0:	mov	x1, x23
  408fc4:	mov	x2, x21
  408fc8:	bl	4090c0 <ferror@plt+0x69d0>
  408fcc:	cmp	w0, #0x0
  408fd0:	csel	w25, w25, w0, eq  // eq = none
  408fd4:	mov	w26, w25
  408fd8:	cbz	w0, 408ed4 <ferror@plt+0x67e4>
  408fdc:	b	40902c <ferror@plt+0x693c>
  408fe0:	adrp	x1, 419000 <ferror@plt+0x16910>
  408fe4:	add	x1, x1, #0x5a6
  408fe8:	mov	w0, #0x3                   	// #3
  408fec:	bl	40a83c <ferror@plt+0x814c>
  408ff0:	mov	x19, xzr
  408ff4:	mov	w26, #0xfffffff4            	// #-12
  408ff8:	cbnz	x19, 409030 <ferror@plt+0x6940>
  408ffc:	b	40904c <ferror@plt+0x695c>
  409000:	mov	w26, wzr
  409004:	cbnz	x19, 409030 <ferror@plt+0x6940>
  409008:	b	40904c <ferror@plt+0x695c>
  40900c:	adrp	x1, 419000 <ferror@plt+0x16910>
  409010:	add	x1, x1, #0x5a6
  409014:	mov	w0, #0x3                   	// #3
  409018:	bl	40a83c <ferror@plt+0x814c>
  40901c:	mov	w26, #0xfffffff4            	// #-12
  409020:	cbnz	x19, 409030 <ferror@plt+0x6940>
  409024:	b	40904c <ferror@plt+0x695c>
  409028:	ldur	w26, [x29, #-12]
  40902c:	cbz	x19, 40904c <ferror@plt+0x695c>
  409030:	ldr	x20, [x19, #16]
  409034:	mov	x0, x19
  409038:	bl	40d6c0 <ferror@plt+0xafd0>
  40903c:	mov	x19, x0
  409040:	mov	x0, x20
  409044:	bl	4024a0 <free@plt>
  409048:	cbnz	x19, 409030 <ferror@plt+0x6940>
  40904c:	mov	w0, w26
  409050:	ldp	x20, x19, [sp, #112]
  409054:	ldp	x22, x21, [sp, #96]
  409058:	ldp	x24, x23, [sp, #80]
  40905c:	ldp	x26, x25, [sp, #64]
  409060:	ldp	x28, x27, [sp, #48]
  409064:	ldp	x29, x30, [sp, #32]
  409068:	add	sp, sp, #0x80
  40906c:	ret
  409070:	adrp	x0, 419000 <ferror@plt+0x16910>
  409074:	adrp	x1, 419000 <ferror@plt+0x16910>
  409078:	adrp	x3, 419000 <ferror@plt+0x16910>
  40907c:	add	x0, x0, #0x5ea
  409080:	add	x1, x1, #0x51d
  409084:	add	x3, x3, #0x5fa
  409088:	mov	w2, #0x700                 	// #1792
  40908c:	bl	402630 <__assert_fail@plt>
  409090:	stp	x29, x30, [sp, #-32]!
  409094:	stp	x20, x19, [sp, #16]
  409098:	mov	x19, x0
  40909c:	mov	w0, #0x10                  	// #16
  4090a0:	mov	x29, sp
  4090a4:	mov	x20, x1
  4090a8:	bl	402240 <malloc@plt>
  4090ac:	cbz	x0, 4090b4 <ferror@plt+0x69c4>
  4090b0:	stp	x20, x19, [x0]
  4090b4:	ldp	x20, x19, [sp, #16]
  4090b8:	ldp	x29, x30, [sp], #32
  4090bc:	ret
  4090c0:	sub	sp, sp, #0x70
  4090c4:	mov	w8, #0x2d20                	// #11552
  4090c8:	stp	x29, x30, [sp, #32]
  4090cc:	stp	x20, x19, [sp, #96]
  4090d0:	add	x29, sp, #0x20
  4090d4:	mov	x20, x1
  4090d8:	mov	x19, x0
  4090dc:	movk	w8, #0x203e, lsl #16
  4090e0:	mov	x0, sp
  4090e4:	mov	w1, #0x3                   	// #3
  4090e8:	str	x25, [sp, #48]
  4090ec:	stp	x24, x23, [sp, #64]
  4090f0:	stp	x22, x21, [sp, #80]
  4090f4:	mov	x21, x2
  4090f8:	strb	wzr, [x29, #28]
  4090fc:	str	w8, [x29, #24]
  409100:	bl	40b02c <ferror@plt+0x893c>
  409104:	ldr	x22, [x19]
  409108:	cbz	x22, 409158 <ferror@plt+0x6a68>
  40910c:	mov	x23, xzr
  409110:	mov	x24, xzr
  409114:	ldr	x8, [x22, #8]
  409118:	mov	x0, sp
  40911c:	mov	x1, x22
  409120:	ldr	x25, [x8, #88]
  409124:	bl	40b068 <ferror@plt+0x8978>
  409128:	ldr	x8, [x22, #8]
  40912c:	mov	x0, x21
  409130:	mov	x2, xzr
  409134:	add	x1, x8, #0x78
  409138:	bl	40b2a4 <ferror@plt+0x8bb4>
  40913c:	cbnz	w0, 409220 <ferror@plt+0x6b30>
  409140:	ldr	x22, [x22]
  409144:	add	x8, x24, x25
  409148:	sub	x24, x8, #0x1
  40914c:	add	x23, x23, #0x1
  409150:	cbnz	x22, 409114 <ferror@plt+0x6a24>
  409154:	b	409160 <ferror@plt+0x6a70>
  409158:	mov	x23, xzr
  40915c:	mov	x24, xzr
  409160:	ldr	x8, [x19, #8]
  409164:	add	x0, x29, #0x18
  409168:	ldr	x21, [x8, #88]
  40916c:	bl	4020b0 <strlen@plt>
  409170:	add	x8, x21, x24
  409174:	madd	x0, x0, x23, x8
  409178:	bl	402240 <malloc@plt>
  40917c:	ldr	w8, [sp, #8]
  409180:	mov	x21, x0
  409184:	mov	x24, xzr
  409188:	subs	w8, w8, #0x1
  40918c:	b.mi	4091e8 <ferror@plt+0x6af8>  // b.first
  409190:	sxtw	x23, w8
  409194:	ldr	x8, [sp]
  409198:	add	x0, x21, x24
  40919c:	ldr	x25, [x8, x23, lsl #3]
  4091a0:	ldr	x8, [x25, #8]
  4091a4:	ldr	x9, [x8, #88]
  4091a8:	add	x1, x8, #0x78
  4091ac:	sub	x22, x9, #0x1
  4091b0:	mov	x2, x22
  4091b4:	bl	402070 <memcpy@plt>
  4091b8:	add	x22, x22, x24
  4091bc:	add	x0, x21, x22
  4091c0:	add	x1, x29, #0x18
  4091c4:	bl	402540 <strcpy@plt>
  4091c8:	add	x0, x29, #0x18
  4091cc:	bl	4020b0 <strlen@plt>
  4091d0:	ldr	x1, [x25, #8]
  4091d4:	add	x24, x0, x22
  4091d8:	mov	x0, x20
  4091dc:	bl	40923c <ferror@plt+0x6b4c>
  4091e0:	sub	x23, x23, #0x1
  4091e4:	tbz	w23, #31, 409194 <ferror@plt+0x6aa4>
  4091e8:	ldr	x8, [x19, #8]
  4091ec:	add	x0, x21, x24
  4091f0:	add	x1, x8, #0x78
  4091f4:	bl	402540 <strcpy@plt>
  4091f8:	adrp	x1, 419000 <ferror@plt+0x16910>
  4091fc:	add	x1, x1, #0x676
  409200:	mov	w0, #0x3                   	// #3
  409204:	mov	x2, x21
  409208:	bl	40a83c <ferror@plt+0x814c>
  40920c:	mov	x0, x21
  409210:	bl	4024a0 <free@plt>
  409214:	mov	x0, sp
  409218:	bl	40b14c <ferror@plt+0x8a5c>
  40921c:	mov	w0, wzr
  409220:	ldp	x20, x19, [sp, #96]
  409224:	ldp	x22, x21, [sp, #80]
  409228:	ldp	x24, x23, [sp, #64]
  40922c:	ldr	x25, [sp, #48]
  409230:	ldp	x29, x30, [sp, #32]
  409234:	add	sp, sp, #0x70
  409238:	ret
  40923c:	stp	x29, x30, [sp, #-32]!
  409240:	str	x19, [sp, #16]
  409244:	mov	x19, x0
  409248:	ldr	x0, [x0]
  40924c:	mov	x29, sp
  409250:	bl	40d724 <ferror@plt+0xb034>
  409254:	str	x0, [x19]
  409258:	ldr	x19, [sp, #16]
  40925c:	ldp	x29, x30, [sp], #32
  409260:	ret
  409264:	ldr	x8, [x0]
  409268:	ldr	x9, [x1]
  40926c:	ldr	w8, [x8, #100]
  409270:	ldr	w9, [x9, #100]
  409274:	sub	w0, w8, w9
  409278:	ret
  40927c:	stp	x29, x30, [sp, #-96]!
  409280:	stp	x26, x25, [sp, #32]
  409284:	stp	x24, x23, [sp, #48]
  409288:	stp	x22, x21, [sp, #64]
  40928c:	stp	x20, x19, [sp, #80]
  409290:	ldr	x8, [x0, #24]
  409294:	str	x27, [sp, #16]
  409298:	mov	x29, sp
  40929c:	cbz	x8, 409374 <ferror@plt+0x6c84>
  4092a0:	adrp	x21, 419000 <ferror@plt+0x16910>
  4092a4:	adrp	x22, 419000 <ferror@plt+0x16910>
  4092a8:	adrp	x23, 419000 <ferror@plt+0x16910>
  4092ac:	mov	x19, x0
  4092b0:	mov	x20, x1
  4092b4:	mov	x26, xzr
  4092b8:	add	x21, x21, #0x7cf
  4092bc:	add	x22, x22, #0x7d3
  4092c0:	add	x23, x23, #0xe7f
  4092c4:	b	4092f4 <ferror@plt+0x6c04>
  4092c8:	mov	w0, #0x3                   	// #3
  4092cc:	mov	x1, x22
  4092d0:	mov	x2, x25
  4092d4:	bl	40a83c <ferror@plt+0x814c>
  4092d8:	mov	w0, #0xa                   	// #10
  4092dc:	mov	x1, x20
  4092e0:	bl	402160 <putc@plt>
  4092e4:	ldr	x8, [x19, #24]
  4092e8:	add	x26, x26, #0x1
  4092ec:	cmp	x26, x8
  4092f0:	b.cs	409374 <ferror@plt+0x6c84>  // b.hs, b.nlast
  4092f4:	ldr	x8, [x19, #16]
  4092f8:	ldr	x24, [x8, x26, lsl #3]
  4092fc:	mov	x0, x24
  409300:	bl	409ed4 <ferror@plt+0x77e4>
  409304:	mov	x25, x0
  409308:	mov	x0, x20
  40930c:	mov	x1, x21
  409310:	mov	x2, x25
  409314:	bl	4026b0 <fprintf@plt>
  409318:	ldr	x8, [x24, #56]
  40931c:	cbz	x8, 4092d8 <ferror@plt+0x6be8>
  409320:	add	x1, x29, #0x18
  409324:	mov	x0, x24
  409328:	bl	409eec <ferror@plt+0x77fc>
  40932c:	cbz	x0, 4092c8 <ferror@plt+0x6bd8>
  409330:	ldr	x8, [x29, #24]
  409334:	mov	x24, x0
  409338:	cbz	x8, 409368 <ferror@plt+0x6c78>
  40933c:	ldr	x25, [x29, #24]
  409340:	mov	x27, xzr
  409344:	ldr	x0, [x24, x27, lsl #3]
  409348:	bl	409ed4 <ferror@plt+0x77e4>
  40934c:	mov	x2, x0
  409350:	mov	x0, x20
  409354:	mov	x1, x23
  409358:	bl	4026b0 <fprintf@plt>
  40935c:	add	x27, x27, #0x1
  409360:	cmp	x27, x25
  409364:	b.cc	409344 <ferror@plt+0x6c54>  // b.lo, b.ul, b.last
  409368:	mov	x0, x24
  40936c:	bl	4024a0 <free@plt>
  409370:	b	4092d8 <ferror@plt+0x6be8>
  409374:	ldp	x20, x19, [sp, #80]
  409378:	ldp	x22, x21, [sp, #64]
  40937c:	ldp	x24, x23, [sp, #48]
  409380:	ldp	x26, x25, [sp, #32]
  409384:	ldr	x27, [sp, #16]
  409388:	mov	w0, wzr
  40938c:	ldp	x29, x30, [sp], #96
  409390:	ret
  409394:	sub	sp, sp, #0x80
  409398:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40939c:	ldr	x8, [x8, #912]
  4093a0:	stp	x29, x30, [sp, #32]
  4093a4:	stp	x28, x27, [sp, #48]
  4093a8:	stp	x26, x25, [sp, #64]
  4093ac:	cmp	x8, x1
  4093b0:	stp	x24, x23, [sp, #80]
  4093b4:	stp	x22, x21, [sp, #96]
  4093b8:	stp	x20, x19, [sp, #112]
  4093bc:	add	x29, sp, #0x20
  4093c0:	b.eq	409580 <ferror@plt+0x6e90>  // b.none
  4093c4:	mov	x19, x1
  4093c8:	mov	x21, x0
  4093cc:	bl	40a0dc <ferror@plt+0x79ec>
  4093d0:	str	x0, [sp, #16]
  4093d4:	cbz	x0, 409588 <ferror@plt+0x6e98>
  4093d8:	ldr	x8, [x21, #24]
  4093dc:	str	x19, [sp]
  4093e0:	cbz	x8, 409568 <ferror@plt+0x6e78>
  4093e4:	mov	x23, xzr
  4093e8:	mov	w22, #0x20                  	// #32
  4093ec:	str	x21, [sp, #8]
  4093f0:	b	409418 <ferror@plt+0x6d28>
  4093f4:	adrp	x1, 419000 <ferror@plt+0x16910>
  4093f8:	mov	w0, #0x3                   	// #3
  4093fc:	add	x1, x1, #0x7d3
  409400:	mov	x2, x28
  409404:	bl	40a83c <ferror@plt+0x814c>
  409408:	ldr	x8, [x21, #24]
  40940c:	add	x23, x23, #0x1
  409410:	cmp	x23, x8
  409414:	b.cs	409568 <ferror@plt+0x6e78>  // b.hs, b.nlast
  409418:	ldr	x8, [x21, #16]
  40941c:	ldr	x26, [x8, x23, lsl #3]
  409420:	mov	x0, x26
  409424:	bl	409ed4 <ferror@plt+0x77e4>
  409428:	mov	x28, x0
  40942c:	sub	x1, x29, #0x8
  409430:	mov	x0, x26
  409434:	bl	409eec <ferror@plt+0x77fc>
  409438:	ldur	x19, [x29, #-8]
  40943c:	mov	x20, x0
  409440:	cbnz	x0, 409448 <ferror@plt+0x6d58>
  409444:	cbnz	x19, 4093f4 <ferror@plt+0x6d04>
  409448:	mov	x0, x28
  40944c:	bl	4020b0 <strlen@plt>
  409450:	add	x24, x0, #0x1
  409454:	cbz	x19, 40947c <ferror@plt+0x6d8c>
  409458:	mov	x25, x20
  40945c:	mov	x27, x19
  409460:	ldr	x0, [x25], #8
  409464:	bl	409ed4 <ferror@plt+0x77e4>
  409468:	bl	4020b0 <strlen@plt>
  40946c:	add	x8, x24, x0
  409470:	subs	x27, x27, #0x1
  409474:	add	x24, x8, #0x1
  409478:	b.ne	409460 <ferror@plt+0x6d70>  // b.any
  40947c:	add	x0, x24, #0x1
  409480:	bl	402240 <malloc@plt>
  409484:	cbz	x0, 40954c <ferror@plt+0x6e5c>
  409488:	mov	x27, x0
  40948c:	mov	x0, x28
  409490:	bl	4020b0 <strlen@plt>
  409494:	mov	x24, x0
  409498:	mov	x0, x27
  40949c:	mov	x1, x28
  4094a0:	mov	x2, x24
  4094a4:	bl	402070 <memcpy@plt>
  4094a8:	mov	w8, #0x3a                  	// #58
  4094ac:	strb	w8, [x27, x24]
  4094b0:	add	x8, x24, #0x1
  4094b4:	cbz	x19, 4094f4 <ferror@plt+0x6e04>
  4094b8:	mov	x25, x20
  4094bc:	ldr	x0, [x25], #8
  4094c0:	strb	w22, [x27, x8]
  4094c4:	add	x21, x8, #0x1
  4094c8:	bl	409ed4 <ferror@plt+0x77e4>
  4094cc:	mov	x24, x0
  4094d0:	bl	4020b0 <strlen@plt>
  4094d4:	mov	x28, x0
  4094d8:	add	x0, x27, x21
  4094dc:	mov	x1, x24
  4094e0:	mov	x2, x28
  4094e4:	bl	402070 <memcpy@plt>
  4094e8:	subs	x19, x19, #0x1
  4094ec:	add	x8, x28, x21
  4094f0:	b.ne	4094bc <ferror@plt+0x6dcc>  // b.any
  4094f4:	strb	wzr, [x27, x8]
  4094f8:	ldrh	w3, [x26, #104]
  4094fc:	ldr	x0, [sp, #16]
  409500:	add	x1, x26, #0x78
  409504:	mov	x2, x27
  409508:	bl	40a120 <ferror@plt+0x7a30>
  40950c:	ldr	x21, [sp, #8]
  409510:	cbz	w0, 409538 <ferror@plt+0x6e48>
  409514:	ldr	x8, [x21]
  409518:	mov	w9, #0x1013                	// #4115
  40951c:	ldrb	w8, [x8, x9]
  409520:	cbz	w8, 409538 <ferror@plt+0x6e48>
  409524:	adrp	x1, 419000 <ferror@plt+0x16910>
  409528:	mov	w0, #0x4                   	// #4
  40952c:	add	x1, x1, #0x821
  409530:	mov	x2, x27
  409534:	bl	40a83c <ferror@plt+0x814c>
  409538:	mov	x0, x27
  40953c:	bl	4024a0 <free@plt>
  409540:	mov	x0, x20
  409544:	bl	4024a0 <free@plt>
  409548:	b	409408 <ferror@plt+0x6d18>
  40954c:	mov	x0, x20
  409550:	bl	4024a0 <free@plt>
  409554:	adrp	x1, 419000 <ferror@plt+0x16910>
  409558:	mov	w0, #0x3                   	// #3
  40955c:	add	x1, x1, #0x800
  409560:	bl	40a83c <ferror@plt+0x814c>
  409564:	b	409408 <ferror@plt+0x6d18>
  409568:	ldr	x19, [sp, #16]
  40956c:	ldr	x1, [sp]
  409570:	mov	x0, x19
  409574:	bl	40a2ec <ferror@plt+0x7bfc>
  409578:	mov	x0, x19
  40957c:	bl	40a41c <ferror@plt+0x7d2c>
  409580:	mov	w0, wzr
  409584:	b	40958c <ferror@plt+0x6e9c>
  409588:	mov	w0, #0xfffffff4            	// #-12
  40958c:	ldp	x20, x19, [sp, #112]
  409590:	ldp	x22, x21, [sp, #96]
  409594:	ldp	x24, x23, [sp, #80]
  409598:	ldp	x26, x25, [sp, #64]
  40959c:	ldp	x28, x27, [sp, #48]
  4095a0:	ldp	x29, x30, [sp, #32]
  4095a4:	add	sp, sp, #0x80
  4095a8:	ret
  4095ac:	stp	x29, x30, [sp, #-96]!
  4095b0:	stp	x20, x19, [sp, #80]
  4095b4:	mov	x19, x1
  4095b8:	mov	x20, x0
  4095bc:	adrp	x0, 419000 <ferror@plt+0x16910>
  4095c0:	add	x0, x0, #0x8e1
  4095c4:	mov	w1, #0x2d                  	// #45
  4095c8:	mov	w2, #0x1                   	// #1
  4095cc:	mov	x3, x19
  4095d0:	stp	x28, x27, [sp, #16]
  4095d4:	stp	x26, x25, [sp, #32]
  4095d8:	stp	x24, x23, [sp, #48]
  4095dc:	stp	x22, x21, [sp, #64]
  4095e0:	mov	x29, sp
  4095e4:	bl	402500 <fwrite@plt>
  4095e8:	ldr	x8, [x20, #24]
  4095ec:	cbz	x8, 409684 <ferror@plt+0x6f94>
  4095f0:	adrp	x21, 417000 <ferror@plt+0x14910>
  4095f4:	adrp	x22, 419000 <ferror@plt+0x16910>
  4095f8:	mov	x27, xzr
  4095fc:	add	x21, x21, #0x5d4
  409600:	add	x22, x22, #0x90f
  409604:	b	409618 <ferror@plt+0x6f28>
  409608:	ldr	x8, [x20, #24]
  40960c:	add	x27, x27, #0x1
  409610:	cmp	x27, x8
  409614:	b.cs	409684 <ferror@plt+0x6f94>  // b.hs, b.nlast
  409618:	ldr	x8, [x20, #16]
  40961c:	ldr	x28, [x8, x27, lsl #3]
  409620:	ldr	x23, [x28, #32]
  409624:	cbz	x23, 409608 <ferror@plt+0x6f18>
  409628:	add	x24, x28, #0x78
  40962c:	b	409644 <ferror@plt+0x6f54>
  409630:	ldr	x8, [x23]
  409634:	ldr	x9, [x28, #32]
  409638:	cmp	x8, x9
  40963c:	csel	x23, xzr, x8, eq  // eq = none
  409640:	cbz	x23, 409608 <ferror@plt+0x6f18>
  409644:	mov	x0, x23
  409648:	bl	41302c <ferror@plt+0x1093c>
  40964c:	mov	x26, x0
  409650:	mov	x0, x23
  409654:	bl	41303c <ferror@plt+0x1094c>
  409658:	mov	x25, x0
  40965c:	mov	x0, x26
  409660:	mov	x1, x21
  409664:	bl	402430 <strcmp@plt>
  409668:	cbnz	w0, 409630 <ferror@plt+0x6f40>
  40966c:	mov	x0, x19
  409670:	mov	x1, x22
  409674:	mov	x2, x25
  409678:	mov	x3, x24
  40967c:	bl	4026b0 <fprintf@plt>
  409680:	b	409630 <ferror@plt+0x6f40>
  409684:	ldp	x20, x19, [sp, #80]
  409688:	ldp	x22, x21, [sp, #64]
  40968c:	ldp	x24, x23, [sp, #48]
  409690:	ldp	x26, x25, [sp, #32]
  409694:	ldp	x28, x27, [sp, #16]
  409698:	mov	w0, wzr
  40969c:	ldp	x29, x30, [sp], #96
  4096a0:	ret
  4096a4:	stp	x29, x30, [sp, #-96]!
  4096a8:	stp	x28, x27, [sp, #16]
  4096ac:	stp	x26, x25, [sp, #32]
  4096b0:	stp	x24, x23, [sp, #48]
  4096b4:	stp	x22, x21, [sp, #64]
  4096b8:	stp	x20, x19, [sp, #80]
  4096bc:	mov	x29, sp
  4096c0:	sub	sp, sp, #0x1, lsl #12
  4096c4:	sub	sp, sp, #0x10
  4096c8:	adrp	x8, 42c000 <ferror@plt+0x29910>
  4096cc:	ldr	x8, [x8, #912]
  4096d0:	cmp	x8, x1
  4096d4:	b.eq	4097ec <ferror@plt+0x70fc>  // b.none
  4096d8:	mov	x19, x1
  4096dc:	mov	x21, x0
  4096e0:	bl	40a0dc <ferror@plt+0x79ec>
  4096e4:	cbz	x0, 4097f4 <ferror@plt+0x7104>
  4096e8:	ldr	x8, [x21, #24]
  4096ec:	mov	x20, x0
  4096f0:	str	x19, [sp]
  4096f4:	cbz	x8, 4097d8 <ferror@plt+0x70e8>
  4096f8:	adrp	x22, 417000 <ferror@plt+0x14910>
  4096fc:	mov	x19, xzr
  409700:	add	x22, x22, #0x5d4
  409704:	mov	w24, #0x1013                	// #4115
  409708:	b	40971c <ferror@plt+0x702c>
  40970c:	ldr	x8, [x21, #24]
  409710:	add	x19, x19, #0x1
  409714:	cmp	x19, x8
  409718:	b.cs	4097d8 <ferror@plt+0x70e8>  // b.hs, b.nlast
  40971c:	ldr	x8, [x21, #16]
  409720:	ldr	x23, [x8, x19, lsl #3]
  409724:	ldr	x25, [x23, #32]
  409728:	cbz	x25, 40970c <ferror@plt+0x701c>
  40972c:	add	x26, x23, #0x78
  409730:	b	40975c <ferror@plt+0x706c>
  409734:	adrp	x1, 419000 <ferror@plt+0x16910>
  409738:	mov	w0, #0x4                   	// #4
  40973c:	add	x1, x1, #0x91c
  409740:	mov	x2, x27
  409744:	bl	40a83c <ferror@plt+0x814c>
  409748:	ldr	x8, [x25]
  40974c:	ldr	x9, [x23, #32]
  409750:	cmp	x8, x9
  409754:	csel	x25, xzr, x8, eq  // eq = none
  409758:	cbz	x25, 40970c <ferror@plt+0x701c>
  40975c:	mov	x0, x25
  409760:	bl	41302c <ferror@plt+0x1093c>
  409764:	mov	x28, x0
  409768:	mov	x0, x25
  40976c:	bl	41303c <ferror@plt+0x1094c>
  409770:	mov	x27, x0
  409774:	mov	x0, x28
  409778:	mov	x1, x22
  40977c:	bl	402430 <strcmp@plt>
  409780:	cbnz	w0, 409748 <ferror@plt+0x7058>
  409784:	add	x1, sp, #0x8
  409788:	mov	x0, x27
  40978c:	mov	x2, xzr
  409790:	bl	40b9b4 <ferror@plt+0x92c4>
  409794:	tbnz	w0, #31, 409734 <ferror@plt+0x7044>
  409798:	ldrh	w3, [x23, #104]
  40979c:	add	x1, sp, #0x8
  4097a0:	mov	x0, x20
  4097a4:	mov	x2, x26
  4097a8:	bl	40a120 <ferror@plt+0x7a30>
  4097ac:	cbz	w0, 409748 <ferror@plt+0x7058>
  4097b0:	ldr	x8, [x21]
  4097b4:	ldrb	w8, [x8, x24]
  4097b8:	cbz	w8, 409748 <ferror@plt+0x7058>
  4097bc:	adrp	x1, 419000 <ferror@plt+0x16910>
  4097c0:	add	x2, sp, #0x8
  4097c4:	mov	w0, #0x4                   	// #4
  4097c8:	add	x1, x1, #0x935
  4097cc:	mov	x3, x26
  4097d0:	bl	40a83c <ferror@plt+0x814c>
  4097d4:	b	409748 <ferror@plt+0x7058>
  4097d8:	ldr	x1, [sp]
  4097dc:	mov	x0, x20
  4097e0:	bl	40a2ec <ferror@plt+0x7bfc>
  4097e4:	mov	x0, x20
  4097e8:	bl	40a41c <ferror@plt+0x7d2c>
  4097ec:	mov	w0, wzr
  4097f0:	b	4097f8 <ferror@plt+0x7108>
  4097f4:	mov	w0, #0xfffffff4            	// #-12
  4097f8:	add	sp, sp, #0x1, lsl #12
  4097fc:	add	sp, sp, #0x10
  409800:	ldp	x20, x19, [sp, #80]
  409804:	ldp	x22, x21, [sp, #64]
  409808:	ldp	x24, x23, [sp, #48]
  40980c:	ldp	x26, x25, [sp, #32]
  409810:	ldp	x28, x27, [sp, #16]
  409814:	ldp	x29, x30, [sp], #96
  409818:	ret
  40981c:	stp	x29, x30, [sp, #-96]!
  409820:	stp	x20, x19, [sp, #80]
  409824:	mov	x19, x1
  409828:	mov	x20, x0
  40982c:	adrp	x0, 419000 <ferror@plt+0x16910>
  409830:	add	x0, x0, #0x954
  409834:	mov	w1, #0x37                  	// #55
  409838:	mov	w2, #0x1                   	// #1
  40983c:	mov	x3, x19
  409840:	stp	x28, x27, [sp, #16]
  409844:	stp	x26, x25, [sp, #32]
  409848:	stp	x24, x23, [sp, #48]
  40984c:	stp	x22, x21, [sp, #64]
  409850:	mov	x29, sp
  409854:	bl	402500 <fwrite@plt>
  409858:	ldr	x8, [x20, #24]
  40985c:	cbz	x8, 4098f4 <ferror@plt+0x7204>
  409860:	adrp	x21, 419000 <ferror@plt+0x16910>
  409864:	adrp	x22, 419000 <ferror@plt+0x16910>
  409868:	mov	x27, xzr
  40986c:	add	x21, x21, #0x6c2
  409870:	add	x22, x22, #0x98c
  409874:	b	409888 <ferror@plt+0x7198>
  409878:	ldr	x8, [x20, #24]
  40987c:	add	x27, x27, #0x1
  409880:	cmp	x27, x8
  409884:	b.cs	4098f4 <ferror@plt+0x7204>  // b.hs, b.nlast
  409888:	ldr	x8, [x20, #16]
  40988c:	ldr	x28, [x8, x27, lsl #3]
  409890:	ldr	x23, [x28, #32]
  409894:	cbz	x23, 409878 <ferror@plt+0x7188>
  409898:	add	x24, x28, #0x78
  40989c:	b	4098b4 <ferror@plt+0x71c4>
  4098a0:	ldr	x8, [x23]
  4098a4:	ldr	x9, [x28, #32]
  4098a8:	cmp	x8, x9
  4098ac:	csel	x23, xzr, x8, eq  // eq = none
  4098b0:	cbz	x23, 409878 <ferror@plt+0x7188>
  4098b4:	mov	x0, x23
  4098b8:	bl	41302c <ferror@plt+0x1093c>
  4098bc:	mov	x26, x0
  4098c0:	mov	x0, x23
  4098c4:	bl	41303c <ferror@plt+0x1094c>
  4098c8:	mov	x25, x0
  4098cc:	mov	x0, x26
  4098d0:	mov	x1, x21
  4098d4:	bl	402430 <strcmp@plt>
  4098d8:	cbnz	w0, 4098a0 <ferror@plt+0x71b0>
  4098dc:	mov	x0, x19
  4098e0:	mov	x1, x22
  4098e4:	mov	x2, x24
  4098e8:	mov	x3, x25
  4098ec:	bl	4026b0 <fprintf@plt>
  4098f0:	b	4098a0 <ferror@plt+0x71b0>
  4098f4:	ldp	x20, x19, [sp, #80]
  4098f8:	ldp	x22, x21, [sp, #64]
  4098fc:	ldp	x24, x23, [sp, #48]
  409900:	ldp	x26, x25, [sp, #32]
  409904:	ldp	x28, x27, [sp, #16]
  409908:	mov	w0, wzr
  40990c:	ldp	x29, x30, [sp], #96
  409910:	ret
  409914:	sub	sp, sp, #0x40
  409918:	stp	x20, x19, [sp, #48]
  40991c:	mov	x19, x1
  409920:	mov	x20, x0
  409924:	adrp	x0, 419000 <ferror@plt+0x16910>
  409928:	add	x0, x0, #0x99b
  40992c:	mov	w1, #0x31                  	// #49
  409930:	mov	w2, #0x1                   	// #1
  409934:	mov	x3, x19
  409938:	stp	x29, x30, [sp, #32]
  40993c:	add	x29, sp, #0x20
  409940:	bl	402500 <fwrite@plt>
  409944:	ldr	x0, [x20, #64]
  409948:	add	x1, sp, #0x10
  40994c:	bl	40b7cc <ferror@plt+0x90dc>
  409950:	add	x0, sp, #0x10
  409954:	add	x2, sp, #0x8
  409958:	mov	x1, xzr
  40995c:	bl	40b7d8 <ferror@plt+0x90e8>
  409960:	tbz	w0, #0, 4099a8 <ferror@plt+0x72b8>
  409964:	adrp	x20, 419000 <ferror@plt+0x16910>
  409968:	add	x20, x20, #0x9cd
  40996c:	b	409984 <ferror@plt+0x7294>
  409970:	add	x0, sp, #0x10
  409974:	add	x2, sp, #0x8
  409978:	mov	x1, xzr
  40997c:	bl	40b7d8 <ferror@plt+0x90e8>
  409980:	tbz	w0, #0, 4099a8 <ferror@plt+0x72b8>
  409984:	ldr	x8, [sp, #8]
  409988:	ldr	x9, [x8]
  40998c:	cbz	x9, 409970 <ferror@plt+0x7280>
  409990:	add	x2, x8, #0x10
  409994:	add	x3, x9, #0x78
  409998:	mov	x0, x19
  40999c:	mov	x1, x20
  4099a0:	bl	4026b0 <fprintf@plt>
  4099a4:	b	409970 <ferror@plt+0x7280>
  4099a8:	ldp	x20, x19, [sp, #48]
  4099ac:	ldp	x29, x30, [sp, #32]
  4099b0:	mov	w0, wzr
  4099b4:	add	sp, sp, #0x40
  4099b8:	ret
  4099bc:	stp	x29, x30, [sp, #-96]!
  4099c0:	stp	x28, x27, [sp, #16]
  4099c4:	stp	x26, x25, [sp, #32]
  4099c8:	stp	x24, x23, [sp, #48]
  4099cc:	stp	x22, x21, [sp, #64]
  4099d0:	stp	x20, x19, [sp, #80]
  4099d4:	mov	x29, sp
  4099d8:	sub	sp, sp, #0x430
  4099dc:	adrp	x9, 42c000 <ferror@plt+0x29910>
  4099e0:	ldr	x9, [x9, #912]
  4099e4:	add	x8, sp, #0x30
  4099e8:	mov	w10, #0x400                 	// #1024
  4099ec:	stp	x8, x10, [sp, #24]
  4099f0:	cmp	x9, x1
  4099f4:	strb	wzr, [sp, #40]
  4099f8:	b.eq	409b24 <ferror@plt+0x7434>  // b.none
  4099fc:	mov	x20, x1
  409a00:	mov	x22, x0
  409a04:	bl	40a0dc <ferror@plt+0x79ec>
  409a08:	cbz	x0, 409b64 <ferror@plt+0x7474>
  409a0c:	mov	w8, #0x6f62                	// #28514
  409a10:	mov	w9, #0x7973                	// #31091
  409a14:	movk	w8, #0x3a6c, lsl #16
  409a18:	movk	w9, #0x626d, lsl #16
  409a1c:	stur	w8, [sp, #51]
  409a20:	str	w9, [sp, #48]
  409a24:	mov	x21, x0
  409a28:	ldr	x0, [x22, #64]
  409a2c:	add	x1, sp, #0x8
  409a30:	bl	40b7cc <ferror@plt+0x90dc>
  409a34:	add	x0, sp, #0x8
  409a38:	mov	x2, sp
  409a3c:	mov	x1, xzr
  409a40:	bl	40b7d8 <ferror@plt+0x90e8>
  409a44:	mov	w19, wzr
  409a48:	tbz	w0, #0, 409b2c <ferror@plt+0x743c>
  409a4c:	adrp	x23, 419000 <ferror@plt+0x16910>
  409a50:	mov	w26, #0x1013                	// #4115
  409a54:	add	x23, x23, #0x9e9
  409a58:	b	409a70 <ferror@plt+0x7380>
  409a5c:	add	x0, sp, #0x8
  409a60:	mov	x2, sp
  409a64:	mov	x1, xzr
  409a68:	bl	40b7d8 <ferror@plt+0x90e8>
  409a6c:	tbz	w0, #0, 409b2c <ferror@plt+0x743c>
  409a70:	ldr	x27, [sp]
  409a74:	ldr	x8, [x27]
  409a78:	cbz	x8, 409b00 <ferror@plt+0x7410>
  409a7c:	add	x24, x27, #0x10
  409a80:	mov	x0, x24
  409a84:	bl	4020b0 <strlen@plt>
  409a88:	mov	x25, x0
  409a8c:	add	x1, x0, #0x8
  409a90:	add	x0, sp, #0x18
  409a94:	bl	40b888 <ferror@plt+0x9198>
  409a98:	tbnz	w0, #31, 409b14 <ferror@plt+0x7424>
  409a9c:	add	x0, sp, #0x18
  409aa0:	bl	407c3c <ferror@plt+0x554c>
  409aa4:	add	x0, x0, #0x7
  409aa8:	add	x2, x25, #0x1
  409aac:	mov	x1, x24
  409ab0:	bl	402070 <memcpy@plt>
  409ab4:	ldr	x8, [x27]
  409ab8:	add	x1, sp, #0x30
  409abc:	mov	x0, x21
  409ac0:	ldrh	w3, [x8, #104]
  409ac4:	add	x2, x8, #0x78
  409ac8:	bl	40a120 <ferror@plt+0x7a30>
  409acc:	cbz	w0, 409af4 <ferror@plt+0x7404>
  409ad0:	ldr	x8, [x22]
  409ad4:	ldrb	w8, [x8, x26]
  409ad8:	cbz	w8, 409b04 <ferror@plt+0x7414>
  409adc:	ldr	x8, [x27]
  409ae0:	add	x2, sp, #0x30
  409ae4:	mov	w0, #0x4                   	// #4
  409ae8:	mov	x1, x23
  409aec:	add	x3, x8, #0x78
  409af0:	bl	40a83c <ferror@plt+0x814c>
  409af4:	mov	w8, wzr
  409af8:	cbnz	w8, 409b08 <ferror@plt+0x7418>
  409afc:	b	409a5c <ferror@plt+0x736c>
  409b00:	mov	w8, #0x2                   	// #2
  409b04:	cbz	w8, 409a5c <ferror@plt+0x736c>
  409b08:	cmp	w8, #0x2
  409b0c:	b.eq	409a5c <ferror@plt+0x736c>  // b.none
  409b10:	b	409b94 <ferror@plt+0x74a4>
  409b14:	mov	w19, #0xfffffff4            	// #-12
  409b18:	mov	w8, #0x4                   	// #4
  409b1c:	cbnz	w8, 409b08 <ferror@plt+0x7418>
  409b20:	b	409a5c <ferror@plt+0x736c>
  409b24:	mov	w19, wzr
  409b28:	b	409b68 <ferror@plt+0x7478>
  409b2c:	mov	x0, x21
  409b30:	mov	x1, x20
  409b34:	bl	40a2ec <ferror@plt+0x7bfc>
  409b38:	mov	x0, x21
  409b3c:	bl	40a41c <ferror@plt+0x7d2c>
  409b40:	tbz	w19, #31, 409b68 <ferror@plt+0x7478>
  409b44:	neg	w0, w19
  409b48:	bl	402340 <strerror@plt>
  409b4c:	adrp	x1, 419000 <ferror@plt+0x16910>
  409b50:	mov	x2, x0
  409b54:	add	x1, x1, #0xa07
  409b58:	mov	w0, #0x3                   	// #3
  409b5c:	bl	40a83c <ferror@plt+0x814c>
  409b60:	b	409b68 <ferror@plt+0x7478>
  409b64:	mov	w19, #0xfffffff4            	// #-12
  409b68:	add	x0, sp, #0x18
  409b6c:	bl	40b918 <ferror@plt+0x9228>
  409b70:	mov	w0, w19
  409b74:	add	sp, sp, #0x430
  409b78:	ldp	x20, x19, [sp, #80]
  409b7c:	ldp	x22, x21, [sp, #64]
  409b80:	ldp	x24, x23, [sp, #48]
  409b84:	ldp	x26, x25, [sp, #32]
  409b88:	ldp	x28, x27, [sp, #16]
  409b8c:	ldp	x29, x30, [sp], #96
  409b90:	ret
  409b94:	cmp	w8, #0x4
  409b98:	b.eq	409b38 <ferror@plt+0x7448>  // b.none
  409b9c:	b	409b68 <ferror@plt+0x7478>
  409ba0:	stp	x29, x30, [sp, #-80]!
  409ba4:	str	x28, [sp, #16]
  409ba8:	stp	x24, x23, [sp, #32]
  409bac:	stp	x22, x21, [sp, #48]
  409bb0:	stp	x20, x19, [sp, #64]
  409bb4:	mov	x29, sp
  409bb8:	sub	sp, sp, #0x2, lsl #12
  409bbc:	adrp	x8, 42c000 <ferror@plt+0x29910>
  409bc0:	ldr	x8, [x8, #912]
  409bc4:	cmp	x8, x1
  409bc8:	b.eq	409ca4 <ferror@plt+0x75b4>  // b.none
  409bcc:	ldr	x8, [x0]
  409bd0:	mov	x19, x1
  409bd4:	adrp	x1, 419000 <ferror@plt+0x16910>
  409bd8:	add	x1, x1, #0xa1b
  409bdc:	add	x0, x8, #0x8
  409be0:	bl	40850c <ferror@plt+0x5e1c>
  409be4:	cbz	x0, 409cb8 <ferror@plt+0x75c8>
  409be8:	mov	x20, x0
  409bec:	bl	40a0dc <ferror@plt+0x79ec>
  409bf0:	cbz	x0, 409cac <ferror@plt+0x75bc>
  409bf4:	mov	x21, x0
  409bf8:	add	x0, sp, #0x1, lsl #12
  409bfc:	mov	w1, #0x1000                	// #4096
  409c00:	mov	x2, x20
  409c04:	bl	4026c0 <fgets@plt>
  409c08:	cbz	x0, 409c88 <ferror@plt+0x7598>
  409c0c:	bl	402450 <__ctype_b_loc@plt>
  409c10:	adrp	x23, 419000 <ferror@plt+0x16910>
  409c14:	adrp	x24, 418000 <ferror@plt+0x15910>
  409c18:	mov	x22, x0
  409c1c:	add	x23, x23, #0xa2b
  409c20:	add	x24, x24, #0xd69
  409c24:	b	409c4c <ferror@plt+0x755c>
  409c28:	add	x2, sp, #0x1, lsl #12
  409c2c:	mov	w0, #0x3                   	// #3
  409c30:	mov	x1, x23
  409c34:	bl	40a83c <ferror@plt+0x814c>
  409c38:	add	x0, sp, #0x1, lsl #12
  409c3c:	mov	w1, #0x1000                	// #4096
  409c40:	mov	x2, x20
  409c44:	bl	4026c0 <fgets@plt>
  409c48:	cbz	x0, 409c88 <ferror@plt+0x7598>
  409c4c:	add	x9, sp, #0x1
  409c50:	ldr	x8, [x22]
  409c54:	ldrb	w9, [x9, #4095]
  409c58:	ldrh	w8, [x8, x9, lsl #1]
  409c5c:	tbz	w8, #10, 409c28 <ferror@plt+0x7538>
  409c60:	add	x0, sp, #0x1, lsl #12
  409c64:	mov	x1, sp
  409c68:	mov	x2, xzr
  409c6c:	bl	40bb4c <ferror@plt+0x945c>
  409c70:	mov	x1, sp
  409c74:	mov	x0, x21
  409c78:	mov	x2, x24
  409c7c:	mov	w3, wzr
  409c80:	bl	40a120 <ferror@plt+0x7a30>
  409c84:	b	409c38 <ferror@plt+0x7548>
  409c88:	mov	x0, x21
  409c8c:	mov	x1, x19
  409c90:	bl	40a2ec <ferror@plt+0x7bfc>
  409c94:	mov	x0, x21
  409c98:	bl	40a41c <ferror@plt+0x7d2c>
  409c9c:	mov	x0, x20
  409ca0:	bl	402200 <fclose@plt>
  409ca4:	mov	w0, wzr
  409ca8:	b	409cb8 <ferror@plt+0x75c8>
  409cac:	mov	x0, x20
  409cb0:	bl	402200 <fclose@plt>
  409cb4:	mov	w0, #0xfffffff4            	// #-12
  409cb8:	add	sp, sp, #0x2, lsl #12
  409cbc:	ldp	x20, x19, [sp, #64]
  409cc0:	ldp	x22, x21, [sp, #48]
  409cc4:	ldp	x24, x23, [sp, #32]
  409cc8:	ldr	x28, [sp, #16]
  409ccc:	ldp	x29, x30, [sp], #80
  409cd0:	ret
  409cd4:	sub	sp, sp, #0x80
  409cd8:	stp	x29, x30, [sp, #32]
  409cdc:	stp	x28, x27, [sp, #48]
  409ce0:	stp	x26, x25, [sp, #64]
  409ce4:	stp	x24, x23, [sp, #80]
  409ce8:	stp	x22, x21, [sp, #96]
  409cec:	stp	x20, x19, [sp, #112]
  409cf0:	ldr	x8, [x0, #24]
  409cf4:	add	x29, sp, #0x20
  409cf8:	str	x1, [sp, #8]
  409cfc:	cbz	x8, 409eb0 <ferror@plt+0x77c0>
  409d00:	adrp	x24, 417000 <ferror@plt+0x14910>
  409d04:	mov	x26, xzr
  409d08:	mov	w8, #0x1                   	// #1
  409d0c:	add	x24, x24, #0x5d4
  409d10:	str	x8, [sp]
  409d14:	str	x0, [sp, #16]
  409d18:	b	409d54 <ferror@plt+0x7664>
  409d1c:	ldr	x0, [sp, #8]
  409d20:	adrp	x1, 419000 <ferror@plt+0x16910>
  409d24:	add	x2, x25, #0x78
  409d28:	add	x1, x1, #0xaae
  409d2c:	mov	x3, x28
  409d30:	mov	w4, w20
  409d34:	mov	w5, w22
  409d38:	mov	w6, w21
  409d3c:	bl	4026b0 <fprintf@plt>
  409d40:	ldr	x0, [sp, #16]
  409d44:	add	x26, x26, #0x1
  409d48:	ldr	x8, [x0, #24]
  409d4c:	cmp	x26, x8
  409d50:	b.cs	409eb0 <ferror@plt+0x77c0>  // b.hs, b.nlast
  409d54:	ldr	x8, [x0, #16]
  409d58:	ldr	x25, [x8, x26, lsl #3]
  409d5c:	ldr	x23, [x25, #32]
  409d60:	cbz	x23, 409e50 <ferror@plt+0x7760>
  409d64:	mov	w21, wzr
  409d68:	mov	w22, wzr
  409d6c:	mov	w19, wzr
  409d70:	mov	x28, xzr
  409d74:	mov	x0, x23
  409d78:	bl	41302c <ferror@plt+0x1093c>
  409d7c:	mov	x27, x0
  409d80:	mov	x0, x23
  409d84:	bl	41303c <ferror@plt+0x1094c>
  409d88:	mov	x20, x0
  409d8c:	mov	x0, x27
  409d90:	mov	x1, x24
  409d94:	bl	402430 <strcmp@plt>
  409d98:	cbz	w0, 409da8 <ferror@plt+0x76b8>
  409d9c:	mov	w8, wzr
  409da0:	tbz	w8, #0, 409e34 <ferror@plt+0x7744>
  409da4:	b	409e48 <ferror@plt+0x7758>
  409da8:	adrp	x1, 419000 <ferror@plt+0x16910>
  409dac:	mov	w2, #0x8                   	// #8
  409db0:	mov	x0, x20
  409db4:	add	x1, x1, #0xa4d
  409db8:	bl	402260 <strncmp@plt>
  409dbc:	cbz	w0, 409dec <ferror@plt+0x76fc>
  409dc0:	adrp	x1, 419000 <ferror@plt+0x16910>
  409dc4:	sub	x2, x29, #0x4
  409dc8:	sub	x3, x29, #0x8
  409dcc:	mov	x0, x20
  409dd0:	add	x1, x1, #0xa56
  409dd4:	bl	4025b0 <__isoc99_sscanf@plt>
  409dd8:	cmp	w0, #0x2
  409ddc:	b.ne	409df4 <ferror@plt+0x7704>  // b.any
  409de0:	ldp	w21, w22, [x29, #-8]
  409de4:	mov	w19, #0x63                  	// #99
  409de8:	b	409e1c <ferror@plt+0x772c>
  409dec:	add	x28, x20, #0x8
  409df0:	b	409e1c <ferror@plt+0x772c>
  409df4:	adrp	x1, 419000 <ferror@plt+0x16910>
  409df8:	sub	x2, x29, #0x4
  409dfc:	sub	x3, x29, #0x8
  409e00:	mov	x0, x20
  409e04:	add	x1, x1, #0xa67
  409e08:	bl	4025b0 <__isoc99_sscanf@plt>
  409e0c:	cmp	w0, #0x2
  409e10:	b.ne	409e1c <ferror@plt+0x772c>  // b.any
  409e14:	ldp	w21, w22, [x29, #-8]
  409e18:	mov	w19, #0x62                  	// #98
  409e1c:	tst	w19, #0xff
  409e20:	cset	w8, ne  // ne = any
  409e24:	cmp	x28, #0x0
  409e28:	cset	w9, ne  // ne = any
  409e2c:	and	w8, w9, w8
  409e30:	tbnz	w8, #0, 409e48 <ferror@plt+0x7758>
  409e34:	ldr	x8, [x23]
  409e38:	ldr	x9, [x25, #32]
  409e3c:	cmp	x8, x9
  409e40:	csel	x23, xzr, x8, eq  // eq = none
  409e44:	cbnz	x23, 409d74 <ferror@plt+0x7684>
  409e48:	cbnz	x28, 409e64 <ferror@plt+0x7774>
  409e4c:	b	409d40 <ferror@plt+0x7650>
  409e50:	mov	x28, xzr
  409e54:	mov	w19, wzr
  409e58:	mov	w22, wzr
  409e5c:	mov	w21, wzr
  409e60:	cbz	x28, 409d40 <ferror@plt+0x7650>
  409e64:	ands	w20, w19, #0xff
  409e68:	b.eq	409e94 <ferror@plt+0x77a4>  // b.none
  409e6c:	ldr	x8, [sp]
  409e70:	tbz	w8, #0, 409d1c <ferror@plt+0x762c>
  409e74:	ldr	x3, [sp, #8]
  409e78:	adrp	x0, 419000 <ferror@plt+0x16910>
  409e7c:	mov	w1, #0x34                  	// #52
  409e80:	mov	w2, #0x1                   	// #1
  409e84:	add	x0, x0, #0xa79
  409e88:	bl	402500 <fwrite@plt>
  409e8c:	str	xzr, [sp]
  409e90:	b	409d1c <ferror@plt+0x762c>
  409e94:	adrp	x1, 419000 <ferror@plt+0x16910>
  409e98:	add	x2, x25, #0x78
  409e9c:	mov	w0, #0x3                   	// #3
  409ea0:	add	x1, x1, #0xabd
  409ea4:	mov	x3, x28
  409ea8:	bl	40a83c <ferror@plt+0x814c>
  409eac:	b	409d40 <ferror@plt+0x7650>
  409eb0:	ldp	x20, x19, [sp, #112]
  409eb4:	ldp	x22, x21, [sp, #96]
  409eb8:	ldp	x24, x23, [sp, #80]
  409ebc:	ldp	x26, x25, [sp, #64]
  409ec0:	ldp	x28, x27, [sp, #48]
  409ec4:	ldp	x29, x30, [sp, #32]
  409ec8:	mov	w0, wzr
  409ecc:	add	sp, sp, #0x80
  409ed0:	ret
  409ed4:	mov	x8, x0
  409ed8:	ldr	x0, [x0, #16]
  409edc:	cbz	x0, 409ee4 <ferror@plt+0x77f4>
  409ee0:	ret
  409ee4:	ldr	x0, [x8, #8]
  409ee8:	ret
  409eec:	sub	sp, sp, #0x40
  409ef0:	stp	x29, x30, [sp, #16]
  409ef4:	stp	x22, x21, [sp, #32]
  409ef8:	stp	x20, x19, [sp, #48]
  409efc:	add	x29, sp, #0x10
  409f00:	mov	x19, x1
  409f04:	mov	x21, x0
  409f08:	str	xzr, [sp, #8]
  409f0c:	bl	409f8c <ferror@plt+0x789c>
  409f10:	str	x0, [x19]
  409f14:	cbz	x0, 409f70 <ferror@plt+0x7880>
  409f18:	mov	x22, x0
  409f1c:	lsl	x0, x0, #3
  409f20:	bl	402240 <malloc@plt>
  409f24:	mov	x20, x0
  409f28:	cbz	x0, 409f74 <ferror@plt+0x7884>
  409f2c:	add	x3, sp, #0x8
  409f30:	mov	x0, x21
  409f34:	mov	x1, x20
  409f38:	mov	x2, x22
  409f3c:	bl	409fe8 <ferror@plt+0x78f8>
  409f40:	tbnz	w0, #31, 409f68 <ferror@plt+0x7878>
  409f44:	ldr	x21, [sp, #8]
  409f48:	adrp	x3, 409000 <ferror@plt+0x6910>
  409f4c:	add	x3, x3, #0x264
  409f50:	mov	w2, #0x8                   	// #8
  409f54:	mov	x0, x20
  409f58:	mov	x1, x21
  409f5c:	bl	4021b0 <qsort@plt>
  409f60:	str	x21, [x19]
  409f64:	b	409f74 <ferror@plt+0x7884>
  409f68:	mov	x0, x20
  409f6c:	bl	4024a0 <free@plt>
  409f70:	mov	x20, xzr
  409f74:	mov	x0, x20
  409f78:	ldp	x20, x19, [sp, #48]
  409f7c:	ldp	x22, x21, [sp, #32]
  409f80:	ldp	x29, x30, [sp, #16]
  409f84:	add	sp, sp, #0x40
  409f88:	ret
  409f8c:	stp	x29, x30, [sp, #-48]!
  409f90:	stp	x22, x21, [sp, #16]
  409f94:	stp	x20, x19, [sp, #32]
  409f98:	ldr	x8, [x0, #56]
  409f9c:	mov	x29, sp
  409fa0:	cbz	x8, 409fd0 <ferror@plt+0x78e0>
  409fa4:	ldp	x21, x22, [x0, #48]
  409fa8:	mov	x20, xzr
  409fac:	mov	x19, xzr
  409fb0:	ldr	x0, [x21, x20, lsl #3]
  409fb4:	bl	409f8c <ferror@plt+0x789c>
  409fb8:	add	x8, x19, x0
  409fbc:	add	x20, x20, #0x1
  409fc0:	cmp	x20, x22
  409fc4:	add	x19, x8, #0x1
  409fc8:	b.cc	409fb0 <ferror@plt+0x78c0>  // b.lo, b.ul, b.last
  409fcc:	b	409fd4 <ferror@plt+0x78e4>
  409fd0:	mov	x19, xzr
  409fd4:	mov	x0, x19
  409fd8:	ldp	x20, x19, [sp, #32]
  409fdc:	ldp	x22, x21, [sp, #16]
  409fe0:	ldp	x29, x30, [sp], #48
  409fe4:	ret
  409fe8:	stp	x29, x30, [sp, #-64]!
  409fec:	stp	x22, x21, [sp, #32]
  409ff0:	stp	x20, x19, [sp, #48]
  409ff4:	ldr	x8, [x0, #56]
  409ff8:	str	x23, [sp, #16]
  409ffc:	mov	x29, sp
  40a000:	cbz	x8, 40a0c4 <ferror@plt+0x79d4>
  40a004:	mov	x19, x3
  40a008:	mov	x20, x2
  40a00c:	mov	x21, x0
  40a010:	mov	x22, x1
  40a014:	mov	w0, wzr
  40a018:	mov	x23, xzr
  40a01c:	b	40a030 <ferror@plt+0x7940>
  40a020:	ldr	x8, [x21, #56]
  40a024:	add	x23, x23, #0x1
  40a028:	cmp	x23, x8
  40a02c:	b.cs	40a0c8 <ferror@plt+0x79d8>  // b.hs, b.nlast
  40a030:	ldr	x8, [x21, #48]
  40a034:	ldr	x9, [x19]
  40a038:	ldr	x8, [x8, x23, lsl #3]
  40a03c:	cbz	x9, 40a060 <ferror@plt+0x7970>
  40a040:	mov	x10, xzr
  40a044:	ldr	x9, [x22, x10, lsl #3]
  40a048:	cmp	x9, x8
  40a04c:	b.eq	40a0a4 <ferror@plt+0x79b4>  // b.none
  40a050:	ldr	x9, [x19]
  40a054:	add	x10, x10, #0x1
  40a058:	cmp	x10, x9
  40a05c:	b.cc	40a044 <ferror@plt+0x7954>  // b.lo, b.ul, b.last
  40a060:	cmp	x9, x20
  40a064:	b.cs	40a098 <ferror@plt+0x79a8>  // b.hs, b.nlast
  40a068:	str	x8, [x22, x9, lsl #3]
  40a06c:	add	x9, x9, #0x1
  40a070:	mov	x0, x8
  40a074:	mov	x1, x22
  40a078:	mov	x2, x20
  40a07c:	mov	x3, x19
  40a080:	str	x9, [x19]
  40a084:	bl	409fe8 <ferror@plt+0x78f8>
  40a088:	lsr	w8, w0, #30
  40a08c:	and	w8, w8, #0x2
  40a090:	cbnz	w8, 40a0ac <ferror@plt+0x79bc>
  40a094:	b	40a020 <ferror@plt+0x7930>
  40a098:	mov	w8, #0x1                   	// #1
  40a09c:	cbnz	w8, 40a0ac <ferror@plt+0x79bc>
  40a0a0:	b	40a020 <ferror@plt+0x7930>
  40a0a4:	mov	w8, #0x4                   	// #4
  40a0a8:	cbz	w8, 40a020 <ferror@plt+0x7930>
  40a0ac:	cmp	w8, #0x4
  40a0b0:	b.eq	40a020 <ferror@plt+0x7930>  // b.none
  40a0b4:	cmp	w8, #0x2
  40a0b8:	b.eq	40a0c8 <ferror@plt+0x79d8>  // b.none
  40a0bc:	mov	w0, #0xffffffe4            	// #-28
  40a0c0:	b	40a0c8 <ferror@plt+0x79d8>
  40a0c4:	mov	w0, wzr
  40a0c8:	ldp	x20, x19, [sp, #48]
  40a0cc:	ldp	x22, x21, [sp, #32]
  40a0d0:	ldr	x23, [sp, #16]
  40a0d4:	ldp	x29, x30, [sp], #64
  40a0d8:	ret
  40a0dc:	stp	x29, x30, [sp, #-32]!
  40a0e0:	mov	w0, #0x418                 	// #1048
  40a0e4:	mov	w1, #0x1                   	// #1
  40a0e8:	str	x19, [sp, #16]
  40a0ec:	mov	x29, sp
  40a0f0:	bl	4022b0 <calloc@plt>
  40a0f4:	mov	x19, x0
  40a0f8:	adrp	x0, 418000 <ferror@plt+0x15910>
  40a0fc:	add	x0, x0, #0xd69
  40a100:	bl	402310 <strdup@plt>
  40a104:	mov	w8, #0x80                  	// #128
  40a108:	str	x0, [x19]
  40a10c:	strb	w8, [x19, #16]
  40a110:	mov	x0, x19
  40a114:	ldr	x19, [sp, #16]
  40a118:	ldp	x29, x30, [sp], #32
  40a11c:	ret
  40a120:	sub	sp, sp, #0x70
  40a124:	stp	x29, x30, [sp, #16]
  40a128:	stp	x22, x21, [sp, #80]
  40a12c:	add	x29, sp, #0x10
  40a130:	mov	x22, x0
  40a134:	mov	x0, x1
  40a138:	stp	x28, x27, [sp, #32]
  40a13c:	stp	x26, x25, [sp, #48]
  40a140:	stp	x24, x23, [sp, #64]
  40a144:	stp	x20, x19, [sp, #96]
  40a148:	stur	w3, [x29, #-4]
  40a14c:	mov	x20, x2
  40a150:	mov	x21, x1
  40a154:	bl	40a490 <ferror@plt+0x7da0>
  40a158:	mov	x0, x20
  40a15c:	bl	40a490 <ferror@plt+0x7da0>
  40a160:	mov	w25, wzr
  40a164:	b	40a184 <ferror@plt+0x7a94>
  40a168:	ldur	w2, [x29, #-4]
  40a16c:	add	x0, x22, #0x8
  40a170:	mov	x1, x20
  40a174:	bl	40a4fc <ferror@plt+0x7e0c>
  40a178:	mov	w23, w0
  40a17c:	mov	w8, wzr
  40a180:	tbz	w8, #0, 40a2c8 <ferror@plt+0x7bd8>
  40a184:	ldr	x19, [x22]
  40a188:	ldrb	w28, [x19]
  40a18c:	cbz	w28, 40a1d0 <ferror@plt+0x7ae0>
  40a190:	sxtw	x8, w25
  40a194:	ldrb	w9, [x21, x8]
  40a198:	cmp	w28, w9
  40a19c:	b.ne	40a1d8 <ferror@plt+0x7ae8>  // b.any
  40a1a0:	add	x8, x21, x8
  40a1a4:	mov	w27, #0x1                   	// #1
  40a1a8:	ldr	x26, [x22]
  40a1ac:	add	x19, x26, w27, uxtw
  40a1b0:	ldrb	w28, [x19]
  40a1b4:	cbz	w28, 40a234 <ferror@plt+0x7b44>
  40a1b8:	ldrb	w9, [x8, x27]
  40a1bc:	add	x27, x27, #0x1
  40a1c0:	cmp	w28, w9
  40a1c4:	b.eq	40a1a8 <ferror@plt+0x7ab8>  // b.none
  40a1c8:	sub	x27, x27, #0x1
  40a1cc:	b	40a1e0 <ferror@plt+0x7af0>
  40a1d0:	mov	w27, wzr
  40a1d4:	b	40a234 <ferror@plt+0x7b44>
  40a1d8:	mov	x27, xzr
  40a1dc:	mov	x26, x19
  40a1e0:	mov	w0, #0x418                 	// #1048
  40a1e4:	mov	w1, #0x1                   	// #1
  40a1e8:	bl	4022b0 <calloc@plt>
  40a1ec:	mov	w2, #0x418                 	// #1048
  40a1f0:	mov	x1, x22
  40a1f4:	mov	x24, x0
  40a1f8:	bl	402070 <memcpy@plt>
  40a1fc:	add	w8, w27, #0x1
  40a200:	add	x0, x26, x8
  40a204:	bl	402310 <strdup@plt>
  40a208:	str	x0, [x24]
  40a20c:	mov	w2, #0x418                 	// #1048
  40a210:	mov	x0, x22
  40a214:	mov	w1, wzr
  40a218:	bl	402280 <memset@plt>
  40a21c:	add	x8, x22, w28, uxtw #3
  40a220:	strb	wzr, [x19]
  40a224:	str	x26, [x22]
  40a228:	strb	w28, [x22, #16]
  40a22c:	strb	w28, [x22, #17]
  40a230:	str	x24, [x8, #24]
  40a234:	sxtw	x8, w27
  40a238:	add	x25, x8, w25, sxtw
  40a23c:	ldrb	w8, [x21, x25]
  40a240:	cbz	x8, 40a168 <ferror@plt+0x7a78>
  40a244:	add	x19, x22, x8, lsl #3
  40a248:	ldr	x9, [x19, #24]!
  40a24c:	cbz	x9, 40a260 <ferror@plt+0x7b70>
  40a250:	add	w25, w25, #0x1
  40a254:	mov	w8, #0x1                   	// #1
  40a258:	mov	x22, x9
  40a25c:	b	40a180 <ferror@plt+0x7a90>
  40a260:	ldrb	w9, [x22, #16]
  40a264:	cmp	w8, w9
  40a268:	b.cs	40a270 <ferror@plt+0x7b80>  // b.hs, b.nlast
  40a26c:	strb	w8, [x22, #16]
  40a270:	ldrb	w9, [x22, #17]
  40a274:	cmp	w8, w9
  40a278:	b.ls	40a280 <ferror@plt+0x7b90>  // b.plast
  40a27c:	strb	w8, [x22, #17]
  40a280:	mov	w0, #0x418                 	// #1048
  40a284:	mov	w1, #0x1                   	// #1
  40a288:	bl	4022b0 <calloc@plt>
  40a28c:	add	w8, w25, #0x1
  40a290:	mov	x23, x0
  40a294:	str	x0, [x19]
  40a298:	add	x0, x21, w8, sxtw
  40a29c:	bl	402310 <strdup@plt>
  40a2a0:	ldur	w2, [x29, #-4]
  40a2a4:	str	x0, [x23]
  40a2a8:	mov	w8, #0x80                  	// #128
  40a2ac:	add	x0, x23, #0x8
  40a2b0:	mov	x1, x20
  40a2b4:	strb	w8, [x23, #16]
  40a2b8:	bl	40a4fc <ferror@plt+0x7e0c>
  40a2bc:	mov	w8, wzr
  40a2c0:	mov	w23, wzr
  40a2c4:	b	40a180 <ferror@plt+0x7a90>
  40a2c8:	mov	w0, w23
  40a2cc:	ldp	x20, x19, [sp, #96]
  40a2d0:	ldp	x22, x21, [sp, #80]
  40a2d4:	ldp	x24, x23, [sp, #64]
  40a2d8:	ldp	x26, x25, [sp, #48]
  40a2dc:	ldp	x28, x27, [sp, #32]
  40a2e0:	ldp	x29, x30, [sp, #16]
  40a2e4:	add	sp, sp, #0x70
  40a2e8:	ret
  40a2ec:	stp	x29, x30, [sp, #-48]!
  40a2f0:	stp	x20, x19, [sp, #32]
  40a2f4:	mov	x20, x0
  40a2f8:	mov	w0, #0xf457                	// #62551
  40a2fc:	movk	w0, #0xb007, lsl #16
  40a300:	str	x21, [sp, #16]
  40a304:	mov	x29, sp
  40a308:	mov	x19, x1
  40a30c:	bl	40a5c4 <ferror@plt+0x7ed4>
  40a310:	str	w0, [x29, #28]
  40a314:	add	x0, x29, #0x1c
  40a318:	mov	w1, #0x4                   	// #4
  40a31c:	mov	w2, #0x1                   	// #1
  40a320:	mov	x3, x19
  40a324:	bl	402500 <fwrite@plt>
  40a328:	mov	w0, #0x1                   	// #1
  40a32c:	movk	w0, #0x2, lsl #16
  40a330:	bl	40a5c4 <ferror@plt+0x7ed4>
  40a334:	str	w0, [x29, #28]
  40a338:	add	x0, x29, #0x1c
  40a33c:	mov	w1, #0x4                   	// #4
  40a340:	mov	w2, #0x1                   	// #1
  40a344:	mov	x3, x19
  40a348:	bl	402500 <fwrite@plt>
  40a34c:	mov	x0, x19
  40a350:	bl	402140 <ftell@plt>
  40a354:	tbnz	x0, #63, 40a3dc <ferror@plt+0x7cec>
  40a358:	mov	x21, x0
  40a35c:	add	x0, x29, #0x1c
  40a360:	mov	w1, #0x4                   	// #4
  40a364:	mov	w2, #0x1                   	// #1
  40a368:	mov	x3, x19
  40a36c:	str	wzr, [x29, #28]
  40a370:	bl	402500 <fwrite@plt>
  40a374:	mov	x0, x20
  40a378:	mov	x1, x19
  40a37c:	bl	40a5cc <ferror@plt+0x7edc>
  40a380:	bl	40a5c4 <ferror@plt+0x7ed4>
  40a384:	str	w0, [x29, #28]
  40a388:	mov	x0, x19
  40a38c:	bl	402140 <ftell@plt>
  40a390:	tbnz	x0, #63, 40a3fc <ferror@plt+0x7d0c>
  40a394:	mov	x20, x0
  40a398:	mov	x0, x19
  40a39c:	mov	x1, x21
  40a3a0:	mov	w2, wzr
  40a3a4:	bl	4023b0 <fseek@plt>
  40a3a8:	add	x0, x29, #0x1c
  40a3ac:	mov	w1, #0x4                   	// #4
  40a3b0:	mov	w2, #0x1                   	// #1
  40a3b4:	mov	x3, x19
  40a3b8:	bl	402500 <fwrite@plt>
  40a3bc:	mov	x0, x19
  40a3c0:	mov	x1, x20
  40a3c4:	mov	w2, wzr
  40a3c8:	bl	4023b0 <fseek@plt>
  40a3cc:	ldp	x20, x19, [sp, #32]
  40a3d0:	ldr	x21, [sp, #16]
  40a3d4:	ldp	x29, x30, [sp], #48
  40a3d8:	ret
  40a3dc:	adrp	x0, 419000 <ferror@plt+0x16910>
  40a3e0:	adrp	x1, 419000 <ferror@plt+0x16910>
  40a3e4:	adrp	x3, 419000 <ferror@plt+0x16910>
  40a3e8:	add	x0, x0, #0x887
  40a3ec:	add	x1, x1, #0x51d
  40a3f0:	add	x3, x3, #0x89b
  40a3f4:	mov	w2, #0x1a0                 	// #416
  40a3f8:	bl	402630 <__assert_fail@plt>
  40a3fc:	adrp	x0, 419000 <ferror@plt+0x16910>
  40a400:	adrp	x1, 419000 <ferror@plt+0x16910>
  40a404:	adrp	x3, 419000 <ferror@plt+0x16910>
  40a408:	add	x0, x0, #0x8cf
  40a40c:	add	x1, x1, #0x51d
  40a410:	add	x3, x3, #0x89b
  40a414:	mov	w2, #0x1a9                 	// #425
  40a418:	bl	402630 <__assert_fail@plt>
  40a41c:	stp	x29, x30, [sp, #-48]!
  40a420:	stp	x20, x19, [sp, #32]
  40a424:	ldrb	w20, [x0, #16]
  40a428:	ldrb	w8, [x0, #17]
  40a42c:	mov	x19, x0
  40a430:	str	x21, [sp, #16]
  40a434:	mov	x29, sp
  40a438:	cmp	w20, w8
  40a43c:	b.ls	40a468 <ferror@plt+0x7d78>  // b.plast
  40a440:	ldr	x0, [x19, #8]
  40a444:	bl	40a780 <ferror@plt+0x8090>
  40a448:	ldr	x0, [x19]
  40a44c:	bl	4024a0 <free@plt>
  40a450:	mov	x0, x19
  40a454:	bl	4024a0 <free@plt>
  40a458:	ldp	x20, x19, [sp, #32]
  40a45c:	ldr	x21, [sp, #16]
  40a460:	ldp	x29, x30, [sp], #48
  40a464:	ret
  40a468:	add	x21, x19, #0x18
  40a46c:	b	40a480 <ferror@plt+0x7d90>
  40a470:	ldrb	w8, [x19, #17]
  40a474:	cmp	x20, x8
  40a478:	add	x20, x20, #0x1
  40a47c:	b.cs	40a440 <ferror@plt+0x7d50>  // b.hs, b.nlast
  40a480:	ldr	x0, [x21, x20, lsl #3]
  40a484:	cbz	x0, 40a470 <ferror@plt+0x7d80>
  40a488:	bl	40a41c <ferror@plt+0x7d2c>
  40a48c:	b	40a470 <ferror@plt+0x7d80>
  40a490:	stp	x29, x30, [sp, #-48]!
  40a494:	stp	x20, x19, [sp, #32]
  40a498:	ldrb	w8, [x0]
  40a49c:	str	x21, [sp, #16]
  40a4a0:	mov	x29, sp
  40a4a4:	cbz	w8, 40a4ec <ferror@plt+0x7dfc>
  40a4a8:	adrp	x20, 419000 <ferror@plt+0x16910>
  40a4ac:	mov	x19, x0
  40a4b0:	mov	w21, #0x1                   	// #1
  40a4b4:	add	x20, x20, #0x83c
  40a4b8:	b	40a4c8 <ferror@plt+0x7dd8>
  40a4bc:	ldrb	w8, [x19, x21]
  40a4c0:	add	x21, x21, #0x1
  40a4c4:	cbz	w8, 40a4ec <ferror@plt+0x7dfc>
  40a4c8:	sxtb	w9, w8
  40a4cc:	tbz	w9, #31, 40a4bc <ferror@plt+0x7dcc>
  40a4d0:	and	w2, w8, #0xff
  40a4d4:	mov	w0, #0x2                   	// #2
  40a4d8:	mov	x1, x20
  40a4dc:	mov	w3, w2
  40a4e0:	mov	x4, x19
  40a4e4:	bl	40a83c <ferror@plt+0x814c>
  40a4e8:	b	40a4bc <ferror@plt+0x7dcc>
  40a4ec:	ldp	x20, x19, [sp, #32]
  40a4f0:	ldr	x21, [sp, #16]
  40a4f4:	ldp	x29, x30, [sp], #48
  40a4f8:	ret
  40a4fc:	stp	x29, x30, [sp, #-64]!
  40a500:	stp	x24, x23, [sp, #16]
  40a504:	stp	x22, x21, [sp, #32]
  40a508:	stp	x20, x19, [sp, #48]
  40a50c:	ldr	x23, [x0]
  40a510:	mov	w21, w2
  40a514:	mov	x19, x0
  40a518:	mov	x20, x1
  40a51c:	mov	w22, wzr
  40a520:	mov	x29, sp
  40a524:	cbz	x23, 40a544 <ferror@plt+0x7e54>
  40a528:	add	x0, x23, #0xc
  40a52c:	mov	x1, x20
  40a530:	bl	402430 <strcmp@plt>
  40a534:	ldr	x23, [x23]
  40a538:	cmp	w0, #0x0
  40a53c:	csinc	w22, w22, wzr, ne  // ne = any
  40a540:	cbnz	x23, 40a528 <ferror@plt+0x7e38>
  40a544:	ldr	x8, [x19]
  40a548:	cbz	x8, 40a564 <ferror@plt+0x7e74>
  40a54c:	ldr	w9, [x8, #8]
  40a550:	cmp	w9, w21
  40a554:	b.cs	40a564 <ferror@plt+0x7e74>  // b.hs, b.nlast
  40a558:	mov	x19, x8
  40a55c:	ldr	x8, [x8]
  40a560:	cbnz	x8, 40a54c <ferror@plt+0x7e5c>
  40a564:	mov	x0, x20
  40a568:	bl	4020b0 <strlen@plt>
  40a56c:	sxtw	x8, w0
  40a570:	mov	x23, x0
  40a574:	add	x0, x8, #0x11
  40a578:	mov	w1, #0x1                   	// #1
  40a57c:	bl	4022b0 <calloc@plt>
  40a580:	ldr	x8, [x19]
  40a584:	mov	x9, #0x100000000           	// #4294967296
  40a588:	add	x9, x9, x23, lsl #32
  40a58c:	mov	x24, x0
  40a590:	str	w21, [x0, #8]
  40a594:	add	x0, x0, #0xc
  40a598:	asr	x2, x9, #32
  40a59c:	mov	x1, x20
  40a5a0:	str	x8, [x24]
  40a5a4:	bl	402070 <memcpy@plt>
  40a5a8:	str	x24, [x19]
  40a5ac:	mov	w0, w22
  40a5b0:	ldp	x20, x19, [sp, #48]
  40a5b4:	ldp	x22, x21, [sp, #32]
  40a5b8:	ldp	x24, x23, [sp, #16]
  40a5bc:	ldp	x29, x30, [sp], #64
  40a5c0:	ret
  40a5c4:	rev	w0, w0
  40a5c8:	ret
  40a5cc:	stp	x29, x30, [sp, #-64]!
  40a5d0:	str	x23, [sp, #16]
  40a5d4:	stp	x22, x21, [sp, #32]
  40a5d8:	stp	x20, x19, [sp, #48]
  40a5dc:	mov	x29, sp
  40a5e0:	cbz	x0, 40a648 <ferror@plt+0x7f58>
  40a5e4:	mov	x19, x1
  40a5e8:	mov	x20, x0
  40a5ec:	bl	40a770 <ferror@plt+0x8080>
  40a5f0:	cbz	w0, 40a650 <ferror@plt+0x7f60>
  40a5f4:	ldrb	w8, [x20, #17]
  40a5f8:	ldrb	w9, [x20, #16]
  40a5fc:	sub	w21, w8, w9
  40a600:	add	w23, w21, #0x1
  40a604:	sbfiz	x0, x23, #2, #32
  40a608:	bl	402240 <malloc@plt>
  40a60c:	mov	x22, x0
  40a610:	tbnz	w21, #31, 40a658 <ferror@plt+0x7f68>
  40a614:	mov	x21, xzr
  40a618:	ldrb	w8, [x20, #16]
  40a61c:	mov	x1, x19
  40a620:	add	w8, w21, w8
  40a624:	add	x8, x20, w8, uxtw #3
  40a628:	ldr	x0, [x8, #24]
  40a62c:	bl	40a5cc <ferror@plt+0x7edc>
  40a630:	bl	40a5c4 <ferror@plt+0x7ed4>
  40a634:	str	w0, [x22, x21, lsl #2]
  40a638:	add	x21, x21, #0x1
  40a63c:	cmp	x23, x21
  40a640:	b.ne	40a618 <ferror@plt+0x7f28>  // b.any
  40a644:	b	40a658 <ferror@plt+0x7f68>
  40a648:	mov	w21, wzr
  40a64c:	b	40a758 <ferror@plt+0x8068>
  40a650:	mov	x22, xzr
  40a654:	mov	w23, wzr
  40a658:	mov	x0, x19
  40a65c:	bl	402140 <ftell@plt>
  40a660:	ldr	x8, [x20]
  40a664:	mov	x21, x0
  40a668:	ldrb	w9, [x8]
  40a66c:	cbz	w9, 40a68c <ferror@plt+0x7f9c>
  40a670:	mov	x0, x8
  40a674:	mov	x1, x19
  40a678:	bl	4020c0 <fputs@plt>
  40a67c:	mov	w0, wzr
  40a680:	mov	x1, x19
  40a684:	bl	4021a0 <fputc@plt>
  40a688:	orr	x21, x21, #0x80000000
  40a68c:	cbz	w23, 40a6c0 <ferror@plt+0x7fd0>
  40a690:	ldrb	w0, [x20, #16]
  40a694:	mov	x1, x19
  40a698:	bl	4021a0 <fputc@plt>
  40a69c:	ldrb	w0, [x20, #17]
  40a6a0:	mov	x1, x19
  40a6a4:	bl	4021a0 <fputc@plt>
  40a6a8:	sxtw	x2, w23
  40a6ac:	mov	w1, #0x4                   	// #4
  40a6b0:	mov	x0, x22
  40a6b4:	mov	x3, x19
  40a6b8:	bl	402500 <fwrite@plt>
  40a6bc:	orr	x21, x21, #0x20000000
  40a6c0:	mov	x0, x22
  40a6c4:	bl	4024a0 <free@plt>
  40a6c8:	ldr	x8, [x20, #8]
  40a6cc:	cbz	x8, 40a758 <ferror@plt+0x8068>
  40a6d0:	ldr	x8, [x20, #8]
  40a6d4:	cbz	x8, 40a6ec <ferror@plt+0x7ffc>
  40a6d8:	mov	w0, wzr
  40a6dc:	ldr	x8, [x8]
  40a6e0:	add	w0, w0, #0x1
  40a6e4:	cbnz	x8, 40a6dc <ferror@plt+0x7fec>
  40a6e8:	b	40a6f0 <ferror@plt+0x8000>
  40a6ec:	mov	w0, wzr
  40a6f0:	bl	40a5c4 <ferror@plt+0x7ed4>
  40a6f4:	str	w0, [x29, #28]
  40a6f8:	add	x0, x29, #0x1c
  40a6fc:	mov	w1, #0x4                   	// #4
  40a700:	mov	w2, #0x1                   	// #1
  40a704:	mov	x3, x19
  40a708:	bl	402500 <fwrite@plt>
  40a70c:	ldr	x20, [x20, #8]
  40a710:	cbz	x20, 40a754 <ferror@plt+0x8064>
  40a714:	ldr	w0, [x20, #8]
  40a718:	bl	40a5c4 <ferror@plt+0x7ed4>
  40a71c:	str	w0, [x29, #28]
  40a720:	add	x0, x29, #0x1c
  40a724:	mov	w1, #0x4                   	// #4
  40a728:	mov	w2, #0x1                   	// #1
  40a72c:	mov	x3, x19
  40a730:	bl	402500 <fwrite@plt>
  40a734:	add	x0, x20, #0xc
  40a738:	mov	x1, x19
  40a73c:	bl	4020c0 <fputs@plt>
  40a740:	mov	w0, wzr
  40a744:	mov	x1, x19
  40a748:	bl	4021a0 <fputc@plt>
  40a74c:	ldr	x20, [x20]
  40a750:	cbnz	x20, 40a714 <ferror@plt+0x8024>
  40a754:	orr	x21, x21, #0x40000000
  40a758:	mov	w0, w21
  40a75c:	ldp	x20, x19, [sp, #48]
  40a760:	ldp	x22, x21, [sp, #32]
  40a764:	ldr	x23, [sp, #16]
  40a768:	ldp	x29, x30, [sp], #64
  40a76c:	ret
  40a770:	ldrb	w8, [x0, #16]
  40a774:	lsr	w8, w8, #7
  40a778:	eor	w0, w8, #0x1
  40a77c:	ret
  40a780:	stp	x29, x30, [sp, #-32]!
  40a784:	str	x19, [sp, #16]
  40a788:	mov	x29, sp
  40a78c:	cbz	x0, 40a7a0 <ferror@plt+0x80b0>
  40a790:	ldr	x19, [x0]
  40a794:	bl	4024a0 <free@plt>
  40a798:	mov	x0, x19
  40a79c:	cbnz	x19, 40a790 <ferror@plt+0x80a0>
  40a7a0:	ldr	x19, [sp, #16]
  40a7a4:	ldp	x29, x30, [sp], #32
  40a7a8:	ret
  40a7ac:	stp	x29, x30, [sp, #-16]!
  40a7b0:	mov	x29, sp
  40a7b4:	bl	4024a0 <free@plt>
  40a7b8:	ldp	x29, x30, [sp], #16
  40a7bc:	ret
  40a7c0:	stp	x29, x30, [sp, #-16]!
  40a7c4:	mov	x29, sp
  40a7c8:	bl	4024a0 <free@plt>
  40a7cc:	ldp	x29, x30, [sp], #16
  40a7d0:	ret
  40a7d4:	stp	x29, x30, [sp, #-16]!
  40a7d8:	mov	x29, sp
  40a7dc:	bl	4024a0 <free@plt>
  40a7e0:	ldp	x29, x30, [sp], #16
  40a7e4:	ret
  40a7e8:	stp	x29, x30, [sp, #-16]!
  40a7ec:	and	w8, w0, #0x1
  40a7f0:	adrp	x9, 42c000 <ferror@plt+0x29910>
  40a7f4:	mov	x29, sp
  40a7f8:	strb	w8, [x9, #1008]
  40a7fc:	tbz	w0, #0, 40a814 <ferror@plt+0x8124>
  40a800:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40a804:	ldr	x0, [x8, #920]
  40a808:	mov	w1, #0x2                   	// #2
  40a80c:	mov	w2, #0x18                  	// #24
  40a810:	bl	4023d0 <openlog@plt>
  40a814:	ldp	x29, x30, [sp], #16
  40a818:	ret
  40a81c:	stp	x29, x30, [sp, #-16]!
  40a820:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40a824:	ldrb	w8, [x8, #1008]
  40a828:	mov	x29, sp
  40a82c:	cbz	w8, 40a834 <ferror@plt+0x8144>
  40a830:	bl	402180 <closelog@plt>
  40a834:	ldp	x29, x30, [sp], #16
  40a838:	ret
  40a83c:	sub	sp, sp, #0x120
  40a840:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40a844:	ldr	w8, [x8, #852]
  40a848:	stp	x29, x30, [sp, #256]
  40a84c:	add	x29, sp, #0x100
  40a850:	stp	x28, x19, [sp, #272]
  40a854:	cmp	w8, w0
  40a858:	stp	x2, x3, [x29, #-120]
  40a85c:	stp	x4, x5, [x29, #-104]
  40a860:	stp	x6, x7, [x29, #-88]
  40a864:	stp	q1, q2, [sp, #16]
  40a868:	str	q3, [sp, #48]
  40a86c:	str	q0, [sp]
  40a870:	stp	q4, q5, [sp, #64]
  40a874:	stp	q6, q7, [sp, #96]
  40a878:	b.lt	40a91c <ferror@plt+0x822c>  // b.tstop
  40a87c:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a880:	mov	x11, sp
  40a884:	sub	x12, x29, #0x78
  40a888:	movk	x9, #0xff80, lsl #32
  40a88c:	add	x10, x29, #0x20
  40a890:	add	x11, x11, #0x80
  40a894:	add	x12, x12, #0x30
  40a898:	sub	x8, x29, #0x48
  40a89c:	stp	x11, x9, [x29, #-56]
  40a8a0:	stp	x10, x12, [x29, #-72]
  40a8a4:	ldp	q0, q1, [x8]
  40a8a8:	mov	w19, w0
  40a8ac:	sub	x0, x29, #0x28
  40a8b0:	sub	x2, x29, #0x20
  40a8b4:	stp	q0, q1, [x29, #-32]
  40a8b8:	bl	4024c0 <vasprintf@plt>
  40a8bc:	tbnz	w0, #31, 40a8cc <ferror@plt+0x81dc>
  40a8c0:	ldur	x8, [x29, #-40]
  40a8c4:	cbnz	x8, 40a8d8 <ferror@plt+0x81e8>
  40a8c8:	b	40a91c <ferror@plt+0x822c>
  40a8cc:	stur	xzr, [x29, #-40]
  40a8d0:	ldur	x8, [x29, #-40]
  40a8d4:	cbz	x8, 40a91c <ferror@plt+0x822c>
  40a8d8:	sub	x0, x29, #0x20
  40a8dc:	mov	w1, w19
  40a8e0:	bl	40a95c <ferror@plt+0x826c>
  40a8e4:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40a8e8:	ldrb	w8, [x8, #1008]
  40a8ec:	mov	x5, x0
  40a8f0:	cbz	w8, 40a92c <ferror@plt+0x823c>
  40a8f4:	ldur	x3, [x29, #-40]
  40a8f8:	adrp	x1, 419000 <ferror@plt+0x16910>
  40a8fc:	add	x1, x1, #0xe7c
  40a900:	mov	w0, w19
  40a904:	mov	x2, x5
  40a908:	bl	4020d0 <syslog@plt>
  40a90c:	ldur	x0, [x29, #-40]
  40a910:	bl	4024a0 <free@plt>
  40a914:	cmp	w19, #0x2
  40a918:	b.le	40a954 <ferror@plt+0x8264>
  40a91c:	ldp	x28, x19, [sp, #272]
  40a920:	ldp	x29, x30, [sp, #256]
  40a924:	add	sp, sp, #0x120
  40a928:	ret
  40a92c:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40a930:	adrp	x9, 42c000 <ferror@plt+0x29910>
  40a934:	ldr	x0, [x8, #888]
  40a938:	ldr	x2, [x9, #920]
  40a93c:	ldur	x4, [x29, #-40]
  40a940:	adrp	x1, 419000 <ferror@plt+0x16910>
  40a944:	add	x1, x1, #0xe78
  40a948:	mov	x3, x5
  40a94c:	bl	4026b0 <fprintf@plt>
  40a950:	b	40a90c <ferror@plt+0x821c>
  40a954:	mov	w0, #0x1                   	// #1
  40a958:	bl	4020e0 <exit@plt>
  40a95c:	stp	x29, x30, [sp, #-32]!
  40a960:	sub	w8, w1, #0x2
  40a964:	cmp	w8, #0x6
  40a968:	str	x19, [sp, #16]
  40a96c:	mov	x29, sp
  40a970:	b.cs	40a984 <ferror@plt+0x8294>  // b.hs, b.nlast
  40a974:	adrp	x9, 419000 <ferror@plt+0x16910>
  40a978:	add	x9, x9, #0xeb8
  40a97c:	ldr	x0, [x9, w8, sxtw #3]
  40a980:	b	40a9a0 <ferror@plt+0x82b0>
  40a984:	adrp	x2, 419000 <ferror@plt+0x16910>
  40a988:	mov	w3, w1
  40a98c:	add	x2, x2, #0xea9
  40a990:	mov	w1, #0x20                  	// #32
  40a994:	mov	x19, x0
  40a998:	bl	4021f0 <snprintf@plt>
  40a99c:	mov	x0, x19
  40a9a0:	ldr	x19, [sp, #16]
  40a9a4:	ldp	x29, x30, [sp], #32
  40a9a8:	ret
  40a9ac:	stp	x29, x30, [sp, #-32]!
  40a9b0:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40a9b4:	str	x19, [sp, #16]
  40a9b8:	mov	x29, sp
  40a9bc:	mov	x19, x0
  40a9c0:	str	w1, [x8, #852]
  40a9c4:	bl	40c540 <ferror@plt+0x9e50>
  40a9c8:	adrp	x1, 40a000 <ferror@plt+0x7910>
  40a9cc:	add	x1, x1, #0x9e8
  40a9d0:	mov	x0, x19
  40a9d4:	mov	x2, xzr
  40a9d8:	bl	40c71c <ferror@plt+0xa02c>
  40a9dc:	ldr	x19, [sp, #16]
  40a9e0:	ldp	x29, x30, [sp], #32
  40a9e4:	ret
  40a9e8:	sub	sp, sp, #0x80
  40a9ec:	stp	x29, x30, [sp, #80]
  40a9f0:	add	x29, sp, #0x50
  40a9f4:	sub	x0, x29, #0x20
  40a9f8:	stp	x22, x21, [sp, #96]
  40a9fc:	stp	x20, x19, [sp, #112]
  40aa00:	mov	x21, x6
  40aa04:	mov	x22, x5
  40aa08:	mov	w20, w1
  40aa0c:	bl	40a95c <ferror@plt+0x826c>
  40aa10:	ldp	q1, q0, [x21]
  40aa14:	mov	x19, x0
  40aa18:	add	x0, sp, #0x28
  40aa1c:	mov	x2, sp
  40aa20:	mov	x1, x22
  40aa24:	stp	q1, q0, [sp]
  40aa28:	bl	4024c0 <vasprintf@plt>
  40aa2c:	tbnz	w0, #31, 40aa5c <ferror@plt+0x836c>
  40aa30:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40aa34:	ldrb	w8, [x8, #1008]
  40aa38:	cbz	w8, 40aa70 <ferror@plt+0x8380>
  40aa3c:	ldr	x3, [sp, #40]
  40aa40:	adrp	x1, 419000 <ferror@plt+0x16910>
  40aa44:	add	x1, x1, #0xe7c
  40aa48:	mov	w0, w20
  40aa4c:	mov	x2, x19
  40aa50:	bl	4020d0 <syslog@plt>
  40aa54:	ldr	x0, [sp, #40]
  40aa58:	bl	4024a0 <free@plt>
  40aa5c:	ldp	x20, x19, [sp, #112]
  40aa60:	ldp	x22, x21, [sp, #96]
  40aa64:	ldp	x29, x30, [sp, #80]
  40aa68:	add	sp, sp, #0x80
  40aa6c:	ret
  40aa70:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40aa74:	adrp	x9, 42c000 <ferror@plt+0x29910>
  40aa78:	ldr	x0, [x8, #888]
  40aa7c:	ldr	x2, [x9, #920]
  40aa80:	ldr	x4, [sp, #40]
  40aa84:	adrp	x1, 419000 <ferror@plt+0x16910>
  40aa88:	add	x1, x1, #0xe78
  40aa8c:	mov	x3, x19
  40aa90:	bl	4026b0 <fprintf@plt>
  40aa94:	b	40aa54 <ferror@plt+0x8364>
  40aa98:	stp	x29, x30, [sp, #-96]!
  40aa9c:	stp	x28, x27, [sp, #16]
  40aaa0:	stp	x26, x25, [sp, #32]
  40aaa4:	stp	x24, x23, [sp, #48]
  40aaa8:	stp	x22, x21, [sp, #64]
  40aaac:	stp	x20, x19, [sp, #80]
  40aab0:	mov	x29, sp
  40aab4:	sub	sp, sp, #0x4, lsl #12
  40aab8:	adrp	x8, 419000 <ferror@plt+0x16910>
  40aabc:	mov	x21, x1
  40aac0:	mov	w22, w0
  40aac4:	add	x8, x8, #0xf45
  40aac8:	stp	x8, xzr, [sp, #-432]!
  40aacc:	adrp	x26, 41a000 <ferror@plt+0x17910>
  40aad0:	adrp	x24, 41a000 <ferror@plt+0x17910>
  40aad4:	adrp	x23, 41a000 <ferror@plt+0x17910>
  40aad8:	adrp	x25, 41a000 <ferror@plt+0x17910>
  40aadc:	add	x26, x26, #0x330
  40aae0:	add	x24, x24, #0x348
  40aae4:	add	x23, x23, #0x350
  40aae8:	adrp	x20, 42c000 <ferror@plt+0x29910>
  40aaec:	add	x25, x25, #0x3d0
  40aaf0:	b	40ab00 <ferror@plt+0x8410>
  40aaf4:	bl	40ae9c <ferror@plt+0x87ac>
  40aaf8:	mov	w8, #0x8                   	// #8
  40aafc:	cbnz	w8, 40ac1c <ferror@plt+0x852c>
  40ab00:	add	x4, sp, #0x3, lsl #12
  40ab04:	add	x4, x4, #0x20
  40ab08:	mov	w0, w22
  40ab0c:	mov	x1, x21
  40ab10:	mov	x2, x24
  40ab14:	mov	x3, x23
  40ab18:	str	wzr, [sp, #12320]
  40ab1c:	bl	402410 <getopt_long@plt>
  40ab20:	mov	w2, w0
  40ab24:	cmp	w0, #0x65
  40ab28:	b.le	40ab94 <ferror@plt+0x84a4>
  40ab2c:	cmp	w2, #0x6f
  40ab30:	b.eq	40abcc <ferror@plt+0x84dc>  // b.none
  40ab34:	cmp	w2, #0x68
  40ab38:	b.eq	40aaf4 <ferror@plt+0x8404>  // b.none
  40ab3c:	cmp	w2, #0x66
  40ab40:	b.ne	40aba4 <ferror@plt+0x84b4>  // b.any
  40ab44:	ldr	x27, [x20, #896]
  40ab48:	mov	x19, xzr
  40ab4c:	mov	x23, x20
  40ab50:	mov	w20, wzr
  40ab54:	ldr	x28, [x25, x19]
  40ab58:	mov	x1, x27
  40ab5c:	ldr	x0, [x28]
  40ab60:	bl	402430 <strcmp@plt>
  40ab64:	cmp	w0, #0x0
  40ab68:	add	x19, x19, #0x8
  40ab6c:	csel	x26, x28, x26, eq  // eq = none
  40ab70:	csinc	w20, w20, wzr, ne  // ne = any
  40ab74:	cmp	x19, #0x18
  40ab78:	b.ne	40ab54 <ferror@plt+0x8464>  // b.any
  40ab7c:	cbz	w20, 40abe4 <ferror@plt+0x84f4>
  40ab80:	mov	x20, x23
  40ab84:	adrp	x23, 41a000 <ferror@plt+0x17910>
  40ab88:	mov	w8, wzr
  40ab8c:	add	x23, x23, #0x350
  40ab90:	b	40aafc <ferror@plt+0x840c>
  40ab94:	cmn	w2, #0x1
  40ab98:	b.eq	40abdc <ferror@plt+0x84ec>  // b.none
  40ab9c:	cmp	w2, #0x3f
  40aba0:	b.eq	40abbc <ferror@plt+0x84cc>  // b.none
  40aba4:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40aba8:	ldr	x0, [x8, #888]
  40abac:	adrp	x1, 419000 <ferror@plt+0x16910>
  40abb0:	add	x1, x1, #0xf68
  40abb4:	bl	4026b0 <fprintf@plt>
  40abb8:	bl	40ae9c <ferror@plt+0x87ac>
  40abbc:	mov	w8, #0x8                   	// #8
  40abc0:	mov	w9, #0x1                   	// #1
  40abc4:	str	x9, [sp, #8]
  40abc8:	b	40aafc <ferror@plt+0x840c>
  40abcc:	ldr	x8, [x20, #896]
  40abd0:	str	x8, [sp]
  40abd4:	mov	w8, wzr
  40abd8:	b	40aafc <ferror@plt+0x840c>
  40abdc:	mov	w8, #0x2                   	// #2
  40abe0:	b	40aafc <ferror@plt+0x840c>
  40abe4:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40abe8:	ldr	x0, [x8, #888]
  40abec:	ldr	x2, [x23, #896]
  40abf0:	adrp	x1, 419000 <ferror@plt+0x16910>
  40abf4:	add	x1, x1, #0xf51
  40abf8:	mov	x20, x23
  40abfc:	bl	4026b0 <fprintf@plt>
  40ac00:	bl	40ae9c <ferror@plt+0x87ac>
  40ac04:	mov	w9, #0x1                   	// #1
  40ac08:	adrp	x23, 41a000 <ferror@plt+0x17910>
  40ac0c:	mov	w8, #0x8                   	// #8
  40ac10:	str	x9, [sp, #8]
  40ac14:	add	x23, x23, #0x350
  40ac18:	b	40aafc <ferror@plt+0x840c>
  40ac1c:	cmp	w8, #0x8
  40ac20:	b.eq	40acdc <ferror@plt+0x85ec>  // b.none
  40ac24:	cmp	w8, #0x2
  40ac28:	b.ne	40ad04 <ferror@plt+0x8614>  // b.any
  40ac2c:	add	x0, sp, #0x4, lsl #12
  40ac30:	add	x0, x0, #0x20
  40ac34:	add	x19, sp, #0x4, lsl #12
  40ac38:	add	x19, x19, #0x20
  40ac3c:	bl	402650 <uname@plt>
  40ac40:	tbnz	w0, #31, 40add4 <ferror@plt+0x86e4>
  40ac44:	add	x22, x19, #0x82
  40ac48:	adrp	x2, 419000 <ferror@plt+0x16910>
  40ac4c:	add	x0, sp, #0x3, lsl #12
  40ac50:	add	x2, x2, #0xfa3
  40ac54:	add	x0, x0, #0x20
  40ac58:	mov	w1, #0x1000                	// #4096
  40ac5c:	mov	x3, x22
  40ac60:	bl	4021f0 <snprintf@plt>
  40ac64:	adrp	x1, 41b000 <ferror@plt+0x18910>
  40ac68:	add	x0, sp, #0x3, lsl #12
  40ac6c:	add	x1, x1, #0x5c
  40ac70:	add	x0, x0, #0x20
  40ac74:	bl	402230 <fopen@plt>
  40ac78:	cbz	x0, 40ae00 <ferror@plt+0x8710>
  40ac7c:	ldr	x19, [sp]
  40ac80:	mov	x21, x0
  40ac84:	mov	w1, #0x1ed                 	// #493
  40ac88:	mov	x0, x19
  40ac8c:	bl	40c1f8 <ferror@plt+0x9b08>
  40ac90:	tbnz	w0, #31, 40ae38 <ferror@plt+0x8748>
  40ac94:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40ac98:	add	x1, x1, #0x75
  40ac9c:	mov	x0, x19
  40aca0:	bl	402230 <fopen@plt>
  40aca4:	mov	x22, x0
  40aca8:	cbz	x0, 40ae5c <ferror@plt+0x876c>
  40acac:	add	x0, sp, #0x2, lsl #12
  40acb0:	add	x0, x0, #0x20
  40acb4:	mov	w1, #0x1000                	// #4096
  40acb8:	mov	x2, x21
  40acbc:	bl	4026c0 <fgets@plt>
  40acc0:	cbz	x0, 40ace4 <ferror@plt+0x85f4>
  40acc4:	ldr	x19, [sp, #8]
  40acc8:	adrp	x20, 41a000 <ferror@plt+0x17910>
  40accc:	adrp	x23, 41a000 <ferror@plt+0x17910>
  40acd0:	add	x20, x20, #0x99
  40acd4:	add	x23, x23, #0xa7
  40acd8:	b	40ad60 <ferror@plt+0x8670>
  40acdc:	mov	x22, xzr
  40ace0:	mov	x21, xzr
  40ace4:	ldr	x19, [sp, #8]
  40ace8:	cbz	x21, 40acf4 <ferror@plt+0x8604>
  40acec:	mov	x0, x21
  40acf0:	bl	402200 <fclose@plt>
  40acf4:	cbz	x22, 40ad04 <ferror@plt+0x8614>
  40acf8:	mov	x0, x22
  40acfc:	bl	402200 <fclose@plt>
  40ad00:	b	40ad04 <ferror@plt+0x8614>
  40ad04:	mov	w0, w19
  40ad08:	add	sp, sp, #0x4, lsl #12
  40ad0c:	add	sp, sp, #0x1b0
  40ad10:	ldp	x20, x19, [sp, #80]
  40ad14:	ldp	x22, x21, [sp, #64]
  40ad18:	ldp	x24, x23, [sp, #48]
  40ad1c:	ldp	x26, x25, [sp, #32]
  40ad20:	ldp	x28, x27, [sp, #16]
  40ad24:	ldp	x29, x30, [sp], #96
  40ad28:	ret
  40ad2c:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40ad30:	ldr	x0, [x8, #888]
  40ad34:	add	x2, sp, #0x2, lsl #12
  40ad38:	add	x2, x2, #0x20
  40ad3c:	mov	x1, x23
  40ad40:	bl	4026b0 <fprintf@plt>
  40ad44:	mov	w19, #0x1                   	// #1
  40ad48:	add	x0, sp, #0x2, lsl #12
  40ad4c:	add	x0, x0, #0x20
  40ad50:	mov	w1, #0x1000                	// #4096
  40ad54:	mov	x2, x21
  40ad58:	bl	4026c0 <fgets@plt>
  40ad5c:	cbz	x0, 40ace8 <ferror@plt+0x85f8>
  40ad60:	add	x8, sp, #0x1, lsl #12
  40ad64:	add	x8, x8, #0x21
  40ad68:	ldrb	w8, [x8, #4095]
  40ad6c:	cmp	w8, #0x23
  40ad70:	b.eq	40ad48 <ferror@plt+0x8658>  // b.none
  40ad74:	add	x0, sp, #0x2, lsl #12
  40ad78:	add	x2, sp, #0x1, lsl #12
  40ad7c:	add	x0, x0, #0x20
  40ad80:	add	x2, x2, #0x20
  40ad84:	add	x3, sp, #0x20
  40ad88:	add	x4, sp, #0x1c
  40ad8c:	add	x5, sp, #0x18
  40ad90:	add	x6, sp, #0x14
  40ad94:	mov	x1, x20
  40ad98:	bl	4025b0 <__isoc99_sscanf@plt>
  40ad9c:	cmp	w0, #0x5
  40ada0:	b.ne	40ad2c <ferror@plt+0x863c>  // b.any
  40ada4:	ldrb	w3, [sp, #28]
  40ada8:	and	w8, w3, #0xfe
  40adac:	cmp	w8, #0x62
  40adb0:	b.ne	40ad2c <ferror@plt+0x863c>  // b.any
  40adb4:	ldr	x8, [x26, #8]
  40adb8:	ldp	w5, w4, [sp, #20]
  40adbc:	add	x1, sp, #0x1, lsl #12
  40adc0:	add	x1, x1, #0x20
  40adc4:	add	x2, sp, #0x20
  40adc8:	mov	x0, x22
  40adcc:	blr	x8
  40add0:	b	40ad48 <ferror@plt+0x8658>
  40add4:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40add8:	ldr	x3, [x8, #888]
  40addc:	adrp	x0, 419000 <ferror@plt+0x16910>
  40ade0:	add	x0, x0, #0xf8d
  40ade4:	mov	w1, #0x15                  	// #21
  40ade8:	mov	w2, #0x1                   	// #1
  40adec:	mov	w19, #0x1                   	// #1
  40adf0:	bl	402500 <fwrite@plt>
  40adf4:	mov	x22, xzr
  40adf8:	mov	x21, xzr
  40adfc:	b	40ace8 <ferror@plt+0x85f8>
  40ae00:	bl	402640 <__errno_location@plt>
  40ae04:	ldr	w8, [x0]
  40ae08:	adrp	x9, 42c000 <ferror@plt+0x29910>
  40ae0c:	ldr	x0, [x9, #888]
  40ae10:	cmp	w8, #0x2
  40ae14:	b.ne	40ae7c <ferror@plt+0x878c>  // b.any
  40ae18:	adrp	x1, 419000 <ferror@plt+0x16910>
  40ae1c:	add	x1, x1, #0xfc3
  40ae20:	mov	x2, x22
  40ae24:	bl	4026b0 <fprintf@plt>
  40ae28:	mov	x22, xzr
  40ae2c:	mov	w19, wzr
  40ae30:	mov	x21, xzr
  40ae34:	b	40ace8 <ferror@plt+0x85f8>
  40ae38:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40ae3c:	ldr	x0, [x8, #888]
  40ae40:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40ae44:	add	x1, x1, #0x3e
  40ae48:	mov	x2, x19
  40ae4c:	bl	4026b0 <fprintf@plt>
  40ae50:	mov	x22, xzr
  40ae54:	mov	w19, #0x1                   	// #1
  40ae58:	b	40ace8 <ferror@plt+0x85f8>
  40ae5c:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40ae60:	ldr	x0, [x8, #888]
  40ae64:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40ae68:	add	x1, x1, #0x78
  40ae6c:	mov	x2, x19
  40ae70:	bl	4026b0 <fprintf@plt>
  40ae74:	mov	w19, #0x1                   	// #1
  40ae78:	b	40ace8 <ferror@plt+0x85f8>
  40ae7c:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40ae80:	add	x1, x1, #0x2
  40ae84:	mov	x2, x22
  40ae88:	bl	4026b0 <fprintf@plt>
  40ae8c:	mov	x22, xzr
  40ae90:	mov	x21, xzr
  40ae94:	mov	w19, #0x1                   	// #1
  40ae98:	b	40ace8 <ferror@plt+0x85f8>
  40ae9c:	stp	x29, x30, [sp, #-48]!
  40aea0:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40aea4:	ldr	x1, [x8, #920]
  40aea8:	adrp	x0, 41a000 <ferror@plt+0x17910>
  40aeac:	add	x0, x0, #0x1f0
  40aeb0:	str	x21, [sp, #16]
  40aeb4:	stp	x20, x19, [sp, #32]
  40aeb8:	mov	x29, sp
  40aebc:	bl	402620 <printf@plt>
  40aec0:	adrp	x21, 41a000 <ferror@plt+0x17910>
  40aec4:	adrp	x19, 41a000 <ferror@plt+0x17910>
  40aec8:	mov	x20, xzr
  40aecc:	add	x21, x21, #0x3d0
  40aed0:	add	x19, x19, #0x309
  40aed4:	b	40aee4 <ferror@plt+0x87f4>
  40aed8:	add	x20, x20, #0x8
  40aedc:	cmp	x20, #0x18
  40aee0:	b.eq	40af00 <ferror@plt+0x8810>  // b.none
  40aee4:	ldr	x8, [x21, x20]
  40aee8:	ldr	x2, [x8, #16]
  40aeec:	cbz	x2, 40aed8 <ferror@plt+0x87e8>
  40aef0:	ldr	x1, [x8]
  40aef4:	mov	x0, x19
  40aef8:	bl	402620 <printf@plt>
  40aefc:	b	40aed8 <ferror@plt+0x87e8>
  40af00:	ldp	x20, x19, [sp, #32]
  40af04:	ldr	x21, [sp, #16]
  40af08:	ldp	x29, x30, [sp], #48
  40af0c:	ret
  40af10:	stp	x29, x30, [sp, #-16]!
  40af14:	and	w9, w3, #0xff
  40af18:	adrp	x10, 41a000 <ferror@plt+0x17910>
  40af1c:	adrp	x11, 41a000 <ferror@plt+0x17910>
  40af20:	mov	x8, x2
  40af24:	mov	x2, x1
  40af28:	add	x10, x10, #0x155
  40af2c:	add	x11, x11, #0x14b
  40af30:	cmp	w9, #0x63
  40af34:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40af38:	mov	w6, w5
  40af3c:	mov	w5, w4
  40af40:	csel	x4, x11, x10, eq  // eq = none
  40af44:	add	x1, x1, #0xff
  40af48:	mov	x3, x8
  40af4c:	mov	x29, sp
  40af50:	bl	4026b0 <fprintf@plt>
  40af54:	lsr	w0, w0, #31
  40af58:	ldp	x29, x30, [sp], #16
  40af5c:	ret
  40af60:	stp	x29, x30, [sp, #-64]!
  40af64:	stp	x22, x21, [sp, #32]
  40af68:	mov	x22, x0
  40af6c:	mov	w1, #0x2f                  	// #47
  40af70:	mov	x0, x2
  40af74:	str	x23, [sp, #16]
  40af78:	stp	x20, x19, [sp, #48]
  40af7c:	mov	x29, sp
  40af80:	mov	w19, w5
  40af84:	mov	w20, w4
  40af88:	mov	w23, w3
  40af8c:	mov	x21, x2
  40af90:	bl	402370 <strrchr@plt>
  40af94:	cbz	x0, 40afb4 <ferror@plt+0x88c4>
  40af98:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40af9c:	sub	w2, w0, w21
  40afa0:	add	x1, x1, #0x19e
  40afa4:	mov	x0, x22
  40afa8:	mov	x3, x21
  40afac:	bl	4026b0 <fprintf@plt>
  40afb0:	tbnz	w0, #31, 40afdc <ferror@plt+0x88ec>
  40afb4:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40afb8:	and	w2, w23, #0xff
  40afbc:	add	x1, x1, #0x1b6
  40afc0:	mov	x0, x22
  40afc4:	mov	x3, x21
  40afc8:	mov	w4, w20
  40afcc:	mov	w5, w19
  40afd0:	bl	4026b0 <fprintf@plt>
  40afd4:	lsr	w0, w0, #31
  40afd8:	b	40afe0 <ferror@plt+0x88f0>
  40afdc:	mov	w0, #0x1                   	// #1
  40afe0:	ldp	x20, x19, [sp, #48]
  40afe4:	ldp	x22, x21, [sp, #32]
  40afe8:	ldr	x23, [sp, #16]
  40afec:	ldp	x29, x30, [sp], #64
  40aff0:	ret
  40aff4:	stp	x29, x30, [sp, #-16]!
  40aff8:	mov	x8, x2
  40affc:	mov	x2, x1
  40b000:	adrp	x1, 419000 <ferror@plt+0x16910>
  40b004:	mov	w6, w5
  40b008:	mov	w5, w4
  40b00c:	and	w4, w3, #0xff
  40b010:	add	x1, x1, #0xaae
  40b014:	mov	x3, x8
  40b018:	mov	x29, sp
  40b01c:	bl	4026b0 <fprintf@plt>
  40b020:	lsr	w0, w0, #31
  40b024:	ldp	x29, x30, [sp], #16
  40b028:	ret
  40b02c:	stp	x29, x30, [sp, #-16]!
  40b030:	mov	x29, sp
  40b034:	cbz	x1, 40b048 <ferror@plt+0x8958>
  40b038:	stp	xzr, xzr, [x0]
  40b03c:	stp	xzr, x1, [x0, #16]
  40b040:	ldp	x29, x30, [sp], #16
  40b044:	ret
  40b048:	adrp	x0, 41a000 <ferror@plt+0x17910>
  40b04c:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40b050:	adrp	x3, 41a000 <ferror@plt+0x17910>
  40b054:	add	x0, x0, #0x418
  40b058:	add	x1, x1, #0x421
  40b05c:	add	x3, x3, #0x430
  40b060:	mov	w2, #0x2a                  	// #42
  40b064:	bl	402630 <__assert_fail@plt>
  40b068:	stp	x29, x30, [sp, #-32]!
  40b06c:	stp	x20, x19, [sp, #16]
  40b070:	ldp	x9, x8, [x0, #8]
  40b074:	mov	x19, x0
  40b078:	mov	x20, x1
  40b07c:	mov	x29, sp
  40b080:	add	x9, x9, #0x1
  40b084:	cmp	x9, x8
  40b088:	b.cc	40b0a0 <ferror@plt+0x89b0>  // b.lo, b.ul, b.last
  40b08c:	ldr	x9, [x19, #24]
  40b090:	mov	x0, x19
  40b094:	add	x1, x9, x8
  40b098:	bl	40b0bc <ferror@plt+0x89cc>
  40b09c:	tbnz	w0, #31, 40b0b0 <ferror@plt+0x89c0>
  40b0a0:	ldp	x8, x0, [x19]
  40b0a4:	str	x20, [x8, x0, lsl #3]
  40b0a8:	add	x8, x0, #0x1
  40b0ac:	str	x8, [x19, #8]
  40b0b0:	ldp	x20, x19, [sp, #16]
  40b0b4:	ldp	x29, x30, [sp], #32
  40b0b8:	ret
  40b0bc:	stp	x29, x30, [sp, #-32]!
  40b0c0:	stp	x20, x19, [sp, #16]
  40b0c4:	mov	x19, x0
  40b0c8:	ldr	x0, [x0]
  40b0cc:	mov	x20, x1
  40b0d0:	lsl	x1, x1, #3
  40b0d4:	mov	x29, sp
  40b0d8:	bl	4022f0 <realloc@plt>
  40b0dc:	cbz	x0, 40b0f4 <ferror@plt+0x8a04>
  40b0e0:	mov	x8, x0
  40b0e4:	mov	w0, wzr
  40b0e8:	str	x8, [x19]
  40b0ec:	str	x20, [x19, #16]
  40b0f0:	b	40b0f8 <ferror@plt+0x8a08>
  40b0f4:	mov	w0, #0xfffffff4            	// #-12
  40b0f8:	ldp	x20, x19, [sp, #16]
  40b0fc:	ldp	x29, x30, [sp], #32
  40b100:	ret
  40b104:	stp	x29, x30, [sp, #-16]!
  40b108:	ldr	x9, [x0, #8]
  40b10c:	mov	x29, sp
  40b110:	cmp	x9, #0x1
  40b114:	b.lt	40b134 <ferror@plt+0x8a44>  // b.tstop
  40b118:	ldr	x8, [x0]
  40b11c:	add	x9, x8, x9, lsl #3
  40b120:	ldr	x10, [x8], #8
  40b124:	cmp	x10, x1
  40b128:	b.eq	40b140 <ferror@plt+0x8a50>  // b.none
  40b12c:	cmp	x8, x9
  40b130:	b.cc	40b120 <ferror@plt+0x8a30>  // b.lo, b.ul, b.last
  40b134:	bl	40b068 <ferror@plt+0x8978>
  40b138:	ldp	x29, x30, [sp], #16
  40b13c:	ret
  40b140:	mov	w0, #0xffffffef            	// #-17
  40b144:	ldp	x29, x30, [sp], #16
  40b148:	ret
  40b14c:	stp	x29, x30, [sp, #-32]!
  40b150:	str	x19, [sp, #16]
  40b154:	mov	x19, x0
  40b158:	ldr	x0, [x0]
  40b15c:	mov	x29, sp
  40b160:	bl	4024a0 <free@plt>
  40b164:	stp	xzr, xzr, [x19, #8]
  40b168:	ldr	x19, [sp, #16]
  40b16c:	ldp	x29, x30, [sp], #32
  40b170:	ret
  40b174:	stp	x29, x30, [sp, #-16]!
  40b178:	ldp	x8, x9, [x0]
  40b17c:	mov	x3, x1
  40b180:	mov	w2, #0x8                   	// #8
  40b184:	mov	x29, sp
  40b188:	mov	x0, x8
  40b18c:	mov	x1, x9
  40b190:	bl	4021b0 <qsort@plt>
  40b194:	ldp	x29, x30, [sp], #16
  40b198:	ret
  40b19c:	stp	x29, x30, [sp, #-48]!
  40b1a0:	stp	x20, x19, [sp, #32]
  40b1a4:	sub	w20, w0, #0x1
  40b1a8:	clz	w8, w20
  40b1ac:	neg	w8, w8
  40b1b0:	mov	w9, #0x1                   	// #1
  40b1b4:	str	x21, [sp, #16]
  40b1b8:	lsl	w21, w9, w8
  40b1bc:	lsl	x8, x21, #4
  40b1c0:	mov	x19, x1
  40b1c4:	add	x1, x8, #0x18
  40b1c8:	mov	w0, #0x1                   	// #1
  40b1cc:	mov	x29, sp
  40b1d0:	bl	4022b0 <calloc@plt>
  40b1d4:	cbz	x0, 40b200 <ferror@plt+0x8b10>
  40b1d8:	lsr	w8, w21, #5
  40b1dc:	str	x19, [x0, #16]
  40b1e0:	stp	w8, w21, [x0, #4]
  40b1e4:	cbz	w8, 40b1f8 <ferror@plt+0x8b08>
  40b1e8:	cmp	w20, #0x800
  40b1ec:	b.cc	40b200 <ferror@plt+0x8b10>  // b.lo, b.ul, b.last
  40b1f0:	mov	w8, #0x40                  	// #64
  40b1f4:	b	40b1fc <ferror@plt+0x8b0c>
  40b1f8:	mov	w8, #0x4                   	// #4
  40b1fc:	str	w8, [x0, #4]
  40b200:	ldp	x20, x19, [sp, #32]
  40b204:	ldr	x21, [sp, #16]
  40b208:	ldp	x29, x30, [sp], #48
  40b20c:	ret
  40b210:	cbz	x0, 40b2a0 <ferror@plt+0x8bb0>
  40b214:	stp	x29, x30, [sp, #-64]!
  40b218:	stp	x22, x21, [sp, #32]
  40b21c:	stp	x20, x19, [sp, #48]
  40b220:	ldr	w8, [x0, #8]
  40b224:	mov	x19, x0
  40b228:	str	x23, [sp, #16]
  40b22c:	mov	x29, sp
  40b230:	cbz	w8, 40b288 <ferror@plt+0x8b98>
  40b234:	add	x8, x19, x8, lsl #4
  40b238:	add	x20, x8, #0x18
  40b23c:	add	x21, x19, #0x18
  40b240:	b	40b254 <ferror@plt+0x8b64>
  40b244:	ldr	x0, [x21], #16
  40b248:	bl	4024a0 <free@plt>
  40b24c:	cmp	x21, x20
  40b250:	b.cs	40b288 <ferror@plt+0x8b98>  // b.hs, b.nlast
  40b254:	ldr	x8, [x19, #16]
  40b258:	cbz	x8, 40b244 <ferror@plt+0x8b54>
  40b25c:	ldr	w8, [x21, #8]
  40b260:	cbz	w8, 40b244 <ferror@plt+0x8b54>
  40b264:	ldr	x22, [x21]
  40b268:	add	x23, x22, x8, lsl #4
  40b26c:	ldr	x8, [x19, #16]
  40b270:	ldr	x0, [x22, #8]
  40b274:	blr	x8
  40b278:	add	x22, x22, #0x10
  40b27c:	cmp	x22, x23
  40b280:	b.cc	40b26c <ferror@plt+0x8b7c>  // b.lo, b.ul, b.last
  40b284:	b	40b244 <ferror@plt+0x8b54>
  40b288:	mov	x0, x19
  40b28c:	bl	4024a0 <free@plt>
  40b290:	ldp	x20, x19, [sp, #48]
  40b294:	ldp	x22, x21, [sp, #32]
  40b298:	ldr	x23, [sp, #16]
  40b29c:	ldp	x29, x30, [sp], #64
  40b2a0:	ret
  40b2a4:	stp	x29, x30, [sp, #-80]!
  40b2a8:	stp	x20, x19, [sp, #64]
  40b2ac:	mov	x19, x0
  40b2b0:	mov	x0, x1
  40b2b4:	str	x25, [sp, #16]
  40b2b8:	stp	x24, x23, [sp, #32]
  40b2bc:	stp	x22, x21, [sp, #48]
  40b2c0:	mov	x29, sp
  40b2c4:	mov	x20, x2
  40b2c8:	mov	x21, x1
  40b2cc:	bl	4020b0 <strlen@plt>
  40b2d0:	mov	x1, x0
  40b2d4:	mov	x0, x21
  40b2d8:	bl	40b408 <ferror@plt+0x8d18>
  40b2dc:	ldr	w8, [x19, #8]
  40b2e0:	sub	w8, w8, #0x1
  40b2e4:	and	w8, w8, w0
  40b2e8:	add	x25, x19, w8, uxtw #4
  40b2ec:	ldr	w8, [x25, #36]!
  40b2f0:	mov	x24, x25
  40b2f4:	ldr	w9, [x24, #-4]!
  40b2f8:	sub	x23, x25, #0xc
  40b2fc:	add	w9, w9, #0x1
  40b300:	cmp	w9, w8
  40b304:	b.cc	40b348 <ferror@plt+0x8c58>  // b.lo, b.ul, b.last
  40b308:	ldr	w9, [x19, #4]
  40b30c:	ldr	x0, [x23]
  40b310:	add	w22, w9, w8
  40b314:	lsl	x1, x22, #4
  40b318:	bl	4022f0 <realloc@plt>
  40b31c:	cbz	x0, 40b334 <ferror@plt+0x8c44>
  40b320:	mov	w8, #0x1                   	// #1
  40b324:	str	x0, [x23]
  40b328:	str	w22, [x25]
  40b32c:	cbnz	w8, 40b348 <ferror@plt+0x8c58>
  40b330:	b	40b3ec <ferror@plt+0x8cfc>
  40b334:	bl	402640 <__errno_location@plt>
  40b338:	ldr	w9, [x0]
  40b33c:	mov	w8, wzr
  40b340:	neg	w22, w9
  40b344:	cbz	w8, 40b3ec <ferror@plt+0x8cfc>
  40b348:	ldr	w8, [x24]
  40b34c:	ldr	x23, [x23]
  40b350:	cbz	w8, 40b3cc <ferror@plt+0x8cdc>
  40b354:	add	x25, x23, x8, lsl #4
  40b358:	ldr	x1, [x23]
  40b35c:	mov	x0, x21
  40b360:	bl	402430 <strcmp@plt>
  40b364:	cbz	w0, 40b388 <ferror@plt+0x8c98>
  40b368:	tbz	w0, #31, 40b3ac <ferror@plt+0x8cbc>
  40b36c:	add	x0, x23, #0x10
  40b370:	sub	x2, x25, x23
  40b374:	mov	x1, x23
  40b378:	bl	402080 <memmove@plt>
  40b37c:	mov	w8, #0x2                   	// #2
  40b380:	cbz	w8, 40b3b4 <ferror@plt+0x8cc4>
  40b384:	b	40b3c4 <ferror@plt+0x8cd4>
  40b388:	ldr	x8, [x19, #16]
  40b38c:	cbz	x8, 40b398 <ferror@plt+0x8ca8>
  40b390:	ldr	x0, [x23, #8]
  40b394:	blr	x8
  40b398:	mov	w22, wzr
  40b39c:	stp	x21, x20, [x23]
  40b3a0:	mov	w8, #0x1                   	// #1
  40b3a4:	cbz	w8, 40b3b4 <ferror@plt+0x8cc4>
  40b3a8:	b	40b3c4 <ferror@plt+0x8cd4>
  40b3ac:	mov	w8, wzr
  40b3b0:	cbnz	w8, 40b3c4 <ferror@plt+0x8cd4>
  40b3b4:	add	x23, x23, #0x10
  40b3b8:	cmp	x23, x25
  40b3bc:	b.cc	40b358 <ferror@plt+0x8c68>  // b.lo, b.ul, b.last
  40b3c0:	b	40b3cc <ferror@plt+0x8cdc>
  40b3c4:	cmp	w8, #0x2
  40b3c8:	b.ne	40b3ec <ferror@plt+0x8cfc>  // b.any
  40b3cc:	stp	x21, x20, [x23]
  40b3d0:	ldr	w8, [x24]
  40b3d4:	mov	w22, wzr
  40b3d8:	add	w8, w8, #0x1
  40b3dc:	str	w8, [x24]
  40b3e0:	ldr	w8, [x19]
  40b3e4:	add	w8, w8, #0x1
  40b3e8:	str	w8, [x19]
  40b3ec:	mov	w0, w22
  40b3f0:	ldp	x20, x19, [sp, #64]
  40b3f4:	ldp	x22, x21, [sp, #48]
  40b3f8:	ldp	x24, x23, [sp, #32]
  40b3fc:	ldr	x25, [sp, #16]
  40b400:	ldp	x29, x30, [sp], #80
  40b404:	ret
  40b408:	lsr	w9, w1, #2
  40b40c:	and	w8, w1, #0x3
  40b410:	cbz	w9, 40b44c <ferror@plt+0x8d5c>
  40b414:	sub	w10, w9, #0x1
  40b418:	lsl	x10, x10, #2
  40b41c:	add	x10, x10, #0x4
  40b420:	mov	x11, x0
  40b424:	ldrh	w12, [x11]
  40b428:	ldrh	w13, [x11, #2]
  40b42c:	subs	w9, w9, #0x1
  40b430:	add	x11, x11, #0x4
  40b434:	add	w12, w1, w12
  40b438:	eor	w13, w12, w13, lsl #11
  40b43c:	eor	w12, w13, w12, lsl #16
  40b440:	add	w1, w12, w12, lsr #11
  40b444:	b.ne	40b424 <ferror@plt+0x8d34>  // b.any
  40b448:	add	x0, x0, x10
  40b44c:	cmp	w8, #0x1
  40b450:	b.eq	40b480 <ferror@plt+0x8d90>  // b.none
  40b454:	cmp	w8, #0x2
  40b458:	b.eq	40b494 <ferror@plt+0x8da4>  // b.none
  40b45c:	cmp	w8, #0x3
  40b460:	b.ne	40b4a4 <ferror@plt+0x8db4>  // b.any
  40b464:	ldrh	w8, [x0]
  40b468:	ldrb	w9, [x0, #2]
  40b46c:	add	w8, w1, w8
  40b470:	eor	w8, w8, w8, lsl #16
  40b474:	eor	w8, w8, w9, lsl #18
  40b478:	add	w1, w8, w8, lsr #11
  40b47c:	b	40b4a4 <ferror@plt+0x8db4>
  40b480:	ldrb	w8, [x0]
  40b484:	add	w8, w1, w8
  40b488:	eor	w8, w8, w8, lsl #10
  40b48c:	add	w1, w8, w8, lsr #1
  40b490:	b	40b4a4 <ferror@plt+0x8db4>
  40b494:	ldrh	w8, [x0]
  40b498:	add	w8, w1, w8
  40b49c:	eor	w8, w8, w8, lsl #11
  40b4a0:	add	w1, w8, w8, lsr #17
  40b4a4:	eor	w8, w1, w1, lsl #3
  40b4a8:	add	w8, w8, w8, lsr #5
  40b4ac:	eor	w8, w8, w8, lsl #4
  40b4b0:	add	w8, w8, w8, lsr #17
  40b4b4:	eor	w8, w8, w8, lsl #25
  40b4b8:	add	w0, w8, w8, lsr #6
  40b4bc:	ret
  40b4c0:	stp	x29, x30, [sp, #-80]!
  40b4c4:	stp	x20, x19, [sp, #64]
  40b4c8:	mov	x19, x0
  40b4cc:	mov	x0, x1
  40b4d0:	str	x25, [sp, #16]
  40b4d4:	stp	x24, x23, [sp, #32]
  40b4d8:	stp	x22, x21, [sp, #48]
  40b4dc:	mov	x29, sp
  40b4e0:	mov	x20, x2
  40b4e4:	mov	x21, x1
  40b4e8:	bl	4020b0 <strlen@plt>
  40b4ec:	mov	x1, x0
  40b4f0:	mov	x0, x21
  40b4f4:	bl	40b408 <ferror@plt+0x8d18>
  40b4f8:	ldr	w8, [x19, #8]
  40b4fc:	sub	w8, w8, #0x1
  40b500:	and	w8, w8, w0
  40b504:	add	x25, x19, w8, uxtw #4
  40b508:	ldr	w8, [x25, #36]!
  40b50c:	mov	x24, x25
  40b510:	ldr	w9, [x24, #-4]!
  40b514:	sub	x23, x25, #0xc
  40b518:	add	w9, w9, #0x1
  40b51c:	cmp	w9, w8
  40b520:	b.cc	40b564 <ferror@plt+0x8e74>  // b.lo, b.ul, b.last
  40b524:	ldr	w9, [x19, #4]
  40b528:	ldr	x0, [x23]
  40b52c:	add	w22, w9, w8
  40b530:	lsl	x1, x22, #4
  40b534:	bl	4022f0 <realloc@plt>
  40b538:	cbz	x0, 40b550 <ferror@plt+0x8e60>
  40b53c:	mov	w8, #0x1                   	// #1
  40b540:	str	x0, [x23]
  40b544:	str	w22, [x25]
  40b548:	cbnz	w8, 40b564 <ferror@plt+0x8e74>
  40b54c:	b	40b5f4 <ferror@plt+0x8f04>
  40b550:	bl	402640 <__errno_location@plt>
  40b554:	ldr	w9, [x0]
  40b558:	mov	w8, wzr
  40b55c:	neg	w22, w9
  40b560:	cbz	w8, 40b5f4 <ferror@plt+0x8f04>
  40b564:	ldr	w8, [x24]
  40b568:	ldr	x23, [x23]
  40b56c:	cbz	w8, 40b5d4 <ferror@plt+0x8ee4>
  40b570:	add	x25, x23, x8, lsl #4
  40b574:	ldr	x1, [x23]
  40b578:	mov	x0, x21
  40b57c:	bl	402430 <strcmp@plt>
  40b580:	cbz	w0, 40b5a4 <ferror@plt+0x8eb4>
  40b584:	tbz	w0, #31, 40b5b4 <ferror@plt+0x8ec4>
  40b588:	add	x0, x23, #0x10
  40b58c:	sub	x2, x25, x23
  40b590:	mov	x1, x23
  40b594:	bl	402080 <memmove@plt>
  40b598:	mov	w8, #0x2                   	// #2
  40b59c:	cbz	w8, 40b5bc <ferror@plt+0x8ecc>
  40b5a0:	b	40b5cc <ferror@plt+0x8edc>
  40b5a4:	mov	w22, #0xffffffef            	// #-17
  40b5a8:	mov	w8, #0x1                   	// #1
  40b5ac:	cbz	w8, 40b5bc <ferror@plt+0x8ecc>
  40b5b0:	b	40b5cc <ferror@plt+0x8edc>
  40b5b4:	mov	w8, wzr
  40b5b8:	cbnz	w8, 40b5cc <ferror@plt+0x8edc>
  40b5bc:	add	x23, x23, #0x10
  40b5c0:	cmp	x23, x25
  40b5c4:	b.cc	40b574 <ferror@plt+0x8e84>  // b.lo, b.ul, b.last
  40b5c8:	b	40b5d4 <ferror@plt+0x8ee4>
  40b5cc:	cmp	w8, #0x2
  40b5d0:	b.ne	40b5f4 <ferror@plt+0x8f04>  // b.any
  40b5d4:	stp	x21, x20, [x23]
  40b5d8:	ldr	w8, [x24]
  40b5dc:	mov	w22, wzr
  40b5e0:	add	w8, w8, #0x1
  40b5e4:	str	w8, [x24]
  40b5e8:	ldr	w8, [x19]
  40b5ec:	add	w8, w8, #0x1
  40b5f0:	str	w8, [x19]
  40b5f4:	mov	w0, w22
  40b5f8:	ldp	x20, x19, [sp, #64]
  40b5fc:	ldp	x22, x21, [sp, #48]
  40b600:	ldp	x24, x23, [sp, #32]
  40b604:	ldr	x25, [sp, #16]
  40b608:	ldp	x29, x30, [sp], #80
  40b60c:	ret
  40b610:	sub	sp, sp, #0x30
  40b614:	stp	x20, x19, [sp, #32]
  40b618:	mov	x20, x0
  40b61c:	mov	x0, x1
  40b620:	stp	x29, x30, [sp, #16]
  40b624:	add	x29, sp, #0x10
  40b628:	mov	x19, x1
  40b62c:	bl	4020b0 <strlen@plt>
  40b630:	mov	x1, x0
  40b634:	mov	x0, x19
  40b638:	bl	40b408 <ferror@plt+0x8d18>
  40b63c:	ldr	w8, [x20, #8]
  40b640:	stp	x19, xzr, [sp]
  40b644:	adrp	x4, 40b000 <ferror@plt+0x8910>
  40b648:	add	x4, x4, #0x684
  40b64c:	sub	w8, w8, #0x1
  40b650:	and	w8, w8, w0
  40b654:	add	x8, x20, w8, uxtw #4
  40b658:	ldr	x1, [x8, #24]
  40b65c:	ldr	w2, [x8, #32]
  40b660:	mov	x0, sp
  40b664:	mov	w3, #0x10                  	// #16
  40b668:	bl	4022d0 <bsearch@plt>
  40b66c:	cbz	x0, 40b674 <ferror@plt+0x8f84>
  40b670:	ldr	x0, [x0, #8]
  40b674:	ldp	x20, x19, [sp, #32]
  40b678:	ldp	x29, x30, [sp, #16]
  40b67c:	add	sp, sp, #0x30
  40b680:	ret
  40b684:	stp	x29, x30, [sp, #-16]!
  40b688:	ldr	x0, [x0]
  40b68c:	ldr	x1, [x1]
  40b690:	mov	x29, sp
  40b694:	bl	402430 <strcmp@plt>
  40b698:	ldp	x29, x30, [sp], #16
  40b69c:	ret
  40b6a0:	sub	sp, sp, #0x50
  40b6a4:	stp	x20, x19, [sp, #64]
  40b6a8:	mov	x19, x0
  40b6ac:	mov	x0, x1
  40b6b0:	stp	x29, x30, [sp, #16]
  40b6b4:	str	x23, [sp, #32]
  40b6b8:	stp	x22, x21, [sp, #48]
  40b6bc:	add	x29, sp, #0x10
  40b6c0:	mov	x20, x1
  40b6c4:	bl	4020b0 <strlen@plt>
  40b6c8:	mov	x1, x0
  40b6cc:	mov	x0, x20
  40b6d0:	bl	40b408 <ferror@plt+0x8d18>
  40b6d4:	ldr	w8, [x19, #8]
  40b6d8:	stp	x20, xzr, [sp]
  40b6dc:	adrp	x4, 40b000 <ferror@plt+0x8910>
  40b6e0:	add	x4, x4, #0x684
  40b6e4:	sub	w8, w8, #0x1
  40b6e8:	and	w22, w8, w0
  40b6ec:	add	x21, x19, w22, uxtw #4
  40b6f0:	ldr	x1, [x21, #24]!
  40b6f4:	mov	x0, sp
  40b6f8:	mov	w3, #0x10                  	// #16
  40b6fc:	mov	x23, x21
  40b700:	ldr	w2, [x23, #8]!
  40b704:	bl	4022d0 <bsearch@plt>
  40b708:	cbz	x0, 40b7a0 <ferror@plt+0x90b0>
  40b70c:	ldr	x8, [x19, #16]
  40b710:	mov	x20, x0
  40b714:	cbz	x8, 40b720 <ferror@plt+0x9030>
  40b718:	ldr	x0, [x20, #8]
  40b71c:	blr	x8
  40b720:	ldr	x8, [x21]
  40b724:	ldr	w9, [x23]
  40b728:	add	x1, x20, #0x10
  40b72c:	mov	x0, x20
  40b730:	add	x8, x8, x9, lsl #4
  40b734:	sub	x2, x8, x20
  40b738:	bl	402080 <memmove@plt>
  40b73c:	ldr	w8, [x23]
  40b740:	add	x20, x19, x22, lsl #4
  40b744:	sub	w9, w8, #0x1
  40b748:	str	w9, [x23]
  40b74c:	ldp	w10, w8, [x19]
  40b750:	sub	w10, w10, #0x1
  40b754:	str	w10, [x19]
  40b758:	ldr	w10, [x20, #36]!
  40b75c:	udiv	w9, w9, w8
  40b760:	add	w22, w9, #0x1
  40b764:	udiv	w10, w10, w8
  40b768:	cmp	w22, w10
  40b76c:	b.cs	40b7a8 <ferror@plt+0x90b8>  // b.hs, b.nlast
  40b770:	ldr	x0, [x21]
  40b774:	mul	w8, w22, w8
  40b778:	lsl	x1, x8, #4
  40b77c:	bl	4022f0 <realloc@plt>
  40b780:	cbz	x0, 40b7ac <ferror@plt+0x90bc>
  40b784:	mov	x8, x0
  40b788:	str	x8, [x21]
  40b78c:	ldr	w8, [x19, #4]
  40b790:	mov	w0, wzr
  40b794:	mul	w8, w8, w22
  40b798:	str	w8, [x20]
  40b79c:	b	40b7ac <ferror@plt+0x90bc>
  40b7a0:	mov	w0, #0xfffffffe            	// #-2
  40b7a4:	b	40b7ac <ferror@plt+0x90bc>
  40b7a8:	mov	w0, wzr
  40b7ac:	ldp	x20, x19, [sp, #64]
  40b7b0:	ldp	x22, x21, [sp, #48]
  40b7b4:	ldr	x23, [sp, #32]
  40b7b8:	ldp	x29, x30, [sp, #16]
  40b7bc:	add	sp, sp, #0x50
  40b7c0:	ret
  40b7c4:	ldr	w0, [x0]
  40b7c8:	ret
  40b7cc:	mov	x8, #0xffffffff00000000    	// #-4294967296
  40b7d0:	stp	x0, x8, [x1]
  40b7d4:	ret
  40b7d8:	ldp	w11, w8, [x0, #8]
  40b7dc:	ldr	x9, [x0]
  40b7e0:	add	w8, w8, #0x1
  40b7e4:	add	x10, x9, x11, lsl #4
  40b7e8:	str	w8, [x0, #12]
  40b7ec:	ldr	w12, [x10, #32]
  40b7f0:	cmp	w8, w12
  40b7f4:	add	x8, x10, #0x18
  40b7f8:	b.cc	40b854 <ferror@plt+0x9164>  // b.lo, b.ul, b.last
  40b7fc:	add	w12, w11, #0x1
  40b800:	stp	w12, wzr, [x0, #8]
  40b804:	ldr	w10, [x9, #8]
  40b808:	cmp	w12, w10
  40b80c:	cset	w10, cc  // cc = lo, ul, last
  40b810:	b.cs	40b850 <ferror@plt+0x9160>  // b.hs, b.nlast
  40b814:	add	x8, x9, w12, uxtw #4
  40b818:	ldr	w12, [x8, #32]
  40b81c:	add	x8, x8, #0x18
  40b820:	cbnz	w12, 40b850 <ferror@plt+0x9160>
  40b824:	add	w11, w11, #0x2
  40b828:	str	w11, [x0, #8]
  40b82c:	ldr	w10, [x9, #8]
  40b830:	cmp	w11, w10
  40b834:	cset	w10, cc  // cc = lo, ul, last
  40b838:	b.cs	40b850 <ferror@plt+0x9160>  // b.hs, b.nlast
  40b83c:	add	x8, x9, w11, uxtw #4
  40b840:	ldr	w12, [x8, #32]
  40b844:	add	x8, x8, #0x18
  40b848:	add	w11, w11, #0x1
  40b84c:	cbz	w12, 40b828 <ferror@plt+0x9138>
  40b850:	cbz	w10, 40b880 <ferror@plt+0x9190>
  40b854:	ldr	x8, [x8]
  40b858:	ldr	w9, [x0, #12]
  40b85c:	add	x8, x8, x9, lsl #4
  40b860:	cbz	x2, 40b86c <ferror@plt+0x917c>
  40b864:	ldr	x9, [x8, #8]
  40b868:	str	x9, [x2]
  40b86c:	cbz	x1, 40b878 <ferror@plt+0x9188>
  40b870:	ldr	x8, [x8]
  40b874:	str	x8, [x1]
  40b878:	mov	w0, #0x1                   	// #1
  40b87c:	ret
  40b880:	mov	w0, wzr
  40b884:	ret
  40b888:	stp	x29, x30, [sp, #-48]!
  40b88c:	stp	x22, x21, [sp, #16]
  40b890:	stp	x20, x19, [sp, #32]
  40b894:	ldr	x21, [x0, #8]
  40b898:	mov	x29, sp
  40b89c:	cmp	x21, x1
  40b8a0:	b.cs	40b8cc <ferror@plt+0x91dc>  // b.hs, b.nlast
  40b8a4:	ldrb	w8, [x0, #16]
  40b8a8:	mov	x19, x0
  40b8ac:	mov	x20, x1
  40b8b0:	cbz	w8, 40b8d4 <ferror@plt+0x91e4>
  40b8b4:	ldr	x0, [x19]
  40b8b8:	mov	x1, x20
  40b8bc:	bl	4022f0 <realloc@plt>
  40b8c0:	mov	x22, x0
  40b8c4:	cbnz	x0, 40b8f0 <ferror@plt+0x9200>
  40b8c8:	b	40b904 <ferror@plt+0x9214>
  40b8cc:	mov	w0, wzr
  40b8d0:	b	40b908 <ferror@plt+0x9218>
  40b8d4:	mov	x0, x20
  40b8d8:	bl	402240 <malloc@plt>
  40b8dc:	cbz	x0, 40b904 <ferror@plt+0x9214>
  40b8e0:	ldr	x1, [x19]
  40b8e4:	mov	x2, x21
  40b8e8:	mov	x22, x0
  40b8ec:	bl	402070 <memcpy@plt>
  40b8f0:	mov	w0, wzr
  40b8f4:	mov	w8, #0x1                   	// #1
  40b8f8:	stp	x22, x20, [x19]
  40b8fc:	strb	w8, [x19, #16]
  40b900:	b	40b908 <ferror@plt+0x9218>
  40b904:	mov	w0, #0xfffffff4            	// #-12
  40b908:	ldp	x20, x19, [sp, #32]
  40b90c:	ldp	x22, x21, [sp, #16]
  40b910:	ldp	x29, x30, [sp], #48
  40b914:	ret
  40b918:	stp	x29, x30, [sp, #-16]!
  40b91c:	ldrb	w8, [x0, #16]
  40b920:	mov	x29, sp
  40b924:	cbz	w8, 40b930 <ferror@plt+0x9240>
  40b928:	ldr	x0, [x0]
  40b92c:	bl	4024a0 <free@plt>
  40b930:	ldp	x29, x30, [sp], #16
  40b934:	ret
  40b938:	stp	x29, x30, [sp, #-48]!
  40b93c:	str	x21, [sp, #16]
  40b940:	mov	x21, x0
  40b944:	mov	x0, x1
  40b948:	stp	x20, x19, [sp, #32]
  40b94c:	mov	x29, sp
  40b950:	mov	x20, x1
  40b954:	bl	402240 <malloc@plt>
  40b958:	mov	x19, x0
  40b95c:	cbz	x0, 40b970 <ferror@plt+0x9280>
  40b960:	mov	x0, x19
  40b964:	mov	x1, x21
  40b968:	mov	x2, x20
  40b96c:	bl	402070 <memcpy@plt>
  40b970:	mov	x0, x19
  40b974:	ldp	x20, x19, [sp, #32]
  40b978:	ldr	x21, [sp, #16]
  40b97c:	ldp	x29, x30, [sp], #48
  40b980:	ret
  40b984:	ldrb	w9, [x0]
  40b988:	cbz	w9, 40b9b0 <ferror@plt+0x92c0>
  40b98c:	add	x8, x0, #0x1
  40b990:	b	40b99c <ferror@plt+0x92ac>
  40b994:	ldrb	w9, [x8], #1
  40b998:	cbz	w9, 40b9b0 <ferror@plt+0x92c0>
  40b99c:	and	w9, w9, #0xff
  40b9a0:	cmp	w9, w1, uxtb
  40b9a4:	b.ne	40b994 <ferror@plt+0x92a4>  // b.any
  40b9a8:	sturb	w2, [x8, #-1]
  40b9ac:	b	40b994 <ferror@plt+0x92a4>
  40b9b0:	ret
  40b9b4:	mov	x8, xzr
  40b9b8:	mov	w9, #0x5f                  	// #95
  40b9bc:	ldrb	w11, [x0, x8]
  40b9c0:	cmp	w11, #0x5a
  40b9c4:	b.gt	40b9e4 <ferror@plt+0x92f4>
  40b9c8:	cbz	w11, 40ba30 <ferror@plt+0x9340>
  40b9cc:	cmp	w11, #0x2d
  40b9d0:	b.ne	40ba20 <ferror@plt+0x9330>  // b.any
  40b9d4:	mov	w10, wzr
  40b9d8:	strb	w9, [x1, x8]
  40b9dc:	cbz	w10, 40ba38 <ferror@plt+0x9348>
  40b9e0:	b	40ba48 <ferror@plt+0x9358>
  40b9e4:	cmp	w11, #0x5d
  40b9e8:	b.eq	40ba14 <ferror@plt+0x9324>  // b.none
  40b9ec:	cmp	w11, #0x5b
  40b9f0:	b.ne	40ba20 <ferror@plt+0x9330>  // b.any
  40b9f4:	ldrb	w11, [x0, x8]
  40b9f8:	cbz	w11, 40ba14 <ferror@plt+0x9324>
  40b9fc:	cmp	w11, #0x5d
  40ba00:	b.eq	40ba20 <ferror@plt+0x9330>  // b.none
  40ba04:	strb	w11, [x1, x8]
  40ba08:	add	x8, x8, #0x1
  40ba0c:	ldrb	w11, [x0, x8]
  40ba10:	cbnz	w11, 40b9fc <ferror@plt+0x930c>
  40ba14:	mov	w10, #0x1                   	// #1
  40ba18:	cbz	w10, 40ba38 <ferror@plt+0x9348>
  40ba1c:	b	40ba48 <ferror@plt+0x9358>
  40ba20:	mov	w10, wzr
  40ba24:	strb	w11, [x1, x8]
  40ba28:	cbz	w10, 40ba38 <ferror@plt+0x9348>
  40ba2c:	b	40ba48 <ferror@plt+0x9358>
  40ba30:	mov	w10, #0x8                   	// #8
  40ba34:	cbnz	w10, 40ba48 <ferror@plt+0x9358>
  40ba38:	add	x8, x8, #0x1
  40ba3c:	cmp	x8, #0xfff
  40ba40:	b.cc	40b9bc <ferror@plt+0x92cc>  // b.lo, b.ul, b.last
  40ba44:	b	40ba50 <ferror@plt+0x9360>
  40ba48:	cmp	w10, #0x8
  40ba4c:	b.ne	40ba64 <ferror@plt+0x9374>  // b.any
  40ba50:	mov	w0, wzr
  40ba54:	strb	wzr, [x1, x8]
  40ba58:	cbz	x2, 40ba60 <ferror@plt+0x9370>
  40ba5c:	str	x8, [x2]
  40ba60:	ret
  40ba64:	mov	w0, #0xffffffea            	// #-22
  40ba68:	ret
  40ba6c:	stp	x29, x30, [sp, #-48]!
  40ba70:	stp	x22, x21, [sp, #16]
  40ba74:	stp	x20, x19, [sp, #32]
  40ba78:	mov	x29, sp
  40ba7c:	cbz	x0, 40bae8 <ferror@plt+0x93f8>
  40ba80:	adrp	x20, 41a000 <ferror@plt+0x17910>
  40ba84:	mov	x19, x0
  40ba88:	mov	w21, wzr
  40ba8c:	mov	w22, #0x5f                  	// #95
  40ba90:	add	x20, x20, #0x458
  40ba94:	b	40baa8 <ferror@plt+0x93b8>
  40ba98:	cmp	w8, #0x2d
  40ba9c:	b.ne	40bad8 <ferror@plt+0x93e8>  // b.any
  40baa0:	strb	w22, [x0]
  40baa4:	add	w21, w21, #0x1
  40baa8:	add	x0, x19, w21, uxtw
  40baac:	ldrb	w8, [x0]
  40bab0:	cmp	w8, #0x5a
  40bab4:	b.le	40ba98 <ferror@plt+0x93a8>
  40bab8:	cmp	w8, #0x5b
  40babc:	b.ne	40bae0 <ferror@plt+0x93f0>  // b.any
  40bac0:	mov	x1, x20
  40bac4:	bl	4025f0 <strcspn@plt>
  40bac8:	add	w21, w21, w0
  40bacc:	ldrb	w8, [x19, w21, uxtw]
  40bad0:	cbnz	w8, 40baa4 <ferror@plt+0x93b4>
  40bad4:	b	40bae8 <ferror@plt+0x93f8>
  40bad8:	cbnz	w8, 40baa4 <ferror@plt+0x93b4>
  40badc:	b	40baf0 <ferror@plt+0x9400>
  40bae0:	cmp	w8, #0x5d
  40bae4:	b.ne	40baa4 <ferror@plt+0x93b4>  // b.any
  40bae8:	mov	w0, #0xffffffea            	// #-22
  40baec:	b	40baf4 <ferror@plt+0x9404>
  40baf0:	mov	w0, wzr
  40baf4:	ldp	x20, x19, [sp, #32]
  40baf8:	ldp	x22, x21, [sp, #16]
  40bafc:	ldp	x29, x30, [sp], #48
  40bb00:	ret
  40bb04:	mov	x8, xzr
  40bb08:	b	40bb20 <ferror@plt+0x9430>
  40bb0c:	mov	w9, #0x5f                  	// #95
  40bb10:	strb	w9, [x1, x8]
  40bb14:	add	x8, x8, #0x1
  40bb18:	cmp	x8, #0xfff
  40bb1c:	b.eq	40bb38 <ferror@plt+0x9448>  // b.none
  40bb20:	ldrb	w9, [x0, x8]
  40bb24:	cmp	w9, #0x2d
  40bb28:	b.eq	40bb0c <ferror@plt+0x941c>  // b.none
  40bb2c:	cbz	w9, 40bb38 <ferror@plt+0x9448>
  40bb30:	cmp	w9, #0x2e
  40bb34:	b.ne	40bb10 <ferror@plt+0x9420>  // b.any
  40bb38:	strb	wzr, [x1, x8]
  40bb3c:	cbz	x2, 40bb44 <ferror@plt+0x9454>
  40bb40:	str	x8, [x2]
  40bb44:	mov	x0, x1
  40bb48:	ret
  40bb4c:	stp	x29, x30, [sp, #-32]!
  40bb50:	stp	x20, x19, [sp, #16]
  40bb54:	mov	x29, sp
  40bb58:	mov	x19, x2
  40bb5c:	mov	x20, x1
  40bb60:	bl	402440 <basename@plt>
  40bb64:	cbz	x0, 40bb84 <ferror@plt+0x9494>
  40bb68:	ldrb	w8, [x0]
  40bb6c:	cbz	w8, 40bb80 <ferror@plt+0x9490>
  40bb70:	mov	x1, x20
  40bb74:	mov	x2, x19
  40bb78:	bl	40bb04 <ferror@plt+0x9414>
  40bb7c:	b	40bb84 <ferror@plt+0x9494>
  40bb80:	mov	x0, xzr
  40bb84:	ldp	x20, x19, [sp, #16]
  40bb88:	ldp	x29, x30, [sp], #32
  40bb8c:	ret
  40bb90:	stp	x29, x30, [sp, #-48]!
  40bb94:	str	x21, [sp, #16]
  40bb98:	stp	x20, x19, [sp, #32]
  40bb9c:	mov	x19, x1
  40bba0:	add	x20, x0, x1
  40bba4:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40bba8:	adrp	x21, 42b000 <ferror@plt+0x28910>
  40bbac:	add	x1, x1, #0x45a
  40bbb0:	add	x21, x21, #0xc88
  40bbb4:	mov	x29, sp
  40bbb8:	b	40bbc4 <ferror@plt+0x94d4>
  40bbbc:	ldr	x1, [x21], #16
  40bbc0:	cbz	x1, 40bbe4 <ferror@plt+0x94f4>
  40bbc4:	ldur	x8, [x21, #-8]
  40bbc8:	cmp	x8, x19
  40bbcc:	b.cs	40bbbc <ferror@plt+0x94cc>  // b.hs, b.nlast
  40bbd0:	sub	x0, x20, x8
  40bbd4:	bl	402430 <strcmp@plt>
  40bbd8:	cbnz	w0, 40bbbc <ferror@plt+0x94cc>
  40bbdc:	mov	w0, #0x1                   	// #1
  40bbe0:	b	40bbe8 <ferror@plt+0x94f8>
  40bbe4:	mov	w0, wzr
  40bbe8:	ldp	x20, x19, [sp, #32]
  40bbec:	ldr	x21, [sp, #16]
  40bbf0:	ldp	x29, x30, [sp], #48
  40bbf4:	ret
  40bbf8:	stp	x29, x30, [sp, #-64]!
  40bbfc:	stp	x22, x21, [sp, #32]
  40bc00:	stp	x20, x19, [sp, #48]
  40bc04:	mov	x20, x1
  40bc08:	mov	w21, w0
  40bc0c:	mov	x19, xzr
  40bc10:	sub	x22, x2, #0x1
  40bc14:	str	x23, [sp, #16]
  40bc18:	mov	x29, sp
  40bc1c:	b	40bc24 <ferror@plt+0x9534>
  40bc20:	cbz	x22, 40bc98 <ferror@plt+0x95a8>
  40bc24:	add	x1, x20, x19
  40bc28:	mov	w0, w21
  40bc2c:	mov	x2, x22
  40bc30:	bl	402580 <read@plt>
  40bc34:	cbz	x0, 40bc50 <ferror@plt+0x9560>
  40bc38:	cmp	x0, #0x1
  40bc3c:	b.lt	40bc64 <ferror@plt+0x9574>  // b.tstop
  40bc40:	mov	w8, wzr
  40bc44:	sub	x22, x22, x0
  40bc48:	add	x19, x0, x19
  40bc4c:	b	40bc54 <ferror@plt+0x9564>
  40bc50:	mov	w8, #0x2                   	// #2
  40bc54:	cbz	w8, 40bc20 <ferror@plt+0x9530>
  40bc58:	cmp	w8, #0x3
  40bc5c:	b.eq	40bc20 <ferror@plt+0x9530>  // b.none
  40bc60:	b	40bc90 <ferror@plt+0x95a0>
  40bc64:	bl	402640 <__errno_location@plt>
  40bc68:	ldr	w9, [x0]
  40bc6c:	mov	w8, #0x3                   	// #3
  40bc70:	cmp	w9, #0x4
  40bc74:	b.eq	40bc54 <ferror@plt+0x9564>  // b.none
  40bc78:	cmp	w9, #0xb
  40bc7c:	b.eq	40bc54 <ferror@plt+0x9564>  // b.none
  40bc80:	sxtw	x8, w9
  40bc84:	neg	x23, x8
  40bc88:	mov	w8, #0x1                   	// #1
  40bc8c:	b	40bc54 <ferror@plt+0x9564>
  40bc90:	cmp	w8, #0x2
  40bc94:	b.ne	40bca0 <ferror@plt+0x95b0>  // b.any
  40bc98:	strb	wzr, [x20, x19]
  40bc9c:	b	40bca4 <ferror@plt+0x95b4>
  40bca0:	mov	x19, x23
  40bca4:	mov	x0, x19
  40bca8:	ldp	x20, x19, [sp, #48]
  40bcac:	ldp	x22, x21, [sp, #32]
  40bcb0:	ldr	x23, [sp, #16]
  40bcb4:	ldp	x29, x30, [sp], #64
  40bcb8:	ret
  40bcbc:	stp	x29, x30, [sp, #-64]!
  40bcc0:	stp	x22, x21, [sp, #32]
  40bcc4:	stp	x20, x19, [sp, #48]
  40bcc8:	mov	x20, x2
  40bccc:	mov	x21, x1
  40bcd0:	mov	w22, w0
  40bcd4:	mov	x19, xzr
  40bcd8:	str	x23, [sp, #16]
  40bcdc:	mov	x29, sp
  40bce0:	b	40bce8 <ferror@plt+0x95f8>
  40bce4:	cbz	x20, 40bd60 <ferror@plt+0x9670>
  40bce8:	add	x1, x21, x19
  40bcec:	mov	w0, w22
  40bcf0:	mov	x2, x20
  40bcf4:	bl	4023a0 <write@plt>
  40bcf8:	cbz	x0, 40bd14 <ferror@plt+0x9624>
  40bcfc:	cmp	x0, #0x1
  40bd00:	b.lt	40bd28 <ferror@plt+0x9638>  // b.tstop
  40bd04:	mov	w8, wzr
  40bd08:	sub	x20, x20, x0
  40bd0c:	add	x19, x0, x19
  40bd10:	b	40bd18 <ferror@plt+0x9628>
  40bd14:	mov	w8, #0x2                   	// #2
  40bd18:	cbz	w8, 40bce4 <ferror@plt+0x95f4>
  40bd1c:	cmp	w8, #0x3
  40bd20:	b.eq	40bce4 <ferror@plt+0x95f4>  // b.none
  40bd24:	b	40bd54 <ferror@plt+0x9664>
  40bd28:	bl	402640 <__errno_location@plt>
  40bd2c:	ldr	w9, [x0]
  40bd30:	mov	w8, #0x3                   	// #3
  40bd34:	cmp	w9, #0x4
  40bd38:	b.eq	40bd18 <ferror@plt+0x9628>  // b.none
  40bd3c:	cmp	w9, #0xb
  40bd40:	b.eq	40bd18 <ferror@plt+0x9628>  // b.none
  40bd44:	sxtw	x8, w9
  40bd48:	neg	x23, x8
  40bd4c:	mov	w8, #0x1                   	// #1
  40bd50:	b	40bd18 <ferror@plt+0x9628>
  40bd54:	cmp	w8, #0x2
  40bd58:	b.eq	40bd60 <ferror@plt+0x9670>  // b.none
  40bd5c:	mov	x19, x23
  40bd60:	mov	x0, x19
  40bd64:	ldp	x20, x19, [sp, #48]
  40bd68:	ldp	x22, x21, [sp, #32]
  40bd6c:	ldr	x23, [sp, #16]
  40bd70:	ldp	x29, x30, [sp], #64
  40bd74:	ret
  40bd78:	sub	sp, sp, #0x60
  40bd7c:	stp	x29, x30, [sp, #48]
  40bd80:	stp	x22, x21, [sp, #64]
  40bd84:	stp	x20, x19, [sp, #80]
  40bd88:	mov	w20, w2
  40bd8c:	mov	x19, x1
  40bd90:	str	xzr, [x1]
  40bd94:	add	x1, sp, #0x10
  40bd98:	mov	w2, #0x20                  	// #32
  40bd9c:	add	x29, sp, #0x30
  40bda0:	add	x21, sp, #0x10
  40bda4:	bl	40bbf8 <ferror@plt+0x9508>
  40bda8:	tbnz	w0, #31, 40bdf8 <ferror@plt+0x9708>
  40bdac:	bl	402640 <__errno_location@plt>
  40bdb0:	str	wzr, [x0]
  40bdb4:	add	x0, sp, #0x10
  40bdb8:	add	x1, sp, #0x8
  40bdbc:	mov	w2, w20
  40bdc0:	bl	402470 <strtol@plt>
  40bdc4:	ldr	x22, [sp, #8]
  40bdc8:	cmp	x22, x21
  40bdcc:	b.eq	40bde8 <ferror@plt+0x96f8>  // b.none
  40bdd0:	mov	x20, x0
  40bdd4:	bl	402450 <__ctype_b_loc@plt>
  40bdd8:	ldr	x8, [x0]
  40bddc:	ldrb	w9, [x22]
  40bde0:	ldrh	w8, [x8, x9, lsl #1]
  40bde4:	tbnz	w8, #13, 40bdf0 <ferror@plt+0x9700>
  40bde8:	mov	w0, #0xffffffea            	// #-22
  40bdec:	b	40bdf8 <ferror@plt+0x9708>
  40bdf0:	mov	w0, wzr
  40bdf4:	str	x20, [x19]
  40bdf8:	ldp	x20, x19, [sp, #80]
  40bdfc:	ldp	x22, x21, [sp, #64]
  40be00:	ldp	x29, x30, [sp, #48]
  40be04:	add	sp, sp, #0x60
  40be08:	ret
  40be0c:	sub	sp, sp, #0x60
  40be10:	stp	x20, x19, [sp, #80]
  40be14:	mov	x20, x0
  40be18:	mov	w0, #0x100                 	// #256
  40be1c:	stp	x29, x30, [sp, #16]
  40be20:	stp	x26, x25, [sp, #32]
  40be24:	stp	x24, x23, [sp, #48]
  40be28:	stp	x22, x21, [sp, #64]
  40be2c:	add	x29, sp, #0x10
  40be30:	mov	x19, x1
  40be34:	bl	402240 <malloc@plt>
  40be38:	str	x0, [sp, #8]
  40be3c:	cbz	x0, 40bf38 <ferror@plt+0x9848>
  40be40:	ldr	x8, [sp, #8]
  40be44:	mov	w25, wzr
  40be48:	mov	w23, wzr
  40be4c:	mov	w24, #0x100                 	// #256
  40be50:	mov	x0, x20
  40be54:	mov	x22, x8
  40be58:	bl	402330 <getc_unlocked@plt>
  40be5c:	cmp	w0, #0x5c
  40be60:	b.eq	40bea4 <ferror@plt+0x97b4>  // b.none
  40be64:	cmp	w0, #0xa
  40be68:	b.eq	40be78 <ferror@plt+0x9788>  // b.none
  40be6c:	cmn	w0, #0x1
  40be70:	b.ne	40bec8 <ferror@plt+0x97d8>  // b.any
  40be74:	cbz	w25, 40bf1c <ferror@plt+0x982c>
  40be78:	add	w23, w23, #0x1
  40be7c:	mov	x8, xzr
  40be80:	strb	wzr, [x22, w25, sxtw]
  40be84:	cbz	x19, 40be94 <ferror@plt+0x97a4>
  40be88:	ldr	w9, [x19]
  40be8c:	add	w9, w9, w23
  40be90:	str	w9, [x19]
  40be94:	mov	w9, #0x1                   	// #1
  40be98:	mov	x21, x22
  40be9c:	cbnz	w9, 40bf10 <ferror@plt+0x9820>
  40bea0:	b	40be50 <ferror@plt+0x9760>
  40bea4:	mov	x0, x20
  40bea8:	bl	402330 <getc_unlocked@plt>
  40beac:	cmp	w0, #0xa
  40beb0:	b.ne	40bec8 <ferror@plt+0x97d8>  // b.any
  40beb4:	add	w23, w23, #0x1
  40beb8:	mov	w9, #0x3                   	// #3
  40bebc:	mov	x8, x22
  40bec0:	cbnz	w9, 40bf10 <ferror@plt+0x9820>
  40bec4:	b	40be50 <ferror@plt+0x9760>
  40bec8:	add	w26, w25, #0x1
  40becc:	cmp	w26, w24
  40bed0:	strb	w0, [x22, w25, sxtw]
  40bed4:	b.ne	40bf00 <ferror@plt+0x9810>  // b.any
  40bed8:	lsl	w24, w24, #1
  40bedc:	sxtw	x1, w24
  40bee0:	mov	x0, x22
  40bee4:	bl	4022f0 <realloc@plt>
  40bee8:	cmp	x0, #0x0
  40beec:	cset	w9, eq  // eq = none
  40bef0:	csel	x8, x22, x0, eq  // eq = none
  40bef4:	csel	x21, xzr, x21, eq  // eq = none
  40bef8:	cbnz	x0, 40bf04 <ferror@plt+0x9814>
  40befc:	b	40bf08 <ferror@plt+0x9818>
  40bf00:	mov	x8, x22
  40bf04:	mov	w9, wzr
  40bf08:	mov	w25, w26
  40bf0c:	cbz	w9, 40be50 <ferror@plt+0x9760>
  40bf10:	cmp	w9, #0x3
  40bf14:	b.eq	40be50 <ferror@plt+0x9760>  // b.none
  40bf18:	b	40bf30 <ferror@plt+0x9840>
  40bf1c:	mov	x21, xzr
  40bf20:	mov	w9, #0x1                   	// #1
  40bf24:	mov	x8, x22
  40bf28:	cbnz	w9, 40bf10 <ferror@plt+0x9820>
  40bf2c:	b	40be50 <ferror@plt+0x9760>
  40bf30:	str	x8, [sp, #8]
  40bf34:	b	40bf3c <ferror@plt+0x984c>
  40bf38:	mov	x21, xzr
  40bf3c:	add	x0, sp, #0x8
  40bf40:	bl	40bf64 <ferror@plt+0x9874>
  40bf44:	mov	x0, x21
  40bf48:	ldp	x20, x19, [sp, #80]
  40bf4c:	ldp	x22, x21, [sp, #64]
  40bf50:	ldp	x24, x23, [sp, #48]
  40bf54:	ldp	x26, x25, [sp, #32]
  40bf58:	ldp	x29, x30, [sp, #16]
  40bf5c:	add	sp, sp, #0x60
  40bf60:	ret
  40bf64:	stp	x29, x30, [sp, #-16]!
  40bf68:	ldr	x0, [x0]
  40bf6c:	mov	x29, sp
  40bf70:	bl	4024a0 <free@plt>
  40bf74:	ldp	x29, x30, [sp], #16
  40bf78:	ret
  40bf7c:	ldrb	w8, [x0]
  40bf80:	cmp	w8, #0x2f
  40bf84:	cset	w0, eq  // eq = none
  40bf88:	ret
  40bf8c:	stp	x29, x30, [sp, #-64]!
  40bf90:	mov	x29, sp
  40bf94:	str	x23, [sp, #16]
  40bf98:	stp	x22, x21, [sp, #32]
  40bf9c:	stp	x20, x19, [sp, #48]
  40bfa0:	mov	x19, x0
  40bfa4:	str	xzr, [x29, #24]
  40bfa8:	bl	40bf7c <ferror@plt+0x988c>
  40bfac:	tbz	w0, #0, 40bfc0 <ferror@plt+0x98d0>
  40bfb0:	mov	x0, x19
  40bfb4:	bl	402310 <strdup@plt>
  40bfb8:	mov	x20, x0
  40bfbc:	b	40c020 <ferror@plt+0x9930>
  40bfc0:	bl	402570 <get_current_dir_name@plt>
  40bfc4:	mov	x20, x0
  40bfc8:	str	x0, [x29, #24]
  40bfcc:	cbz	x0, 40c020 <ferror@plt+0x9930>
  40bfd0:	mov	x0, x19
  40bfd4:	bl	4020b0 <strlen@plt>
  40bfd8:	mov	x21, x0
  40bfdc:	mov	x0, x20
  40bfe0:	bl	4020b0 <strlen@plt>
  40bfe4:	add	x23, x0, #0x1
  40bfe8:	add	x8, x21, x23
  40bfec:	mov	x22, x0
  40bff0:	add	x1, x8, #0x1
  40bff4:	mov	x0, x20
  40bff8:	bl	4022f0 <realloc@plt>
  40bffc:	mov	x20, x0
  40c000:	cbz	x0, 40c020 <ferror@plt+0x9930>
  40c004:	mov	w8, #0x2f                  	// #47
  40c008:	add	x0, x20, x23
  40c00c:	add	x2, x21, #0x1
  40c010:	mov	x1, x19
  40c014:	str	xzr, [x29, #24]
  40c018:	strb	w8, [x20, x22]
  40c01c:	bl	402070 <memcpy@plt>
  40c020:	add	x0, x29, #0x18
  40c024:	bl	40bf64 <ferror@plt+0x9874>
  40c028:	mov	x0, x20
  40c02c:	ldp	x20, x19, [sp, #48]
  40c030:	ldp	x22, x21, [sp, #32]
  40c034:	ldr	x23, [sp, #16]
  40c038:	ldp	x29, x30, [sp], #64
  40c03c:	ret
  40c040:	stp	x29, x30, [sp, #-64]!
  40c044:	stp	x22, x21, [sp, #32]
  40c048:	sxtw	x22, w1
  40c04c:	mov	x1, x22
  40c050:	stp	x24, x23, [sp, #16]
  40c054:	stp	x20, x19, [sp, #48]
  40c058:	mov	x29, sp
  40c05c:	mov	w19, w2
  40c060:	mov	x21, x0
  40c064:	bl	402100 <strnlen@plt>
  40c068:	add	x8, x0, #0x10
  40c06c:	and	x8, x8, #0xfffffffffffffff0
  40c070:	mov	x9, sp
  40c074:	sub	x20, x9, x8
  40c078:	mov	x2, x0
  40c07c:	mov	sp, x20
  40c080:	strb	wzr, [x20, x0]
  40c084:	mov	x0, x20
  40c088:	mov	x1, x21
  40c08c:	bl	402070 <memcpy@plt>
  40c090:	add	x23, x20, x22
  40c094:	mov	w24, #0x2f                  	// #47
  40c098:	mov	x21, x23
  40c09c:	b	40c0ac <ferror@plt+0x99bc>
  40c0a0:	mov	w22, wzr
  40c0a4:	mov	w8, #0x1                   	// #1
  40c0a8:	cbnz	w8, 40c13c <ferror@plt+0x9a4c>
  40c0ac:	mov	x0, x20
  40c0b0:	bl	40c1b4 <ferror@plt+0x9ac4>
  40c0b4:	cmp	w0, #0x1
  40c0b8:	b.lt	40c0dc <ferror@plt+0x99ec>  // b.tstop
  40c0bc:	mov	x0, x21
  40c0c0:	bl	4020b0 <strlen@plt>
  40c0c4:	add	x21, x21, x0
  40c0c8:	cmp	x21, x23
  40c0cc:	b.eq	40c0a0 <ferror@plt+0x99b0>  // b.none
  40c0d0:	strb	w24, [x21]
  40c0d4:	mov	w8, #0x2                   	// #2
  40c0d8:	b	40c0a8 <ferror@plt+0x99b8>
  40c0dc:	cbz	w0, 40c130 <ferror@plt+0x9a40>
  40c0e0:	cmp	x21, x20
  40c0e4:	b.eq	40c0d4 <ferror@plt+0x99e4>  // b.none
  40c0e8:	strb	wzr, [x21]
  40c0ec:	b.ls	40c108 <ferror@plt+0x9a18>  // b.plast
  40c0f0:	ldrb	w8, [x21]
  40c0f4:	cmp	w8, #0x2f
  40c0f8:	b.eq	40c108 <ferror@plt+0x9a18>  // b.none
  40c0fc:	sub	x21, x21, #0x1
  40c100:	cmp	x21, x20
  40c104:	b.hi	40c0f0 <ferror@plt+0x9a00>  // b.pmore
  40c108:	mov	x8, x21
  40c10c:	mov	x21, x8
  40c110:	cmp	x8, x20
  40c114:	b.ls	40c128 <ferror@plt+0x9a38>  // b.plast
  40c118:	mov	x8, x21
  40c11c:	ldrb	w9, [x8, #-1]!
  40c120:	cmp	w9, #0x2f
  40c124:	b.eq	40c10c <ferror@plt+0x9a1c>  // b.none
  40c128:	mov	w8, wzr
  40c12c:	b	40c0a8 <ferror@plt+0x99b8>
  40c130:	mov	w8, #0x1                   	// #1
  40c134:	mov	w22, #0xffffffec            	// #-20
  40c138:	b	40c0a8 <ferror@plt+0x99b8>
  40c13c:	cmp	w8, #0x2
  40c140:	b.ne	40c198 <ferror@plt+0x9aa8>  // b.any
  40c144:	cmp	x21, x23
  40c148:	b.cs	40c194 <ferror@plt+0x9aa4>  // b.hs, b.nlast
  40c14c:	mov	w22, #0x2f                  	// #47
  40c150:	b	40c16c <ferror@plt+0x9a7c>
  40c154:	mov	x0, x21
  40c158:	bl	4020b0 <strlen@plt>
  40c15c:	add	x21, x21, x0
  40c160:	cmp	x21, x23
  40c164:	strb	w22, [x21]
  40c168:	b.cs	40c194 <ferror@plt+0x9aa4>  // b.hs, b.nlast
  40c16c:	mov	x0, x20
  40c170:	mov	w1, w19
  40c174:	bl	4026a0 <mkdir@plt>
  40c178:	tbz	w0, #31, 40c154 <ferror@plt+0x9a64>
  40c17c:	bl	402640 <__errno_location@plt>
  40c180:	ldr	w8, [x0]
  40c184:	cmp	w8, #0x11
  40c188:	b.eq	40c154 <ferror@plt+0x9a64>  // b.none
  40c18c:	neg	w22, w8
  40c190:	b	40c198 <ferror@plt+0x9aa8>
  40c194:	mov	w22, wzr
  40c198:	mov	w0, w22
  40c19c:	mov	sp, x29
  40c1a0:	ldp	x20, x19, [sp, #48]
  40c1a4:	ldp	x22, x21, [sp, #32]
  40c1a8:	ldp	x24, x23, [sp, #16]
  40c1ac:	ldp	x29, x30, [sp], #64
  40c1b0:	ret
  40c1b4:	sub	sp, sp, #0x90
  40c1b8:	mov	x1, sp
  40c1bc:	stp	x29, x30, [sp, #128]
  40c1c0:	add	x29, sp, #0x80
  40c1c4:	bl	4164d8 <ferror@plt+0x13de8>
  40c1c8:	tbnz	w0, #31, 40c1e0 <ferror@plt+0x9af0>
  40c1cc:	ldr	w8, [sp, #16]
  40c1d0:	and	w8, w8, #0xf000
  40c1d4:	cmp	w8, #0x4, lsl #12
  40c1d8:	cset	w0, eq  // eq = none
  40c1dc:	b	40c1ec <ferror@plt+0x9afc>
  40c1e0:	bl	402640 <__errno_location@plt>
  40c1e4:	ldr	w8, [x0]
  40c1e8:	neg	w0, w8
  40c1ec:	ldp	x29, x30, [sp, #128]
  40c1f0:	add	sp, sp, #0x90
  40c1f4:	ret
  40c1f8:	stp	x29, x30, [sp, #-32]!
  40c1fc:	stp	x20, x19, [sp, #16]
  40c200:	mov	w19, w1
  40c204:	mov	w1, #0x2f                  	// #47
  40c208:	mov	x29, sp
  40c20c:	mov	x20, x0
  40c210:	bl	402370 <strrchr@plt>
  40c214:	cbz	x0, 40c228 <ferror@plt+0x9b38>
  40c218:	sub	w1, w0, w20
  40c21c:	mov	x0, x20
  40c220:	mov	w2, w19
  40c224:	bl	40c040 <ferror@plt+0x9950>
  40c228:	ldp	x20, x19, [sp, #16]
  40c22c:	ldp	x29, x30, [sp], #32
  40c230:	ret
  40c234:	ldp	x8, x9, [x0]
  40c238:	mov	w10, #0x4240                	// #16960
  40c23c:	movk	w10, #0xf, lsl #16
  40c240:	mul	x8, x8, x10
  40c244:	mov	x10, #0xf7cf                	// #63439
  40c248:	movk	x10, #0xe353, lsl #16
  40c24c:	movk	x10, #0x9ba5, lsl #32
  40c250:	lsr	x9, x9, #3
  40c254:	movk	x10, #0x20c4, lsl #48
  40c258:	umulh	x9, x9, x10
  40c25c:	add	x0, x8, x9, lsr #4
  40c260:	ret
  40c264:	stp	x29, x30, [sp, #-16]!
  40c268:	add	x0, x0, #0x58
  40c26c:	mov	x29, sp
  40c270:	bl	40c234 <ferror@plt+0x9b44>
  40c274:	ldp	x29, x30, [sp], #16
  40c278:	ret
  40c27c:	sub	sp, sp, #0xe0
  40c280:	stp	x29, x30, [sp, #208]
  40c284:	add	x29, sp, #0xd0
  40c288:	stp	x6, x7, [x29, #-80]
  40c28c:	stp	q0, q1, [sp]
  40c290:	stp	q2, q3, [sp, #32]
  40c294:	stp	q4, q5, [sp, #64]
  40c298:	stp	q6, q7, [sp, #96]
  40c29c:	ldr	x8, [x0, #8]
  40c2a0:	cbz	x8, 40c2dc <ferror@plt+0x9bec>
  40c2a4:	mov	x8, #0xfffffffffffffff0    	// #-16
  40c2a8:	mov	x10, sp
  40c2ac:	movk	x8, #0xff80, lsl #32
  40c2b0:	add	x10, x10, #0x80
  40c2b4:	stp	x10, x8, [x29, #-16]
  40c2b8:	sub	x8, x29, #0x50
  40c2bc:	add	x9, x29, #0x10
  40c2c0:	add	x8, x8, #0x10
  40c2c4:	stp	x9, x8, [x29, #-32]
  40c2c8:	ldp	q0, q1, [x29, #-32]
  40c2cc:	ldp	x8, x0, [x0, #8]
  40c2d0:	sub	x6, x29, #0x40
  40c2d4:	stp	q0, q1, [x29, #-64]
  40c2d8:	blr	x8
  40c2dc:	ldp	x29, x30, [sp, #208]
  40c2e0:	add	sp, sp, #0xe0
  40c2e4:	ret
  40c2e8:	ldr	x0, [x0, #32]
  40c2ec:	ret
  40c2f0:	stp	x29, x30, [sp, #-48]!
  40c2f4:	stp	x22, x21, [sp, #16]
  40c2f8:	stp	x20, x19, [sp, #32]
  40c2fc:	mov	x20, x1
  40c300:	mov	x21, x0
  40c304:	mov	w0, #0x1                   	// #1
  40c308:	mov	w1, #0x78                  	// #120
  40c30c:	mov	x29, sp
  40c310:	mov	w22, #0x1                   	// #1
  40c314:	bl	4022b0 <calloc@plt>
  40c318:	mov	x19, x0
  40c31c:	cbz	x0, 40c464 <ferror@plt+0x9d74>
  40c320:	adrp	x8, 42b000 <ferror@plt+0x28910>
  40c324:	ldr	x8, [x8, #4056]
  40c328:	adrp	x9, 40c000 <ferror@plt+0x9910>
  40c32c:	add	x9, x9, #0x478
  40c330:	mov	w10, #0x3                   	// #3
  40c334:	ldr	x8, [x8]
  40c338:	mov	x0, x21
  40c33c:	stp	w22, w10, [x19]
  40c340:	stp	x9, x8, [x19, #8]
  40c344:	bl	40c4d4 <ferror@plt+0x9de4>
  40c348:	str	x0, [x19, #32]
  40c34c:	adrp	x0, 41a000 <ferror@plt+0x17910>
  40c350:	add	x0, x0, #0x46c
  40c354:	bl	402110 <secure_getenv@plt>
  40c358:	cbz	x0, 40c36c <ferror@plt+0x9c7c>
  40c35c:	bl	40c54c <ferror@plt+0x9e5c>
  40c360:	mov	w1, w0
  40c364:	mov	x0, x19
  40c368:	bl	40c540 <ferror@plt+0x9e50>
  40c36c:	adrp	x8, 42c000 <ferror@plt+0x29910>
  40c370:	add	x8, x8, #0x358
  40c374:	cmp	x20, #0x0
  40c378:	csel	x2, x8, x20, eq  // eq = none
  40c37c:	add	x1, x19, #0x28
  40c380:	mov	x0, x19
  40c384:	bl	40da7c <ferror@plt+0xb38c>
  40c388:	tbnz	w0, #31, 40c3e4 <ferror@plt+0x9cf4>
  40c38c:	mov	w0, #0x100                 	// #256
  40c390:	mov	x1, xzr
  40c394:	bl	40b19c <ferror@plt+0x8aac>
  40c398:	mov	x20, x0
  40c39c:	str	x0, [x19, #48]
  40c3a0:	mov	x0, x19
  40c3a4:	bl	40c5fc <ferror@plt+0x9f0c>
  40c3a8:	cbz	x20, 40c418 <ferror@plt+0x9d28>
  40c3ac:	cmp	w0, #0x6
  40c3b0:	b.lt	40c464 <ferror@plt+0x9d74>  // b.tstop
  40c3b4:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40c3b8:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40c3bc:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40c3c0:	add	x2, x2, #0x475
  40c3c4:	add	x4, x4, #0x487
  40c3c8:	add	x5, x5, #0x4c8
  40c3cc:	mov	w1, #0x6                   	// #6
  40c3d0:	mov	w3, #0x11e                 	// #286
  40c3d4:	mov	x0, x19
  40c3d8:	mov	x6, x19
  40c3dc:	bl	40c27c <ferror@plt+0x9b8c>
  40c3e0:	b	40c464 <ferror@plt+0x9d74>
  40c3e4:	mov	x0, x19
  40c3e8:	bl	40c5fc <ferror@plt+0x9f0c>
  40c3ec:	cmp	w0, #0x3
  40c3f0:	b.lt	40c448 <ferror@plt+0x9d58>  // b.tstop
  40c3f4:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40c3f8:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40c3fc:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40c400:	add	x2, x2, #0x475
  40c404:	add	x4, x4, #0x487
  40c408:	add	x5, x5, #0x490
  40c40c:	mov	w1, #0x3                   	// #3
  40c410:	mov	w3, #0x114                 	// #276
  40c414:	b	40c440 <ferror@plt+0x9d50>
  40c418:	cmp	w0, #0x3
  40c41c:	b.lt	40c448 <ferror@plt+0x9d58>  // b.tstop
  40c420:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40c424:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40c428:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40c42c:	add	x2, x2, #0x475
  40c430:	add	x4, x4, #0x487
  40c434:	add	x5, x5, #0x4a9
  40c438:	mov	w1, #0x3                   	// #3
  40c43c:	mov	w3, #0x11a                 	// #282
  40c440:	mov	x0, x19
  40c444:	bl	40c27c <ferror@plt+0x9b8c>
  40c448:	ldr	x0, [x19, #48]
  40c44c:	bl	4024a0 <free@plt>
  40c450:	ldr	x0, [x19, #32]
  40c454:	bl	4024a0 <free@plt>
  40c458:	mov	x0, x19
  40c45c:	bl	4024a0 <free@plt>
  40c460:	mov	x19, xzr
  40c464:	mov	x0, x19
  40c468:	ldp	x20, x19, [sp, #32]
  40c46c:	ldp	x22, x21, [sp, #16]
  40c470:	ldp	x29, x30, [sp], #48
  40c474:	ret
  40c478:	sub	sp, sp, #0x50
  40c47c:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40c480:	mov	x2, x4
  40c484:	add	x1, x1, #0x6a8
  40c488:	stp	x29, x30, [sp, #32]
  40c48c:	str	x21, [sp, #48]
  40c490:	stp	x20, x19, [sp, #64]
  40c494:	add	x29, sp, #0x20
  40c498:	mov	x19, x6
  40c49c:	mov	x20, x5
  40c4a0:	mov	x21, x0
  40c4a4:	bl	4026b0 <fprintf@plt>
  40c4a8:	ldp	q1, q0, [x19]
  40c4ac:	mov	x2, sp
  40c4b0:	mov	x0, x21
  40c4b4:	mov	x1, x20
  40c4b8:	stp	q1, q0, [sp]
  40c4bc:	bl	402600 <vfprintf@plt>
  40c4c0:	ldp	x20, x19, [sp, #64]
  40c4c4:	ldr	x21, [sp, #48]
  40c4c8:	ldp	x29, x30, [sp, #32]
  40c4cc:	add	sp, sp, #0x50
  40c4d0:	ret
  40c4d4:	sub	sp, sp, #0x1b0
  40c4d8:	stp	x29, x30, [sp, #400]
  40c4dc:	stp	x28, x19, [sp, #416]
  40c4e0:	add	x29, sp, #0x190
  40c4e4:	cbz	x0, 40c4f0 <ferror@plt+0x9e00>
  40c4e8:	bl	40bf8c <ferror@plt+0x989c>
  40c4ec:	b	40c530 <ferror@plt+0x9e40>
  40c4f0:	add	x0, sp, #0x8
  40c4f4:	add	x19, sp, #0x8
  40c4f8:	bl	402650 <uname@plt>
  40c4fc:	tbnz	w0, #31, 40c52c <ferror@plt+0x9e3c>
  40c500:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40c504:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40c508:	add	x3, x19, #0x82
  40c50c:	add	x1, x1, #0x6b6
  40c510:	add	x2, x2, #0x6bc
  40c514:	mov	x0, sp
  40c518:	bl	4021c0 <asprintf@plt>
  40c51c:	ldr	x8, [sp]
  40c520:	cmp	w0, #0x0
  40c524:	csel	x0, xzr, x8, lt  // lt = tstop
  40c528:	b	40c530 <ferror@plt+0x9e40>
  40c52c:	mov	x0, xzr
  40c530:	ldp	x28, x19, [sp, #416]
  40c534:	ldp	x29, x30, [sp, #400]
  40c538:	add	sp, sp, #0x1b0
  40c53c:	ret
  40c540:	cbz	x0, 40c548 <ferror@plt+0x9e58>
  40c544:	str	w1, [x0, #4]
  40c548:	ret
  40c54c:	stp	x29, x30, [sp, #-48]!
  40c550:	mov	x29, sp
  40c554:	add	x1, x29, #0x18
  40c558:	mov	w2, #0xa                   	// #10
  40c55c:	str	x21, [sp, #16]
  40c560:	stp	x20, x19, [sp, #32]
  40c564:	mov	x19, x0
  40c568:	bl	402470 <strtol@plt>
  40c56c:	ldr	x8, [x29, #24]
  40c570:	mov	x20, x0
  40c574:	ldrb	w21, [x8]
  40c578:	cbz	x21, 40c5e8 <ferror@plt+0x9ef8>
  40c57c:	bl	402450 <__ctype_b_loc@plt>
  40c580:	ldr	x8, [x0]
  40c584:	ldrh	w8, [x8, x21, lsl #1]
  40c588:	tbnz	w8, #13, 40c5e8 <ferror@plt+0x9ef8>
  40c58c:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40c590:	add	x1, x1, #0x6c9
  40c594:	mov	w2, #0x3                   	// #3
  40c598:	mov	x0, x19
  40c59c:	mov	w20, #0x3                   	// #3
  40c5a0:	bl	402260 <strncmp@plt>
  40c5a4:	cbz	w0, 40c5e8 <ferror@plt+0x9ef8>
  40c5a8:	adrp	x1, 41b000 <ferror@plt+0x18910>
  40c5ac:	add	x1, x1, #0x2d
  40c5b0:	mov	w2, #0x4                   	// #4
  40c5b4:	mov	x0, x19
  40c5b8:	bl	402260 <strncmp@plt>
  40c5bc:	cbz	w0, 40c5e4 <ferror@plt+0x9ef4>
  40c5c0:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40c5c4:	add	x1, x1, #0x6cd
  40c5c8:	mov	w2, #0x5                   	// #5
  40c5cc:	mov	x0, x19
  40c5d0:	bl	402260 <strncmp@plt>
  40c5d4:	cmp	w0, #0x0
  40c5d8:	mov	w8, #0x7                   	// #7
  40c5dc:	csel	w20, w8, wzr, eq  // eq = none
  40c5e0:	b	40c5e8 <ferror@plt+0x9ef8>
  40c5e4:	mov	w20, #0x6                   	// #6
  40c5e8:	mov	w0, w20
  40c5ec:	ldp	x20, x19, [sp, #32]
  40c5f0:	ldr	x21, [sp, #16]
  40c5f4:	ldp	x29, x30, [sp], #48
  40c5f8:	ret
  40c5fc:	cbz	x0, 40c608 <ferror@plt+0x9f18>
  40c600:	ldr	w0, [x0, #4]
  40c604:	ret
  40c608:	mov	w0, #0xffffffff            	// #-1
  40c60c:	ret
  40c610:	cbz	x0, 40c620 <ferror@plt+0x9f30>
  40c614:	ldr	w8, [x0]
  40c618:	add	w8, w8, #0x1
  40c61c:	str	w8, [x0]
  40c620:	ret
  40c624:	stp	x29, x30, [sp, #-32]!
  40c628:	str	x19, [sp, #16]
  40c62c:	mov	x19, x0
  40c630:	mov	x29, sp
  40c634:	cbz	x0, 40c6b4 <ferror@plt+0x9fc4>
  40c638:	ldr	w8, [x19]
  40c63c:	subs	w8, w8, #0x1
  40c640:	str	w8, [x19]
  40c644:	b.gt	40c6b4 <ferror@plt+0x9fc4>
  40c648:	mov	x0, x19
  40c64c:	bl	40c5fc <ferror@plt+0x9f0c>
  40c650:	cmp	w0, #0x6
  40c654:	b.lt	40c684 <ferror@plt+0x9f94>  // b.tstop
  40c658:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40c65c:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40c660:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40c664:	add	x2, x2, #0x475
  40c668:	add	x4, x4, #0x4d8
  40c66c:	add	x5, x5, #0x4e3
  40c670:	mov	w1, #0x6                   	// #6
  40c674:	mov	w3, #0x14b                 	// #331
  40c678:	mov	x0, x19
  40c67c:	mov	x6, x19
  40c680:	bl	40c27c <ferror@plt+0x9b8c>
  40c684:	mov	x0, x19
  40c688:	bl	40c6c4 <ferror@plt+0x9fd4>
  40c68c:	ldr	x0, [x19, #48]
  40c690:	bl	40b210 <ferror@plt+0x8b20>
  40c694:	ldr	x0, [x19, #32]
  40c698:	bl	4024a0 <free@plt>
  40c69c:	ldr	x0, [x19, #40]
  40c6a0:	cbz	x0, 40c6a8 <ferror@plt+0x9fb8>
  40c6a4:	bl	40d898 <ferror@plt+0xb1a8>
  40c6a8:	mov	x0, x19
  40c6ac:	bl	4024a0 <free@plt>
  40c6b0:	mov	x19, xzr
  40c6b4:	mov	x0, x19
  40c6b8:	ldr	x19, [sp, #16]
  40c6bc:	ldp	x29, x30, [sp], #32
  40c6c0:	ret
  40c6c4:	stp	x29, x30, [sp, #-48]!
  40c6c8:	str	x21, [sp, #16]
  40c6cc:	stp	x20, x19, [sp, #32]
  40c6d0:	mov	x29, sp
  40c6d4:	cbz	x0, 40c70c <ferror@plt+0xa01c>
  40c6d8:	mov	x19, x0
  40c6dc:	mov	x20, xzr
  40c6e0:	b	40c6f0 <ferror@plt+0xa000>
  40c6e4:	add	x20, x20, #0x8
  40c6e8:	cmp	x20, #0x20
  40c6ec:	b.eq	40c70c <ferror@plt+0xa01c>  // b.none
  40c6f0:	add	x21, x19, x20
  40c6f4:	ldr	x0, [x21, #56]
  40c6f8:	cbz	x0, 40c6e4 <ferror@plt+0x9ff4>
  40c6fc:	bl	40fa10 <ferror@plt+0xd320>
  40c700:	str	xzr, [x21, #56]
  40c704:	str	xzr, [x21, #88]
  40c708:	b	40c6e4 <ferror@plt+0x9ff4>
  40c70c:	ldp	x20, x19, [sp, #32]
  40c710:	ldr	x21, [sp, #16]
  40c714:	ldp	x29, x30, [sp], #48
  40c718:	ret
  40c71c:	stp	x29, x30, [sp, #-32]!
  40c720:	stp	x20, x19, [sp, #16]
  40c724:	mov	x29, sp
  40c728:	cbz	x0, 40c770 <ferror@plt+0xa080>
  40c72c:	mov	x19, x1
  40c730:	mov	x20, x0
  40c734:	stp	x1, x2, [x0, #8]
  40c738:	bl	40c5fc <ferror@plt+0x9f0c>
  40c73c:	cmp	w0, #0x6
  40c740:	b.lt	40c770 <ferror@plt+0xa080>  // b.tstop
  40c744:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40c748:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40c74c:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40c750:	add	x2, x2, #0x475
  40c754:	add	x4, x4, #0x4f8
  40c758:	add	x5, x5, #0x508
  40c75c:	mov	w1, #0x6                   	// #6
  40c760:	mov	w3, #0x16c                 	// #364
  40c764:	mov	x0, x20
  40c768:	mov	x6, x19
  40c76c:	bl	40c27c <ferror@plt+0x9b8c>
  40c770:	ldp	x20, x19, [sp, #16]
  40c774:	ldp	x29, x30, [sp], #32
  40c778:	ret
  40c77c:	stp	x29, x30, [sp, #-16]!
  40c780:	ldr	x0, [x0, #48]
  40c784:	mov	x29, sp
  40c788:	bl	40b610 <ferror@plt+0x8f20>
  40c78c:	ldp	x29, x30, [sp], #16
  40c790:	ret
  40c794:	stp	x29, x30, [sp, #-16]!
  40c798:	ldr	x0, [x0, #48]
  40c79c:	mov	x8, x1
  40c7a0:	mov	x1, x2
  40c7a4:	mov	x2, x8
  40c7a8:	mov	x29, sp
  40c7ac:	bl	40b2a4 <ferror@plt+0x8bb4>
  40c7b0:	ldp	x29, x30, [sp], #16
  40c7b4:	ret
  40c7b8:	stp	x29, x30, [sp, #-16]!
  40c7bc:	ldr	x0, [x0, #48]
  40c7c0:	mov	x1, x2
  40c7c4:	mov	x29, sp
  40c7c8:	bl	40b6a0 <ferror@plt+0x8fb0>
  40c7cc:	ldp	x29, x30, [sp], #16
  40c7d0:	ret
  40c7d4:	stp	x29, x30, [sp, #-48]!
  40c7d8:	stp	x20, x19, [sp, #32]
  40c7dc:	mov	x20, x1
  40c7e0:	adrp	x1, 419000 <ferror@plt+0x16910>
  40c7e4:	str	x21, [sp, #16]
  40c7e8:	mov	x19, x2
  40c7ec:	mov	x21, x0
  40c7f0:	add	x1, x1, #0x9e1
  40c7f4:	mov	w2, #0x7                   	// #7
  40c7f8:	mov	x0, x20
  40c7fc:	mov	x29, sp
  40c800:	bl	402260 <strncmp@plt>
  40c804:	cbz	w0, 40c810 <ferror@plt+0xa120>
  40c808:	mov	w0, wzr
  40c80c:	b	40c824 <ferror@plt+0xa134>
  40c810:	mov	w1, #0x2                   	// #2
  40c814:	mov	x0, x21
  40c818:	mov	x2, x20
  40c81c:	mov	x3, x19
  40c820:	bl	40c834 <ferror@plt+0xa144>
  40c824:	ldp	x20, x19, [sp, #32]
  40c828:	ldr	x21, [sp, #16]
  40c82c:	ldp	x29, x30, [sp], #48
  40c830:	ret
  40c834:	stp	x29, x30, [sp, #-96]!
  40c838:	stp	x28, x27, [sp, #16]
  40c83c:	stp	x26, x25, [sp, #32]
  40c840:	stp	x24, x23, [sp, #48]
  40c844:	stp	x22, x21, [sp, #64]
  40c848:	stp	x20, x19, [sp, #80]
  40c84c:	mov	x29, sp
  40c850:	sub	sp, sp, #0x1, lsl #12
  40c854:	sub	sp, sp, #0x10
  40c858:	add	x8, x0, w1, uxtw #3
  40c85c:	mov	x20, x0
  40c860:	ldr	x0, [x8, #56]
  40c864:	mov	x19, x3
  40c868:	mov	x21, x2
  40c86c:	cbz	x0, 40c940 <ferror@plt+0xa250>
  40c870:	mov	x1, x21
  40c874:	bl	40fcec <ferror@plt+0xd5fc>
  40c878:	mov	x24, x0
  40c87c:	mov	w23, wzr
  40c880:	cbz	x24, 40c934 <ferror@plt+0xa244>
  40c884:	adrp	x25, 41a000 <ferror@plt+0x17910>
  40c888:	adrp	x26, 41a000 <ferror@plt+0x17910>
  40c88c:	add	x25, x25, #0x703
  40c890:	add	x26, x26, #0x724
  40c894:	mov	x22, x24
  40c898:	b	40c8ac <ferror@plt+0xa1bc>
  40c89c:	mov	w8, #0x7                   	// #7
  40c8a0:	cbnz	w8, 40c99c <ferror@plt+0xa2ac>
  40c8a4:	ldr	x22, [x22]
  40c8a8:	cbz	x22, 40c934 <ferror@plt+0xa244>
  40c8ac:	add	x28, x22, #0x10
  40c8b0:	add	x3, sp, #0x8
  40c8b4:	mov	x0, x20
  40c8b8:	mov	x1, x21
  40c8bc:	mov	x2, x28
  40c8c0:	bl	410e90 <ferror@plt+0xe7a0>
  40c8c4:	mov	w27, w0
  40c8c8:	tbnz	w0, #31, 40c8ec <ferror@plt+0xa1fc>
  40c8cc:	ldr	x0, [x19]
  40c8d0:	ldr	x1, [sp, #8]
  40c8d4:	bl	40d4d0 <ferror@plt+0xade0>
  40c8d8:	mov	w8, wzr
  40c8dc:	add	w23, w23, #0x1
  40c8e0:	str	x0, [x19]
  40c8e4:	cbz	w8, 40c8a4 <ferror@plt+0xa1b4>
  40c8e8:	b	40c99c <ferror@plt+0xa2ac>
  40c8ec:	mov	x0, x20
  40c8f0:	bl	40c5fc <ferror@plt+0x9f0c>
  40c8f4:	cmp	w0, #0x3
  40c8f8:	b.lt	40c89c <ferror@plt+0xa1ac>  // b.tstop
  40c8fc:	neg	w0, w27
  40c900:	bl	402340 <strerror@plt>
  40c904:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40c908:	mov	w1, #0x3                   	// #3
  40c90c:	mov	w3, #0x1cb                 	// #459
  40c910:	str	x0, [sp]
  40c914:	mov	x0, x20
  40c918:	add	x2, x2, #0x475
  40c91c:	mov	x4, x25
  40c920:	mov	x5, x26
  40c924:	mov	x6, x21
  40c928:	mov	x7, x28
  40c92c:	bl	40c27c <ferror@plt+0x9b8c>
  40c930:	b	40c89c <ferror@plt+0xa1ac>
  40c934:	mov	x0, x24
  40c938:	bl	40f1a8 <ferror@plt+0xcab8>
  40c93c:	b	40c9d0 <ferror@plt+0xa2e0>
  40c940:	mov	w8, w1
  40c944:	adrp	x9, 42b000 <ferror@plt+0x28910>
  40c948:	lsl	x8, x8, #4
  40c94c:	add	x9, x9, #0xcb8
  40c950:	ldr	x3, [x20, #32]
  40c954:	ldr	x4, [x9, x8]
  40c958:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40c95c:	add	x2, x2, #0x5db
  40c960:	add	x0, sp, #0x8
  40c964:	mov	w1, #0x1000                	// #4096
  40c968:	bl	4021f0 <snprintf@plt>
  40c96c:	add	x0, sp, #0x8
  40c970:	bl	40f1d4 <ferror@plt+0xcae4>
  40c974:	cbz	x0, 40c9c4 <ferror@plt+0xa2d4>
  40c978:	mov	x1, x21
  40c97c:	mov	x23, x0
  40c980:	bl	40f594 <ferror@plt+0xcea4>
  40c984:	mov	x24, x0
  40c988:	mov	x0, x23
  40c98c:	bl	40f2b8 <ferror@plt+0xcbc8>
  40c990:	mov	w8, #0x1                   	// #1
  40c994:	cbnz	w8, 40c87c <ferror@plt+0xa18c>
  40c998:	b	40c9cc <ferror@plt+0xa2dc>
  40c99c:	cmp	w8, #0x7
  40c9a0:	b.ne	40c9cc <ferror@plt+0xa2dc>  // b.any
  40c9a4:	ldr	x0, [x19]
  40c9a8:	mov	w1, w23
  40c9ac:	bl	40d7b0 <ferror@plt+0xb0c0>
  40c9b0:	str	x0, [x19]
  40c9b4:	mov	x0, x24
  40c9b8:	bl	40f1a8 <ferror@plt+0xcab8>
  40c9bc:	mov	w23, w27
  40c9c0:	b	40c9d0 <ferror@plt+0xa2e0>
  40c9c4:	mov	w8, wzr
  40c9c8:	cbnz	w8, 40c87c <ferror@plt+0xa18c>
  40c9cc:	mov	w23, #0xffffffda            	// #-38
  40c9d0:	mov	w0, w23
  40c9d4:	add	sp, sp, #0x1, lsl #12
  40c9d8:	add	sp, sp, #0x10
  40c9dc:	ldp	x20, x19, [sp, #80]
  40c9e0:	ldp	x22, x21, [sp, #64]
  40c9e4:	ldp	x24, x23, [sp, #48]
  40c9e8:	ldp	x26, x25, [sp, #32]
  40c9ec:	ldp	x28, x27, [sp, #16]
  40c9f0:	ldp	x29, x30, [sp], #96
  40c9f4:	ret
  40c9f8:	stp	x29, x30, [sp, #-16]!
  40c9fc:	mov	x3, x2
  40ca00:	mov	x2, x1
  40ca04:	mov	w1, #0x1                   	// #1
  40ca08:	mov	x29, sp
  40ca0c:	bl	40c834 <ferror@plt+0xa144>
  40ca10:	ldp	x29, x30, [sp], #16
  40ca14:	ret
  40ca18:	stp	x29, x30, [sp, #-64]!
  40ca1c:	stp	x22, x21, [sp, #32]
  40ca20:	stp	x20, x19, [sp, #48]
  40ca24:	ldr	x8, [x2]
  40ca28:	str	x23, [sp, #16]
  40ca2c:	mov	x29, sp
  40ca30:	cbnz	x8, 40cb00 <ferror@plt+0xa410>
  40ca34:	mov	x23, x2
  40ca38:	mov	x21, x1
  40ca3c:	mov	x22, x0
  40ca40:	bl	40cb20 <ferror@plt+0xa430>
  40ca44:	mov	x19, x0
  40ca48:	cbz	x0, 40ca90 <ferror@plt+0xa3a0>
  40ca4c:	add	x2, x29, #0x18
  40ca50:	mov	x0, x22
  40ca54:	mov	x1, x21
  40ca58:	bl	410cec <ferror@plt+0xe5fc>
  40ca5c:	mov	w20, w0
  40ca60:	tbnz	w0, #31, 40ca98 <ferror@plt+0xa3a8>
  40ca64:	ldr	x0, [x29, #24]
  40ca68:	mov	w1, #0x1                   	// #1
  40ca6c:	bl	410c70 <ferror@plt+0xe580>
  40ca70:	ldr	x0, [x23]
  40ca74:	ldr	x1, [x29, #24]
  40ca78:	bl	40d4d0 <ferror@plt+0xade0>
  40ca7c:	cmp	x0, #0x0
  40ca80:	mov	w8, #0xfffffff4            	// #-12
  40ca84:	csel	w20, w8, w20, eq  // eq = none
  40ca88:	str	x0, [x23]
  40ca8c:	b	40cae0 <ferror@plt+0xa3f0>
  40ca90:	mov	w20, wzr
  40ca94:	b	40cae0 <ferror@plt+0xa3f0>
  40ca98:	mov	x0, x22
  40ca9c:	bl	40c5fc <ferror@plt+0x9f0c>
  40caa0:	cmp	w0, #0x3
  40caa4:	b.lt	40cae0 <ferror@plt+0xa3f0>  // b.tstop
  40caa8:	neg	w0, w20
  40caac:	bl	402340 <strerror@plt>
  40cab0:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40cab4:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40cab8:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40cabc:	mov	x7, x0
  40cac0:	add	x2, x2, #0x475
  40cac4:	add	x4, x4, #0x58d
  40cac8:	add	x5, x5, #0x5b1
  40cacc:	mov	w1, #0x3                   	// #3
  40cad0:	mov	w3, #0x21c                 	// #540
  40cad4:	mov	x0, x22
  40cad8:	mov	x6, x21
  40cadc:	bl	40c27c <ferror@plt+0x9b8c>
  40cae0:	mov	x0, x19
  40cae4:	bl	4024a0 <free@plt>
  40cae8:	mov	w0, w20
  40caec:	ldp	x20, x19, [sp, #48]
  40caf0:	ldp	x22, x21, [sp, #32]
  40caf4:	ldr	x23, [sp, #16]
  40caf8:	ldp	x29, x30, [sp], #64
  40cafc:	ret
  40cb00:	adrp	x0, 41b000 <ferror@plt+0x18910>
  40cb04:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40cb08:	adrp	x3, 41a000 <ferror@plt+0x17910>
  40cb0c:	add	x0, x0, #0x1bf
  40cb10:	add	x1, x1, #0x475
  40cb14:	add	x3, x3, #0x52f
  40cb18:	mov	w2, #0x213                 	// #531
  40cb1c:	bl	402630 <__assert_fail@plt>
  40cb20:	stp	x29, x30, [sp, #-48]!
  40cb24:	str	x28, [sp, #16]
  40cb28:	stp	x20, x19, [sp, #32]
  40cb2c:	mov	x29, sp
  40cb30:	sub	sp, sp, #0x1, lsl #12
  40cb34:	mov	x8, x0
  40cb38:	ldr	x0, [x0, #80]
  40cb3c:	mov	x19, x1
  40cb40:	cbz	x0, 40cb54 <ferror@plt+0xa464>
  40cb44:	mov	x1, x19
  40cb48:	bl	40fbec <ferror@plt+0xd4fc>
  40cb4c:	mov	x19, x0
  40cb50:	b	40cba4 <ferror@plt+0xa4b4>
  40cb54:	ldr	x3, [x8, #32]
  40cb58:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40cb5c:	adrp	x4, 419000 <ferror@plt+0x16910>
  40cb60:	add	x2, x2, #0x5db
  40cb64:	add	x4, x4, #0xa1b
  40cb68:	mov	x0, sp
  40cb6c:	mov	w1, #0x1000                	// #4096
  40cb70:	bl	4021f0 <snprintf@plt>
  40cb74:	mov	x0, sp
  40cb78:	bl	40f1d4 <ferror@plt+0xcae4>
  40cb7c:	cbz	x0, 40cbbc <ferror@plt+0xa4cc>
  40cb80:	mov	x1, x19
  40cb84:	mov	x20, x0
  40cb88:	bl	40f498 <ferror@plt+0xcda8>
  40cb8c:	mov	x19, x0
  40cb90:	mov	x0, x20
  40cb94:	bl	40f2b8 <ferror@plt+0xcbc8>
  40cb98:	mov	w8, #0x1                   	// #1
  40cb9c:	cbnz	w8, 40cba4 <ferror@plt+0xa4b4>
  40cba0:	mov	x19, xzr
  40cba4:	mov	x0, x19
  40cba8:	add	sp, sp, #0x1, lsl #12
  40cbac:	ldp	x20, x19, [sp, #32]
  40cbb0:	ldr	x28, [sp, #16]
  40cbb4:	ldp	x29, x30, [sp], #48
  40cbb8:	ret
  40cbbc:	mov	w8, wzr
  40cbc0:	cbz	w8, 40cba0 <ferror@plt+0xa4b0>
  40cbc4:	b	40cba4 <ferror@plt+0xa4b4>
  40cbc8:	stp	x29, x30, [sp, #-32]!
  40cbcc:	str	x19, [sp, #16]
  40cbd0:	mov	x29, sp
  40cbd4:	bl	40cb20 <ferror@plt+0xa430>
  40cbd8:	str	x0, [x29, #24]
  40cbdc:	cmp	x0, #0x0
  40cbe0:	add	x0, x29, #0x18
  40cbe4:	cset	w19, ne  // ne = any
  40cbe8:	bl	40cbfc <ferror@plt+0xa50c>
  40cbec:	mov	w0, w19
  40cbf0:	ldr	x19, [sp, #16]
  40cbf4:	ldp	x29, x30, [sp], #32
  40cbf8:	ret
  40cbfc:	stp	x29, x30, [sp, #-16]!
  40cc00:	ldr	x0, [x0]
  40cc04:	mov	x29, sp
  40cc08:	bl	4024a0 <free@plt>
  40cc0c:	ldp	x29, x30, [sp], #16
  40cc10:	ret
  40cc14:	stp	x29, x30, [sp, #-48]!
  40cc18:	str	x28, [sp, #16]
  40cc1c:	stp	x20, x19, [sp, #32]
  40cc20:	mov	x29, sp
  40cc24:	sub	sp, sp, #0x1, lsl #12
  40cc28:	mov	x8, x0
  40cc2c:	ldr	x0, [x0, #56]
  40cc30:	mov	x19, x1
  40cc34:	cbz	x0, 40cc48 <ferror@plt+0xa558>
  40cc38:	mov	x1, x19
  40cc3c:	bl	40fbec <ferror@plt+0xd4fc>
  40cc40:	mov	x19, x0
  40cc44:	b	40cc94 <ferror@plt+0xa5a4>
  40cc48:	ldr	x3, [x8, #32]
  40cc4c:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40cc50:	adrp	x4, 418000 <ferror@plt+0x15910>
  40cc54:	add	x2, x2, #0x5db
  40cc58:	add	x4, x4, #0xc1e
  40cc5c:	mov	x0, sp
  40cc60:	mov	w1, #0x1000                	// #4096
  40cc64:	bl	4021f0 <snprintf@plt>
  40cc68:	mov	x0, sp
  40cc6c:	bl	40f1d4 <ferror@plt+0xcae4>
  40cc70:	cbz	x0, 40cc90 <ferror@plt+0xa5a0>
  40cc74:	mov	x1, x19
  40cc78:	mov	x20, x0
  40cc7c:	bl	40f498 <ferror@plt+0xcda8>
  40cc80:	mov	x19, x0
  40cc84:	mov	x0, x20
  40cc88:	bl	40f2b8 <ferror@plt+0xcbc8>
  40cc8c:	b	40cc94 <ferror@plt+0xa5a4>
  40cc90:	mov	x19, xzr
  40cc94:	mov	x0, x19
  40cc98:	add	sp, sp, #0x1, lsl #12
  40cc9c:	ldp	x20, x19, [sp, #32]
  40cca0:	ldr	x28, [sp, #16]
  40cca4:	ldp	x29, x30, [sp], #48
  40cca8:	ret
  40ccac:	stp	x29, x30, [sp, #-64]!
  40ccb0:	stp	x22, x21, [sp, #32]
  40ccb4:	mov	x21, x1
  40ccb8:	mov	x22, x0
  40ccbc:	mov	w1, #0x3a                  	// #58
  40ccc0:	mov	x0, x21
  40ccc4:	str	x23, [sp, #16]
  40ccc8:	stp	x20, x19, [sp, #48]
  40cccc:	mov	x29, sp
  40ccd0:	mov	x23, x2
  40ccd4:	bl	4024d0 <strchr@plt>
  40ccd8:	cbz	x0, 40cce4 <ferror@plt+0xa5f4>
  40ccdc:	mov	w20, wzr
  40cce0:	b	40cd88 <ferror@plt+0xa698>
  40cce4:	mov	x0, x22
  40cce8:	mov	x1, x21
  40ccec:	bl	40cc14 <ferror@plt+0xa524>
  40ccf0:	mov	x19, x0
  40ccf4:	cbz	x0, 40cd30 <ferror@plt+0xa640>
  40ccf8:	add	x2, x29, #0x18
  40ccfc:	mov	x0, x22
  40cd00:	mov	x1, x21
  40cd04:	bl	410cec <ferror@plt+0xe5fc>
  40cd08:	mov	w20, w0
  40cd0c:	tbnz	w0, #31, 40cd38 <ferror@plt+0xa648>
  40cd10:	ldr	x0, [x23]
  40cd14:	ldr	x1, [x29, #24]
  40cd18:	bl	40d4d0 <ferror@plt+0xade0>
  40cd1c:	str	x0, [x23]
  40cd20:	ldr	x0, [x29, #24]
  40cd24:	mov	x1, x19
  40cd28:	bl	41077c <ferror@plt+0xe08c>
  40cd2c:	b	40cd80 <ferror@plt+0xa690>
  40cd30:	mov	w20, wzr
  40cd34:	b	40cd80 <ferror@plt+0xa690>
  40cd38:	mov	x0, x22
  40cd3c:	bl	40c5fc <ferror@plt+0x9f0c>
  40cd40:	cmp	w0, #0x3
  40cd44:	b.lt	40cd80 <ferror@plt+0xa690>  // b.tstop
  40cd48:	neg	w0, w20
  40cd4c:	bl	402340 <strerror@plt>
  40cd50:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40cd54:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40cd58:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40cd5c:	mov	x7, x0
  40cd60:	add	x2, x2, #0x475
  40cd64:	add	x4, x4, #0x5e5
  40cd68:	add	x5, x5, #0x5b1
  40cd6c:	mov	w1, #0x3                   	// #3
  40cd70:	mov	w3, #0x268                 	// #616
  40cd74:	mov	x0, x22
  40cd78:	mov	x6, x21
  40cd7c:	bl	40c27c <ferror@plt+0x9b8c>
  40cd80:	mov	x0, x19
  40cd84:	bl	4024a0 <free@plt>
  40cd88:	mov	w0, w20
  40cd8c:	ldp	x20, x19, [sp, #48]
  40cd90:	ldp	x22, x21, [sp, #32]
  40cd94:	ldr	x23, [sp, #16]
  40cd98:	ldp	x29, x30, [sp], #64
  40cd9c:	ret
  40cda0:	sub	sp, sp, #0x70
  40cda4:	stp	x29, x30, [sp, #16]
  40cda8:	stp	x28, x27, [sp, #32]
  40cdac:	stp	x26, x25, [sp, #48]
  40cdb0:	stp	x24, x23, [sp, #64]
  40cdb4:	stp	x22, x21, [sp, #80]
  40cdb8:	stp	x20, x19, [sp, #96]
  40cdbc:	ldr	x25, [x0, #40]
  40cdc0:	add	x29, sp, #0x10
  40cdc4:	ldr	x23, [x25, #8]
  40cdc8:	cbz	x23, 40cec0 <ferror@plt+0xa7d0>
  40cdcc:	adrp	x26, 41a000 <ferror@plt+0x17910>
  40cdd0:	mov	x19, x2
  40cdd4:	mov	x21, x0
  40cdd8:	mov	x22, x1
  40cddc:	mov	w20, wzr
  40cde0:	add	x26, x26, #0x626
  40cde4:	mov	x0, x23
  40cde8:	bl	40d81c <ferror@plt+0xb12c>
  40cdec:	mov	x24, x0
  40cdf0:	mov	x0, x23
  40cdf4:	bl	40d828 <ferror@plt+0xb138>
  40cdf8:	mov	x28, x0
  40cdfc:	mov	x0, x24
  40ce00:	mov	x1, x22
  40ce04:	mov	w2, wzr
  40ce08:	bl	402510 <fnmatch@plt>
  40ce0c:	cbz	w0, 40ce30 <ferror@plt+0xa740>
  40ce10:	mov	w8, wzr
  40ce14:	cbnz	w8, 40cec8 <ferror@plt+0xa7d8>
  40ce18:	ldr	x8, [x23]
  40ce1c:	ldr	x9, [x25, #8]
  40ce20:	cmp	x8, x9
  40ce24:	csel	x23, xzr, x8, eq  // eq = none
  40ce28:	cbnz	x23, 40cde4 <ferror@plt+0xa6f4>
  40ce2c:	b	40cee4 <ferror@plt+0xa7f4>
  40ce30:	add	x3, sp, #0x8
  40ce34:	mov	x0, x21
  40ce38:	mov	x1, x24
  40ce3c:	mov	x2, x28
  40ce40:	bl	410e90 <ferror@plt+0xe7a0>
  40ce44:	mov	w27, w0
  40ce48:	tbnz	w0, #31, 40ce6c <ferror@plt+0xa77c>
  40ce4c:	ldr	x0, [x19]
  40ce50:	ldr	x1, [sp, #8]
  40ce54:	bl	40d4d0 <ferror@plt+0xade0>
  40ce58:	mov	w8, wzr
  40ce5c:	add	w20, w20, #0x1
  40ce60:	str	x0, [x19]
  40ce64:	cbnz	w8, 40ce14 <ferror@plt+0xa724>
  40ce68:	b	40ce10 <ferror@plt+0xa720>
  40ce6c:	mov	x0, x21
  40ce70:	bl	40c5fc <ferror@plt+0x9f0c>
  40ce74:	cmp	w0, #0x3
  40ce78:	b.lt	40ceb4 <ferror@plt+0xa7c4>  // b.tstop
  40ce7c:	neg	w0, w27
  40ce80:	bl	402340 <strerror@plt>
  40ce84:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40ce88:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40ce8c:	mov	w1, #0x3                   	// #3
  40ce90:	mov	w3, #0x288                 	// #648
  40ce94:	str	x0, [sp]
  40ce98:	mov	x0, x21
  40ce9c:	add	x2, x2, #0x475
  40cea0:	add	x4, x4, #0x608
  40cea4:	mov	x5, x26
  40cea8:	mov	x6, x22
  40ceac:	mov	x7, x28
  40ceb0:	bl	40c27c <ferror@plt+0x9b8c>
  40ceb4:	mov	w8, #0x7                   	// #7
  40ceb8:	cbnz	w8, 40ce14 <ferror@plt+0xa724>
  40cebc:	b	40ce10 <ferror@plt+0xa720>
  40cec0:	mov	w20, wzr
  40cec4:	b	40cee4 <ferror@plt+0xa7f4>
  40cec8:	cmp	w8, #0x7
  40cecc:	b.ne	40cee4 <ferror@plt+0xa7f4>  // b.any
  40ced0:	ldr	x0, [x19]
  40ced4:	mov	w1, w20
  40ced8:	bl	40d7b0 <ferror@plt+0xb0c0>
  40cedc:	mov	w20, w27
  40cee0:	str	x0, [x19]
  40cee4:	mov	w0, w20
  40cee8:	ldp	x20, x19, [sp, #96]
  40ceec:	ldp	x22, x21, [sp, #80]
  40cef0:	ldp	x24, x23, [sp, #64]
  40cef4:	ldp	x26, x25, [sp, #48]
  40cef8:	ldp	x28, x27, [sp, #32]
  40cefc:	ldp	x29, x30, [sp, #16]
  40cf00:	add	sp, sp, #0x70
  40cf04:	ret
  40cf08:	sub	sp, sp, #0x70
  40cf0c:	stp	x29, x30, [sp, #16]
  40cf10:	stp	x28, x27, [sp, #32]
  40cf14:	stp	x26, x25, [sp, #48]
  40cf18:	stp	x24, x23, [sp, #64]
  40cf1c:	stp	x22, x21, [sp, #80]
  40cf20:	stp	x20, x19, [sp, #96]
  40cf24:	ldr	x24, [x0, #40]
  40cf28:	mov	x19, x2
  40cf2c:	mov	x20, x0
  40cf30:	mov	x21, x1
  40cf34:	ldr	x23, [x24, #40]
  40cf38:	mov	w25, wzr
  40cf3c:	add	x29, sp, #0x10
  40cf40:	cbnz	x23, 40cf64 <ferror@plt+0xa874>
  40cf44:	b	40d074 <ferror@plt+0xa984>
  40cf48:	mov	w8, wzr
  40cf4c:	cbnz	w8, 40d06c <ferror@plt+0xa97c>
  40cf50:	ldr	x8, [x23]
  40cf54:	ldr	x9, [x24, #40]
  40cf58:	cmp	x8, x9
  40cf5c:	csel	x23, xzr, x8, eq  // eq = none
  40cf60:	cbz	x23, 40d074 <ferror@plt+0xa984>
  40cf64:	mov	x0, x23
  40cf68:	bl	40d858 <ferror@plt+0xb168>
  40cf6c:	mov	x1, x21
  40cf70:	mov	x27, x0
  40cf74:	bl	402430 <strcmp@plt>
  40cf78:	cbnz	w0, 40cf48 <ferror@plt+0xa858>
  40cf7c:	mov	x0, x23
  40cf80:	bl	40d84c <ferror@plt+0xb15c>
  40cf84:	mov	x26, x0
  40cf88:	add	x2, sp, #0x8
  40cf8c:	mov	x0, x20
  40cf90:	mov	x1, x27
  40cf94:	bl	410cec <ferror@plt+0xe5fc>
  40cf98:	tbnz	w0, #31, 40cfd4 <ferror@plt+0xa8e4>
  40cf9c:	ldr	x0, [x19]
  40cfa0:	ldr	x1, [sp, #8]
  40cfa4:	bl	40d4d0 <ferror@plt+0xade0>
  40cfa8:	cbz	x0, 40d024 <ferror@plt+0xa934>
  40cfac:	str	x0, [x19]
  40cfb0:	ldr	x0, [sp, #8]
  40cfb4:	mov	x1, x26
  40cfb8:	bl	411f1c <ferror@plt+0xf82c>
  40cfbc:	mov	w8, #0x2                   	// #2
  40cfc0:	mov	w25, #0x1                   	// #1
  40cfc4:	mov	w28, w22
  40cfc8:	mov	w22, w28
  40cfcc:	cbz	w8, 40cf50 <ferror@plt+0xa860>
  40cfd0:	b	40d06c <ferror@plt+0xa97c>
  40cfd4:	mov	w28, w0
  40cfd8:	mov	x0, x20
  40cfdc:	bl	40c5fc <ferror@plt+0x9f0c>
  40cfe0:	cmp	w0, #0x3
  40cfe4:	b.lt	40d060 <ferror@plt+0xa970>  // b.tstop
  40cfe8:	neg	w0, w28
  40cfec:	bl	402340 <strerror@plt>
  40cff0:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40cff4:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40cff8:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40cffc:	mov	x7, x0
  40d000:	mov	w1, #0x3                   	// #3
  40d004:	mov	w3, #0x2a9                 	// #681
  40d008:	mov	x0, x20
  40d00c:	add	x2, x2, #0x475
  40d010:	add	x4, x4, #0x65b
  40d014:	add	x5, x5, #0x5b1
  40d018:	mov	x6, x27
  40d01c:	bl	40c27c <ferror@plt+0x9b8c>
  40d020:	b	40d060 <ferror@plt+0xa970>
  40d024:	mov	x0, x20
  40d028:	bl	40c5fc <ferror@plt+0x9f0c>
  40d02c:	cmp	w0, #0x3
  40d030:	b.lt	40d05c <ferror@plt+0xa96c>  // b.tstop
  40d034:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40d038:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40d03c:	adrp	x5, 419000 <ferror@plt+0x16910>
  40d040:	mov	w1, #0x3                   	// #3
  40d044:	mov	w3, #0x2af                 	// #687
  40d048:	mov	x0, x20
  40d04c:	add	x2, x2, #0x475
  40d050:	add	x4, x4, #0x65b
  40d054:	add	x5, x5, #0x87
  40d058:	bl	40c27c <ferror@plt+0x9b8c>
  40d05c:	mov	w28, #0xfffffff4            	// #-12
  40d060:	mov	w8, #0x1                   	// #1
  40d064:	mov	w22, w28
  40d068:	cbz	w8, 40cf50 <ferror@plt+0xa860>
  40d06c:	cmp	w8, #0x2
  40d070:	b.ne	40d1b4 <ferror@plt+0xaac4>  // b.any
  40d074:	cbnz	w25, 40d1c0 <ferror@plt+0xaad0>
  40d078:	ldr	x23, [x24, #32]
  40d07c:	cbz	x23, 40d1bc <ferror@plt+0xaacc>
  40d080:	mov	w25, wzr
  40d084:	b	40d0a4 <ferror@plt+0xa9b4>
  40d088:	mov	w8, wzr
  40d08c:	cbnz	w8, 40d1ac <ferror@plt+0xaabc>
  40d090:	ldr	x8, [x23]
  40d094:	ldr	x9, [x24, #32]
  40d098:	cmp	x8, x9
  40d09c:	csel	x23, xzr, x8, eq  // eq = none
  40d0a0:	cbz	x23, 40d1c0 <ferror@plt+0xaad0>
  40d0a4:	mov	x0, x23
  40d0a8:	bl	40d858 <ferror@plt+0xb168>
  40d0ac:	mov	x1, x21
  40d0b0:	mov	x27, x0
  40d0b4:	bl	402430 <strcmp@plt>
  40d0b8:	cbnz	w0, 40d088 <ferror@plt+0xa998>
  40d0bc:	mov	x0, x23
  40d0c0:	bl	40d84c <ferror@plt+0xb15c>
  40d0c4:	mov	x26, x0
  40d0c8:	add	x2, sp, #0x8
  40d0cc:	mov	x0, x20
  40d0d0:	mov	x1, x27
  40d0d4:	bl	410cec <ferror@plt+0xe5fc>
  40d0d8:	tbnz	w0, #31, 40d114 <ferror@plt+0xaa24>
  40d0dc:	ldr	x0, [x19]
  40d0e0:	ldr	x1, [sp, #8]
  40d0e4:	bl	40d4d0 <ferror@plt+0xade0>
  40d0e8:	cbz	x0, 40d164 <ferror@plt+0xaa74>
  40d0ec:	str	x0, [x19]
  40d0f0:	ldr	x0, [sp, #8]
  40d0f4:	mov	x1, x26
  40d0f8:	bl	4121d0 <ferror@plt+0xfae0>
  40d0fc:	mov	w8, #0x9                   	// #9
  40d100:	mov	w25, #0x1                   	// #1
  40d104:	mov	w28, w22
  40d108:	mov	w22, w28
  40d10c:	cbz	w8, 40d090 <ferror@plt+0xa9a0>
  40d110:	b	40d1ac <ferror@plt+0xaabc>
  40d114:	mov	w28, w0
  40d118:	mov	x0, x20
  40d11c:	bl	40c5fc <ferror@plt+0x9f0c>
  40d120:	cmp	w0, #0x3
  40d124:	b.lt	40d1a0 <ferror@plt+0xaab0>  // b.tstop
  40d128:	neg	w0, w28
  40d12c:	bl	402340 <strerror@plt>
  40d130:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40d134:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40d138:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40d13c:	mov	x7, x0
  40d140:	mov	w1, #0x3                   	// #3
  40d144:	mov	w3, #0x2cd                 	// #717
  40d148:	mov	x0, x20
  40d14c:	add	x2, x2, #0x475
  40d150:	add	x4, x4, #0x65b
  40d154:	add	x5, x5, #0x5b1
  40d158:	mov	x6, x27
  40d15c:	bl	40c27c <ferror@plt+0x9b8c>
  40d160:	b	40d1a0 <ferror@plt+0xaab0>
  40d164:	mov	x0, x20
  40d168:	bl	40c5fc <ferror@plt+0x9f0c>
  40d16c:	cmp	w0, #0x3
  40d170:	b.lt	40d19c <ferror@plt+0xaaac>  // b.tstop
  40d174:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40d178:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40d17c:	adrp	x5, 419000 <ferror@plt+0x16910>
  40d180:	mov	w1, #0x3                   	// #3
  40d184:	mov	w3, #0x2d3                 	// #723
  40d188:	mov	x0, x20
  40d18c:	add	x2, x2, #0x475
  40d190:	add	x4, x4, #0x65b
  40d194:	add	x5, x5, #0x87
  40d198:	bl	40c27c <ferror@plt+0x9b8c>
  40d19c:	mov	w28, #0xfffffff4            	// #-12
  40d1a0:	mov	w8, #0x1                   	// #1
  40d1a4:	mov	w22, w28
  40d1a8:	cbz	w8, 40d090 <ferror@plt+0xa9a0>
  40d1ac:	cmp	w8, #0x9
  40d1b0:	b.eq	40d1c0 <ferror@plt+0xaad0>  // b.none
  40d1b4:	mov	w25, w22
  40d1b8:	b	40d1c0 <ferror@plt+0xaad0>
  40d1bc:	mov	w25, wzr
  40d1c0:	mov	w0, w25
  40d1c4:	ldp	x20, x19, [sp, #96]
  40d1c8:	ldp	x22, x21, [sp, #80]
  40d1cc:	ldp	x24, x23, [sp, #64]
  40d1d0:	ldp	x26, x25, [sp, #48]
  40d1d4:	ldp	x28, x27, [sp, #32]
  40d1d8:	ldp	x29, x30, [sp, #16]
  40d1dc:	add	sp, sp, #0x70
  40d1e0:	ret
  40d1e4:	sub	sp, sp, #0x30
  40d1e8:	stp	x29, x30, [sp, #16]
  40d1ec:	ldr	x0, [x0, #48]
  40d1f0:	str	x19, [sp, #32]
  40d1f4:	mov	w19, w1
  40d1f8:	mov	x1, sp
  40d1fc:	add	x29, sp, #0x10
  40d200:	bl	40b7cc <ferror@plt+0x90dc>
  40d204:	mov	x0, sp
  40d208:	add	x2, x29, #0x18
  40d20c:	mov	x1, xzr
  40d210:	bl	40b7d8 <ferror@plt+0x90e8>
  40d214:	tbz	w0, #0, 40d23c <ferror@plt+0xab4c>
  40d218:	and	w19, w19, #0x1
  40d21c:	ldr	x0, [x29, #24]
  40d220:	mov	w1, w19
  40d224:	bl	410c60 <ferror@plt+0xe570>
  40d228:	mov	x0, sp
  40d22c:	add	x2, x29, #0x18
  40d230:	mov	x1, xzr
  40d234:	bl	40b7d8 <ferror@plt+0x90e8>
  40d238:	tbnz	w0, #0, 40d21c <ferror@plt+0xab2c>
  40d23c:	ldr	x19, [sp, #32]
  40d240:	ldp	x29, x30, [sp, #16]
  40d244:	add	sp, sp, #0x30
  40d248:	ret
  40d24c:	sub	sp, sp, #0x30
  40d250:	stp	x29, x30, [sp, #16]
  40d254:	ldr	x0, [x0, #48]
  40d258:	str	x19, [sp, #32]
  40d25c:	mov	w19, w1
  40d260:	mov	x1, sp
  40d264:	add	x29, sp, #0x10
  40d268:	bl	40b7cc <ferror@plt+0x90dc>
  40d26c:	mov	x0, sp
  40d270:	add	x2, x29, #0x18
  40d274:	mov	x1, xzr
  40d278:	bl	40b7d8 <ferror@plt+0x90e8>
  40d27c:	tbz	w0, #0, 40d2a4 <ferror@plt+0xabb4>
  40d280:	and	w19, w19, #0x1
  40d284:	ldr	x0, [x29, #24]
  40d288:	mov	w1, w19
  40d28c:	bl	410c84 <ferror@plt+0xe594>
  40d290:	mov	x0, sp
  40d294:	add	x2, x29, #0x18
  40d298:	mov	x1, xzr
  40d29c:	bl	40b7d8 <ferror@plt+0x90e8>
  40d2a0:	tbnz	w0, #0, 40d284 <ferror@plt+0xab94>
  40d2a4:	ldr	x19, [sp, #32]
  40d2a8:	ldp	x29, x30, [sp, #16]
  40d2ac:	add	sp, sp, #0x30
  40d2b0:	ret
  40d2b4:	stp	x29, x30, [sp, #-96]!
  40d2b8:	stp	x28, x27, [sp, #16]
  40d2bc:	stp	x26, x25, [sp, #32]
  40d2c0:	stp	x24, x23, [sp, #48]
  40d2c4:	stp	x22, x21, [sp, #64]
  40d2c8:	stp	x20, x19, [sp, #80]
  40d2cc:	mov	x29, sp
  40d2d0:	sub	sp, sp, #0x1, lsl #12
  40d2d4:	cbz	x0, 40d3ac <ferror@plt+0xacbc>
  40d2d8:	adrp	x25, 42b000 <ferror@plt+0x28910>
  40d2dc:	adrp	x20, 41a000 <ferror@plt+0x17910>
  40d2e0:	adrp	x21, 41a000 <ferror@plt+0x17910>
  40d2e4:	adrp	x22, 41a000 <ferror@plt+0x17910>
  40d2e8:	adrp	x23, 41a000 <ferror@plt+0x17910>
  40d2ec:	mov	x19, x0
  40d2f0:	mov	x24, xzr
  40d2f4:	add	x25, x25, #0xcb8
  40d2f8:	add	x20, x20, #0x5db
  40d2fc:	mov	w26, #0x7                   	// #7
  40d300:	add	x21, x21, #0x475
  40d304:	add	x22, x22, #0x67b
  40d308:	add	x23, x23, #0x68f
  40d30c:	b	40d330 <ferror@plt+0xac40>
  40d310:	mov	w8, #0x4                   	// #4
  40d314:	cbz	w8, 40d320 <ferror@plt+0xac30>
  40d318:	cmp	w8, #0x4
  40d31c:	b.ne	40d3b4 <ferror@plt+0xacc4>  // b.any
  40d320:	add	x24, x24, #0x8
  40d324:	cmp	x24, #0x20
  40d328:	add	x25, x25, #0x10
  40d32c:	b.eq	40d3cc <ferror@plt+0xacdc>  // b.none
  40d330:	add	x27, x19, x24
  40d334:	ldr	x8, [x27, #56]
  40d338:	cbz	x8, 40d370 <ferror@plt+0xac80>
  40d33c:	mov	x0, x19
  40d340:	bl	40c5fc <ferror@plt+0x9f0c>
  40d344:	cmp	w0, #0x6
  40d348:	b.lt	40d310 <ferror@plt+0xac20>  // b.tstop
  40d34c:	ldr	x6, [x25]
  40d350:	mov	w1, #0x6                   	// #6
  40d354:	mov	w3, #0x34e                 	// #846
  40d358:	mov	x0, x19
  40d35c:	mov	x2, x21
  40d360:	mov	x4, x22
  40d364:	mov	x5, x23
  40d368:	bl	40c27c <ferror@plt+0x9b8c>
  40d36c:	b	40d310 <ferror@plt+0xac20>
  40d370:	ldr	x3, [x19, #32]
  40d374:	ldr	x4, [x25]
  40d378:	mov	x0, sp
  40d37c:	mov	w1, #0x1000                	// #4096
  40d380:	mov	x2, x20
  40d384:	bl	4021f0 <snprintf@plt>
  40d388:	add	x2, x27, #0x58
  40d38c:	mov	x1, sp
  40d390:	mov	x0, x19
  40d394:	bl	40f7bc <ferror@plt+0xd0cc>
  40d398:	cmp	x0, #0x0
  40d39c:	csel	w8, w26, wzr, eq  // eq = none
  40d3a0:	str	x0, [x27, #56]
  40d3a4:	cbnz	w8, 40d318 <ferror@plt+0xac28>
  40d3a8:	b	40d320 <ferror@plt+0xac30>
  40d3ac:	mov	w0, #0xfffffffe            	// #-2
  40d3b0:	b	40d3d0 <ferror@plt+0xace0>
  40d3b4:	cmp	w8, #0x7
  40d3b8:	b.ne	40d3cc <ferror@plt+0xacdc>  // b.any
  40d3bc:	mov	x0, x19
  40d3c0:	bl	40c6c4 <ferror@plt+0x9fd4>
  40d3c4:	mov	w0, #0xfffffff4            	// #-12
  40d3c8:	b	40d3d0 <ferror@plt+0xace0>
  40d3cc:	mov	w0, wzr
  40d3d0:	add	sp, sp, #0x1, lsl #12
  40d3d4:	ldp	x20, x19, [sp, #80]
  40d3d8:	ldp	x22, x21, [sp, #64]
  40d3dc:	ldp	x24, x23, [sp, #48]
  40d3e0:	ldp	x26, x25, [sp, #32]
  40d3e4:	ldp	x28, x27, [sp, #16]
  40d3e8:	ldp	x29, x30, [sp], #96
  40d3ec:	ret
  40d3f0:	stp	x29, x30, [sp, #-64]!
  40d3f4:	str	x28, [sp, #16]
  40d3f8:	stp	x22, x21, [sp, #32]
  40d3fc:	stp	x20, x19, [sp, #48]
  40d400:	mov	x29, sp
  40d404:	sub	sp, sp, #0x1, lsl #12
  40d408:	cbz	x0, 40d4ac <ferror@plt+0xadbc>
  40d40c:	cmp	w1, #0x3
  40d410:	b.ls	40d41c <ferror@plt+0xad2c>  // b.plast
  40d414:	mov	w0, #0xfffffffe            	// #-2
  40d418:	b	40d4b0 <ferror@plt+0xadc0>
  40d41c:	add	x8, x0, w1, uxtw #3
  40d420:	ldr	x8, [x8, #56]
  40d424:	mov	w19, w2
  40d428:	mov	w21, w1
  40d42c:	cbz	x8, 40d454 <ferror@plt+0xad64>
  40d430:	adrp	x9, 42b000 <ferror@plt+0x28910>
  40d434:	add	x9, x9, #0xcb8
  40d438:	add	x9, x9, x21, lsl #4
  40d43c:	ldr	x2, [x9, #8]
  40d440:	mov	x0, x8
  40d444:	mov	w1, w19
  40d448:	bl	40fa40 <ferror@plt+0xd350>
  40d44c:	mov	w0, wzr
  40d450:	b	40d4b0 <ferror@plt+0xadc0>
  40d454:	adrp	x22, 42b000 <ferror@plt+0x28910>
  40d458:	lsl	x8, x21, #4
  40d45c:	add	x22, x22, #0xcb8
  40d460:	ldr	x3, [x0, #32]
  40d464:	ldr	x4, [x22, x8]
  40d468:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40d46c:	add	x2, x2, #0x5db
  40d470:	mov	x0, sp
  40d474:	mov	w1, #0x1000                	// #4096
  40d478:	bl	4021f0 <snprintf@plt>
  40d47c:	mov	x0, sp
  40d480:	bl	40f1d4 <ferror@plt+0xcae4>
  40d484:	cbz	x0, 40d4ac <ferror@plt+0xadbc>
  40d488:	add	x8, x22, x21, lsl #4
  40d48c:	ldr	x2, [x8, #8]
  40d490:	mov	w1, w19
  40d494:	mov	x20, x0
  40d498:	bl	40f2e4 <ferror@plt+0xcbf4>
  40d49c:	mov	x0, x20
  40d4a0:	bl	40f2b8 <ferror@plt+0xcbc8>
  40d4a4:	mov	w0, wzr
  40d4a8:	b	40d4b0 <ferror@plt+0xadc0>
  40d4ac:	mov	w0, #0xffffffda            	// #-38
  40d4b0:	add	sp, sp, #0x1, lsl #12
  40d4b4:	ldp	x20, x19, [sp, #48]
  40d4b8:	ldp	x22, x21, [sp, #32]
  40d4bc:	ldr	x28, [sp, #16]
  40d4c0:	ldp	x29, x30, [sp], #64
  40d4c4:	ret
  40d4c8:	ldr	x0, [x0, #40]
  40d4cc:	ret
  40d4d0:	stp	x29, x30, [sp, #-48]!
  40d4d4:	stp	x20, x19, [sp, #32]
  40d4d8:	mov	x19, x0
  40d4dc:	mov	w0, #0x18                  	// #24
  40d4e0:	str	x21, [sp, #16]
  40d4e4:	mov	x29, sp
  40d4e8:	mov	x20, x1
  40d4ec:	bl	402240 <malloc@plt>
  40d4f0:	cbz	x0, 40d510 <ferror@plt+0xae20>
  40d4f4:	mov	x21, x0
  40d4f8:	str	x20, [x0, #16]
  40d4fc:	mov	x0, x19
  40d500:	mov	x1, x21
  40d504:	bl	40d520 <ferror@plt+0xae30>
  40d508:	cmp	x19, #0x0
  40d50c:	csel	x0, x21, x19, eq  // eq = none
  40d510:	ldp	x20, x19, [sp, #32]
  40d514:	ldr	x21, [sp, #16]
  40d518:	ldp	x29, x30, [sp], #48
  40d51c:	ret
  40d520:	stp	x29, x30, [sp, #-16]!
  40d524:	mov	x29, sp
  40d528:	cbz	x0, 40d54c <ferror@plt+0xae5c>
  40d52c:	ldr	x8, [x0, #8]
  40d530:	str	x8, [x1, #8]
  40d534:	ldr	x8, [x0, #8]
  40d538:	str	x1, [x8]
  40d53c:	str	x1, [x0, #8]
  40d540:	str	x0, [x1]
  40d544:	ldp	x29, x30, [sp], #16
  40d548:	ret
  40d54c:	mov	x0, x1
  40d550:	bl	40d80c <ferror@plt+0xb11c>
  40d554:	ldp	x29, x30, [sp], #16
  40d558:	ret
  40d55c:	stp	x29, x30, [sp, #-48]!
  40d560:	stp	x20, x19, [sp, #32]
  40d564:	mov	x19, x1
  40d568:	str	x21, [sp, #16]
  40d56c:	mov	x29, sp
  40d570:	cbz	x0, 40d59c <ferror@plt+0xaeac>
  40d574:	mov	x21, x0
  40d578:	mov	w0, #0x18                  	// #24
  40d57c:	bl	402240 <malloc@plt>
  40d580:	mov	x20, x0
  40d584:	cbz	x0, 40d5a8 <ferror@plt+0xaeb8>
  40d588:	mov	x0, x21
  40d58c:	mov	x1, x20
  40d590:	str	x19, [x20, #16]
  40d594:	bl	40d5bc <ferror@plt+0xaecc>
  40d598:	b	40d5a8 <ferror@plt+0xaeb8>
  40d59c:	mov	x1, x19
  40d5a0:	bl	40d4d0 <ferror@plt+0xade0>
  40d5a4:	mov	x20, x0
  40d5a8:	mov	x0, x20
  40d5ac:	ldp	x20, x19, [sp, #32]
  40d5b0:	ldr	x21, [sp, #16]
  40d5b4:	ldp	x29, x30, [sp], #48
  40d5b8:	ret
  40d5bc:	stp	x29, x30, [sp, #-16]!
  40d5c0:	mov	x29, sp
  40d5c4:	cbz	x0, 40d5e8 <ferror@plt+0xaef8>
  40d5c8:	str	x0, [x1]
  40d5cc:	ldr	x8, [x0, #8]
  40d5d0:	str	x8, [x1, #8]
  40d5d4:	ldr	x8, [x0, #8]
  40d5d8:	str	x1, [x8]
  40d5dc:	str	x1, [x0, #8]
  40d5e0:	ldp	x29, x30, [sp], #16
  40d5e4:	ret
  40d5e8:	mov	x0, x1
  40d5ec:	bl	40d80c <ferror@plt+0xb11c>
  40d5f0:	ldp	x29, x30, [sp], #16
  40d5f4:	ret
  40d5f8:	stp	x29, x30, [sp, #-32]!
  40d5fc:	str	x19, [sp, #16]
  40d600:	mov	x29, sp
  40d604:	cbz	x0, 40d61c <ferror@plt+0xaf2c>
  40d608:	mov	x19, x0
  40d60c:	cbz	x1, 40d620 <ferror@plt+0xaf30>
  40d610:	mov	x0, x19
  40d614:	bl	40d630 <ferror@plt+0xaf40>
  40d618:	b	40d620 <ferror@plt+0xaf30>
  40d61c:	mov	x19, x1
  40d620:	mov	x0, x19
  40d624:	ldr	x19, [sp, #16]
  40d628:	ldp	x29, x30, [sp], #32
  40d62c:	ret
  40d630:	stp	x29, x30, [sp, #-16]!
  40d634:	mov	x29, sp
  40d638:	cbz	x0, 40d664 <ferror@plt+0xaf74>
  40d63c:	ldr	x8, [x0, #8]
  40d640:	str	x1, [x8]
  40d644:	ldr	x8, [x1, #8]
  40d648:	str	x0, [x8]
  40d64c:	ldr	x8, [x1, #8]
  40d650:	ldr	x9, [x0, #8]
  40d654:	str	x8, [x0, #8]
  40d658:	str	x9, [x1, #8]
  40d65c:	ldp	x29, x30, [sp], #16
  40d660:	ret
  40d664:	mov	x0, x1
  40d668:	bl	40d80c <ferror@plt+0xb11c>
  40d66c:	ldp	x29, x30, [sp], #16
  40d670:	ret
  40d674:	stp	x29, x30, [sp, #-48]!
  40d678:	stp	x20, x19, [sp, #32]
  40d67c:	mov	x20, x0
  40d680:	mov	w0, #0x18                  	// #24
  40d684:	str	x21, [sp, #16]
  40d688:	mov	x29, sp
  40d68c:	mov	x21, x1
  40d690:	bl	402240 <malloc@plt>
  40d694:	mov	x19, x0
  40d698:	cbz	x0, 40d6ac <ferror@plt+0xafbc>
  40d69c:	mov	x0, x20
  40d6a0:	mov	x1, x19
  40d6a4:	str	x21, [x19, #16]
  40d6a8:	bl	40d520 <ferror@plt+0xae30>
  40d6ac:	mov	x0, x19
  40d6b0:	ldp	x20, x19, [sp, #32]
  40d6b4:	ldr	x21, [sp, #16]
  40d6b8:	ldp	x29, x30, [sp], #48
  40d6bc:	ret
  40d6c0:	cbz	x0, 40d6f0 <ferror@plt+0xb000>
  40d6c4:	stp	x29, x30, [sp, #-32]!
  40d6c8:	stp	x20, x19, [sp, #16]
  40d6cc:	mov	x29, sp
  40d6d0:	mov	x19, x0
  40d6d4:	bl	40d6f4 <ferror@plt+0xb004>
  40d6d8:	mov	x20, x0
  40d6dc:	mov	x0, x19
  40d6e0:	bl	4024a0 <free@plt>
  40d6e4:	mov	x0, x20
  40d6e8:	ldp	x20, x19, [sp, #16]
  40d6ec:	ldp	x29, x30, [sp], #32
  40d6f0:	ret
  40d6f4:	ldr	x8, [x0, #8]
  40d6f8:	cmp	x8, x0
  40d6fc:	b.eq	40d71c <ferror@plt+0xb02c>  // b.none
  40d700:	ldr	x9, [x0]
  40d704:	cmp	x9, x0
  40d708:	b.eq	40d71c <ferror@plt+0xb02c>  // b.none
  40d70c:	str	x9, [x8]
  40d710:	ldp	x0, x8, [x0]
  40d714:	str	x8, [x0, #8]
  40d718:	ret
  40d71c:	mov	x0, xzr
  40d720:	ret
  40d724:	stp	x29, x30, [sp, #-48]!
  40d728:	stp	x20, x19, [sp, #32]
  40d72c:	mov	x19, x0
  40d730:	str	x21, [sp, #16]
  40d734:	mov	x29, sp
  40d738:	cbz	x0, 40d77c <ferror@plt+0xb08c>
  40d73c:	mov	x20, x1
  40d740:	mov	x21, x19
  40d744:	ldr	x8, [x21, #16]
  40d748:	cmp	x8, x20
  40d74c:	b.eq	40d768 <ferror@plt+0xb078>  // b.none
  40d750:	mov	x0, x19
  40d754:	mov	x1, x21
  40d758:	bl	40d790 <ferror@plt+0xb0a0>
  40d75c:	mov	x21, x0
  40d760:	cbnz	x0, 40d744 <ferror@plt+0xb054>
  40d764:	b	40d77c <ferror@plt+0xb08c>
  40d768:	mov	x0, x21
  40d76c:	bl	40d6f4 <ferror@plt+0xb004>
  40d770:	mov	x19, x0
  40d774:	mov	x0, x21
  40d778:	bl	4024a0 <free@plt>
  40d77c:	mov	x0, x19
  40d780:	ldp	x20, x19, [sp, #32]
  40d784:	ldr	x21, [sp, #16]
  40d788:	ldp	x29, x30, [sp], #48
  40d78c:	ret
  40d790:	cbz	x0, 40d7a8 <ferror@plt+0xb0b8>
  40d794:	cbz	x1, 40d7a8 <ferror@plt+0xb0b8>
  40d798:	ldr	x8, [x1]
  40d79c:	cmp	x8, x0
  40d7a0:	csel	x0, xzr, x8, eq  // eq = none
  40d7a4:	ret
  40d7a8:	mov	x0, xzr
  40d7ac:	ret
  40d7b0:	stp	x29, x30, [sp, #-32]!
  40d7b4:	str	x19, [sp, #16]
  40d7b8:	mov	x29, sp
  40d7bc:	cbz	w1, 40d7d4 <ferror@plt+0xb0e4>
  40d7c0:	mov	w19, w1
  40d7c4:	bl	40d7e0 <ferror@plt+0xb0f0>
  40d7c8:	bl	40d6c0 <ferror@plt+0xafd0>
  40d7cc:	subs	w19, w19, #0x1
  40d7d0:	b.ne	40d7c4 <ferror@plt+0xb0d4>  // b.any
  40d7d4:	ldr	x19, [sp, #16]
  40d7d8:	ldp	x29, x30, [sp], #32
  40d7dc:	ret
  40d7e0:	cbz	x0, 40d7e8 <ferror@plt+0xb0f8>
  40d7e4:	ldr	x0, [x0, #8]
  40d7e8:	ret
  40d7ec:	mov	x8, x0
  40d7f0:	cmp	x0, x1
  40d7f4:	mov	x0, xzr
  40d7f8:	b.eq	40d808 <ferror@plt+0xb118>  // b.none
  40d7fc:	cbz	x8, 40d808 <ferror@plt+0xb118>
  40d800:	cbz	x1, 40d808 <ferror@plt+0xb118>
  40d804:	ldr	x0, [x1, #8]
  40d808:	ret
  40d80c:	stp	x0, x0, [x0]
  40d810:	ret
  40d814:	ldr	x0, [x0, #16]
  40d818:	ret
  40d81c:	ldr	x8, [x0, #16]
  40d820:	ldr	x0, [x8]
  40d824:	ret
  40d828:	ldr	x8, [x0, #16]
  40d82c:	add	x0, x8, #0x8
  40d830:	ret
  40d834:	ldr	x8, [x0, #16]
  40d838:	ldr	x0, [x8]
  40d83c:	ret
  40d840:	ldr	x8, [x0, #16]
  40d844:	add	x0, x8, #0x8
  40d848:	ret
  40d84c:	ldr	x8, [x0, #16]
  40d850:	ldr	x0, [x8]
  40d854:	ret
  40d858:	ldr	x8, [x0, #16]
  40d85c:	add	x0, x8, #0x8
  40d860:	ret
  40d864:	ldr	x8, [x0, #16]
  40d868:	ldr	x0, [x8]
  40d86c:	ret
  40d870:	ldr	x8, [x0, #16]
  40d874:	ldr	w9, [x8, #24]
  40d878:	str	w9, [x1]
  40d87c:	ldr	x0, [x8, #8]
  40d880:	ret
  40d884:	ldr	x8, [x0, #16]
  40d888:	ldr	w9, [x8, #28]
  40d88c:	str	w9, [x1]
  40d890:	ldr	x0, [x8, #16]
  40d894:	ret
  40d898:	stp	x29, x30, [sp, #-32]!
  40d89c:	stp	x20, x19, [sp, #16]
  40d8a0:	ldr	x1, [x0, #8]
  40d8a4:	mov	x19, x0
  40d8a8:	mov	x29, sp
  40d8ac:	cbz	x1, 40d8cc <ferror@plt+0xb1dc>
  40d8b0:	mov	x0, x19
  40d8b4:	bl	40d968 <ferror@plt+0xb278>
  40d8b8:	ldr	x1, [x19, #8]
  40d8bc:	cbnz	x1, 40d8b0 <ferror@plt+0xb1c0>
  40d8c0:	b	40d8cc <ferror@plt+0xb1dc>
  40d8c4:	mov	x0, x19
  40d8c8:	bl	40d9a0 <ferror@plt+0xb2b0>
  40d8cc:	ldr	x1, [x19, #16]
  40d8d0:	cbnz	x1, 40d8c4 <ferror@plt+0xb1d4>
  40d8d4:	b	40d8e0 <ferror@plt+0xb1f0>
  40d8d8:	mov	x0, x19
  40d8dc:	bl	40d9d8 <ferror@plt+0xb2e8>
  40d8e0:	ldr	x1, [x19, #24]
  40d8e4:	cbnz	x1, 40d8d8 <ferror@plt+0xb1e8>
  40d8e8:	mov	x20, x19
  40d8ec:	ldr	x0, [x20, #40]!
  40d8f0:	cbz	x0, 40d904 <ferror@plt+0xb214>
  40d8f4:	mov	x1, x20
  40d8f8:	bl	40da10 <ferror@plt+0xb320>
  40d8fc:	ldr	x0, [x20]
  40d900:	cbnz	x0, 40d8f4 <ferror@plt+0xb204>
  40d904:	mov	x20, x19
  40d908:	ldr	x0, [x20, #32]!
  40d90c:	cbz	x0, 40d92c <ferror@plt+0xb23c>
  40d910:	mov	x1, x20
  40d914:	bl	40da10 <ferror@plt+0xb320>
  40d918:	ldr	x0, [x20]
  40d91c:	cbnz	x0, 40d910 <ferror@plt+0xb220>
  40d920:	b	40d92c <ferror@plt+0xb23c>
  40d924:	mov	x0, x19
  40d928:	bl	40da44 <ferror@plt+0xb354>
  40d92c:	ldr	x1, [x19, #48]
  40d930:	cbnz	x1, 40d924 <ferror@plt+0xb234>
  40d934:	ldr	x0, [x19, #56]
  40d938:	cbz	x0, 40d954 <ferror@plt+0xb264>
  40d93c:	ldr	x0, [x0, #16]
  40d940:	bl	4024a0 <free@plt>
  40d944:	ldr	x0, [x19, #56]
  40d948:	bl	40d6c0 <ferror@plt+0xafd0>
  40d94c:	str	x0, [x19, #56]
  40d950:	cbnz	x0, 40d93c <ferror@plt+0xb24c>
  40d954:	mov	x0, x19
  40d958:	bl	4024a0 <free@plt>
  40d95c:	ldp	x20, x19, [sp, #16]
  40d960:	ldp	x29, x30, [sp], #32
  40d964:	ret
  40d968:	stp	x29, x30, [sp, #-32]!
  40d96c:	stp	x20, x19, [sp, #16]
  40d970:	ldr	x8, [x1, #16]
  40d974:	mov	x20, x0
  40d978:	mov	x29, sp
  40d97c:	mov	x19, x1
  40d980:	mov	x0, x8
  40d984:	bl	4024a0 <free@plt>
  40d988:	mov	x0, x19
  40d98c:	bl	40d6c0 <ferror@plt+0xafd0>
  40d990:	str	x0, [x20, #8]
  40d994:	ldp	x20, x19, [sp, #16]
  40d998:	ldp	x29, x30, [sp], #32
  40d99c:	ret
  40d9a0:	stp	x29, x30, [sp, #-32]!
  40d9a4:	stp	x20, x19, [sp, #16]
  40d9a8:	ldr	x8, [x1, #16]
  40d9ac:	mov	x20, x0
  40d9b0:	mov	x29, sp
  40d9b4:	mov	x19, x1
  40d9b8:	mov	x0, x8
  40d9bc:	bl	4024a0 <free@plt>
  40d9c0:	mov	x0, x19
  40d9c4:	bl	40d6c0 <ferror@plt+0xafd0>
  40d9c8:	str	x0, [x20, #16]
  40d9cc:	ldp	x20, x19, [sp, #16]
  40d9d0:	ldp	x29, x30, [sp], #32
  40d9d4:	ret
  40d9d8:	stp	x29, x30, [sp, #-32]!
  40d9dc:	stp	x20, x19, [sp, #16]
  40d9e0:	ldr	x8, [x1, #16]
  40d9e4:	mov	x20, x0
  40d9e8:	mov	x29, sp
  40d9ec:	mov	x19, x1
  40d9f0:	mov	x0, x8
  40d9f4:	bl	4024a0 <free@plt>
  40d9f8:	mov	x0, x19
  40d9fc:	bl	40d6c0 <ferror@plt+0xafd0>
  40da00:	str	x0, [x20, #24]
  40da04:	ldp	x20, x19, [sp, #16]
  40da08:	ldp	x29, x30, [sp], #32
  40da0c:	ret
  40da10:	stp	x29, x30, [sp, #-32]!
  40da14:	stp	x20, x19, [sp, #16]
  40da18:	mov	x19, x0
  40da1c:	ldr	x0, [x0, #16]
  40da20:	mov	x29, sp
  40da24:	mov	x20, x1
  40da28:	bl	4024a0 <free@plt>
  40da2c:	mov	x0, x19
  40da30:	bl	40d6c0 <ferror@plt+0xafd0>
  40da34:	str	x0, [x20]
  40da38:	ldp	x20, x19, [sp, #16]
  40da3c:	ldp	x29, x30, [sp], #32
  40da40:	ret
  40da44:	stp	x29, x30, [sp, #-32]!
  40da48:	stp	x20, x19, [sp, #16]
  40da4c:	ldr	x8, [x1, #16]
  40da50:	mov	x20, x0
  40da54:	mov	x29, sp
  40da58:	mov	x19, x1
  40da5c:	mov	x0, x8
  40da60:	bl	4024a0 <free@plt>
  40da64:	mov	x0, x19
  40da68:	bl	40d6c0 <ferror@plt+0xafd0>
  40da6c:	str	x0, [x20, #48]
  40da70:	ldp	x20, x19, [sp, #16]
  40da74:	ldp	x29, x30, [sp], #32
  40da78:	ret
  40da7c:	stp	x29, x30, [sp, #-96]!
  40da80:	stp	x28, x27, [sp, #16]
  40da84:	stp	x26, x25, [sp, #32]
  40da88:	stp	x24, x23, [sp, #48]
  40da8c:	stp	x22, x21, [sp, #64]
  40da90:	stp	x20, x19, [sp, #80]
  40da94:	mov	x29, sp
  40da98:	sub	sp, sp, #0x1, lsl #12
  40da9c:	sub	sp, sp, #0x10
  40daa0:	mov	x23, x2
  40daa4:	mov	x21, x1
  40daa8:	mov	x19, x0
  40daac:	stur	xzr, [x29, #-16]
  40dab0:	bl	40c2e8 <ferror@plt+0x9bf8>
  40dab4:	adrp	x2, 419000 <ferror@plt+0x16910>
  40dab8:	mov	x1, x0
  40dabc:	add	x2, x2, #0x6ba
  40dac0:	sub	x0, x29, #0x10
  40dac4:	bl	40dcf4 <ferror@plt+0xb604>
  40dac8:	ldr	x22, [x23]
  40dacc:	cbz	x22, 40db70 <ferror@plt+0xb480>
  40dad0:	mov	x20, xzr
  40dad4:	add	x25, x23, #0x8
  40dad8:	mov	w26, #0x5                   	// #5
  40dadc:	b	40daf8 <ferror@plt+0xb408>
  40dae0:	mov	w8, #0x4                   	// #4
  40dae4:	cbz	w8, 40daf0 <ferror@plt+0xb400>
  40dae8:	cmp	w8, #0x4
  40daec:	b.ne	40dc6c <ferror@plt+0xb57c>  // b.any
  40daf0:	ldr	x22, [x25], #8
  40daf4:	cbz	x22, 40db74 <ferror@plt+0xb484>
  40daf8:	sub	x1, x29, #0x10
  40dafc:	mov	x3, sp
  40db00:	mov	x0, x19
  40db04:	mov	x2, x22
  40db08:	str	xzr, [sp]
  40db0c:	bl	40de60 <ferror@plt+0xb770>
  40db10:	tbnz	w0, #31, 40dae0 <ferror@plt+0xb3f0>
  40db14:	mov	x0, x22
  40db18:	bl	4020b0 <strlen@plt>
  40db1c:	mov	x24, x0
  40db20:	add	x0, x0, #0x9
  40db24:	bl	402240 <malloc@plt>
  40db28:	cbz	x0, 40db64 <ferror@plt+0xb474>
  40db2c:	ldr	x8, [sp]
  40db30:	mov	x23, x0
  40db34:	add	x2, x24, #0x1
  40db38:	mov	x1, x22
  40db3c:	str	x8, [x0], #8
  40db40:	bl	402070 <memcpy@plt>
  40db44:	mov	x0, x20
  40db48:	mov	x1, x23
  40db4c:	bl	40d4d0 <ferror@plt+0xade0>
  40db50:	cmp	x0, #0x0
  40db54:	csel	w8, w26, wzr, eq  // eq = none
  40db58:	csel	x20, x20, x0, eq  // eq = none
  40db5c:	cbnz	w8, 40dae8 <ferror@plt+0xb3f8>
  40db60:	b	40daf0 <ferror@plt+0xb400>
  40db64:	mov	w8, #0x5                   	// #5
  40db68:	cbnz	w8, 40dae8 <ferror@plt+0xb3f8>
  40db6c:	b	40daf0 <ferror@plt+0xb400>
  40db70:	mov	x20, xzr
  40db74:	mov	w0, #0x1                   	// #1
  40db78:	mov	w1, #0x40                  	// #64
  40db7c:	bl	4022b0 <calloc@plt>
  40db80:	str	x0, [x21]
  40db84:	cbz	x0, 40dc74 <ferror@plt+0xb584>
  40db88:	ldur	x21, [x29, #-16]
  40db8c:	mov	x22, x0
  40db90:	str	x20, [x0, #56]
  40db94:	str	x19, [x0]
  40db98:	cbz	x21, 40dcc0 <ferror@plt+0xb5d0>
  40db9c:	adrp	x20, 41a000 <ferror@plt+0x17910>
  40dba0:	adrp	x23, 41a000 <ferror@plt+0x17910>
  40dba4:	adrp	x24, 41a000 <ferror@plt+0x17910>
  40dba8:	adrp	x25, 41a000 <ferror@plt+0x17910>
  40dbac:	add	x20, x20, #0x6b6
  40dbb0:	add	x23, x23, #0x767
  40dbb4:	add	x24, x24, #0x780
  40dbb8:	add	x25, x25, #0x790
  40dbbc:	b	40dbd8 <ferror@plt+0xb4e8>
  40dbc0:	mov	x0, x26
  40dbc4:	bl	4024a0 <free@plt>
  40dbc8:	mov	x0, x21
  40dbcc:	bl	40d6c0 <ferror@plt+0xafd0>
  40dbd0:	mov	x21, x0
  40dbd4:	cbz	x0, 40dcbc <ferror@plt+0xb5cc>
  40dbd8:	ldr	x26, [x21, #16]
  40dbdc:	ldrb	w8, [x26, #8]
  40dbe0:	ldr	x28, [x26]
  40dbe4:	cbnz	w8, 40dc48 <ferror@plt+0xb558>
  40dbe8:	add	x27, x26, #0x9
  40dbec:	mov	x0, sp
  40dbf0:	mov	w1, #0x1000                	// #4096
  40dbf4:	mov	x2, x20
  40dbf8:	mov	x3, x28
  40dbfc:	mov	x4, x27
  40dc00:	bl	4021f0 <snprintf@plt>
  40dc04:	cmp	w0, #0x1, lsl #12
  40dc08:	mov	x28, sp
  40dc0c:	b.lt	40dc48 <ferror@plt+0xb558>  // b.tstop
  40dc10:	mov	x0, x19
  40dc14:	bl	40c5fc <ferror@plt+0x9f0c>
  40dc18:	cmp	w0, #0x3
  40dc1c:	b.lt	40dbc0 <ferror@plt+0xb4d0>  // b.tstop
  40dc20:	ldr	x6, [x26]
  40dc24:	mov	w1, #0x3                   	// #3
  40dc28:	mov	w3, #0x36e                 	// #878
  40dc2c:	mov	x0, x19
  40dc30:	mov	x2, x23
  40dc34:	mov	x4, x24
  40dc38:	mov	x5, x25
  40dc3c:	mov	x7, x27
  40dc40:	bl	40c27c <ferror@plt+0x9b8c>
  40dc44:	b	40dbc0 <ferror@plt+0xb4d0>
  40dc48:	mov	w1, #0x80000               	// #524288
  40dc4c:	mov	x0, x28
  40dc50:	bl	402250 <open@plt>
  40dc54:	tbnz	w0, #31, 40dbc0 <ferror@plt+0xb4d0>
  40dc58:	mov	w1, w0
  40dc5c:	mov	x0, x22
  40dc60:	mov	x2, x28
  40dc64:	bl	40df8c <ferror@plt+0xb89c>
  40dc68:	b	40dbc0 <ferror@plt+0xb4d0>
  40dc6c:	cmp	w8, #0x5
  40dc70:	b.ne	40dcd0 <ferror@plt+0xb5e0>  // b.any
  40dc74:	ldur	x19, [x29, #-16]
  40dc78:	cbz	x19, 40dc98 <ferror@plt+0xb5a8>
  40dc7c:	ldr	x0, [x19, #16]
  40dc80:	bl	4024a0 <free@plt>
  40dc84:	mov	x0, x19
  40dc88:	bl	40d6c0 <ferror@plt+0xafd0>
  40dc8c:	mov	x19, x0
  40dc90:	cbnz	x0, 40dc7c <ferror@plt+0xb58c>
  40dc94:	stur	x19, [x29, #-16]
  40dc98:	cbz	x20, 40dcb4 <ferror@plt+0xb5c4>
  40dc9c:	ldr	x0, [x20, #16]
  40dca0:	bl	4024a0 <free@plt>
  40dca4:	mov	x0, x20
  40dca8:	bl	40d6c0 <ferror@plt+0xafd0>
  40dcac:	mov	x20, x0
  40dcb0:	cbnz	x0, 40dc9c <ferror@plt+0xb5ac>
  40dcb4:	mov	w0, #0xfffffff4            	// #-12
  40dcb8:	b	40dcd0 <ferror@plt+0xb5e0>
  40dcbc:	stur	x21, [x29, #-16]
  40dcc0:	mov	x0, x22
  40dcc4:	bl	40e398 <ferror@plt+0xbca8>
  40dcc8:	mov	w0, wzr
  40dccc:	b	40dcd0 <ferror@plt+0xb5e0>
  40dcd0:	add	sp, sp, #0x1, lsl #12
  40dcd4:	add	sp, sp, #0x10
  40dcd8:	ldp	x20, x19, [sp, #80]
  40dcdc:	ldp	x22, x21, [sp, #64]
  40dce0:	ldp	x24, x23, [sp, #48]
  40dce4:	ldp	x26, x25, [sp, #32]
  40dce8:	ldp	x28, x27, [sp, #16]
  40dcec:	ldp	x29, x30, [sp], #96
  40dcf0:	ret
  40dcf4:	stp	x29, x30, [sp, #-96]!
  40dcf8:	stp	x20, x19, [sp, #80]
  40dcfc:	mov	x20, x1
  40dd00:	mov	x19, x0
  40dd04:	str	x27, [sp, #16]
  40dd08:	stp	x26, x25, [sp, #32]
  40dd0c:	stp	x24, x23, [sp, #48]
  40dd10:	stp	x22, x21, [sp, #64]
  40dd14:	mov	x29, sp
  40dd18:	cbz	x2, 40dd28 <ferror@plt+0xb638>
  40dd1c:	mov	x22, x2
  40dd20:	mov	w27, wzr
  40dd24:	b	40dd38 <ferror@plt+0xb648>
  40dd28:	mov	x0, x20
  40dd2c:	bl	402440 <basename@plt>
  40dd30:	mov	x22, x0
  40dd34:	mov	w27, #0x1                   	// #1
  40dd38:	ldr	x23, [x19]
  40dd3c:	cmp	x23, #0x0
  40dd40:	cset	w26, eq  // eq = none
  40dd44:	cbz	x23, 40dda4 <ferror@plt+0xb6b4>
  40dd48:	ldr	x8, [x23, #16]
  40dd4c:	mov	x0, x22
  40dd50:	add	x1, x8, #0x9
  40dd54:	bl	402430 <strcmp@plt>
  40dd58:	mov	x21, x23
  40dd5c:	cmp	w0, #0x1
  40dd60:	b.lt	40dd94 <ferror@plt+0xb6a4>  // b.tstop
  40dd64:	ldr	x8, [x21]
  40dd68:	cmp	x8, x23
  40dd6c:	csel	x21, xzr, x8, eq  // eq = none
  40dd70:	cmp	x21, #0x0
  40dd74:	cset	w26, eq  // eq = none
  40dd78:	cbz	x21, 40dd94 <ferror@plt+0xb6a4>
  40dd7c:	ldr	x8, [x21, #16]
  40dd80:	mov	x0, x22
  40dd84:	add	x1, x8, #0x9
  40dd88:	bl	402430 <strcmp@plt>
  40dd8c:	cmp	w0, #0x1
  40dd90:	b.ge	40dd64 <ferror@plt+0xb674>  // b.tcont
  40dd94:	cmp	w0, #0x0
  40dd98:	cset	w8, eq  // eq = none
  40dd9c:	tbz	w8, #0, 40ddb0 <ferror@plt+0xb6c0>
  40dda0:	b	40de44 <ferror@plt+0xb754>
  40dda4:	mov	w8, wzr
  40dda8:	mov	x21, x23
  40ddac:	tbnz	w8, #0, 40de44 <ferror@plt+0xb754>
  40ddb0:	mov	x0, x22
  40ddb4:	bl	4020b0 <strlen@plt>
  40ddb8:	mov	x25, x0
  40ddbc:	add	x0, x0, #0x11
  40ddc0:	bl	402240 <malloc@plt>
  40ddc4:	cbz	x0, 40de44 <ferror@plt+0xb754>
  40ddc8:	mov	x24, x0
  40ddcc:	add	x0, x0, #0x9
  40ddd0:	add	x2, x25, #0x1
  40ddd4:	mov	x1, x22
  40ddd8:	bl	402070 <memcpy@plt>
  40dddc:	str	x20, [x24]
  40dde0:	strb	w27, [x24, #8]
  40dde4:	cbz	w26, 40ddfc <ferror@plt+0xb70c>
  40dde8:	mov	x0, x23
  40ddec:	mov	x1, x24
  40ddf0:	bl	40d4d0 <ferror@plt+0xade0>
  40ddf4:	cbnz	x0, 40de14 <ferror@plt+0xb724>
  40ddf8:	b	40de3c <ferror@plt+0xb74c>
  40ddfc:	cmp	x21, x23
  40de00:	b.eq	40de2c <ferror@plt+0xb73c>  // b.none
  40de04:	mov	x0, x21
  40de08:	mov	x1, x24
  40de0c:	bl	40d55c <ferror@plt+0xae6c>
  40de10:	cbz	x0, 40de3c <ferror@plt+0xb74c>
  40de14:	tbnz	w26, #0, 40de24 <ferror@plt+0xb734>
  40de18:	ldr	x8, [x19]
  40de1c:	cmp	x21, x8
  40de20:	b.ne	40de44 <ferror@plt+0xb754>  // b.any
  40de24:	str	x0, [x19]
  40de28:	b	40de44 <ferror@plt+0xb754>
  40de2c:	mov	x0, x23
  40de30:	mov	x1, x24
  40de34:	bl	40d674 <ferror@plt+0xaf84>
  40de38:	cbnz	x0, 40de14 <ferror@plt+0xb724>
  40de3c:	mov	x0, x24
  40de40:	bl	4024a0 <free@plt>
  40de44:	ldp	x20, x19, [sp, #80]
  40de48:	ldp	x22, x21, [sp, #64]
  40de4c:	ldp	x24, x23, [sp, #48]
  40de50:	ldp	x26, x25, [sp, #32]
  40de54:	ldr	x27, [sp, #16]
  40de58:	ldp	x29, x30, [sp], #96
  40de5c:	ret
  40de60:	sub	sp, sp, #0xc0
  40de64:	stp	x22, x21, [sp, #160]
  40de68:	stp	x20, x19, [sp, #176]
  40de6c:	mov	x21, x1
  40de70:	mov	x20, x0
  40de74:	mov	x1, sp
  40de78:	mov	x0, x2
  40de7c:	stp	x29, x30, [sp, #128]
  40de80:	str	x23, [sp, #144]
  40de84:	add	x29, sp, #0x80
  40de88:	mov	x22, x3
  40de8c:	mov	x19, x2
  40de90:	bl	4164d8 <ferror@plt+0x13de8>
  40de94:	cbz	w0, 40dea8 <ferror@plt+0xb7b8>
  40de98:	bl	402640 <__errno_location@plt>
  40de9c:	ldr	w8, [x0]
  40dea0:	neg	w0, w8
  40dea4:	b	40df30 <ferror@plt+0xb840>
  40dea8:	mov	x0, sp
  40deac:	bl	40c264 <ferror@plt+0x9b74>
  40deb0:	str	x0, [x22]
  40deb4:	ldr	w8, [sp, #16]
  40deb8:	and	w8, w8, #0xf000
  40debc:	cmp	w8, #0x4, lsl #12
  40dec0:	b.ne	40df10 <ferror@plt+0xb820>  // b.any
  40dec4:	mov	x0, x19
  40dec8:	bl	402170 <opendir@plt>
  40decc:	cbz	x0, 40df48 <ferror@plt+0xb858>
  40ded0:	mov	x22, x0
  40ded4:	mov	x0, x22
  40ded8:	bl	4022e0 <readdir@plt>
  40dedc:	cbz	x0, 40df24 <ferror@plt+0xb834>
  40dee0:	add	x23, x0, #0x13
  40dee4:	mov	x0, x20
  40dee8:	mov	x1, x22
  40deec:	mov	x2, x19
  40def0:	mov	x3, x23
  40def4:	bl	40e7dc <ferror@plt+0xc0ec>
  40def8:	tbnz	w0, #0, 40ded4 <ferror@plt+0xb7e4>
  40defc:	mov	x0, x21
  40df00:	mov	x1, x19
  40df04:	mov	x2, x23
  40df08:	bl	40dcf4 <ferror@plt+0xb604>
  40df0c:	b	40ded4 <ferror@plt+0xb7e4>
  40df10:	mov	x0, x21
  40df14:	mov	x1, x19
  40df18:	mov	x2, xzr
  40df1c:	bl	40dcf4 <ferror@plt+0xb604>
  40df20:	b	40df2c <ferror@plt+0xb83c>
  40df24:	mov	x0, x22
  40df28:	bl	402320 <closedir@plt>
  40df2c:	mov	w0, wzr
  40df30:	ldp	x20, x19, [sp, #176]
  40df34:	ldp	x22, x21, [sp, #160]
  40df38:	ldr	x23, [sp, #144]
  40df3c:	ldp	x29, x30, [sp, #128]
  40df40:	add	sp, sp, #0xc0
  40df44:	ret
  40df48:	mov	x0, x20
  40df4c:	bl	40c5fc <ferror@plt+0x9f0c>
  40df50:	cmp	w0, #0x3
  40df54:	b.lt	40df84 <ferror@plt+0xb894>  // b.tstop
  40df58:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40df5c:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40df60:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40df64:	add	x2, x2, #0x767
  40df68:	add	x4, x4, #0x7b4
  40df6c:	add	x5, x5, #0x7c4
  40df70:	mov	w1, #0x3                   	// #3
  40df74:	mov	w3, #0x32b                 	// #811
  40df78:	mov	x0, x20
  40df7c:	mov	x6, x19
  40df80:	bl	40c27c <ferror@plt+0x9b8c>
  40df84:	mov	w0, #0xffffffea            	// #-22
  40df88:	b	40df30 <ferror@plt+0xb840>
  40df8c:	sub	sp, sp, #0x90
  40df90:	stp	x29, x30, [sp, #48]
  40df94:	stp	x28, x27, [sp, #64]
  40df98:	stp	x26, x25, [sp, #80]
  40df9c:	stp	x24, x23, [sp, #96]
  40dfa0:	stp	x22, x21, [sp, #112]
  40dfa4:	stp	x20, x19, [sp, #128]
  40dfa8:	ldr	x21, [x0]
  40dfac:	mov	w23, w1
  40dfb0:	adrp	x1, 419000 <ferror@plt+0x16910>
  40dfb4:	add	x29, sp, #0x30
  40dfb8:	mov	x19, x0
  40dfbc:	add	x1, x1, #0x286
  40dfc0:	mov	w0, w23
  40dfc4:	mov	x20, x2
  40dfc8:	stur	wzr, [x29, #-4]
  40dfcc:	bl	402290 <fdopen@plt>
  40dfd0:	cbz	x0, 40e334 <ferror@plt+0xbc44>
  40dfd4:	sub	x1, x29, #0x4
  40dfd8:	mov	x22, x0
  40dfdc:	bl	40be0c <ferror@plt+0x971c>
  40dfe0:	cbz	x0, 40e328 <ferror@plt+0xbc38>
  40dfe4:	add	x8, x19, #0x20
  40dfe8:	adrp	x26, 418000 <ferror@plt+0x15910>
  40dfec:	adrp	x27, 417000 <ferror@plt+0x14910>
  40dff0:	mov	x25, x0
  40dff4:	str	x8, [sp, #16]
  40dff8:	add	x8, x19, #0x28
  40dffc:	add	x26, x26, #0xf9b
  40e000:	add	x27, x27, #0x5d4
  40e004:	str	x8, [sp, #24]
  40e008:	b	40e050 <ferror@plt+0xb960>
  40e00c:	sub	x2, x29, #0x10
  40e010:	mov	x0, xzr
  40e014:	mov	x1, x26
  40e018:	bl	402220 <strtok_r@plt>
  40e01c:	mov	x24, x0
  40e020:	bl	40ba6c <ferror@plt+0x937c>
  40e024:	tbnz	w0, #31, 40e2e0 <ferror@plt+0xbbf0>
  40e028:	mov	x0, x19
  40e02c:	mov	x1, x24
  40e030:	bl	40e9a8 <ferror@plt+0xc2b8>
  40e034:	mov	x0, x25
  40e038:	bl	4024a0 <free@plt>
  40e03c:	sub	x1, x29, #0x4
  40e040:	mov	x0, x22
  40e044:	bl	40be0c <ferror@plt+0x971c>
  40e048:	mov	x25, x0
  40e04c:	cbz	x0, 40e328 <ferror@plt+0xbc38>
  40e050:	ldrb	w8, [x25]
  40e054:	cbz	w8, 40e034 <ferror@plt+0xb944>
  40e058:	cmp	w8, #0x23
  40e05c:	b.eq	40e034 <ferror@plt+0xb944>  // b.none
  40e060:	sub	x2, x29, #0x10
  40e064:	mov	x0, x25
  40e068:	mov	x1, x26
  40e06c:	bl	402220 <strtok_r@plt>
  40e070:	cbz	x0, 40e034 <ferror@plt+0xb944>
  40e074:	mov	x1, x27
  40e078:	mov	x23, x0
  40e07c:	bl	402430 <strcmp@plt>
  40e080:	cbz	w0, 40e154 <ferror@plt+0xba64>
  40e084:	adrp	x1, 417000 <ferror@plt+0x14910>
  40e088:	mov	x0, x23
  40e08c:	add	x1, x1, #0x606
  40e090:	bl	402430 <strcmp@plt>
  40e094:	cbz	w0, 40e00c <ferror@plt+0xb91c>
  40e098:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40e09c:	mov	x0, x23
  40e0a0:	add	x1, x1, #0xcad
  40e0a4:	bl	402430 <strcmp@plt>
  40e0a8:	cbz	w0, 40e1a8 <ferror@plt+0xbab8>
  40e0ac:	adrp	x1, 417000 <ferror@plt+0x14910>
  40e0b0:	mov	x0, x23
  40e0b4:	add	x1, x1, #0x5ec
  40e0b8:	bl	402430 <strcmp@plt>
  40e0bc:	cbz	w0, 40e1f8 <ferror@plt+0xbb08>
  40e0c0:	adrp	x1, 417000 <ferror@plt+0x14910>
  40e0c4:	mov	x0, x23
  40e0c8:	add	x1, x1, #0x5fb
  40e0cc:	bl	402430 <strcmp@plt>
  40e0d0:	cbz	w0, 40e23c <ferror@plt+0xbb4c>
  40e0d4:	adrp	x1, 419000 <ferror@plt+0x16910>
  40e0d8:	mov	x0, x23
  40e0dc:	add	x1, x1, #0x6c2
  40e0e0:	bl	402430 <strcmp@plt>
  40e0e4:	cbz	w0, 40e290 <ferror@plt+0xbba0>
  40e0e8:	adrp	x1, 419000 <ferror@plt+0x16910>
  40e0ec:	mov	x0, x23
  40e0f0:	add	x1, x1, #0xc
  40e0f4:	bl	402430 <strcmp@plt>
  40e0f8:	cbz	w0, 40e110 <ferror@plt+0xba20>
  40e0fc:	adrp	x1, 417000 <ferror@plt+0x14910>
  40e100:	mov	x0, x23
  40e104:	add	x1, x1, #0x64d
  40e108:	bl	402430 <strcmp@plt>
  40e10c:	cbnz	w0, 40e2e0 <ferror@plt+0xbbf0>
  40e110:	mov	x0, x21
  40e114:	bl	40c5fc <ferror@plt+0x9f0c>
  40e118:	cmp	w0, #0x3
  40e11c:	b.lt	40e034 <ferror@plt+0xb944>  // b.tstop
  40e120:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40e124:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40e128:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40e12c:	mov	w1, #0x3                   	// #3
  40e130:	mov	w3, #0x28c                 	// #652
  40e134:	mov	x0, x21
  40e138:	add	x2, x2, #0x767
  40e13c:	add	x4, x4, #0x7eb
  40e140:	add	x5, x5, #0x808
  40e144:	mov	x6, x20
  40e148:	mov	x7, x23
  40e14c:	bl	40c27c <ferror@plt+0x9b8c>
  40e150:	b	40e034 <ferror@plt+0xb944>
  40e154:	sub	x2, x29, #0x10
  40e158:	mov	x0, xzr
  40e15c:	mov	x1, x26
  40e160:	bl	402220 <strtok_r@plt>
  40e164:	mov	x28, x0
  40e168:	sub	x2, x29, #0x10
  40e16c:	mov	x0, xzr
  40e170:	mov	x1, x26
  40e174:	bl	402220 <strtok_r@plt>
  40e178:	mov	x24, x0
  40e17c:	mov	x0, x28
  40e180:	bl	40ba6c <ferror@plt+0x937c>
  40e184:	tbnz	w0, #31, 40e2e0 <ferror@plt+0xbbf0>
  40e188:	mov	x0, x24
  40e18c:	bl	40ba6c <ferror@plt+0x937c>
  40e190:	tbnz	w0, #31, 40e2e0 <ferror@plt+0xbbf0>
  40e194:	mov	x0, x19
  40e198:	mov	x1, x28
  40e19c:	mov	x2, x24
  40e1a0:	bl	40e8dc <ferror@plt+0xc1ec>
  40e1a4:	b	40e034 <ferror@plt+0xb944>
  40e1a8:	sub	x2, x29, #0x10
  40e1ac:	mov	x0, xzr
  40e1b0:	mov	x1, x26
  40e1b4:	bl	402220 <strtok_r@plt>
  40e1b8:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40e1bc:	mov	x28, x0
  40e1c0:	sub	x2, x29, #0x10
  40e1c4:	mov	x0, xzr
  40e1c8:	add	x1, x1, #0x97a
  40e1cc:	bl	402220 <strtok_r@plt>
  40e1d0:	mov	x24, x0
  40e1d4:	mov	x0, x28
  40e1d8:	bl	40ba6c <ferror@plt+0x937c>
  40e1dc:	cbz	x24, 40e2e0 <ferror@plt+0xbbf0>
  40e1e0:	tbnz	w0, #31, 40e2e0 <ferror@plt+0xbbf0>
  40e1e4:	mov	x0, x19
  40e1e8:	mov	x1, x28
  40e1ec:	mov	x2, x24
  40e1f0:	bl	40e9f4 <ferror@plt+0xc304>
  40e1f4:	b	40e034 <ferror@plt+0xb944>
  40e1f8:	sub	x2, x29, #0x10
  40e1fc:	mov	x0, xzr
  40e200:	mov	x1, x26
  40e204:	bl	402220 <strtok_r@plt>
  40e208:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40e20c:	mov	x28, x0
  40e210:	sub	x2, x29, #0x10
  40e214:	mov	x0, xzr
  40e218:	add	x1, x1, #0x97a
  40e21c:	bl	402220 <strtok_r@plt>
  40e220:	mov	x24, x0
  40e224:	mov	x0, x28
  40e228:	bl	40ba6c <ferror@plt+0x937c>
  40e22c:	cbz	x24, 40e2e0 <ferror@plt+0xbbf0>
  40e230:	tbnz	w0, #31, 40e2e0 <ferror@plt+0xbbf0>
  40e234:	ldr	x3, [sp, #24]
  40e238:	b	40e27c <ferror@plt+0xbb8c>
  40e23c:	sub	x2, x29, #0x10
  40e240:	mov	x0, xzr
  40e244:	mov	x1, x26
  40e248:	bl	402220 <strtok_r@plt>
  40e24c:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40e250:	mov	x28, x0
  40e254:	sub	x2, x29, #0x10
  40e258:	mov	x0, xzr
  40e25c:	add	x1, x1, #0x97a
  40e260:	bl	402220 <strtok_r@plt>
  40e264:	mov	x24, x0
  40e268:	mov	x0, x28
  40e26c:	bl	40ba6c <ferror@plt+0x937c>
  40e270:	cbz	x24, 40e2e0 <ferror@plt+0xbbf0>
  40e274:	tbnz	w0, #31, 40e2e0 <ferror@plt+0xbbf0>
  40e278:	ldr	x3, [sp, #16]
  40e27c:	mov	x0, x19
  40e280:	mov	x1, x28
  40e284:	mov	x2, x24
  40e288:	bl	40eac4 <ferror@plt+0xc3d4>
  40e28c:	b	40e034 <ferror@plt+0xb944>
  40e290:	sub	x2, x29, #0x10
  40e294:	mov	x0, xzr
  40e298:	mov	x1, x26
  40e29c:	bl	402220 <strtok_r@plt>
  40e2a0:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40e2a4:	mov	x28, x0
  40e2a8:	sub	x2, x29, #0x10
  40e2ac:	mov	x0, xzr
  40e2b0:	add	x1, x1, #0x97a
  40e2b4:	bl	402220 <strtok_r@plt>
  40e2b8:	mov	x24, x0
  40e2bc:	mov	x0, x28
  40e2c0:	bl	40ba6c <ferror@plt+0x937c>
  40e2c4:	cbz	x24, 40e2e0 <ferror@plt+0xbbf0>
  40e2c8:	tbnz	w0, #31, 40e2e0 <ferror@plt+0xbbf0>
  40e2cc:	mov	x0, x19
  40e2d0:	mov	x1, x28
  40e2d4:	mov	x2, x24
  40e2d8:	bl	40eb84 <ferror@plt+0xc494>
  40e2dc:	b	40e034 <ferror@plt+0xb944>
  40e2e0:	mov	x0, x21
  40e2e4:	bl	40c5fc <ferror@plt+0x9f0c>
  40e2e8:	cmp	w0, #0x3
  40e2ec:	b.lt	40e034 <ferror@plt+0xb944>  // b.tstop
  40e2f0:	ldur	w7, [x29, #-4]
  40e2f4:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40e2f8:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40e2fc:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40e300:	mov	w1, #0x3                   	// #3
  40e304:	mov	w3, #0x290                 	// #656
  40e308:	mov	x0, x21
  40e30c:	add	x2, x2, #0x767
  40e310:	add	x4, x4, #0x7eb
  40e314:	add	x5, x5, #0x83d
  40e318:	mov	x6, x20
  40e31c:	str	x23, [sp]
  40e320:	bl	40c27c <ferror@plt+0x9b8c>
  40e324:	b	40e034 <ferror@plt+0xb944>
  40e328:	mov	x0, x22
  40e32c:	bl	402200 <fclose@plt>
  40e330:	b	40e378 <ferror@plt+0xbc88>
  40e334:	ldr	x0, [x19]
  40e338:	bl	40c5fc <ferror@plt+0x9f0c>
  40e33c:	cmp	w0, #0x3
  40e340:	b.lt	40e370 <ferror@plt+0xbc80>  // b.tstop
  40e344:	ldr	x0, [x19]
  40e348:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40e34c:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40e350:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40e354:	add	x2, x2, #0x767
  40e358:	add	x4, x4, #0x7eb
  40e35c:	add	x5, x5, #0x7fd
  40e360:	mov	w1, #0x3                   	// #3
  40e364:	mov	w3, #0x249                 	// #585
  40e368:	mov	w6, w23
  40e36c:	bl	40c27c <ferror@plt+0x9b8c>
  40e370:	mov	w0, w23
  40e374:	bl	402350 <close@plt>
  40e378:	ldp	x20, x19, [sp, #128]
  40e37c:	ldp	x22, x21, [sp, #112]
  40e380:	ldp	x24, x23, [sp, #96]
  40e384:	ldp	x26, x25, [sp, #80]
  40e388:	ldp	x28, x27, [sp, #64]
  40e38c:	ldp	x29, x30, [sp, #48]
  40e390:	add	sp, sp, #0x90
  40e394:	ret
  40e398:	stp	x29, x30, [sp, #-64]!
  40e39c:	str	x28, [sp, #16]
  40e3a0:	stp	x22, x21, [sp, #32]
  40e3a4:	stp	x20, x19, [sp, #48]
  40e3a8:	mov	x29, sp
  40e3ac:	sub	sp, sp, #0x1, lsl #12
  40e3b0:	mov	x19, x0
  40e3b4:	adrp	x0, 41a000 <ferror@plt+0x17910>
  40e3b8:	add	x0, x0, #0x8ac
  40e3bc:	mov	w1, #0x80000               	// #524288
  40e3c0:	bl	402250 <open@plt>
  40e3c4:	tbnz	w0, #31, 40e520 <ferror@plt+0xbe30>
  40e3c8:	mov	x1, sp
  40e3cc:	mov	w2, #0x1000                	// #4096
  40e3d0:	mov	w22, w0
  40e3d4:	mov	x20, sp
  40e3d8:	bl	40bbf8 <ferror@plt+0x9508>
  40e3dc:	mov	x21, x0
  40e3e0:	mov	w0, w22
  40e3e4:	bl	402350 <close@plt>
  40e3e8:	tbnz	w21, #31, 40e4d8 <ferror@plt+0xbde8>
  40e3ec:	mov	x2, xzr
  40e3f0:	mov	x3, xzr
  40e3f4:	mov	w22, wzr
  40e3f8:	orr	x21, x20, #0x1
  40e3fc:	mov	w8, #0x1                   	// #1
  40e400:	b	40e418 <ferror@plt+0xbd28>
  40e404:	cmp	x2, #0x0
  40e408:	cset	w9, ne  // ne = any
  40e40c:	csel	x3, x3, x21, eq  // eq = none
  40e410:	and	w8, w8, w9
  40e414:	add	x21, x21, #0x1
  40e418:	ldurb	w9, [x21, #-1]
  40e41c:	cmp	w9, #0x22
  40e420:	b.eq	40e478 <ferror@plt+0xbd88>  // b.none
  40e424:	cbz	w9, 40e4c0 <ferror@plt+0xbdd0>
  40e428:	cmp	w9, #0xa
  40e42c:	b.eq	40e4c0 <ferror@plt+0xbdd0>  // b.none
  40e430:	tbnz	w22, #0, 40e414 <ferror@plt+0xbd24>
  40e434:	cmp	w9, #0x3d
  40e438:	b.eq	40e404 <ferror@plt+0xbd14>  // b.none
  40e43c:	cmp	w9, #0x2e
  40e440:	b.eq	40e4ac <ferror@plt+0xbdbc>  // b.none
  40e444:	cmp	w9, #0x20
  40e448:	b.ne	40e414 <ferror@plt+0xbd24>  // b.any
  40e44c:	sturb	wzr, [x21, #-1]
  40e450:	tbz	w8, #0, 40e460 <ferror@plt+0xbd70>
  40e454:	mov	x0, x19
  40e458:	mov	x1, x20
  40e45c:	bl	40ef10 <ferror@plt+0xc820>
  40e460:	mov	x2, xzr
  40e464:	mov	x3, xzr
  40e468:	mov	w8, #0x1                   	// #1
  40e46c:	mov	x20, x21
  40e470:	add	x21, x21, #0x1
  40e474:	b	40e418 <ferror@plt+0xbd28>
  40e478:	eor	w22, w22, #0x1
  40e47c:	tbnz	w22, #0, 40e4a0 <ferror@plt+0xbdb0>
  40e480:	cmp	x2, #0x0
  40e484:	cset	w9, ne  // ne = any
  40e488:	cmp	x3, #0x0
  40e48c:	cset	w10, ne  // ne = any
  40e490:	and	w9, w9, w10
  40e494:	orr	w8, w9, w8
  40e498:	add	x21, x21, #0x1
  40e49c:	b	40e418 <ferror@plt+0xbd28>
  40e4a0:	mov	w8, wzr
  40e4a4:	add	x21, x21, #0x1
  40e4a8:	b	40e418 <ferror@plt+0xbd28>
  40e4ac:	cbnz	x2, 40e414 <ferror@plt+0xbd24>
  40e4b0:	sturb	wzr, [x21, #-1]
  40e4b4:	mov	x2, x21
  40e4b8:	add	x21, x21, #0x1
  40e4bc:	b	40e418 <ferror@plt+0xbd28>
  40e4c0:	sturb	wzr, [x21, #-1]
  40e4c4:	tbz	w8, #0, 40e520 <ferror@plt+0xbe30>
  40e4c8:	mov	x0, x19
  40e4cc:	mov	x1, x20
  40e4d0:	bl	40ef10 <ferror@plt+0xc820>
  40e4d4:	b	40e520 <ferror@plt+0xbe30>
  40e4d8:	ldr	x0, [x19]
  40e4dc:	bl	40c5fc <ferror@plt+0x9f0c>
  40e4e0:	cmp	w0, #0x3
  40e4e4:	b.lt	40e520 <ferror@plt+0xbe30>  // b.tstop
  40e4e8:	ldr	x19, [x19]
  40e4ec:	neg	w0, w21
  40e4f0:	bl	402340 <strerror@plt>
  40e4f4:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40e4f8:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40e4fc:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40e500:	mov	x6, x0
  40e504:	add	x2, x2, #0x767
  40e508:	add	x4, x4, #0x8ba
  40e50c:	add	x5, x5, #0x8d5
  40e510:	mov	w1, #0x3                   	// #3
  40e514:	mov	w3, #0x201                 	// #513
  40e518:	mov	x0, x19
  40e51c:	bl	40c27c <ferror@plt+0x9b8c>
  40e520:	add	sp, sp, #0x1, lsl #12
  40e524:	ldp	x20, x19, [sp, #48]
  40e528:	ldp	x22, x21, [sp, #32]
  40e52c:	ldr	x28, [sp, #16]
  40e530:	ldp	x29, x30, [sp], #64
  40e534:	ret
  40e538:	cbz	x0, 40e550 <ferror@plt+0xbe60>
  40e53c:	stp	x29, x30, [sp, #-16]!
  40e540:	mov	w1, wzr
  40e544:	mov	x29, sp
  40e548:	bl	40e554 <ferror@plt+0xbe64>
  40e54c:	ldp	x29, x30, [sp], #16
  40e550:	ret
  40e554:	stp	x29, x30, [sp, #-48]!
  40e558:	str	x21, [sp, #16]
  40e55c:	stp	x20, x19, [sp, #32]
  40e560:	mov	w20, w1
  40e564:	mov	x21, x0
  40e568:	mov	w0, #0x1                   	// #1
  40e56c:	mov	w1, #0x30                  	// #48
  40e570:	mov	x29, sp
  40e574:	bl	4022b0 <calloc@plt>
  40e578:	mov	x19, x0
  40e57c:	mov	x0, x21
  40e580:	bl	40d4c8 <ferror@plt+0xadd8>
  40e584:	cbz	x19, 40e644 <ferror@plt+0xbf54>
  40e588:	cmp	w20, #0x5
  40e58c:	str	w20, [x19]
  40e590:	b.hi	40e644 <ferror@plt+0xbf54>  // b.pmore
  40e594:	adrp	x9, 41a000 <ferror@plt+0x17910>
  40e598:	mov	w8, w20
  40e59c:	add	x9, x9, #0x761
  40e5a0:	adr	x10, 40e5b0 <ferror@plt+0xbec0>
  40e5a4:	ldrb	w11, [x9, x8]
  40e5a8:	add	x10, x10, x11, lsl #2
  40e5ac:	br	x10
  40e5b0:	ldr	x8, [x0, #16]
  40e5b4:	adrp	x9, 40d000 <ferror@plt+0xa910>
  40e5b8:	add	x9, x9, #0x814
  40e5bc:	str	x9, [x19, #32]
  40e5c0:	str	x8, [x19, #8]
  40e5c4:	b	40e644 <ferror@plt+0xbf54>
  40e5c8:	ldr	x8, [x0, #40]
  40e5cc:	b	40e5d4 <ferror@plt+0xbee4>
  40e5d0:	ldr	x8, [x0, #32]
  40e5d4:	adrp	x9, 40d000 <ferror@plt+0xa910>
  40e5d8:	adrp	x10, 40d000 <ferror@plt+0xa910>
  40e5dc:	add	x9, x9, #0x858
  40e5e0:	add	x10, x10, #0x84c
  40e5e4:	b	40e614 <ferror@plt+0xbf24>
  40e5e8:	ldr	x8, [x0, #8]
  40e5ec:	adrp	x9, 40d000 <ferror@plt+0xa910>
  40e5f0:	adrp	x10, 40d000 <ferror@plt+0xa910>
  40e5f4:	add	x9, x9, #0x81c
  40e5f8:	add	x10, x10, #0x828
  40e5fc:	b	40e614 <ferror@plt+0xbf24>
  40e600:	ldr	x8, [x0, #24]
  40e604:	adrp	x9, 40d000 <ferror@plt+0xa910>
  40e608:	adrp	x10, 40d000 <ferror@plt+0xa910>
  40e60c:	add	x9, x9, #0x840
  40e610:	add	x10, x10, #0x834
  40e614:	str	x8, [x19, #8]
  40e618:	stp	x9, x10, [x19, #32]
  40e61c:	b	40e644 <ferror@plt+0xbf54>
  40e620:	ldr	x8, [x0, #48]
  40e624:	adrp	x9, 40d000 <ferror@plt+0xa910>
  40e628:	adrp	x10, 40f000 <ferror@plt+0xc910>
  40e62c:	add	x9, x9, #0x864
  40e630:	add	x10, x10, #0xc
  40e634:	mov	w11, #0x1                   	// #1
  40e638:	stp	x9, x10, [x19, #32]
  40e63c:	str	x8, [x19, #8]
  40e640:	strb	w11, [x19, #4]
  40e644:	mov	x0, x19
  40e648:	ldp	x20, x19, [sp, #32]
  40e64c:	ldr	x21, [sp, #16]
  40e650:	ldp	x29, x30, [sp], #48
  40e654:	ret
  40e658:	cbz	x0, 40e670 <ferror@plt+0xbf80>
  40e65c:	stp	x29, x30, [sp, #-16]!
  40e660:	mov	w1, #0x1                   	// #1
  40e664:	mov	x29, sp
  40e668:	bl	40e554 <ferror@plt+0xbe64>
  40e66c:	ldp	x29, x30, [sp], #16
  40e670:	ret
  40e674:	cbz	x0, 40e68c <ferror@plt+0xbf9c>
  40e678:	stp	x29, x30, [sp, #-16]!
  40e67c:	mov	w1, #0x2                   	// #2
  40e680:	mov	x29, sp
  40e684:	bl	40e554 <ferror@plt+0xbe64>
  40e688:	ldp	x29, x30, [sp], #16
  40e68c:	ret
  40e690:	cbz	x0, 40e6a8 <ferror@plt+0xbfb8>
  40e694:	stp	x29, x30, [sp, #-16]!
  40e698:	mov	w1, #0x3                   	// #3
  40e69c:	mov	x29, sp
  40e6a0:	bl	40e554 <ferror@plt+0xbe64>
  40e6a4:	ldp	x29, x30, [sp], #16
  40e6a8:	ret
  40e6ac:	cbz	x0, 40e6c4 <ferror@plt+0xbfd4>
  40e6b0:	stp	x29, x30, [sp, #-16]!
  40e6b4:	mov	w1, #0x4                   	// #4
  40e6b8:	mov	x29, sp
  40e6bc:	bl	40e554 <ferror@plt+0xbe64>
  40e6c0:	ldp	x29, x30, [sp], #16
  40e6c4:	ret
  40e6c8:	cbz	x0, 40e6e0 <ferror@plt+0xbff0>
  40e6cc:	stp	x29, x30, [sp, #-16]!
  40e6d0:	mov	w1, #0x5                   	// #5
  40e6d4:	mov	x29, sp
  40e6d8:	bl	40e554 <ferror@plt+0xbe64>
  40e6dc:	ldp	x29, x30, [sp], #16
  40e6e0:	ret
  40e6e4:	stp	x29, x30, [sp, #-16]!
  40e6e8:	mov	x29, sp
  40e6ec:	cbz	x0, 40e704 <ferror@plt+0xc014>
  40e6f0:	ldr	x8, [x0, #16]
  40e6f4:	cbz	x8, 40e70c <ferror@plt+0xc01c>
  40e6f8:	ldr	x9, [x0, #32]
  40e6fc:	mov	x0, x8
  40e700:	blr	x9
  40e704:	ldp	x29, x30, [sp], #16
  40e708:	ret
  40e70c:	mov	x0, xzr
  40e710:	ldp	x29, x30, [sp], #16
  40e714:	ret
  40e718:	stp	x29, x30, [sp, #-32]!
  40e71c:	str	x19, [sp, #16]
  40e720:	mov	x29, sp
  40e724:	cbz	x0, 40e76c <ferror@plt+0xc07c>
  40e728:	mov	x19, x0
  40e72c:	ldr	x0, [x0, #16]
  40e730:	cbz	x0, 40e76c <ferror@plt+0xc07c>
  40e734:	ldr	x8, [x19, #40]
  40e738:	cbz	x8, 40e760 <ferror@plt+0xc070>
  40e73c:	ldrb	w9, [x19, #4]
  40e740:	cbz	w9, 40e768 <ferror@plt+0xc078>
  40e744:	ldr	x0, [x19, #24]
  40e748:	bl	4024a0 <free@plt>
  40e74c:	ldr	x8, [x19, #40]
  40e750:	ldr	x0, [x19, #16]
  40e754:	blr	x8
  40e758:	str	x0, [x19, #24]
  40e75c:	b	40e76c <ferror@plt+0xc07c>
  40e760:	mov	x0, xzr
  40e764:	b	40e76c <ferror@plt+0xc07c>
  40e768:	blr	x8
  40e76c:	ldr	x19, [sp, #16]
  40e770:	ldp	x29, x30, [sp], #32
  40e774:	ret
  40e778:	cbz	x0, 40e7ac <ferror@plt+0xc0bc>
  40e77c:	stp	x29, x30, [sp, #-32]!
  40e780:	str	x19, [sp, #16]
  40e784:	mov	x19, x0
  40e788:	ldp	x0, x1, [x0, #8]
  40e78c:	mov	x29, sp
  40e790:	cbz	x1, 40e798 <ferror@plt+0xc0a8>
  40e794:	bl	40d790 <ferror@plt+0xb0a0>
  40e798:	str	x0, [x19, #16]
  40e79c:	ldr	x19, [sp, #16]
  40e7a0:	cmp	x0, #0x0
  40e7a4:	cset	w0, ne  // ne = any
  40e7a8:	ldp	x29, x30, [sp], #32
  40e7ac:	ret
  40e7b0:	stp	x29, x30, [sp, #-32]!
  40e7b4:	str	x19, [sp, #16]
  40e7b8:	mov	x19, x0
  40e7bc:	ldr	x0, [x0, #24]
  40e7c0:	mov	x29, sp
  40e7c4:	bl	4024a0 <free@plt>
  40e7c8:	mov	x0, x19
  40e7cc:	bl	4024a0 <free@plt>
  40e7d0:	ldr	x19, [sp, #16]
  40e7d4:	ldp	x29, x30, [sp], #32
  40e7d8:	ret
  40e7dc:	sub	sp, sp, #0xc0
  40e7e0:	stp	x22, x21, [sp, #160]
  40e7e4:	mov	x21, x0
  40e7e8:	mov	x0, x3
  40e7ec:	stp	x29, x30, [sp, #128]
  40e7f0:	str	x23, [sp, #144]
  40e7f4:	stp	x20, x19, [sp, #176]
  40e7f8:	add	x29, sp, #0x80
  40e7fc:	mov	x19, x3
  40e800:	mov	x20, x2
  40e804:	mov	x22, x1
  40e808:	bl	4020b0 <strlen@plt>
  40e80c:	mov	x8, x0
  40e810:	cmp	x0, #0x6
  40e814:	mov	w0, #0x1                   	// #1
  40e818:	b.cc	40e8c4 <ferror@plt+0xc1d4>  // b.lo, b.ul, b.last
  40e81c:	ldrb	w9, [x19]
  40e820:	cmp	w9, #0x2e
  40e824:	b.eq	40e8c4 <ferror@plt+0xc1d4>  // b.none
  40e828:	add	x23, x8, x19
  40e82c:	adrp	x1, 418000 <ferror@plt+0x15910>
  40e830:	sub	x0, x23, #0x5
  40e834:	add	x1, x1, #0xf28
  40e838:	bl	402430 <strcmp@plt>
  40e83c:	cbz	w0, 40e854 <ferror@plt+0xc164>
  40e840:	adrp	x1, 419000 <ferror@plt+0x16910>
  40e844:	sub	x0, x23, #0x6
  40e848:	add	x1, x1, #0x6a1
  40e84c:	bl	402430 <strcmp@plt>
  40e850:	cbnz	w0, 40e8c0 <ferror@plt+0xc1d0>
  40e854:	mov	x0, x22
  40e858:	bl	402550 <dirfd@plt>
  40e85c:	mov	x2, sp
  40e860:	mov	x1, x19
  40e864:	mov	w3, wzr
  40e868:	bl	4164f8 <ferror@plt+0x13e08>
  40e86c:	ldr	w8, [sp, #16]
  40e870:	mov	w0, wzr
  40e874:	and	w8, w8, #0xf000
  40e878:	cmp	w8, #0x4, lsl #12
  40e87c:	b.ne	40e8c4 <ferror@plt+0xc1d4>  // b.any
  40e880:	mov	x0, x21
  40e884:	bl	40c5fc <ferror@plt+0x9f0c>
  40e888:	cmp	w0, #0x3
  40e88c:	b.lt	40e8c0 <ferror@plt+0xc1d0>  // b.tstop
  40e890:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40e894:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40e898:	adrp	x5, 418000 <ferror@plt+0x15910>
  40e89c:	add	x2, x2, #0x767
  40e8a0:	add	x4, x4, #0x7d5
  40e8a4:	add	x5, x5, #0xf4f
  40e8a8:	mov	w1, #0x3                   	// #3
  40e8ac:	mov	w3, #0x2cc                 	// #716
  40e8b0:	mov	x0, x21
  40e8b4:	mov	x6, x20
  40e8b8:	mov	x7, x19
  40e8bc:	bl	40c27c <ferror@plt+0x9b8c>
  40e8c0:	mov	w0, #0x1                   	// #1
  40e8c4:	ldp	x20, x19, [sp, #176]
  40e8c8:	ldp	x22, x21, [sp, #160]
  40e8cc:	ldr	x23, [sp, #144]
  40e8d0:	ldp	x29, x30, [sp, #128]
  40e8d4:	add	sp, sp, #0xc0
  40e8d8:	ret
  40e8dc:	sub	sp, sp, #0x60
  40e8e0:	stp	x20, x19, [sp, #80]
  40e8e4:	mov	x19, x0
  40e8e8:	mov	x0, x1
  40e8ec:	stp	x29, x30, [sp, #16]
  40e8f0:	stp	x26, x25, [sp, #32]
  40e8f4:	stp	x24, x23, [sp, #48]
  40e8f8:	stp	x22, x21, [sp, #64]
  40e8fc:	add	x29, sp, #0x10
  40e900:	mov	x21, x2
  40e904:	mov	x20, x1
  40e908:	bl	4020b0 <strlen@plt>
  40e90c:	mov	x24, x0
  40e910:	mov	x0, x21
  40e914:	bl	4020b0 <strlen@plt>
  40e918:	add	x23, x0, #0x1
  40e91c:	add	x8, x24, x23
  40e920:	mov	x25, x0
  40e924:	add	x0, x8, #0x9
  40e928:	bl	402240 <malloc@plt>
  40e92c:	str	x0, [sp, #8]
  40e930:	cbz	x0, 40e984 <ferror@plt+0xc294>
  40e934:	ldr	x26, [sp, #8]
  40e938:	add	x8, x25, x0
  40e93c:	add	x8, x8, #0x9
  40e940:	mov	x22, x0
  40e944:	str	x8, [x0]
  40e948:	add	x0, x26, #0x8
  40e94c:	mov	x1, x21
  40e950:	mov	x2, x23
  40e954:	add	x24, x24, #0x1
  40e958:	bl	402070 <memcpy@plt>
  40e95c:	ldr	x0, [x26]
  40e960:	mov	x1, x20
  40e964:	mov	x2, x24
  40e968:	bl	402070 <memcpy@plt>
  40e96c:	ldr	x0, [x19, #8]
  40e970:	mov	x1, x22
  40e974:	bl	40d4d0 <ferror@plt+0xade0>
  40e978:	cbz	x0, 40e984 <ferror@plt+0xc294>
  40e97c:	str	xzr, [sp, #8]
  40e980:	str	x0, [x19, #8]
  40e984:	add	x0, sp, #0x8
  40e988:	bl	40eef8 <ferror@plt+0xc808>
  40e98c:	ldp	x20, x19, [sp, #80]
  40e990:	ldp	x22, x21, [sp, #64]
  40e994:	ldp	x24, x23, [sp, #48]
  40e998:	ldp	x26, x25, [sp, #32]
  40e99c:	ldp	x29, x30, [sp, #16]
  40e9a0:	add	sp, sp, #0x60
  40e9a4:	ret
  40e9a8:	stp	x29, x30, [sp, #-32]!
  40e9ac:	str	x19, [sp, #16]
  40e9b0:	mov	x19, x0
  40e9b4:	mov	x0, x1
  40e9b8:	mov	x29, sp
  40e9bc:	bl	402310 <strdup@plt>
  40e9c0:	str	x0, [x29, #24]
  40e9c4:	cbz	x0, 40e9e0 <ferror@plt+0xc2f0>
  40e9c8:	mov	x1, x0
  40e9cc:	ldr	x0, [x19, #16]
  40e9d0:	bl	40d4d0 <ferror@plt+0xade0>
  40e9d4:	cbz	x0, 40e9e0 <ferror@plt+0xc2f0>
  40e9d8:	str	xzr, [x29, #24]
  40e9dc:	str	x0, [x19, #16]
  40e9e0:	add	x0, x29, #0x18
  40e9e4:	bl	40eef8 <ferror@plt+0xc808>
  40e9e8:	ldr	x19, [sp, #16]
  40e9ec:	ldp	x29, x30, [sp], #32
  40e9f0:	ret
  40e9f4:	sub	sp, sp, #0x60
  40e9f8:	stp	x20, x19, [sp, #80]
  40e9fc:	mov	x19, x0
  40ea00:	mov	x0, x1
  40ea04:	stp	x29, x30, [sp, #16]
  40ea08:	stp	x26, x25, [sp, #32]
  40ea0c:	stp	x24, x23, [sp, #48]
  40ea10:	stp	x22, x21, [sp, #64]
  40ea14:	add	x29, sp, #0x10
  40ea18:	mov	x20, x2
  40ea1c:	mov	x22, x1
  40ea20:	bl	4020b0 <strlen@plt>
  40ea24:	mov	x24, x0
  40ea28:	mov	x0, x20
  40ea2c:	bl	4020b0 <strlen@plt>
  40ea30:	add	x23, x0, #0x1
  40ea34:	add	x25, x24, #0x9
  40ea38:	add	x0, x23, x25
  40ea3c:	bl	402240 <malloc@plt>
  40ea40:	str	x0, [sp, #8]
  40ea44:	cbz	x0, 40eaa0 <ferror@plt+0xc3b0>
  40ea48:	ldr	x26, [sp, #8]
  40ea4c:	add	x8, x0, x25
  40ea50:	mov	x21, x0
  40ea54:	add	x2, x24, #0x1
  40ea58:	str	x8, [x0]
  40ea5c:	add	x0, x26, #0x8
  40ea60:	mov	x1, x22
  40ea64:	bl	402070 <memcpy@plt>
  40ea68:	ldr	x0, [x26]
  40ea6c:	mov	x1, x20
  40ea70:	mov	x2, x23
  40ea74:	bl	402070 <memcpy@plt>
  40ea78:	ldr	x0, [x26]
  40ea7c:	mov	w1, #0x9                   	// #9
  40ea80:	mov	w2, #0x20                  	// #32
  40ea84:	bl	40b984 <ferror@plt+0x9294>
  40ea88:	ldr	x0, [x19, #24]
  40ea8c:	mov	x1, x21
  40ea90:	bl	40d4d0 <ferror@plt+0xade0>
  40ea94:	cbz	x0, 40eaa0 <ferror@plt+0xc3b0>
  40ea98:	str	xzr, [sp, #8]
  40ea9c:	str	x0, [x19, #24]
  40eaa0:	add	x0, sp, #0x8
  40eaa4:	bl	40eef8 <ferror@plt+0xc808>
  40eaa8:	ldp	x20, x19, [sp, #80]
  40eaac:	ldp	x22, x21, [sp, #64]
  40eab0:	ldp	x24, x23, [sp, #48]
  40eab4:	ldp	x26, x25, [sp, #32]
  40eab8:	ldp	x29, x30, [sp, #16]
  40eabc:	add	sp, sp, #0x60
  40eac0:	ret
  40eac4:	sub	sp, sp, #0x60
  40eac8:	mov	x0, x1
  40eacc:	stp	x29, x30, [sp, #16]
  40ead0:	stp	x26, x25, [sp, #32]
  40ead4:	stp	x24, x23, [sp, #48]
  40ead8:	stp	x22, x21, [sp, #64]
  40eadc:	stp	x20, x19, [sp, #80]
  40eae0:	add	x29, sp, #0x10
  40eae4:	mov	x19, x3
  40eae8:	mov	x20, x2
  40eaec:	mov	x21, x1
  40eaf0:	bl	4020b0 <strlen@plt>
  40eaf4:	mov	x24, x0
  40eaf8:	mov	x0, x20
  40eafc:	bl	4020b0 <strlen@plt>
  40eb00:	add	x22, x0, #0x1
  40eb04:	add	x25, x24, #0x9
  40eb08:	add	x0, x22, x25
  40eb0c:	bl	402240 <malloc@plt>
  40eb10:	str	x0, [sp, #8]
  40eb14:	cbz	x0, 40eb60 <ferror@plt+0xc470>
  40eb18:	ldr	x26, [sp, #8]
  40eb1c:	add	x8, x0, x25
  40eb20:	mov	x23, x0
  40eb24:	add	x2, x24, #0x1
  40eb28:	str	x8, [x0]
  40eb2c:	add	x0, x26, #0x8
  40eb30:	mov	x1, x21
  40eb34:	bl	402070 <memcpy@plt>
  40eb38:	ldr	x0, [x26]
  40eb3c:	mov	x1, x20
  40eb40:	mov	x2, x22
  40eb44:	bl	402070 <memcpy@plt>
  40eb48:	ldr	x0, [x19]
  40eb4c:	mov	x1, x23
  40eb50:	bl	40d4d0 <ferror@plt+0xade0>
  40eb54:	cbz	x0, 40eb60 <ferror@plt+0xc470>
  40eb58:	str	x0, [x19]
  40eb5c:	str	xzr, [sp, #8]
  40eb60:	add	x0, sp, #0x8
  40eb64:	bl	40eef8 <ferror@plt+0xc808>
  40eb68:	ldp	x20, x19, [sp, #80]
  40eb6c:	ldp	x22, x21, [sp, #64]
  40eb70:	ldp	x24, x23, [sp, #48]
  40eb74:	ldp	x26, x25, [sp, #32]
  40eb78:	ldp	x29, x30, [sp, #16]
  40eb7c:	add	sp, sp, #0x60
  40eb80:	ret
  40eb84:	sub	sp, sp, #0x80
  40eb88:	stp	x1, x0, [sp, #8]
  40eb8c:	mov	x0, x1
  40eb90:	stp	x29, x30, [sp, #32]
  40eb94:	stp	x28, x27, [sp, #48]
  40eb98:	stp	x26, x25, [sp, #64]
  40eb9c:	stp	x24, x23, [sp, #80]
  40eba0:	stp	x22, x21, [sp, #96]
  40eba4:	stp	x20, x19, [sp, #112]
  40eba8:	add	x29, sp, #0x20
  40ebac:	mov	x19, x2
  40ebb0:	bl	4020b0 <strlen@plt>
  40ebb4:	mov	w24, wzr
  40ebb8:	mov	w23, wzr
  40ebbc:	mov	x20, xzr
  40ebc0:	mov	w27, wzr
  40ebc4:	mov	w26, wzr
  40ebc8:	add	x8, x0, #0x1
  40ebcc:	mov	x28, x19
  40ebd0:	mov	x25, x19
  40ebd4:	stur	x0, [x29, #-8]
  40ebd8:	str	x8, [sp]
  40ebdc:	b	40ebf0 <ferror@plt+0xc500>
  40ebe0:	mov	w21, wzr
  40ebe4:	add	x28, x25, #0x1
  40ebe8:	add	x25, x25, #0x1
  40ebec:	cbnz	w21, 40ecd8 <ferror@plt+0xc5e8>
  40ebf0:	ldrb	w22, [x25]
  40ebf4:	cmp	x22, #0x0
  40ebf8:	cset	w21, eq  // eq = none
  40ebfc:	cbz	x22, 40ec2c <ferror@plt+0xc53c>
  40ec00:	bl	402450 <__ctype_b_loc@plt>
  40ec04:	ldr	x8, [x0]
  40ec08:	ldrh	w8, [x8, x22, lsl #1]
  40ec0c:	tbnz	w8, #13, 40ec1c <ferror@plt+0xc52c>
  40ec10:	mov	w27, wzr
  40ec14:	mov	w21, wzr
  40ec18:	b	40ebe8 <ferror@plt+0xc4f8>
  40ec1c:	tbnz	w27, #0, 40ebe0 <ferror@plt+0xc4f0>
  40ec20:	cmp	x28, x25
  40ec24:	mov	w27, #0x1                   	// #1
  40ec28:	b.cs	40ecb0 <ferror@plt+0xc5c0>  // b.hs, b.nlast
  40ec2c:	sub	x8, x25, x28
  40ec30:	cmp	x8, #0x5
  40ec34:	b.eq	40ec5c <ferror@plt+0xc56c>  // b.none
  40ec38:	cmp	x8, #0x4
  40ec3c:	b.ne	40ec80 <ferror@plt+0xc590>  // b.any
  40ec40:	ldr	w9, [x28]
  40ec44:	mov	w10, #0x7270                	// #29296
  40ec48:	movk	w10, #0x3a65, lsl #16
  40ec4c:	cmp	w9, w10
  40ec50:	b.eq	40ecc0 <ferror@plt+0xc5d0>  // b.none
  40ec54:	cmp	x8, #0x5
  40ec58:	b.ne	40ec80 <ferror@plt+0xc590>  // b.any
  40ec5c:	ldr	w9, [x28]
  40ec60:	ldrb	w10, [x28, #4]
  40ec64:	mov	w11, #0x6f70                	// #28528
  40ec68:	movk	w11, #0x7473, lsl #16
  40ec6c:	eor	w9, w9, w11
  40ec70:	mov	w11, #0x3a                  	// #58
  40ec74:	eor	w10, w10, w11
  40ec78:	orr	w9, w9, w10
  40ec7c:	cbz	w9, 40ecb8 <ferror@plt+0xc5c8>
  40ec80:	cmp	w22, #0x0
  40ec84:	cset	w9, eq  // eq = none
  40ec88:	and	w9, w9, w27
  40ec8c:	tbnz	w9, #0, 40ebe4 <ferror@plt+0xc4f4>
  40ec90:	cmp	w26, #0x2
  40ec94:	b.eq	40ecc8 <ferror@plt+0xc5d8>  // b.none
  40ec98:	cmp	w26, #0x1
  40ec9c:	b.ne	40ebe4 <ferror@plt+0xc4f4>  // b.any
  40eca0:	add	x8, x20, x8
  40eca4:	add	x20, x8, #0x1
  40eca8:	add	w24, w24, #0x1
  40ecac:	b	40ebe4 <ferror@plt+0xc4f4>
  40ecb0:	mov	w21, wzr
  40ecb4:	b	40ebe8 <ferror@plt+0xc4f8>
  40ecb8:	mov	w26, #0x2                   	// #2
  40ecbc:	b	40ebe4 <ferror@plt+0xc4f4>
  40ecc0:	mov	w26, #0x1                   	// #1
  40ecc4:	b	40ebe4 <ferror@plt+0xc4f4>
  40ecc8:	add	x8, x20, x8
  40eccc:	add	x20, x8, #0x1
  40ecd0:	add	w23, w23, #0x1
  40ecd4:	b	40ebe4 <ferror@plt+0xc4f4>
  40ecd8:	ldur	x9, [x29, #-8]
  40ecdc:	mov	w21, w24
  40ece0:	mov	w25, w23
  40ece4:	add	x8, x25, x21
  40ece8:	add	x9, x9, x20
  40ecec:	add	x8, x9, x8, lsl #3
  40ecf0:	add	x0, x8, #0x21
  40ecf4:	bl	402240 <malloc@plt>
  40ecf8:	cbz	x0, 40ee8c <ferror@plt+0xc79c>
  40ecfc:	ldp	x20, x1, [sp]
  40ed00:	add	x8, x0, #0x20
  40ed04:	add	x9, x8, x21, lsl #3
  40ed08:	stp	w24, w23, [x0, #24]
  40ed0c:	add	x24, x9, x25, lsl #3
  40ed10:	mov	x22, x0
  40ed14:	stp	x8, x9, [x0, #8]
  40ed18:	str	x24, [x0]
  40ed1c:	mov	x0, x24
  40ed20:	mov	x2, x20
  40ed24:	bl	402070 <memcpy@plt>
  40ed28:	mov	w25, wzr
  40ed2c:	mov	w28, wzr
  40ed30:	mov	w26, wzr
  40ed34:	add	x21, x24, x20
  40ed38:	mov	x20, x19
  40ed3c:	b	40ed5c <ferror@plt+0xc66c>
  40ed40:	mov	w26, #0x2                   	// #2
  40ed44:	mov	x19, x20
  40ed48:	ldrb	w8, [x19], #1
  40ed4c:	cmp	w8, #0x0
  40ed50:	cset	w8, eq  // eq = none
  40ed54:	add	x20, x20, #0x1
  40ed58:	cbnz	w8, 40ee70 <ferror@plt+0xc780>
  40ed5c:	ldrb	w24, [x20]
  40ed60:	cbz	x24, 40ed9c <ferror@plt+0xc6ac>
  40ed64:	bl	402450 <__ctype_b_loc@plt>
  40ed68:	ldr	x8, [x0]
  40ed6c:	ldrh	w8, [x8, x24, lsl #1]
  40ed70:	tbnz	w8, #13, 40ed80 <ferror@plt+0xc690>
  40ed74:	mov	w27, wzr
  40ed78:	mov	w8, wzr
  40ed7c:	b	40ed54 <ferror@plt+0xc664>
  40ed80:	tbz	w27, #0, 40ed90 <ferror@plt+0xc6a0>
  40ed84:	mov	w8, wzr
  40ed88:	add	x19, x20, #0x1
  40ed8c:	b	40ed54 <ferror@plt+0xc664>
  40ed90:	cmp	x19, x20
  40ed94:	mov	w27, #0x1                   	// #1
  40ed98:	b.cs	40ee38 <ferror@plt+0xc748>  // b.hs, b.nlast
  40ed9c:	sub	x23, x20, x19
  40eda0:	cmp	x23, #0x5
  40eda4:	b.eq	40edcc <ferror@plt+0xc6dc>  // b.none
  40eda8:	cmp	x23, #0x4
  40edac:	b.ne	40edf0 <ferror@plt+0xc700>  // b.any
  40edb0:	ldr	w8, [x19]
  40edb4:	mov	w9, #0x7270                	// #29296
  40edb8:	movk	w9, #0x3a65, lsl #16
  40edbc:	cmp	w8, w9
  40edc0:	b.eq	40ee40 <ferror@plt+0xc750>  // b.none
  40edc4:	cmp	x23, #0x5
  40edc8:	b.ne	40edf0 <ferror@plt+0xc700>  // b.any
  40edcc:	ldr	w8, [x19]
  40edd0:	ldrb	w9, [x19, #4]
  40edd4:	mov	w10, #0x6f70                	// #28528
  40edd8:	movk	w10, #0x7473, lsl #16
  40eddc:	eor	w8, w8, w10
  40ede0:	mov	w10, #0x3a                  	// #58
  40ede4:	eor	w9, w9, w10
  40ede8:	orr	w8, w8, w9
  40edec:	cbz	w8, 40ed40 <ferror@plt+0xc650>
  40edf0:	cmp	w24, #0x0
  40edf4:	cset	w8, eq  // eq = none
  40edf8:	and	w8, w8, w27
  40edfc:	tbnz	w8, #0, 40ed44 <ferror@plt+0xc654>
  40ee00:	cmp	w26, #0x2
  40ee04:	b.eq	40ee48 <ferror@plt+0xc758>  // b.none
  40ee08:	cmp	w26, #0x1
  40ee0c:	b.ne	40ed44 <ferror@plt+0xc654>  // b.any
  40ee10:	ldr	x8, [x22, #8]
  40ee14:	mov	x0, x21
  40ee18:	mov	x1, x19
  40ee1c:	mov	x2, x23
  40ee20:	str	x21, [x8, w25, uxtw #3]
  40ee24:	bl	402070 <memcpy@plt>
  40ee28:	add	x21, x21, x23
  40ee2c:	strb	wzr, [x21], #1
  40ee30:	add	w25, w25, #0x1
  40ee34:	b	40ed44 <ferror@plt+0xc654>
  40ee38:	mov	w8, wzr
  40ee3c:	b	40ed54 <ferror@plt+0xc664>
  40ee40:	mov	w26, #0x1                   	// #1
  40ee44:	b	40ed44 <ferror@plt+0xc654>
  40ee48:	ldr	x8, [x22, #16]
  40ee4c:	mov	x0, x21
  40ee50:	mov	x1, x19
  40ee54:	mov	x2, x23
  40ee58:	str	x21, [x8, w28, uxtw #3]
  40ee5c:	bl	402070 <memcpy@plt>
  40ee60:	add	x21, x21, x23
  40ee64:	strb	wzr, [x21], #1
  40ee68:	add	w28, w28, #0x1
  40ee6c:	b	40ed44 <ferror@plt+0xc654>
  40ee70:	ldr	x19, [sp, #16]
  40ee74:	mov	x1, x22
  40ee78:	ldr	x0, [x19, #48]
  40ee7c:	bl	40d4d0 <ferror@plt+0xade0>
  40ee80:	cbz	x0, 40eed0 <ferror@plt+0xc7e0>
  40ee84:	str	x0, [x19, #48]
  40ee88:	b	40eed8 <ferror@plt+0xc7e8>
  40ee8c:	ldr	x19, [sp, #16]
  40ee90:	ldr	x0, [x19]
  40ee94:	bl	40c5fc <ferror@plt+0x9f0c>
  40ee98:	cmp	w0, #0x3
  40ee9c:	b.lt	40eed8 <ferror@plt+0xc7e8>  // b.tstop
  40eea0:	ldr	x0, [x19]
  40eea4:	ldr	x6, [sp, #8]
  40eea8:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40eeac:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40eeb0:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40eeb4:	add	x2, x2, #0x767
  40eeb8:	add	x4, x4, #0x87a
  40eebc:	add	x5, x5, #0x892
  40eec0:	mov	w1, #0x3                   	// #3
  40eec4:	mov	w3, #0x142                 	// #322
  40eec8:	bl	40c27c <ferror@plt+0x9b8c>
  40eecc:	b	40eed8 <ferror@plt+0xc7e8>
  40eed0:	mov	x0, x22
  40eed4:	bl	4024a0 <free@plt>
  40eed8:	ldp	x20, x19, [sp, #112]
  40eedc:	ldp	x22, x21, [sp, #96]
  40eee0:	ldp	x24, x23, [sp, #80]
  40eee4:	ldp	x26, x25, [sp, #64]
  40eee8:	ldp	x28, x27, [sp, #48]
  40eeec:	ldp	x29, x30, [sp, #32]
  40eef0:	add	sp, sp, #0x80
  40eef4:	ret
  40eef8:	stp	x29, x30, [sp, #-16]!
  40eefc:	ldr	x0, [x0]
  40ef00:	mov	x29, sp
  40ef04:	bl	4024a0 <free@plt>
  40ef08:	ldp	x29, x30, [sp], #16
  40ef0c:	ret
  40ef10:	stp	x29, x30, [sp, #-48]!
  40ef14:	mov	x29, sp
  40ef18:	str	x21, [sp, #16]
  40ef1c:	stp	x20, x19, [sp, #32]
  40ef20:	str	x3, [x29, #24]
  40ef24:	cbz	x1, 40efbc <ferror@plt+0xc8cc>
  40ef28:	mov	x20, x2
  40ef2c:	cbz	x2, 40efbc <ferror@plt+0xc8cc>
  40ef30:	mov	x21, x1
  40ef34:	adrp	x1, 417000 <ferror@plt+0x14910>
  40ef38:	mov	x19, x0
  40ef3c:	add	x1, x1, #0x530
  40ef40:	mov	x0, x21
  40ef44:	bl	402430 <strcmp@plt>
  40ef48:	cbnz	w0, 40ef64 <ferror@plt+0xc874>
  40ef4c:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40ef50:	add	x1, x1, #0x8fe
  40ef54:	mov	w2, #0xa                   	// #10
  40ef58:	mov	x0, x20
  40ef5c:	bl	402260 <strncmp@plt>
  40ef60:	cbz	w0, 40efcc <ferror@plt+0xc8dc>
  40ef64:	mov	x0, x21
  40ef68:	bl	40ba6c <ferror@plt+0x937c>
  40ef6c:	tbz	w0, #31, 40efac <ferror@plt+0xc8bc>
  40ef70:	ldr	x0, [x19]
  40ef74:	bl	40c5fc <ferror@plt+0x9f0c>
  40ef78:	cmp	w0, #0x3
  40ef7c:	b.lt	40efac <ferror@plt+0xc8bc>  // b.tstop
  40ef80:	ldr	x0, [x19]
  40ef84:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40ef88:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40ef8c:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40ef90:	add	x2, x2, #0x767
  40ef94:	add	x4, x4, #0x90b
  40ef98:	add	x5, x5, #0x921
  40ef9c:	mov	w1, #0x3                   	// #3
  40efa0:	mov	w3, #0x1e9                 	// #489
  40efa4:	mov	x6, x21
  40efa8:	bl	40c27c <ferror@plt+0x9b8c>
  40efac:	mov	x0, x19
  40efb0:	mov	x1, x21
  40efb4:	mov	x2, x20
  40efb8:	bl	40e9f4 <ferror@plt+0xc304>
  40efbc:	ldp	x20, x19, [sp, #32]
  40efc0:	ldr	x21, [sp, #16]
  40efc4:	ldp	x29, x30, [sp], #48
  40efc8:	ret
  40efcc:	adrp	x1, 41a000 <ferror@plt+0x17910>
  40efd0:	add	x1, x1, #0x909
  40efd4:	add	x0, x29, #0x18
  40efd8:	bl	402400 <strsep@plt>
  40efdc:	cbz	x0, 40efbc <ferror@plt+0xc8cc>
  40efe0:	adrp	x20, 41a000 <ferror@plt+0x17910>
  40efe4:	mov	x1, x0
  40efe8:	add	x20, x20, #0x909
  40efec:	mov	x0, x19
  40eff0:	bl	40e9a8 <ferror@plt+0xc2b8>
  40eff4:	add	x0, x29, #0x18
  40eff8:	mov	x1, x20
  40effc:	bl	402400 <strsep@plt>
  40f000:	mov	x1, x0
  40f004:	cbnz	x0, 40efec <ferror@plt+0xc8fc>
  40f008:	b	40efbc <ferror@plt+0xc8cc>
  40f00c:	stp	x29, x30, [sp, #-16]!
  40f010:	ldr	x0, [x0, #16]
  40f014:	mov	x29, sp
  40f018:	bl	40f024 <ferror@plt+0xc934>
  40f01c:	ldp	x29, x30, [sp], #16
  40f020:	ret
  40f024:	stp	x29, x30, [sp, #-64]!
  40f028:	stp	x24, x23, [sp, #16]
  40f02c:	stp	x22, x21, [sp, #32]
  40f030:	stp	x20, x19, [sp, #48]
  40f034:	ldr	w8, [x0, #24]
  40f038:	mov	x19, x0
  40f03c:	mov	x29, sp
  40f040:	cbz	w8, 40f09c <ferror@plt+0xc9ac>
  40f044:	ldr	x9, [x19, #8]
  40f048:	sub	w8, w8, #0x1
  40f04c:	ldr	x20, [x9, w8, uxtw #3]
  40f050:	ldr	x21, [x9]
  40f054:	mov	x0, x20
  40f058:	bl	4020b0 <strlen@plt>
  40f05c:	add	x8, x20, x0
  40f060:	sub	x23, x8, x21
  40f064:	add	x20, x23, #0x6
  40f068:	ldr	w8, [x19, #28]
  40f06c:	cbz	w8, 40f0ac <ferror@plt+0xc9bc>
  40f070:	ldr	x9, [x19, #16]
  40f074:	sub	w8, w8, #0x1
  40f078:	ldr	x21, [x9, w8, uxtw #3]
  40f07c:	ldr	x22, [x9]
  40f080:	mov	x0, x21
  40f084:	bl	4020b0 <strlen@plt>
  40f088:	add	x8, x21, x0
  40f08c:	sub	x22, x8, x22
  40f090:	add	x8, x20, x22
  40f094:	add	x20, x8, #0x6
  40f098:	b	40f0b0 <ferror@plt+0xc9c0>
  40f09c:	mov	x23, xzr
  40f0a0:	mov	w20, #0x1                   	// #1
  40f0a4:	ldr	w8, [x19, #28]
  40f0a8:	cbnz	w8, 40f070 <ferror@plt+0xc980>
  40f0ac:	mov	x22, xzr
  40f0b0:	mov	x0, x20
  40f0b4:	bl	402240 <malloc@plt>
  40f0b8:	mov	x20, x0
  40f0bc:	cbz	x0, 40f190 <ferror@plt+0xcaa0>
  40f0c0:	mov	x21, x20
  40f0c4:	cbz	x23, 40f124 <ferror@plt+0xca34>
  40f0c8:	mov	w8, #0x7270                	// #29296
  40f0cc:	mov	w24, #0x20                  	// #32
  40f0d0:	movk	w8, #0x3a65, lsl #16
  40f0d4:	strb	w24, [x20, #4]
  40f0d8:	str	w8, [x20]
  40f0dc:	ldr	x8, [x19, #8]
  40f0e0:	add	x21, x20, #0x5
  40f0e4:	add	x2, x23, #0x1
  40f0e8:	mov	x0, x21
  40f0ec:	ldr	x1, [x8]
  40f0f0:	bl	402070 <memcpy@plt>
  40f0f4:	cmp	x23, #0x1
  40f0f8:	b.lt	40f124 <ferror@plt+0xca34>  // b.tstop
  40f0fc:	add	x8, x23, x20
  40f100:	add	x8, x8, #0x5
  40f104:	b	40f114 <ferror@plt+0xca24>
  40f108:	add	x21, x21, #0x1
  40f10c:	cmp	x21, x8
  40f110:	b.cs	40f124 <ferror@plt+0xca34>  // b.hs, b.nlast
  40f114:	ldrb	w9, [x21]
  40f118:	cbnz	w9, 40f108 <ferror@plt+0xca18>
  40f11c:	strb	w24, [x21]
  40f120:	b	40f108 <ferror@plt+0xca18>
  40f124:	cbz	x22, 40f188 <ferror@plt+0xca98>
  40f128:	mov	w9, #0x6f70                	// #28528
  40f12c:	mov	w8, #0x203a                	// #8250
  40f130:	movk	w9, #0x7473, lsl #16
  40f134:	strh	w8, [x21, #4]
  40f138:	str	w9, [x21]
  40f13c:	ldr	x8, [x19, #16]
  40f140:	add	x19, x21, #0x6
  40f144:	add	x2, x22, #0x1
  40f148:	mov	x0, x19
  40f14c:	ldr	x1, [x8]
  40f150:	bl	402070 <memcpy@plt>
  40f154:	cmp	x22, #0x1
  40f158:	b.lt	40f18c <ferror@plt+0xca9c>  // b.tstop
  40f15c:	add	x8, x22, x21
  40f160:	add	x8, x8, #0x6
  40f164:	mov	w9, #0x20                  	// #32
  40f168:	b	40f178 <ferror@plt+0xca88>
  40f16c:	add	x19, x19, #0x1
  40f170:	cmp	x19, x8
  40f174:	b.cs	40f18c <ferror@plt+0xca9c>  // b.hs, b.nlast
  40f178:	ldrb	w10, [x19]
  40f17c:	cbnz	w10, 40f16c <ferror@plt+0xca7c>
  40f180:	strb	w9, [x19]
  40f184:	b	40f16c <ferror@plt+0xca7c>
  40f188:	mov	x19, x21
  40f18c:	strb	wzr, [x19]
  40f190:	mov	x0, x20
  40f194:	ldp	x20, x19, [sp, #48]
  40f198:	ldp	x22, x21, [sp, #32]
  40f19c:	ldp	x24, x23, [sp, #16]
  40f1a0:	ldp	x29, x30, [sp], #64
  40f1a4:	ret
  40f1a8:	stp	x29, x30, [sp, #-32]!
  40f1ac:	str	x19, [sp, #16]
  40f1b0:	mov	x29, sp
  40f1b4:	cbz	x0, 40f1c8 <ferror@plt+0xcad8>
  40f1b8:	ldr	x19, [x0]
  40f1bc:	bl	4024a0 <free@plt>
  40f1c0:	mov	x0, x19
  40f1c4:	cbnz	x19, 40f1b8 <ferror@plt+0xcac8>
  40f1c8:	ldr	x19, [sp, #16]
  40f1cc:	ldp	x29, x30, [sp], #32
  40f1d0:	ret
  40f1d4:	stp	x29, x30, [sp, #-48]!
  40f1d8:	adrp	x1, 41b000 <ferror@plt+0x18910>
  40f1dc:	add	x1, x1, #0x5c
  40f1e0:	str	x21, [sp, #16]
  40f1e4:	stp	x20, x19, [sp, #32]
  40f1e8:	mov	x29, sp
  40f1ec:	bl	402230 <fopen@plt>
  40f1f0:	cbz	x0, 40f260 <ferror@plt+0xcb70>
  40f1f4:	mov	x19, x0
  40f1f8:	bl	402640 <__errno_location@plt>
  40f1fc:	mov	w8, #0x16                  	// #22
  40f200:	mov	x20, x0
  40f204:	str	w8, [x0]
  40f208:	mov	x0, x19
  40f20c:	bl	40f278 <ferror@plt+0xcb88>
  40f210:	mov	w8, #0xf457                	// #62551
  40f214:	movk	w8, #0xb007, lsl #16
  40f218:	cmp	w0, w8
  40f21c:	b.ne	40f258 <ferror@plt+0xcb68>  // b.any
  40f220:	mov	x0, x19
  40f224:	bl	40f278 <ferror@plt+0xcb88>
  40f228:	and	w8, w0, #0xffff0000
  40f22c:	cmp	w8, #0x20, lsl #12
  40f230:	b.ne	40f258 <ferror@plt+0xcb68>  // b.any
  40f234:	mov	w0, #0x10                  	// #16
  40f238:	bl	402240 <malloc@plt>
  40f23c:	mov	x21, x0
  40f240:	str	x19, [x0]
  40f244:	mov	x0, x19
  40f248:	bl	40f278 <ferror@plt+0xcb88>
  40f24c:	str	w0, [x21, #8]
  40f250:	str	wzr, [x20]
  40f254:	b	40f264 <ferror@plt+0xcb74>
  40f258:	mov	x0, x19
  40f25c:	bl	402200 <fclose@plt>
  40f260:	mov	x21, xzr
  40f264:	mov	x0, x21
  40f268:	ldp	x20, x19, [sp, #32]
  40f26c:	ldr	x21, [sp, #16]
  40f270:	ldp	x29, x30, [sp], #48
  40f274:	ret
  40f278:	stp	x29, x30, [sp, #-32]!
  40f27c:	str	x19, [sp, #16]
  40f280:	mov	x29, sp
  40f284:	mov	x19, x0
  40f288:	bl	402640 <__errno_location@plt>
  40f28c:	str	wzr, [x0]
  40f290:	add	x0, x29, #0x1c
  40f294:	mov	w1, #0x4                   	// #4
  40f298:	mov	w2, #0x1                   	// #1
  40f29c:	mov	x3, x19
  40f2a0:	bl	402480 <fread@plt>
  40f2a4:	ldr	w0, [x29, #28]
  40f2a8:	bl	40ff14 <ferror@plt+0xd824>
  40f2ac:	ldr	x19, [sp, #16]
  40f2b0:	ldp	x29, x30, [sp], #32
  40f2b4:	ret
  40f2b8:	stp	x29, x30, [sp, #-32]!
  40f2bc:	str	x19, [sp, #16]
  40f2c0:	mov	x19, x0
  40f2c4:	ldr	x0, [x0]
  40f2c8:	mov	x29, sp
  40f2cc:	bl	402200 <fclose@plt>
  40f2d0:	mov	x0, x19
  40f2d4:	bl	4024a0 <free@plt>
  40f2d8:	ldr	x19, [sp, #16]
  40f2dc:	ldp	x29, x30, [sp], #32
  40f2e0:	ret
  40f2e4:	sub	sp, sp, #0x40
  40f2e8:	stp	x29, x30, [sp, #16]
  40f2ec:	str	x21, [sp, #32]
  40f2f0:	stp	x20, x19, [sp, #48]
  40f2f4:	add	x29, sp, #0x10
  40f2f8:	mov	x20, x2
  40f2fc:	mov	w19, w1
  40f300:	bl	40f34c <ferror@plt+0xcc5c>
  40f304:	cbz	x0, 40f338 <ferror@plt+0xcc48>
  40f308:	mov	x21, x0
  40f30c:	mov	x0, sp
  40f310:	bl	4161b0 <ferror@plt+0x13ac0>
  40f314:	mov	x0, sp
  40f318:	mov	x1, x20
  40f31c:	bl	416308 <ferror@plt+0x13c18>
  40f320:	mov	x1, sp
  40f324:	mov	x0, x21
  40f328:	mov	w2, w19
  40f32c:	bl	40f36c <ferror@plt+0xcc7c>
  40f330:	mov	x0, sp
  40f334:	bl	4161b8 <ferror@plt+0x13ac8>
  40f338:	ldp	x20, x19, [sp, #48]
  40f33c:	ldr	x21, [sp, #32]
  40f340:	ldp	x29, x30, [sp, #16]
  40f344:	add	sp, sp, #0x40
  40f348:	ret
  40f34c:	stp	x29, x30, [sp, #-16]!
  40f350:	ldr	x8, [x0]
  40f354:	ldr	w1, [x0, #8]
  40f358:	mov	x29, sp
  40f35c:	mov	x0, x8
  40f360:	bl	40ff1c <ferror@plt+0xd82c>
  40f364:	ldp	x29, x30, [sp], #16
  40f368:	ret
  40f36c:	stp	x29, x30, [sp, #-80]!
  40f370:	stp	x26, x25, [sp, #16]
  40f374:	stp	x24, x23, [sp, #32]
  40f378:	stp	x22, x21, [sp, #48]
  40f37c:	stp	x20, x19, [sp, #64]
  40f380:	ldr	x8, [x0, #8]
  40f384:	mov	x19, x0
  40f388:	mov	x21, x1
  40f38c:	mov	x0, x1
  40f390:	mov	x1, x8
  40f394:	mov	x29, sp
  40f398:	mov	w20, w2
  40f39c:	bl	416308 <ferror@plt+0x13c18>
  40f3a0:	ldr	x26, [x19, #16]
  40f3a4:	mov	w22, w0
  40f3a8:	cbz	x26, 40f410 <ferror@plt+0xcd20>
  40f3ac:	adrp	x23, 418000 <ferror@plt+0x15910>
  40f3b0:	adrp	x24, 416000 <ferror@plt+0x13910>
  40f3b4:	add	x23, x23, #0xf9c
  40f3b8:	add	x24, x24, #0x805
  40f3bc:	ldr	x1, [x21]
  40f3c0:	ldr	w2, [x21, #12]
  40f3c4:	mov	w0, w20
  40f3c8:	bl	40bcbc <ferror@plt+0x95cc>
  40f3cc:	mov	w2, #0x1                   	// #1
  40f3d0:	mov	w0, w20
  40f3d4:	mov	x1, x23
  40f3d8:	bl	40bcbc <ferror@plt+0x95cc>
  40f3dc:	add	x25, x26, #0x10
  40f3e0:	mov	x0, x25
  40f3e4:	bl	4020b0 <strlen@plt>
  40f3e8:	mov	x2, x0
  40f3ec:	mov	w0, w20
  40f3f0:	mov	x1, x25
  40f3f4:	bl	40bcbc <ferror@plt+0x95cc>
  40f3f8:	mov	w2, #0x1                   	// #1
  40f3fc:	mov	w0, w20
  40f400:	mov	x1, x24
  40f404:	bl	40bcbc <ferror@plt+0x95cc>
  40f408:	ldr	x26, [x26]
  40f40c:	cbnz	x26, 40f3bc <ferror@plt+0xcccc>
  40f410:	ldrb	w23, [x19, #24]
  40f414:	ldrb	w8, [x19, #25]
  40f418:	cmp	w23, w8
  40f41c:	b.ls	40f45c <ferror@plt+0xcd6c>  // b.plast
  40f420:	mov	x0, x21
  40f424:	mov	w1, w22
  40f428:	bl	416408 <ferror@plt+0x13d18>
  40f42c:	mov	x0, x19
  40f430:	bl	4101f0 <ferror@plt+0xdb00>
  40f434:	ldp	x20, x19, [sp, #64]
  40f438:	ldp	x22, x21, [sp, #48]
  40f43c:	ldp	x24, x23, [sp, #32]
  40f440:	ldp	x26, x25, [sp, #16]
  40f444:	ldp	x29, x30, [sp], #80
  40f448:	ret
  40f44c:	ldrb	w8, [x19, #25]
  40f450:	cmp	w23, w8
  40f454:	add	w23, w23, #0x1
  40f458:	b.cs	40f420 <ferror@plt+0xcd30>  // b.hs, b.nlast
  40f45c:	mov	x0, x19
  40f460:	mov	w1, w23
  40f464:	bl	4101a4 <ferror@plt+0xdab4>
  40f468:	cbz	x0, 40f44c <ferror@plt+0xcd5c>
  40f46c:	mov	x24, x0
  40f470:	mov	x0, x21
  40f474:	mov	w1, w23
  40f478:	bl	4162b4 <ferror@plt+0x13bc4>
  40f47c:	mov	x0, x24
  40f480:	mov	x1, x21
  40f484:	mov	w2, w20
  40f488:	bl	40f36c <ferror@plt+0xcc7c>
  40f48c:	mov	x0, x21
  40f490:	bl	4163c8 <ferror@plt+0x13cd8>
  40f494:	b	40f44c <ferror@plt+0xcd5c>
  40f498:	stp	x29, x30, [sp, #-32]!
  40f49c:	str	x19, [sp, #16]
  40f4a0:	mov	x29, sp
  40f4a4:	mov	x19, x1
  40f4a8:	bl	40f34c <ferror@plt+0xcc5c>
  40f4ac:	mov	x1, x19
  40f4b0:	bl	40f4c0 <ferror@plt+0xcdd0>
  40f4b4:	ldr	x19, [sp, #16]
  40f4b8:	ldp	x29, x30, [sp], #32
  40f4bc:	ret
  40f4c0:	stp	x29, x30, [sp, #-48]!
  40f4c4:	stp	x22, x21, [sp, #16]
  40f4c8:	stp	x20, x19, [sp, #32]
  40f4cc:	mov	x29, sp
  40f4d0:	cbz	x0, 40f554 <ferror@plt+0xce64>
  40f4d4:	mov	x20, x1
  40f4d8:	mov	x19, x0
  40f4dc:	mov	w22, wzr
  40f4e0:	ldr	x8, [x19, #8]
  40f4e4:	sxtw	x9, w22
  40f4e8:	ldrb	w1, [x20, x9]
  40f4ec:	ldrb	w8, [x8]
  40f4f0:	cbz	w8, 40f524 <ferror@plt+0xce34>
  40f4f4:	add	x9, x20, x9
  40f4f8:	mov	w10, #0x1                   	// #1
  40f4fc:	and	w8, w8, #0xff
  40f500:	cmp	w8, w1, uxtb
  40f504:	b.ne	40f54c <ferror@plt+0xce5c>  // b.any
  40f508:	ldr	x8, [x19, #8]
  40f50c:	ldrb	w1, [x9, x10]
  40f510:	ldrb	w8, [x8, w10, uxtw]
  40f514:	add	x10, x10, #0x1
  40f518:	cbnz	w8, 40f4fc <ferror@plt+0xce0c>
  40f51c:	add	w8, w22, w10
  40f520:	sub	w22, w8, #0x1
  40f524:	cbz	w1, 40f56c <ferror@plt+0xce7c>
  40f528:	mov	x0, x19
  40f52c:	bl	4101a4 <ferror@plt+0xdab4>
  40f530:	mov	x21, x0
  40f534:	mov	x0, x19
  40f538:	bl	4101f0 <ferror@plt+0xdb00>
  40f53c:	add	w22, w22, #0x1
  40f540:	mov	x19, x21
  40f544:	cbnz	x21, 40f4e0 <ferror@plt+0xcdf0>
  40f548:	b	40f554 <ferror@plt+0xce64>
  40f54c:	mov	x0, x19
  40f550:	bl	4101f0 <ferror@plt+0xdb00>
  40f554:	mov	x20, xzr
  40f558:	mov	x0, x20
  40f55c:	ldp	x20, x19, [sp, #32]
  40f560:	ldp	x22, x21, [sp, #16]
  40f564:	ldp	x29, x30, [sp], #48
  40f568:	ret
  40f56c:	ldr	x8, [x19, #16]
  40f570:	cbz	x8, 40f584 <ferror@plt+0xce94>
  40f574:	add	x0, x8, #0x10
  40f578:	bl	402310 <strdup@plt>
  40f57c:	mov	x20, x0
  40f580:	b	40f588 <ferror@plt+0xce98>
  40f584:	mov	x20, xzr
  40f588:	mov	x0, x19
  40f58c:	bl	4101f0 <ferror@plt+0xdb00>
  40f590:	b	40f558 <ferror@plt+0xce68>
  40f594:	sub	sp, sp, #0x40
  40f598:	stp	x29, x30, [sp, #32]
  40f59c:	stp	x20, x19, [sp, #48]
  40f5a0:	add	x29, sp, #0x20
  40f5a4:	mov	x19, x1
  40f5a8:	bl	40f34c <ferror@plt+0xcc5c>
  40f5ac:	mov	x20, x0
  40f5b0:	add	x0, sp, #0x10
  40f5b4:	str	xzr, [sp, #8]
  40f5b8:	bl	4161b0 <ferror@plt+0x13ac0>
  40f5bc:	add	x1, sp, #0x10
  40f5c0:	add	x3, sp, #0x8
  40f5c4:	mov	x0, x20
  40f5c8:	mov	x2, x19
  40f5cc:	bl	40f5ec <ferror@plt+0xcefc>
  40f5d0:	add	x0, sp, #0x10
  40f5d4:	bl	4161b8 <ferror@plt+0x13ac8>
  40f5d8:	ldr	x0, [sp, #8]
  40f5dc:	ldp	x20, x19, [sp, #48]
  40f5e0:	ldp	x29, x30, [sp, #32]
  40f5e4:	add	sp, sp, #0x40
  40f5e8:	ret
  40f5ec:	stp	x29, x30, [sp, #-96]!
  40f5f0:	stp	x28, x27, [sp, #16]
  40f5f4:	stp	x26, x25, [sp, #32]
  40f5f8:	stp	x24, x23, [sp, #48]
  40f5fc:	stp	x22, x21, [sp, #64]
  40f600:	stp	x20, x19, [sp, #80]
  40f604:	mov	x29, sp
  40f608:	cbz	x0, 40f790 <ferror@plt+0xd0a0>
  40f60c:	mov	x26, #0x1                   	// #1
  40f610:	movk	x26, #0x20, lsl #16
  40f614:	mov	x19, x3
  40f618:	mov	x21, x2
  40f61c:	mov	x20, x1
  40f620:	mov	x22, x0
  40f624:	mov	w9, wzr
  40f628:	mov	w25, #0x1                   	// #1
  40f62c:	movk	x26, #0x2, lsl #48
  40f630:	ldr	x8, [x22, #8]
  40f634:	mov	x23, xzr
  40f638:	mov	w27, w9
  40f63c:	ldrb	w9, [x8, x23]
  40f640:	sub	w10, w9, #0x2a
  40f644:	cmp	w10, #0x31
  40f648:	b.hi	40f658 <ferror@plt+0xcf68>  // b.pmore
  40f64c:	lsl	x10, x25, x10
  40f650:	tst	x10, x26
  40f654:	b.ne	40f774 <ferror@plt+0xd084>  // b.any
  40f658:	cbz	w9, 40f674 <ferror@plt+0xcf84>
  40f65c:	add	w10, w27, w23
  40f660:	ldrb	w10, [x21, w10, sxtw]
  40f664:	cmp	w9, w10
  40f668:	b.ne	40f768 <ferror@plt+0xd078>  // b.any
  40f66c:	add	x23, x23, #0x1
  40f670:	b	40f63c <ferror@plt+0xcf4c>
  40f674:	mov	w1, #0x2a                  	// #42
  40f678:	mov	x0, x22
  40f67c:	add	x28, x27, x23
  40f680:	bl	4101a4 <ferror@plt+0xdab4>
  40f684:	cbz	x0, 40f6b8 <ferror@plt+0xcfc8>
  40f688:	mov	x24, x0
  40f68c:	mov	w1, #0x2a                  	// #42
  40f690:	mov	x0, x20
  40f694:	bl	4162b4 <ferror@plt+0x13bc4>
  40f698:	add	x3, x21, w28, sxtw
  40f69c:	mov	x0, x24
  40f6a0:	mov	w1, wzr
  40f6a4:	mov	x2, x20
  40f6a8:	mov	x4, x19
  40f6ac:	bl	410224 <ferror@plt+0xdb34>
  40f6b0:	mov	x0, x20
  40f6b4:	bl	4163c8 <ferror@plt+0x13cd8>
  40f6b8:	mov	w1, #0x3f                  	// #63
  40f6bc:	mov	x0, x22
  40f6c0:	bl	4101a4 <ferror@plt+0xdab4>
  40f6c4:	cbz	x0, 40f6f8 <ferror@plt+0xd008>
  40f6c8:	mov	x24, x0
  40f6cc:	mov	w1, #0x3f                  	// #63
  40f6d0:	mov	x0, x20
  40f6d4:	bl	4162b4 <ferror@plt+0x13bc4>
  40f6d8:	add	x3, x21, w28, sxtw
  40f6dc:	mov	x0, x24
  40f6e0:	mov	w1, wzr
  40f6e4:	mov	x2, x20
  40f6e8:	mov	x4, x19
  40f6ec:	bl	410224 <ferror@plt+0xdb34>
  40f6f0:	mov	x0, x20
  40f6f4:	bl	4163c8 <ferror@plt+0x13cd8>
  40f6f8:	mov	w1, #0x5b                  	// #91
  40f6fc:	mov	x0, x22
  40f700:	bl	4101a4 <ferror@plt+0xdab4>
  40f704:	cbz	x0, 40f738 <ferror@plt+0xd048>
  40f708:	mov	x24, x0
  40f70c:	mov	w1, #0x5b                  	// #91
  40f710:	mov	x0, x20
  40f714:	bl	4162b4 <ferror@plt+0x13bc4>
  40f718:	add	x3, x21, w28, sxtw
  40f71c:	mov	x0, x24
  40f720:	mov	w1, wzr
  40f724:	mov	x2, x20
  40f728:	mov	x4, x19
  40f72c:	bl	410224 <ferror@plt+0xdb34>
  40f730:	mov	x0, x20
  40f734:	bl	4163c8 <ferror@plt+0x13cd8>
  40f738:	ldrb	w1, [x21, w28, sxtw]
  40f73c:	cbz	w1, 40f7ac <ferror@plt+0xd0bc>
  40f740:	mov	x0, x22
  40f744:	bl	4101a4 <ferror@plt+0xdab4>
  40f748:	mov	x24, x0
  40f74c:	mov	x0, x22
  40f750:	bl	4101f0 <ferror@plt+0xdb00>
  40f754:	add	w8, w27, w23
  40f758:	add	w9, w8, #0x1
  40f75c:	mov	x22, x24
  40f760:	cbnz	x24, 40f630 <ferror@plt+0xcf40>
  40f764:	b	40f790 <ferror@plt+0xd0a0>
  40f768:	mov	x0, x22
  40f76c:	bl	4101f0 <ferror@plt+0xdb00>
  40f770:	b	40f790 <ferror@plt+0xd0a0>
  40f774:	add	w8, w27, w23
  40f778:	add	x3, x21, w8, sxtw
  40f77c:	mov	x0, x22
  40f780:	mov	w1, w23
  40f784:	mov	x2, x20
  40f788:	mov	x4, x19
  40f78c:	bl	410224 <ferror@plt+0xdb34>
  40f790:	ldp	x20, x19, [sp, #80]
  40f794:	ldp	x22, x21, [sp, #64]
  40f798:	ldp	x24, x23, [sp, #48]
  40f79c:	ldp	x26, x25, [sp, #32]
  40f7a0:	ldp	x28, x27, [sp, #16]
  40f7a4:	ldp	x29, x30, [sp], #96
  40f7a8:	ret
  40f7ac:	mov	x0, x22
  40f7b0:	mov	x1, x19
  40f7b4:	bl	41034c <ferror@plt+0xdc5c>
  40f7b8:	b	40f790 <ferror@plt+0xd0a0>
  40f7bc:	sub	sp, sp, #0xe0
  40f7c0:	stp	x20, x19, [sp, #208]
  40f7c4:	mov	x20, x0
  40f7c8:	mov	w0, #0x20                  	// #32
  40f7cc:	stp	x29, x30, [sp, #144]
  40f7d0:	stp	x26, x25, [sp, #160]
  40f7d4:	stp	x24, x23, [sp, #176]
  40f7d8:	stp	x22, x21, [sp, #192]
  40f7dc:	add	x29, sp, #0x90
  40f7e0:	mov	x22, x2
  40f7e4:	mov	x21, x1
  40f7e8:	bl	402240 <malloc@plt>
  40f7ec:	cbz	x0, 40f8b0 <ferror@plt+0xd1c0>
  40f7f0:	mov	x19, x0
  40f7f4:	mov	w1, #0x80000               	// #524288
  40f7f8:	mov	x0, x21
  40f7fc:	bl	402250 <open@plt>
  40f800:	tbnz	w0, #31, 40f9c0 <ferror@plt+0xd2d0>
  40f804:	add	x1, sp, #0x10
  40f808:	mov	w21, w0
  40f80c:	bl	4164e8 <ferror@plt+0x13df8>
  40f810:	tbnz	w0, #31, 40f9b8 <ferror@plt+0xd2c8>
  40f814:	ldr	x1, [sp, #64]
  40f818:	cmp	x1, #0xc
  40f81c:	b.cc	40f9b8 <ferror@plt+0xd2c8>  // b.lo, b.ul, b.last
  40f820:	mov	w2, #0x1                   	// #1
  40f824:	mov	w3, #0x2                   	// #2
  40f828:	mov	x0, xzr
  40f82c:	mov	w4, w21
  40f830:	mov	x5, xzr
  40f834:	bl	402460 <mmap@plt>
  40f838:	cmn	x0, #0x1
  40f83c:	str	x0, [x19, #8]
  40f840:	b.eq	40f8ec <ferror@plt+0xd1fc>  // b.none
  40f844:	mov	x23, x0
  40f848:	mov	w26, #0xf457                	// #62551
  40f84c:	str	x0, [sp, #8]
  40f850:	add	x0, sp, #0x8
  40f854:	movk	w26, #0xb007, lsl #16
  40f858:	bl	40f9ec <ferror@plt+0xd2fc>
  40f85c:	mov	w24, w0
  40f860:	add	x0, sp, #0x8
  40f864:	bl	40f9ec <ferror@plt+0xd2fc>
  40f868:	mov	w25, w0
  40f86c:	add	x0, sp, #0x8
  40f870:	bl	40f9ec <ferror@plt+0xd2fc>
  40f874:	cmp	w24, w26
  40f878:	b.ne	40f930 <ferror@plt+0xd240>  // b.any
  40f87c:	lsr	w24, w25, #16
  40f880:	cmp	w24, #0x2
  40f884:	b.ne	40f96c <ferror@plt+0xd27c>  // b.any
  40f888:	ldr	x8, [sp, #64]
  40f88c:	str	w0, [x19, #16]
  40f890:	mov	w0, w21
  40f894:	str	x20, [x19]
  40f898:	str	x8, [x19, #24]
  40f89c:	bl	402350 <close@plt>
  40f8a0:	add	x0, sp, #0x10
  40f8a4:	bl	40c264 <ferror@plt+0x9b74>
  40f8a8:	str	x0, [x22]
  40f8ac:	b	40f9cc <ferror@plt+0xd2dc>
  40f8b0:	mov	x0, x20
  40f8b4:	bl	40c5fc <ferror@plt+0x9f0c>
  40f8b8:	cmp	w0, #0x3
  40f8bc:	b.lt	40f9c8 <ferror@plt+0xd2d8>  // b.tstop
  40f8c0:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40f8c4:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40f8c8:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40f8cc:	add	x2, x2, #0x97c
  40f8d0:	add	x4, x4, #0x994
  40f8d4:	add	x5, x5, #0x9a2
  40f8d8:	mov	w1, #0x3                   	// #3
  40f8dc:	mov	w3, #0x2f7                 	// #759
  40f8e0:	mov	x0, x20
  40f8e4:	bl	40c27c <ferror@plt+0x9b8c>
  40f8e8:	b	40f9c8 <ferror@plt+0xd2d8>
  40f8ec:	mov	x0, x20
  40f8f0:	bl	40c5fc <ferror@plt+0x9f0c>
  40f8f4:	cmp	w0, #0x3
  40f8f8:	b.lt	40f9b8 <ferror@plt+0xd2c8>  // b.tstop
  40f8fc:	ldr	x6, [sp, #64]
  40f900:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40f904:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40f908:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40f90c:	add	x2, x2, #0x97c
  40f910:	add	x4, x4, #0x994
  40f914:	add	x5, x5, #0x9ae
  40f918:	mov	w1, #0x3                   	// #3
  40f91c:	mov	w3, #0x308                 	// #776
  40f920:	mov	x0, x20
  40f924:	mov	w7, w21
  40f928:	bl	40c27c <ferror@plt+0x9b8c>
  40f92c:	b	40f9b8 <ferror@plt+0xd2c8>
  40f930:	mov	x0, x20
  40f934:	bl	40c5fc <ferror@plt+0x9f0c>
  40f938:	cmp	w0, #0x3
  40f93c:	b.lt	40f9ac <ferror@plt+0xd2bc>  // b.tstop
  40f940:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40f944:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40f948:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40f94c:	mov	w7, #0xf457                	// #62551
  40f950:	add	x2, x2, #0x97c
  40f954:	add	x4, x4, #0x994
  40f958:	add	x5, x5, #0x9e2
  40f95c:	mov	w1, #0x3                   	// #3
  40f960:	mov	w3, #0x313                 	// #787
  40f964:	movk	w7, #0xb007, lsl #16
  40f968:	b	40f9a0 <ferror@plt+0xd2b0>
  40f96c:	mov	x0, x20
  40f970:	bl	40c5fc <ferror@plt+0x9f0c>
  40f974:	cmp	w0, #0x3
  40f978:	b.lt	40f9ac <ferror@plt+0xd2bc>  // b.tstop
  40f97c:	adrp	x2, 41a000 <ferror@plt+0x17910>
  40f980:	adrp	x4, 41a000 <ferror@plt+0x17910>
  40f984:	adrp	x5, 41a000 <ferror@plt+0x17910>
  40f988:	add	x2, x2, #0x97c
  40f98c:	add	x4, x4, #0x994
  40f990:	add	x5, x5, #0xa06
  40f994:	mov	w1, #0x3                   	// #3
  40f998:	mov	w3, #0x319                 	// #793
  40f99c:	mov	w7, #0x2                   	// #2
  40f9a0:	mov	x0, x20
  40f9a4:	mov	w6, w24
  40f9a8:	bl	40c27c <ferror@plt+0x9b8c>
  40f9ac:	ldr	x1, [sp, #64]
  40f9b0:	mov	x0, x23
  40f9b4:	bl	402520 <munmap@plt>
  40f9b8:	mov	w0, w21
  40f9bc:	bl	402350 <close@plt>
  40f9c0:	mov	x0, x19
  40f9c4:	bl	4024a0 <free@plt>
  40f9c8:	mov	x19, xzr
  40f9cc:	mov	x0, x19
  40f9d0:	ldp	x20, x19, [sp, #208]
  40f9d4:	ldp	x22, x21, [sp, #192]
  40f9d8:	ldp	x24, x23, [sp, #176]
  40f9dc:	ldp	x26, x25, [sp, #160]
  40f9e0:	ldp	x29, x30, [sp, #144]
  40f9e4:	add	sp, sp, #0xe0
  40f9e8:	ret
  40f9ec:	stp	x29, x30, [sp, #-16]!
  40f9f0:	ldr	x9, [x0]
  40f9f4:	mov	x29, sp
  40f9f8:	ldr	w8, [x9], #4
  40f9fc:	str	x9, [x0]
  40fa00:	mov	w0, w8
  40fa04:	bl	40ff14 <ferror@plt+0xd824>
  40fa08:	ldp	x29, x30, [sp], #16
  40fa0c:	ret
  40fa10:	stp	x29, x30, [sp, #-32]!
  40fa14:	str	x19, [sp, #16]
  40fa18:	mov	x19, x0
  40fa1c:	ldr	x0, [x0, #8]
  40fa20:	ldr	x1, [x19, #24]
  40fa24:	mov	x29, sp
  40fa28:	bl	402520 <munmap@plt>
  40fa2c:	mov	x0, x19
  40fa30:	bl	4024a0 <free@plt>
  40fa34:	ldr	x19, [sp, #16]
  40fa38:	ldp	x29, x30, [sp], #32
  40fa3c:	ret
  40fa40:	sub	sp, sp, #0x40
  40fa44:	stp	x29, x30, [sp, #16]
  40fa48:	str	x21, [sp, #32]
  40fa4c:	stp	x20, x19, [sp, #48]
  40fa50:	add	x29, sp, #0x10
  40fa54:	mov	x20, x2
  40fa58:	mov	w19, w1
  40fa5c:	bl	40faa8 <ferror@plt+0xd3b8>
  40fa60:	cbz	x0, 40fa94 <ferror@plt+0xd3a4>
  40fa64:	mov	x21, x0
  40fa68:	mov	x0, sp
  40fa6c:	bl	4161b0 <ferror@plt+0x13ac0>
  40fa70:	mov	x0, sp
  40fa74:	mov	x1, x20
  40fa78:	bl	416308 <ferror@plt+0x13c18>
  40fa7c:	mov	x1, sp
  40fa80:	mov	x0, x21
  40fa84:	mov	w2, w19
  40fa88:	bl	40fac0 <ferror@plt+0xd3d0>
  40fa8c:	mov	x0, sp
  40fa90:	bl	4161b8 <ferror@plt+0x13ac8>
  40fa94:	ldp	x20, x19, [sp, #48]
  40fa98:	ldr	x21, [sp, #32]
  40fa9c:	ldp	x29, x30, [sp, #16]
  40faa0:	add	sp, sp, #0x40
  40faa4:	ret
  40faa8:	stp	x29, x30, [sp, #-16]!
  40faac:	ldr	w1, [x0, #16]
  40fab0:	mov	x29, sp
  40fab4:	bl	41039c <ferror@plt+0xdcac>
  40fab8:	ldp	x29, x30, [sp], #16
  40fabc:	ret
  40fac0:	stp	x29, x30, [sp, #-80]!
  40fac4:	stp	x26, x25, [sp, #16]
  40fac8:	stp	x24, x23, [sp, #32]
  40facc:	stp	x22, x21, [sp, #48]
  40fad0:	stp	x20, x19, [sp, #64]
  40fad4:	ldr	x8, [x0, #8]
  40fad8:	mov	x19, x0
  40fadc:	mov	x21, x1
  40fae0:	mov	x0, x1
  40fae4:	mov	x1, x8
  40fae8:	mov	x29, sp
  40faec:	mov	w20, w2
  40faf0:	bl	416308 <ferror@plt+0x13c18>
  40faf4:	ldr	w8, [x19, #24]
  40faf8:	mov	w22, w0
  40fafc:	cbz	w8, 40fb64 <ferror@plt+0xd474>
  40fb00:	ldr	x25, [x19, #16]
  40fb04:	adrp	x23, 418000 <ferror@plt+0x15910>
  40fb08:	adrp	x24, 416000 <ferror@plt+0x13910>
  40fb0c:	add	x23, x23, #0xf9c
  40fb10:	add	x26, x25, x8, lsl #4
  40fb14:	add	x24, x24, #0x805
  40fb18:	ldr	x1, [x21]
  40fb1c:	ldr	w2, [x21, #12]
  40fb20:	mov	w0, w20
  40fb24:	bl	40bcbc <ferror@plt+0x95cc>
  40fb28:	mov	w2, #0x1                   	// #1
  40fb2c:	mov	w0, w20
  40fb30:	mov	x1, x23
  40fb34:	bl	40bcbc <ferror@plt+0x95cc>
  40fb38:	ldr	x1, [x25, #8]
  40fb3c:	ldr	w2, [x25, #4]
  40fb40:	mov	w0, w20
  40fb44:	bl	40bcbc <ferror@plt+0x95cc>
  40fb48:	mov	w2, #0x1                   	// #1
  40fb4c:	mov	w0, w20
  40fb50:	mov	x1, x24
  40fb54:	bl	40bcbc <ferror@plt+0x95cc>
  40fb58:	add	x25, x25, #0x10
  40fb5c:	cmp	x25, x26
  40fb60:	b.cc	40fb18 <ferror@plt+0xd428>  // b.lo, b.ul, b.last
  40fb64:	ldrb	w23, [x19, #32]
  40fb68:	ldrb	w8, [x19, #33]
  40fb6c:	cmp	w23, w8
  40fb70:	b.ls	40fbb0 <ferror@plt+0xd4c0>  // b.plast
  40fb74:	mov	x0, x21
  40fb78:	mov	w1, w22
  40fb7c:	bl	416408 <ferror@plt+0x13d18>
  40fb80:	mov	x0, x19
  40fb84:	bl	4105e8 <ferror@plt+0xdef8>
  40fb88:	ldp	x20, x19, [sp, #64]
  40fb8c:	ldp	x22, x21, [sp, #48]
  40fb90:	ldp	x24, x23, [sp, #32]
  40fb94:	ldp	x26, x25, [sp, #16]
  40fb98:	ldp	x29, x30, [sp], #80
  40fb9c:	ret
  40fba0:	ldrb	w8, [x19, #33]
  40fba4:	cmp	w23, w8
  40fba8:	add	w23, w23, #0x1
  40fbac:	b.cs	40fb74 <ferror@plt+0xd484>  // b.hs, b.nlast
  40fbb0:	mov	x0, x19
  40fbb4:	mov	w1, w23
  40fbb8:	bl	41059c <ferror@plt+0xdeac>
  40fbbc:	cbz	x0, 40fba0 <ferror@plt+0xd4b0>
  40fbc0:	mov	x24, x0
  40fbc4:	mov	x0, x21
  40fbc8:	mov	w1, w23
  40fbcc:	bl	4162b4 <ferror@plt+0x13bc4>
  40fbd0:	mov	x0, x24
  40fbd4:	mov	x1, x21
  40fbd8:	mov	w2, w20
  40fbdc:	bl	40fac0 <ferror@plt+0xd3d0>
  40fbe0:	mov	x0, x21
  40fbe4:	bl	4163c8 <ferror@plt+0x13cd8>
  40fbe8:	b	40fba0 <ferror@plt+0xd4b0>
  40fbec:	stp	x29, x30, [sp, #-32]!
  40fbf0:	str	x19, [sp, #16]
  40fbf4:	mov	x29, sp
  40fbf8:	mov	x19, x1
  40fbfc:	bl	40faa8 <ferror@plt+0xd3b8>
  40fc00:	mov	x1, x19
  40fc04:	bl	40fc14 <ferror@plt+0xd524>
  40fc08:	ldr	x19, [sp, #16]
  40fc0c:	ldp	x29, x30, [sp], #32
  40fc10:	ret
  40fc14:	stp	x29, x30, [sp, #-48]!
  40fc18:	stp	x22, x21, [sp, #16]
  40fc1c:	stp	x20, x19, [sp, #32]
  40fc20:	mov	x29, sp
  40fc24:	cbz	x0, 40fca8 <ferror@plt+0xd5b8>
  40fc28:	mov	x20, x1
  40fc2c:	mov	x19, x0
  40fc30:	mov	w22, wzr
  40fc34:	ldr	x8, [x19, #8]
  40fc38:	sxtw	x9, w22
  40fc3c:	ldrb	w1, [x20, x9]
  40fc40:	ldrb	w8, [x8]
  40fc44:	cbz	w8, 40fc78 <ferror@plt+0xd588>
  40fc48:	add	x9, x20, x9
  40fc4c:	mov	w10, #0x1                   	// #1
  40fc50:	and	w8, w8, #0xff
  40fc54:	cmp	w8, w1, uxtb
  40fc58:	b.ne	40fca0 <ferror@plt+0xd5b0>  // b.any
  40fc5c:	ldr	x8, [x19, #8]
  40fc60:	ldrb	w1, [x9, x10]
  40fc64:	ldrb	w8, [x8, w10, uxtw]
  40fc68:	add	x10, x10, #0x1
  40fc6c:	cbnz	w8, 40fc50 <ferror@plt+0xd560>
  40fc70:	add	w8, w22, w10
  40fc74:	sub	w22, w8, #0x1
  40fc78:	cbz	w1, 40fcc0 <ferror@plt+0xd5d0>
  40fc7c:	mov	x0, x19
  40fc80:	bl	41059c <ferror@plt+0xdeac>
  40fc84:	mov	x21, x0
  40fc88:	mov	x0, x19
  40fc8c:	bl	4105e8 <ferror@plt+0xdef8>
  40fc90:	add	w22, w22, #0x1
  40fc94:	mov	x19, x21
  40fc98:	cbnz	x21, 40fc34 <ferror@plt+0xd544>
  40fc9c:	b	40fca8 <ferror@plt+0xd5b8>
  40fca0:	mov	x0, x19
  40fca4:	bl	4105e8 <ferror@plt+0xdef8>
  40fca8:	mov	x20, xzr
  40fcac:	mov	x0, x20
  40fcb0:	ldp	x20, x19, [sp, #32]
  40fcb4:	ldp	x22, x21, [sp, #16]
  40fcb8:	ldp	x29, x30, [sp], #48
  40fcbc:	ret
  40fcc0:	ldr	w8, [x19, #24]
  40fcc4:	cbz	w8, 40fcdc <ferror@plt+0xd5ec>
  40fcc8:	ldr	x8, [x19, #16]
  40fccc:	ldr	x0, [x8, #8]
  40fcd0:	bl	402310 <strdup@plt>
  40fcd4:	mov	x20, x0
  40fcd8:	b	40fce0 <ferror@plt+0xd5f0>
  40fcdc:	mov	x20, xzr
  40fce0:	mov	x0, x19
  40fce4:	bl	4105e8 <ferror@plt+0xdef8>
  40fce8:	b	40fcac <ferror@plt+0xd5bc>
  40fcec:	sub	sp, sp, #0x40
  40fcf0:	stp	x29, x30, [sp, #32]
  40fcf4:	stp	x20, x19, [sp, #48]
  40fcf8:	add	x29, sp, #0x20
  40fcfc:	mov	x19, x1
  40fd00:	bl	40faa8 <ferror@plt+0xd3b8>
  40fd04:	mov	x20, x0
  40fd08:	add	x0, sp, #0x10
  40fd0c:	str	xzr, [sp, #8]
  40fd10:	bl	4161b0 <ferror@plt+0x13ac0>
  40fd14:	add	x1, sp, #0x10
  40fd18:	add	x3, sp, #0x8
  40fd1c:	mov	x0, x20
  40fd20:	mov	x2, x19
  40fd24:	bl	40fd44 <ferror@plt+0xd654>
  40fd28:	add	x0, sp, #0x10
  40fd2c:	bl	4161b8 <ferror@plt+0x13ac8>
  40fd30:	ldr	x0, [sp, #8]
  40fd34:	ldp	x20, x19, [sp, #48]
  40fd38:	ldp	x29, x30, [sp, #32]
  40fd3c:	add	sp, sp, #0x40
  40fd40:	ret
  40fd44:	stp	x29, x30, [sp, #-96]!
  40fd48:	stp	x28, x27, [sp, #16]
  40fd4c:	stp	x26, x25, [sp, #32]
  40fd50:	stp	x24, x23, [sp, #48]
  40fd54:	stp	x22, x21, [sp, #64]
  40fd58:	stp	x20, x19, [sp, #80]
  40fd5c:	mov	x29, sp
  40fd60:	cbz	x0, 40fee8 <ferror@plt+0xd7f8>
  40fd64:	mov	x26, #0x1                   	// #1
  40fd68:	movk	x26, #0x20, lsl #16
  40fd6c:	mov	x19, x3
  40fd70:	mov	x21, x2
  40fd74:	mov	x20, x1
  40fd78:	mov	x22, x0
  40fd7c:	mov	w9, wzr
  40fd80:	mov	w25, #0x1                   	// #1
  40fd84:	movk	x26, #0x2, lsl #48
  40fd88:	ldr	x8, [x22, #8]
  40fd8c:	mov	x23, xzr
  40fd90:	mov	w27, w9
  40fd94:	ldrb	w9, [x8, x23]
  40fd98:	sub	w10, w9, #0x2a
  40fd9c:	cmp	w10, #0x31
  40fda0:	b.hi	40fdb0 <ferror@plt+0xd6c0>  // b.pmore
  40fda4:	lsl	x10, x25, x10
  40fda8:	tst	x10, x26
  40fdac:	b.ne	40fecc <ferror@plt+0xd7dc>  // b.any
  40fdb0:	cbz	w9, 40fdcc <ferror@plt+0xd6dc>
  40fdb4:	add	w10, w27, w23
  40fdb8:	ldrb	w10, [x21, w10, sxtw]
  40fdbc:	cmp	w9, w10
  40fdc0:	b.ne	40fec0 <ferror@plt+0xd7d0>  // b.any
  40fdc4:	add	x23, x23, #0x1
  40fdc8:	b	40fd94 <ferror@plt+0xd6a4>
  40fdcc:	mov	w1, #0x2a                  	// #42
  40fdd0:	mov	x0, x22
  40fdd4:	add	x28, x27, x23
  40fdd8:	bl	41059c <ferror@plt+0xdeac>
  40fddc:	cbz	x0, 40fe10 <ferror@plt+0xd720>
  40fde0:	mov	x24, x0
  40fde4:	mov	w1, #0x2a                  	// #42
  40fde8:	mov	x0, x20
  40fdec:	bl	4162b4 <ferror@plt+0x13bc4>
  40fdf0:	add	x3, x21, w28, sxtw
  40fdf4:	mov	x0, x24
  40fdf8:	mov	w1, wzr
  40fdfc:	mov	x2, x20
  40fe00:	mov	x4, x19
  40fe04:	bl	4105fc <ferror@plt+0xdf0c>
  40fe08:	mov	x0, x20
  40fe0c:	bl	4163c8 <ferror@plt+0x13cd8>
  40fe10:	mov	w1, #0x3f                  	// #63
  40fe14:	mov	x0, x22
  40fe18:	bl	41059c <ferror@plt+0xdeac>
  40fe1c:	cbz	x0, 40fe50 <ferror@plt+0xd760>
  40fe20:	mov	x24, x0
  40fe24:	mov	w1, #0x3f                  	// #63
  40fe28:	mov	x0, x20
  40fe2c:	bl	4162b4 <ferror@plt+0x13bc4>
  40fe30:	add	x3, x21, w28, sxtw
  40fe34:	mov	x0, x24
  40fe38:	mov	w1, wzr
  40fe3c:	mov	x2, x20
  40fe40:	mov	x4, x19
  40fe44:	bl	4105fc <ferror@plt+0xdf0c>
  40fe48:	mov	x0, x20
  40fe4c:	bl	4163c8 <ferror@plt+0x13cd8>
  40fe50:	mov	w1, #0x5b                  	// #91
  40fe54:	mov	x0, x22
  40fe58:	bl	41059c <ferror@plt+0xdeac>
  40fe5c:	cbz	x0, 40fe90 <ferror@plt+0xd7a0>
  40fe60:	mov	x24, x0
  40fe64:	mov	w1, #0x5b                  	// #91
  40fe68:	mov	x0, x20
  40fe6c:	bl	4162b4 <ferror@plt+0x13bc4>
  40fe70:	add	x3, x21, w28, sxtw
  40fe74:	mov	x0, x24
  40fe78:	mov	w1, wzr
  40fe7c:	mov	x2, x20
  40fe80:	mov	x4, x19
  40fe84:	bl	4105fc <ferror@plt+0xdf0c>
  40fe88:	mov	x0, x20
  40fe8c:	bl	4163c8 <ferror@plt+0x13cd8>
  40fe90:	ldrb	w1, [x21, w28, sxtw]
  40fe94:	cbz	w1, 40ff04 <ferror@plt+0xd814>
  40fe98:	mov	x0, x22
  40fe9c:	bl	41059c <ferror@plt+0xdeac>
  40fea0:	mov	x24, x0
  40fea4:	mov	x0, x22
  40fea8:	bl	4105e8 <ferror@plt+0xdef8>
  40feac:	add	w8, w27, w23
  40feb0:	add	w9, w8, #0x1
  40feb4:	mov	x22, x24
  40feb8:	cbnz	x24, 40fd88 <ferror@plt+0xd698>
  40febc:	b	40fee8 <ferror@plt+0xd7f8>
  40fec0:	mov	x0, x22
  40fec4:	bl	4105e8 <ferror@plt+0xdef8>
  40fec8:	b	40fee8 <ferror@plt+0xd7f8>
  40fecc:	add	w8, w27, w23
  40fed0:	add	x3, x21, w8, sxtw
  40fed4:	mov	x0, x22
  40fed8:	mov	w1, w23
  40fedc:	mov	x2, x20
  40fee0:	mov	x4, x19
  40fee4:	bl	4105fc <ferror@plt+0xdf0c>
  40fee8:	ldp	x20, x19, [sp, #80]
  40feec:	ldp	x22, x21, [sp, #64]
  40fef0:	ldp	x24, x23, [sp, #48]
  40fef4:	ldp	x26, x25, [sp, #32]
  40fef8:	ldp	x28, x27, [sp, #16]
  40fefc:	ldp	x29, x30, [sp], #96
  40ff00:	ret
  40ff04:	mov	x0, x22
  40ff08:	mov	x1, x19
  40ff0c:	bl	410724 <ferror@plt+0xe034>
  40ff10:	b	40fee8 <ferror@plt+0xd7f8>
  40ff14:	rev	w0, w0
  40ff18:	ret
  40ff1c:	sub	sp, sp, #0x60
  40ff20:	stp	x22, x21, [sp, #64]
  40ff24:	mov	w21, w1
  40ff28:	ands	w1, w1, #0xfffffff
  40ff2c:	stp	x29, x30, [sp, #16]
  40ff30:	stp	x26, x25, [sp, #32]
  40ff34:	stp	x24, x23, [sp, #48]
  40ff38:	stp	x20, x19, [sp, #80]
  40ff3c:	add	x29, sp, #0x10
  40ff40:	b.eq	40ff84 <ferror@plt+0xd894>  // b.none
  40ff44:	mov	w2, wzr
  40ff48:	mov	x19, x0
  40ff4c:	bl	4023b0 <fseek@plt>
  40ff50:	tbnz	w0, #31, 40ff84 <ferror@plt+0xd894>
  40ff54:	tbnz	w21, #31, 40ff8c <ferror@plt+0xd89c>
  40ff58:	adrp	x0, 418000 <ferror@plt+0x15910>
  40ff5c:	add	x0, x0, #0xd69
  40ff60:	bl	402310 <strdup@plt>
  40ff64:	mov	x20, x0
  40ff68:	tbnz	w21, #29, 40ffb0 <ferror@plt+0xd8c0>
  40ff6c:	mov	w0, #0x20                  	// #32
  40ff70:	bl	402240 <malloc@plt>
  40ff74:	mov	x22, x0
  40ff78:	mov	w8, #0x80                  	// #128
  40ff7c:	strh	w8, [x0, #24]
  40ff80:	b	410014 <ferror@plt+0xd924>
  40ff84:	mov	x22, xzr
  40ff88:	b	410088 <ferror@plt+0xd998>
  40ff8c:	mov	x0, sp
  40ff90:	bl	4161b0 <ferror@plt+0x13ac0>
  40ff94:	mov	x0, sp
  40ff98:	mov	x1, x19
  40ff9c:	bl	4100a8 <ferror@plt+0xd9b8>
  40ffa0:	mov	x0, sp
  40ffa4:	bl	4161d0 <ferror@plt+0x13ae0>
  40ffa8:	mov	x20, x0
  40ffac:	tbz	w21, #29, 40ff6c <ferror@plt+0xd87c>
  40ffb0:	mov	x0, x19
  40ffb4:	bl	4100e4 <ferror@plt+0xd9f4>
  40ffb8:	mov	w23, w0
  40ffbc:	mov	x0, x19
  40ffc0:	bl	4100e4 <ferror@plt+0xd9f4>
  40ffc4:	and	w8, w0, #0xff
  40ffc8:	and	w9, w23, #0xff
  40ffcc:	sub	w26, w8, w9
  40ffd0:	add	w25, w26, #0x1
  40ffd4:	sbfiz	x8, x25, #2, #32
  40ffd8:	mov	w24, w0
  40ffdc:	add	x0, x8, #0x20
  40ffe0:	bl	402240 <malloc@plt>
  40ffe4:	mov	x22, x0
  40ffe8:	strb	w23, [x0, #24]
  40ffec:	strb	w24, [x0, #25]
  40fff0:	tbnz	w26, #31, 410014 <ferror@plt+0xd924>
  40fff4:	mov	x23, xzr
  40fff8:	mov	x0, x19
  40fffc:	bl	40f278 <ferror@plt+0xcb88>
  410000:	add	x8, x22, x23, lsl #2
  410004:	add	x23, x23, #0x1
  410008:	cmp	x25, x23
  41000c:	str	w0, [x8, #28]
  410010:	b.ne	40fff8 <ferror@plt+0xd908>  // b.any
  410014:	mov	x23, x22
  410018:	str	xzr, [x23, #16]!
  41001c:	tbz	w21, #30, 410084 <ferror@plt+0xd994>
  410020:	mov	x0, x19
  410024:	bl	40f278 <ferror@plt+0xcb88>
  410028:	mov	w21, w0
  41002c:	mov	x0, sp
  410030:	bl	4161b0 <ferror@plt+0x13ac0>
  410034:	cbz	w21, 41007c <ferror@plt+0xd98c>
  410038:	mov	x0, x19
  41003c:	sub	w21, w21, #0x1
  410040:	bl	40f278 <ferror@plt+0xcb88>
  410044:	mov	w24, w0
  410048:	mov	x0, sp
  41004c:	mov	x1, x19
  410050:	bl	4100a8 <ferror@plt+0xd9b8>
  410054:	mov	x0, sp
  410058:	bl	416218 <ferror@plt+0x13b28>
  41005c:	ldr	w2, [sp, #12]
  410060:	mov	x1, x0
  410064:	mov	x0, x23
  410068:	mov	w3, w24
  41006c:	bl	410110 <ferror@plt+0xda20>
  410070:	mov	x0, sp
  410074:	bl	416448 <ferror@plt+0x13d58>
  410078:	cbnz	w21, 410038 <ferror@plt+0xd948>
  41007c:	mov	x0, sp
  410080:	bl	4161b8 <ferror@plt+0x13ac8>
  410084:	stp	x19, x20, [x22]
  410088:	mov	x0, x22
  41008c:	ldp	x20, x19, [sp, #80]
  410090:	ldp	x22, x21, [sp, #64]
  410094:	ldp	x24, x23, [sp, #48]
  410098:	ldp	x26, x25, [sp, #32]
  41009c:	ldp	x29, x30, [sp, #16]
  4100a0:	add	sp, sp, #0x60
  4100a4:	ret
  4100a8:	stp	x29, x30, [sp, #-32]!
  4100ac:	stp	x20, x19, [sp, #16]
  4100b0:	mov	x19, x1
  4100b4:	mov	x20, x0
  4100b8:	mov	x29, sp
  4100bc:	mov	x0, x19
  4100c0:	bl	4100e4 <ferror@plt+0xd9f4>
  4100c4:	cbz	w0, 4100d8 <ferror@plt+0xd9e8>
  4100c8:	mov	w1, w0
  4100cc:	mov	x0, x20
  4100d0:	bl	4162b4 <ferror@plt+0x13bc4>
  4100d4:	tbnz	w0, #0, 4100bc <ferror@plt+0xd9cc>
  4100d8:	ldp	x20, x19, [sp, #16]
  4100dc:	ldp	x29, x30, [sp], #32
  4100e0:	ret
  4100e4:	stp	x29, x30, [sp, #-32]!
  4100e8:	str	x19, [sp, #16]
  4100ec:	mov	x29, sp
  4100f0:	mov	x19, x0
  4100f4:	bl	402640 <__errno_location@plt>
  4100f8:	str	wzr, [x0]
  4100fc:	mov	x0, x19
  410100:	bl	402330 <getc_unlocked@plt>
  410104:	ldr	x19, [sp, #16]
  410108:	ldp	x29, x30, [sp], #32
  41010c:	ret
  410110:	stp	x29, x30, [sp, #-64]!
  410114:	stp	x24, x23, [sp, #16]
  410118:	stp	x22, x21, [sp, #32]
  41011c:	stp	x20, x19, [sp, #48]
  410120:	ldr	x8, [x0]
  410124:	mov	w22, w3
  410128:	mov	w21, w2
  41012c:	mov	x19, x0
  410130:	mov	x20, x1
  410134:	mov	x29, sp
  410138:	cbz	x8, 410154 <ferror@plt+0xda64>
  41013c:	ldr	w9, [x8, #8]
  410140:	cmp	w9, w22
  410144:	b.cs	410154 <ferror@plt+0xda64>  // b.hs, b.nlast
  410148:	mov	x19, x8
  41014c:	ldr	x8, [x8]
  410150:	cbnz	x8, 41013c <ferror@plt+0xda4c>
  410154:	mov	w23, w21
  410158:	add	x0, x23, #0x11
  41015c:	bl	402240 <malloc@plt>
  410160:	cbz	x0, 410190 <ferror@plt+0xdaa0>
  410164:	ldr	x8, [x19]
  410168:	stp	w22, w21, [x0, #8]
  41016c:	add	x21, x0, #0x10
  410170:	mov	x24, x0
  410174:	str	x8, [x0]
  410178:	mov	x0, x21
  41017c:	mov	x1, x20
  410180:	mov	x2, x23
  410184:	bl	402070 <memcpy@plt>
  410188:	strb	wzr, [x21, x23]
  41018c:	str	x24, [x19]
  410190:	ldp	x20, x19, [sp, #48]
  410194:	ldp	x22, x21, [sp, #32]
  410198:	ldp	x24, x23, [sp, #16]
  41019c:	ldp	x29, x30, [sp], #64
  4101a0:	ret
  4101a4:	stp	x29, x30, [sp, #-16]!
  4101a8:	ldrb	w9, [x0, #24]
  4101ac:	mov	x29, sp
  4101b0:	cmp	w9, w1
  4101b4:	b.gt	4101c4 <ferror@plt+0xdad4>
  4101b8:	ldrb	w8, [x0, #25]
  4101bc:	cmp	w8, w1
  4101c0:	b.ge	4101d0 <ferror@plt+0xdae0>  // b.tcont
  4101c4:	mov	x0, xzr
  4101c8:	ldp	x29, x30, [sp], #16
  4101cc:	ret
  4101d0:	sub	w9, w1, w9
  4101d4:	ldr	x8, [x0]
  4101d8:	add	x9, x0, w9, sxtw #2
  4101dc:	ldr	w1, [x9, #28]
  4101e0:	mov	x0, x8
  4101e4:	bl	40ff1c <ferror@plt+0xd82c>
  4101e8:	ldp	x29, x30, [sp], #16
  4101ec:	ret
  4101f0:	stp	x29, x30, [sp, #-32]!
  4101f4:	str	x19, [sp, #16]
  4101f8:	mov	x19, x0
  4101fc:	ldr	x0, [x0, #8]
  410200:	mov	x29, sp
  410204:	bl	4024a0 <free@plt>
  410208:	ldr	x0, [x19, #16]
  41020c:	bl	40f1a8 <ferror@plt+0xcab8>
  410210:	mov	x0, x19
  410214:	bl	4024a0 <free@plt>
  410218:	ldr	x19, [sp, #16]
  41021c:	ldp	x29, x30, [sp], #32
  410220:	ret
  410224:	stp	x29, x30, [sp, #-80]!
  410228:	stp	x24, x23, [sp, #32]
  41022c:	stp	x22, x21, [sp, #48]
  410230:	stp	x20, x19, [sp, #64]
  410234:	ldr	x9, [x0, #8]
  410238:	mov	w8, w1
  41023c:	mov	x21, x4
  410240:	mov	x23, x3
  410244:	ldrb	w1, [x9, w1, sxtw]
  410248:	mov	x22, x0
  41024c:	mov	x19, x2
  410250:	str	x25, [sp, #16]
  410254:	mov	x29, sp
  410258:	cbz	w1, 410288 <ferror@plt+0xdb98>
  41025c:	sxtw	x8, w8
  410260:	mov	x20, xzr
  410264:	add	x24, x8, #0x1
  410268:	mov	x0, x19
  41026c:	bl	4162b4 <ferror@plt+0x13bc4>
  410270:	ldr	x8, [x22, #8]
  410274:	add	x8, x8, x24
  410278:	ldrb	w1, [x8, x20]
  41027c:	add	x20, x20, #0x1
  410280:	cbnz	w1, 410268 <ferror@plt+0xdb78>
  410284:	b	41028c <ferror@plt+0xdb9c>
  410288:	mov	w20, wzr
  41028c:	ldrb	w24, [x22, #24]
  410290:	ldrb	w8, [x22, #25]
  410294:	cmp	w24, w8
  410298:	b.ls	4102d8 <ferror@plt+0xdbe8>  // b.plast
  41029c:	ldr	x8, [x22, #16]
  4102a0:	cbz	x8, 4102bc <ferror@plt+0xdbcc>
  4102a4:	mov	x0, x19
  4102a8:	bl	416218 <ferror@plt+0x13b28>
  4102ac:	mov	x1, x23
  4102b0:	mov	w2, wzr
  4102b4:	bl	402510 <fnmatch@plt>
  4102b8:	cbz	w0, 41031c <ferror@plt+0xdc2c>
  4102bc:	mov	x0, x22
  4102c0:	bl	4101f0 <ferror@plt+0xdb00>
  4102c4:	b	410328 <ferror@plt+0xdc38>
  4102c8:	ldrb	w8, [x22, #25]
  4102cc:	cmp	w24, w8
  4102d0:	add	w24, w24, #0x1
  4102d4:	b.cs	41029c <ferror@plt+0xdbac>  // b.hs, b.nlast
  4102d8:	mov	x0, x22
  4102dc:	mov	w1, w24
  4102e0:	bl	4101a4 <ferror@plt+0xdab4>
  4102e4:	cbz	x0, 4102c8 <ferror@plt+0xdbd8>
  4102e8:	mov	x25, x0
  4102ec:	mov	x0, x19
  4102f0:	mov	w1, w24
  4102f4:	bl	4162b4 <ferror@plt+0x13bc4>
  4102f8:	mov	x0, x25
  4102fc:	mov	w1, wzr
  410300:	mov	x2, x19
  410304:	mov	x3, x23
  410308:	mov	x4, x21
  41030c:	bl	410224 <ferror@plt+0xdb34>
  410310:	mov	x0, x19
  410314:	bl	4163c8 <ferror@plt+0x13cd8>
  410318:	b	4102c8 <ferror@plt+0xdbd8>
  41031c:	mov	x0, x22
  410320:	mov	x1, x21
  410324:	bl	41034c <ferror@plt+0xdc5c>
  410328:	mov	x0, x19
  41032c:	mov	w1, w20
  410330:	bl	416408 <ferror@plt+0x13d18>
  410334:	ldp	x20, x19, [sp, #64]
  410338:	ldp	x22, x21, [sp, #48]
  41033c:	ldp	x24, x23, [sp, #32]
  410340:	ldr	x25, [sp, #16]
  410344:	ldp	x29, x30, [sp], #80
  410348:	ret
  41034c:	stp	x29, x30, [sp, #-48]!
  410350:	stp	x20, x19, [sp, #32]
  410354:	str	x21, [sp, #16]
  410358:	ldr	x21, [x0, #16]
  41035c:	mov	x19, x0
  410360:	mov	x29, sp
  410364:	cbz	x21, 410384 <ferror@plt+0xdc94>
  410368:	mov	x20, x1
  41036c:	ldp	w3, w2, [x21, #8]
  410370:	add	x1, x21, #0x10
  410374:	mov	x0, x20
  410378:	bl	410110 <ferror@plt+0xda20>
  41037c:	ldr	x21, [x21]
  410380:	cbnz	x21, 41036c <ferror@plt+0xdc7c>
  410384:	mov	x0, x19
  410388:	bl	4101f0 <ferror@plt+0xdb00>
  41038c:	ldp	x20, x19, [sp, #32]
  410390:	ldr	x21, [sp, #16]
  410394:	ldp	x29, x30, [sp], #48
  410398:	ret
  41039c:	stp	x29, x30, [sp, #-96]!
  4103a0:	stp	x28, x27, [sp, #16]
  4103a4:	stp	x26, x25, [sp, #32]
  4103a8:	stp	x24, x23, [sp, #48]
  4103ac:	stp	x22, x21, [sp, #64]
  4103b0:	stp	x20, x19, [sp, #80]
  4103b4:	mov	x29, sp
  4103b8:	sub	sp, sp, #0x210
  4103bc:	ldr	x9, [x0, #8]
  4103c0:	ands	w8, w1, #0xfffffff
  4103c4:	stur	x9, [x29, #-8]
  4103c8:	b.eq	410400 <ferror@plt+0xdd10>  // b.none
  4103cc:	ldur	x9, [x29, #-8]
  4103d0:	mov	x19, x0
  4103d4:	mov	w23, w1
  4103d8:	add	x8, x9, x8
  4103dc:	stur	x8, [x29, #-8]
  4103e0:	tbnz	w1, #31, 410408 <ferror@plt+0xdd18>
  4103e4:	adrp	x20, 41a000 <ferror@plt+0x17910>
  4103e8:	add	x20, x20, #0xa32
  4103ec:	tbnz	w23, #29, 41041c <ferror@plt+0xdd2c>
  4103f0:	mov	w24, wzr
  4103f4:	mov	w22, wzr
  4103f8:	mov	w21, #0x80                  	// #128
  4103fc:	b	410464 <ferror@plt+0xdd74>
  410400:	mov	x23, xzr
  410404:	b	41051c <ferror@plt+0xde2c>
  410408:	sub	x0, x29, #0x8
  41040c:	add	x1, sp, #0x8
  410410:	bl	410540 <ferror@plt+0xde50>
  410414:	mov	x20, x0
  410418:	tbz	w23, #29, 4103f0 <ferror@plt+0xdd00>
  41041c:	sub	x0, x29, #0x8
  410420:	bl	410588 <ferror@plt+0xde98>
  410424:	mov	w21, w0
  410428:	sub	x0, x29, #0x8
  41042c:	bl	410588 <ferror@plt+0xde98>
  410430:	and	w8, w0, #0xff
  410434:	and	w9, w21, #0xff
  410438:	subs	w8, w8, w9
  41043c:	mov	w22, w0
  410440:	add	w24, w8, #0x1
  410444:	b.mi	410464 <ferror@plt+0xdd74>  // b.first
  410448:	add	x25, sp, #0x8
  41044c:	mov	x26, x24
  410450:	sub	x0, x29, #0x8
  410454:	bl	40f9ec <ferror@plt+0xd2fc>
  410458:	subs	x26, x26, #0x1
  41045c:	str	w0, [x25], #4
  410460:	b.ne	410450 <ferror@plt+0xdd60>  // b.any
  410464:	sbfiz	x24, x24, #2, #32
  410468:	add	x27, x24, #0x28
  41046c:	and	x26, x27, #0x4
  410470:	tbnz	w23, #30, 41047c <ferror@plt+0xdd8c>
  410474:	mov	w25, wzr
  410478:	b	410488 <ferror@plt+0xdd98>
  41047c:	sub	x0, x29, #0x8
  410480:	bl	40f9ec <ferror@plt+0xd2fc>
  410484:	mov	w25, w0
  410488:	add	x8, x26, x27
  41048c:	add	x0, x8, w25, sxtw #4
  410490:	bl	402240 <malloc@plt>
  410494:	mov	x23, x0
  410498:	cbz	x0, 41051c <ferror@plt+0xde2c>
  41049c:	stp	x19, x20, [x23]
  4104a0:	cbz	w25, 4104b8 <ferror@plt+0xddc8>
  4104a4:	add	x8, x23, x24
  4104a8:	add	x8, x8, x26
  4104ac:	add	x8, x8, #0x28
  4104b0:	str	x8, [x23, #16]
  4104b4:	b	4104bc <ferror@plt+0xddcc>
  4104b8:	str	xzr, [x23, #16]
  4104bc:	add	x0, x23, #0x24
  4104c0:	add	x1, sp, #0x8
  4104c4:	mov	x2, x24
  4104c8:	str	w25, [x23, #24]
  4104cc:	strb	w21, [x23, #32]
  4104d0:	strb	w22, [x23, #33]
  4104d4:	bl	402070 <memcpy@plt>
  4104d8:	cmp	w25, #0x1
  4104dc:	b.lt	41051c <ferror@plt+0xde2c>  // b.tstop
  4104e0:	mov	w8, w25
  4104e4:	mov	x19, xzr
  4104e8:	lsl	x20, x8, #4
  4104ec:	ldr	x21, [x23, #16]
  4104f0:	sub	x0, x29, #0x8
  4104f4:	bl	40f9ec <ferror@plt+0xd2fc>
  4104f8:	add	x21, x21, x19
  4104fc:	str	w0, [x21]
  410500:	add	x1, x21, #0x4
  410504:	sub	x0, x29, #0x8
  410508:	bl	410540 <ferror@plt+0xde50>
  41050c:	add	x19, x19, #0x10
  410510:	cmp	x20, x19
  410514:	str	x0, [x21, #8]
  410518:	b.ne	4104ec <ferror@plt+0xddfc>  // b.any
  41051c:	mov	x0, x23
  410520:	add	sp, sp, #0x210
  410524:	ldp	x20, x19, [sp, #80]
  410528:	ldp	x22, x21, [sp, #64]
  41052c:	ldp	x24, x23, [sp, #48]
  410530:	ldp	x26, x25, [sp, #32]
  410534:	ldp	x28, x27, [sp, #16]
  410538:	ldp	x29, x30, [sp], #96
  41053c:	ret
  410540:	stp	x29, x30, [sp, #-48]!
  410544:	stp	x20, x19, [sp, #32]
  410548:	ldr	x20, [x0]
  41054c:	mov	x19, x0
  410550:	str	x21, [sp, #16]
  410554:	mov	x29, sp
  410558:	mov	x0, x20
  41055c:	mov	x21, x1
  410560:	bl	4020b0 <strlen@plt>
  410564:	add	x8, x20, w0, uxtw
  410568:	add	x8, x8, #0x1
  41056c:	str	w0, [x21]
  410570:	str	x8, [x19]
  410574:	mov	x0, x20
  410578:	ldp	x20, x19, [sp, #32]
  41057c:	ldr	x21, [sp, #16]
  410580:	ldp	x29, x30, [sp], #48
  410584:	ret
  410588:	ldr	x9, [x0]
  41058c:	ldrb	w8, [x9], #1
  410590:	str	x9, [x0]
  410594:	mov	w0, w8
  410598:	ret
  41059c:	stp	x29, x30, [sp, #-16]!
  4105a0:	ldrb	w9, [x0, #32]
  4105a4:	mov	x29, sp
  4105a8:	cmp	w9, w1
  4105ac:	b.gt	4105bc <ferror@plt+0xdecc>
  4105b0:	ldrb	w8, [x0, #33]
  4105b4:	cmp	w8, w1
  4105b8:	b.ge	4105c8 <ferror@plt+0xded8>  // b.tcont
  4105bc:	mov	x0, xzr
  4105c0:	ldp	x29, x30, [sp], #16
  4105c4:	ret
  4105c8:	sub	w9, w1, w9
  4105cc:	ldr	x8, [x0]
  4105d0:	add	x9, x0, w9, sxtw #2
  4105d4:	ldr	w1, [x9, #36]
  4105d8:	mov	x0, x8
  4105dc:	bl	41039c <ferror@plt+0xdcac>
  4105e0:	ldp	x29, x30, [sp], #16
  4105e4:	ret
  4105e8:	stp	x29, x30, [sp, #-16]!
  4105ec:	mov	x29, sp
  4105f0:	bl	4024a0 <free@plt>
  4105f4:	ldp	x29, x30, [sp], #16
  4105f8:	ret
  4105fc:	stp	x29, x30, [sp, #-80]!
  410600:	stp	x24, x23, [sp, #32]
  410604:	stp	x22, x21, [sp, #48]
  410608:	stp	x20, x19, [sp, #64]
  41060c:	ldr	x9, [x0, #8]
  410610:	mov	w8, w1
  410614:	mov	x21, x4
  410618:	mov	x23, x3
  41061c:	ldrb	w1, [x9, w1, sxtw]
  410620:	mov	x22, x0
  410624:	mov	x19, x2
  410628:	str	x25, [sp, #16]
  41062c:	mov	x29, sp
  410630:	cbz	w1, 410660 <ferror@plt+0xdf70>
  410634:	sxtw	x8, w8
  410638:	mov	x20, xzr
  41063c:	add	x24, x8, #0x1
  410640:	mov	x0, x19
  410644:	bl	4162b4 <ferror@plt+0x13bc4>
  410648:	ldr	x8, [x22, #8]
  41064c:	add	x8, x8, x24
  410650:	ldrb	w1, [x8, x20]
  410654:	add	x20, x20, #0x1
  410658:	cbnz	w1, 410640 <ferror@plt+0xdf50>
  41065c:	b	410664 <ferror@plt+0xdf74>
  410660:	mov	w20, wzr
  410664:	ldrb	w24, [x22, #32]
  410668:	ldrb	w8, [x22, #33]
  41066c:	cmp	w24, w8
  410670:	b.ls	4106b0 <ferror@plt+0xdfc0>  // b.plast
  410674:	ldr	w8, [x22, #24]
  410678:	cbz	w8, 410694 <ferror@plt+0xdfa4>
  41067c:	mov	x0, x19
  410680:	bl	416218 <ferror@plt+0x13b28>
  410684:	mov	x1, x23
  410688:	mov	w2, wzr
  41068c:	bl	402510 <fnmatch@plt>
  410690:	cbz	w0, 4106f4 <ferror@plt+0xe004>
  410694:	mov	x0, x22
  410698:	bl	4105e8 <ferror@plt+0xdef8>
  41069c:	b	410700 <ferror@plt+0xe010>
  4106a0:	ldrb	w8, [x22, #33]
  4106a4:	cmp	w24, w8
  4106a8:	add	w24, w24, #0x1
  4106ac:	b.cs	410674 <ferror@plt+0xdf84>  // b.hs, b.nlast
  4106b0:	mov	x0, x22
  4106b4:	mov	w1, w24
  4106b8:	bl	41059c <ferror@plt+0xdeac>
  4106bc:	cbz	x0, 4106a0 <ferror@plt+0xdfb0>
  4106c0:	mov	x25, x0
  4106c4:	mov	x0, x19
  4106c8:	mov	w1, w24
  4106cc:	bl	4162b4 <ferror@plt+0x13bc4>
  4106d0:	mov	x0, x25
  4106d4:	mov	w1, wzr
  4106d8:	mov	x2, x19
  4106dc:	mov	x3, x23
  4106e0:	mov	x4, x21
  4106e4:	bl	4105fc <ferror@plt+0xdf0c>
  4106e8:	mov	x0, x19
  4106ec:	bl	4163c8 <ferror@plt+0x13cd8>
  4106f0:	b	4106a0 <ferror@plt+0xdfb0>
  4106f4:	mov	x0, x22
  4106f8:	mov	x1, x21
  4106fc:	bl	410724 <ferror@plt+0xe034>
  410700:	mov	x0, x19
  410704:	mov	w1, w20
  410708:	bl	416408 <ferror@plt+0x13d18>
  41070c:	ldp	x20, x19, [sp, #64]
  410710:	ldp	x22, x21, [sp, #48]
  410714:	ldp	x24, x23, [sp, #32]
  410718:	ldr	x25, [sp, #16]
  41071c:	ldp	x29, x30, [sp], #80
  410720:	ret
  410724:	stp	x29, x30, [sp, #-48]!
  410728:	stp	x22, x21, [sp, #16]
  41072c:	stp	x20, x19, [sp, #32]
  410730:	ldr	w8, [x0, #24]
  410734:	mov	x19, x0
  410738:	mov	x29, sp
  41073c:	cbz	w8, 410764 <ferror@plt+0xe074>
  410740:	ldr	x21, [x19, #16]
  410744:	mov	x20, x1
  410748:	add	x22, x21, x8, lsl #4
  41074c:	ldr	x1, [x21, #8]
  410750:	ldp	w3, w2, [x21], #16
  410754:	mov	x0, x20
  410758:	bl	410110 <ferror@plt+0xda20>
  41075c:	cmp	x21, x22
  410760:	b.cc	41074c <ferror@plt+0xe05c>  // b.lo, b.ul, b.last
  410764:	mov	x0, x19
  410768:	bl	4105e8 <ferror@plt+0xdef8>
  41076c:	ldp	x20, x19, [sp, #32]
  410770:	ldp	x22, x21, [sp, #16]
  410774:	ldp	x29, x30, [sp], #48
  410778:	ret
  41077c:	stp	x29, x30, [sp, #-96]!
  410780:	stp	x28, x27, [sp, #16]
  410784:	stp	x26, x25, [sp, #32]
  410788:	stp	x24, x23, [sp, #48]
  41078c:	stp	x22, x21, [sp, #64]
  410790:	stp	x20, x19, [sp, #80]
  410794:	mov	x29, sp
  410798:	sub	sp, sp, #0x1, lsl #12
  41079c:	sub	sp, sp, #0x20
  4107a0:	ldrb	w8, [x0, #88]
  4107a4:	mov	x19, x0
  4107a8:	tbnz	w8, #0, 41085c <ferror@plt+0xe16c>
  4107ac:	ldr	x9, [x19, #32]
  4107b0:	cbnz	x9, 4109f0 <ferror@plt+0xe300>
  4107b4:	ldr	x20, [x19]
  4107b8:	mov	x24, x1
  4107bc:	orr	w8, w8, #0x1
  4107c0:	mov	w1, #0x3a                  	// #58
  4107c4:	mov	x0, x24
  4107c8:	strb	w8, [x19, #88]
  4107cc:	bl	4024d0 <strchr@plt>
  4107d0:	cbz	x0, 4109c4 <ferror@plt+0xe2d4>
  4107d4:	strb	wzr, [x0]
  4107d8:	mov	x25, x0
  4107dc:	ldr	x0, [x19]
  4107e0:	bl	40c2e8 <ferror@plt+0x9bf8>
  4107e4:	mov	x21, x0
  4107e8:	bl	4020b0 <strlen@plt>
  4107ec:	add	x8, x0, #0x2
  4107f0:	cmp	x8, #0xfff
  4107f4:	mov	w23, wzr
  4107f8:	b.hi	4109c8 <ferror@plt+0xe2d8>  // b.pmore
  4107fc:	mov	x22, x0
  410800:	add	x0, sp, #0x18
  410804:	mov	x1, x21
  410808:	mov	x2, x22
  41080c:	add	x23, sp, #0x18
  410810:	bl	402070 <memcpy@plt>
  410814:	mov	w8, #0x2f                  	// #47
  410818:	strh	w8, [x23, x22]
  41081c:	ldr	x8, [x19, #24]
  410820:	add	x22, x22, #0x1
  410824:	cbz	x8, 410968 <ferror@plt+0xe278>
  410828:	adrp	x1, 418000 <ferror@plt+0x15910>
  41082c:	add	x0, x25, #0x1
  410830:	add	x1, x1, #0xd67
  410834:	add	x2, sp, #0x10
  410838:	bl	402220 <strtok_r@plt>
  41083c:	cbz	x0, 41098c <ferror@plt+0xe29c>
  410840:	adrp	x28, 418000 <ferror@plt+0x15910>
  410844:	mov	x27, x0
  410848:	mov	x24, xzr
  41084c:	mov	w26, wzr
  410850:	mov	w23, wzr
  410854:	add	x28, x28, #0xd67
  410858:	b	410888 <ferror@plt+0xe198>
  41085c:	ldr	w23, [x19, #80]
  410860:	b	4109c8 <ferror@plt+0xe2d8>
  410864:	bl	40c27c <ferror@plt+0x9b8c>
  410868:	mov	w8, #0x7                   	// #7
  41086c:	cbnz	w8, 4109a4 <ferror@plt+0xe2b4>
  410870:	add	x2, sp, #0x10
  410874:	mov	x0, xzr
  410878:	mov	x1, x28
  41087c:	bl	402220 <strtok_r@plt>
  410880:	mov	x27, x0
  410884:	cbz	x0, 410994 <ferror@plt+0xe2a4>
  410888:	add	x2, sp, #0x18
  41088c:	mov	x0, x27
  410890:	mov	x1, x22
  410894:	str	xzr, [sp, #8]
  410898:	bl	410a10 <ferror@plt+0xe320>
  41089c:	cbz	x0, 4108dc <ferror@plt+0xe1ec>
  4108a0:	mov	x25, x0
  4108a4:	add	x2, sp, #0x8
  4108a8:	mov	x0, x20
  4108ac:	mov	x1, x25
  4108b0:	bl	410a88 <ferror@plt+0xe398>
  4108b4:	mov	w23, w0
  4108b8:	tbnz	w0, #31, 41091c <ferror@plt+0xe22c>
  4108bc:	ldr	x1, [sp, #8]
  4108c0:	mov	x0, x24
  4108c4:	bl	40d674 <ferror@plt+0xaf84>
  4108c8:	mov	x24, x0
  4108cc:	mov	w8, wzr
  4108d0:	add	w26, w26, #0x1
  4108d4:	cbz	w8, 410870 <ferror@plt+0xe180>
  4108d8:	b	4109a4 <ferror@plt+0xe2b4>
  4108dc:	mov	x0, x20
  4108e0:	bl	40c5fc <ferror@plt+0x9f0c>
  4108e4:	cmp	w0, #0x3
  4108e8:	b.lt	410868 <ferror@plt+0xe178>  // b.tstop
  4108ec:	adrp	x2, 41a000 <ferror@plt+0x17910>
  4108f0:	adrp	x4, 41a000 <ferror@plt+0x17910>
  4108f4:	adrp	x5, 41a000 <ferror@plt+0x17910>
  4108f8:	mov	w1, #0x3                   	// #3
  4108fc:	mov	w3, #0xb9                  	// #185
  410900:	mov	x0, x20
  410904:	add	x2, x2, #0xa44
  410908:	add	x4, x4, #0xa99
  41090c:	add	x5, x5, #0xab3
  410910:	mov	x6, x21
  410914:	mov	x7, x27
  410918:	b	410864 <ferror@plt+0xe174>
  41091c:	mov	x0, x20
  410920:	bl	40c5fc <ferror@plt+0x9f0c>
  410924:	cmp	w0, #0x3
  410928:	b.lt	410868 <ferror@plt+0xe178>  // b.tstop
  41092c:	neg	w0, w23
  410930:	bl	402340 <strerror@plt>
  410934:	adrp	x2, 41a000 <ferror@plt+0x17910>
  410938:	adrp	x4, 41a000 <ferror@plt+0x17910>
  41093c:	adrp	x5, 41a000 <ferror@plt+0x17910>
  410940:	mov	w1, #0x3                   	// #3
  410944:	mov	w3, #0xc0                  	// #192
  410948:	str	x0, [sp]
  41094c:	mov	x0, x20
  410950:	add	x2, x2, #0xa44
  410954:	add	x4, x4, #0xa99
  410958:	add	x5, x5, #0xad7
  41095c:	mov	x6, x20
  410960:	mov	x7, x25
  410964:	b	410864 <ferror@plt+0xe174>
  410968:	add	x2, sp, #0x18
  41096c:	mov	x0, x24
  410970:	mov	x1, x22
  410974:	bl	410a10 <ferror@plt+0xe320>
  410978:	cbz	x0, 4109c4 <ferror@plt+0xe2d4>
  41097c:	bl	402310 <strdup@plt>
  410980:	str	x0, [x19, #24]
  410984:	cbnz	x0, 410828 <ferror@plt+0xe138>
  410988:	b	4109c4 <ferror@plt+0xe2d4>
  41098c:	mov	w26, wzr
  410990:	mov	x24, xzr
  410994:	str	x24, [x19, #32]
  410998:	str	w26, [x19, #80]
  41099c:	mov	w23, w26
  4109a0:	b	4109c8 <ferror@plt+0xe2d8>
  4109a4:	cmp	w8, #0x7
  4109a8:	b.ne	4109c4 <ferror@plt+0xe2d4>  // b.any
  4109ac:	mov	x0, x24
  4109b0:	bl	410c24 <ferror@plt+0xe534>
  4109b4:	ldrb	w8, [x19, #88]
  4109b8:	and	w8, w8, #0xfe
  4109bc:	strb	w8, [x19, #88]
  4109c0:	b	4109c8 <ferror@plt+0xe2d8>
  4109c4:	mov	w23, wzr
  4109c8:	mov	w0, w23
  4109cc:	add	sp, sp, #0x1, lsl #12
  4109d0:	add	sp, sp, #0x20
  4109d4:	ldp	x20, x19, [sp, #80]
  4109d8:	ldp	x22, x21, [sp, #64]
  4109dc:	ldp	x24, x23, [sp, #48]
  4109e0:	ldp	x26, x25, [sp, #32]
  4109e4:	ldp	x28, x27, [sp, #16]
  4109e8:	ldp	x29, x30, [sp], #96
  4109ec:	ret
  4109f0:	adrp	x0, 41a000 <ferror@plt+0x17910>
  4109f4:	adrp	x1, 41a000 <ferror@plt+0x17910>
  4109f8:	adrp	x3, 41a000 <ferror@plt+0x17910>
  4109fc:	add	x0, x0, #0xa33
  410a00:	add	x1, x1, #0xa44
  410a04:	add	x3, x3, #0xa5d
  410a08:	mov	w2, #0x95                  	// #149
  410a0c:	bl	402630 <__assert_fail@plt>
  410a10:	stp	x29, x30, [sp, #-48]!
  410a14:	stp	x20, x19, [sp, #32]
  410a18:	ldrb	w8, [x0]
  410a1c:	mov	x20, x0
  410a20:	str	x21, [sp, #16]
  410a24:	mov	x29, sp
  410a28:	cmp	w8, #0x2f
  410a2c:	b.ne	410a38 <ferror@plt+0xe348>  // b.any
  410a30:	mov	x19, x20
  410a34:	b	410a74 <ferror@plt+0xe384>
  410a38:	mov	x0, x20
  410a3c:	mov	x19, x2
  410a40:	mov	x21, x1
  410a44:	bl	4020b0 <strlen@plt>
  410a48:	add	x8, x0, x21
  410a4c:	add	x8, x8, #0x1
  410a50:	cmp	x8, #0xfff
  410a54:	b.ls	410a60 <ferror@plt+0xe370>  // b.plast
  410a58:	mov	x19, xzr
  410a5c:	b	410a74 <ferror@plt+0xe384>
  410a60:	add	x8, x19, x21
  410a64:	add	x2, x0, #0x1
  410a68:	mov	x0, x8
  410a6c:	mov	x1, x20
  410a70:	bl	402070 <memcpy@plt>
  410a74:	mov	x0, x19
  410a78:	ldp	x20, x19, [sp, #32]
  410a7c:	ldr	x21, [sp, #16]
  410a80:	ldp	x29, x30, [sp], #48
  410a84:	ret
  410a88:	stp	x29, x30, [sp, #-64]!
  410a8c:	stp	x28, x23, [sp, #16]
  410a90:	stp	x22, x21, [sp, #32]
  410a94:	stp	x20, x19, [sp, #48]
  410a98:	mov	x29, sp
  410a9c:	sub	sp, sp, #0x1, lsl #12
  410aa0:	sub	sp, sp, #0xa0
  410aa4:	mov	w22, #0xfffffffe            	// #-2
  410aa8:	cbz	x0, 410bfc <ferror@plt+0xe50c>
  410aac:	mov	x23, x1
  410ab0:	cbz	x1, 410bfc <ferror@plt+0xe50c>
  410ab4:	mov	x21, x2
  410ab8:	cbz	x2, 410bfc <ferror@plt+0xe50c>
  410abc:	mov	x20, x0
  410ac0:	mov	x0, x23
  410ac4:	bl	40bf8c <ferror@plt+0x989c>
  410ac8:	cbz	x0, 410b74 <ferror@plt+0xe484>
  410acc:	sub	x1, x29, #0x88
  410ad0:	mov	x19, x0
  410ad4:	bl	4164d8 <ferror@plt+0x13de8>
  410ad8:	tbnz	w0, #31, 410b7c <ferror@plt+0xe48c>
  410adc:	add	x1, sp, #0x18
  410ae0:	add	x2, sp, #0x10
  410ae4:	mov	x0, x23
  410ae8:	bl	40bb4c <ferror@plt+0x945c>
  410aec:	cbz	x0, 410b98 <ferror@plt+0xe4a8>
  410af0:	add	x1, sp, #0x18
  410af4:	mov	x0, x20
  410af8:	bl	40c77c <ferror@plt+0xa08c>
  410afc:	stur	x0, [x29, #-8]
  410b00:	cbz	x0, 410ba8 <ferror@plt+0xe4b8>
  410b04:	mov	x22, x0
  410b08:	ldr	x0, [x0, #24]
  410b0c:	cbz	x0, 410bdc <ferror@plt+0xe4ec>
  410b10:	mov	x1, x19
  410b14:	bl	402430 <strcmp@plt>
  410b18:	cbz	w0, 410be4 <ferror@plt+0xe4f4>
  410b1c:	mov	x0, x20
  410b20:	bl	40c5fc <ferror@plt+0x9f0c>
  410b24:	cmp	w0, #0x3
  410b28:	b.lt	410b64 <ferror@plt+0xe474>  // b.tstop
  410b2c:	ldr	x8, [x22, #24]
  410b30:	adrp	x2, 41a000 <ferror@plt+0x17910>
  410b34:	adrp	x4, 41a000 <ferror@plt+0x17910>
  410b38:	adrp	x5, 41a000 <ferror@plt+0x17910>
  410b3c:	add	x2, x2, #0xa44
  410b40:	add	x4, x4, #0xaf0
  410b44:	add	x5, x5, #0xb0a
  410b48:	add	x6, sp, #0x18
  410b4c:	mov	w1, #0x3                   	// #3
  410b50:	mov	w3, #0x1ad                 	// #429
  410b54:	mov	x0, x20
  410b58:	mov	x7, x19
  410b5c:	str	x8, [sp]
  410b60:	bl	40c27c <ferror@plt+0x9b8c>
  410b64:	mov	x0, x19
  410b68:	bl	4024a0 <free@plt>
  410b6c:	mov	w22, #0xffffffef            	// #-17
  410b70:	b	410bfc <ferror@plt+0xe50c>
  410b74:	mov	w22, #0xfffffff4            	// #-12
  410b78:	b	410bfc <ferror@plt+0xe50c>
  410b7c:	bl	402640 <__errno_location@plt>
  410b80:	ldr	w0, [x0]
  410b84:	neg	w22, w0
  410b88:	bl	402340 <strerror@plt>
  410b8c:	mov	x0, x19
  410b90:	bl	4024a0 <free@plt>
  410b94:	b	410bfc <ferror@plt+0xe50c>
  410b98:	mov	x0, x19
  410b9c:	bl	4024a0 <free@plt>
  410ba0:	mov	w22, #0xfffffffe            	// #-2
  410ba4:	b	410bfc <ferror@plt+0xe50c>
  410ba8:	ldr	x2, [sp, #16]
  410bac:	add	x1, sp, #0x18
  410bb0:	sub	x5, x29, #0x8
  410bb4:	mov	x0, x20
  410bb8:	mov	x3, xzr
  410bbc:	mov	x4, xzr
  410bc0:	bl	410d5c <ferror@plt+0xe66c>
  410bc4:	tbnz	w0, #31, 410c1c <ferror@plt+0xe52c>
  410bc8:	ldur	x8, [x29, #-8]
  410bcc:	mov	w22, wzr
  410bd0:	str	x19, [x8, #24]
  410bd4:	str	x8, [x21]
  410bd8:	b	410bfc <ferror@plt+0xe50c>
  410bdc:	str	x19, [x22, #24]
  410be0:	b	410bec <ferror@plt+0xe4fc>
  410be4:	mov	x0, x19
  410be8:	bl	4024a0 <free@plt>
  410bec:	mov	x0, x22
  410bf0:	bl	410f58 <ferror@plt+0xe868>
  410bf4:	mov	w22, wzr
  410bf8:	str	x0, [x21]
  410bfc:	mov	w0, w22
  410c00:	add	sp, sp, #0x1, lsl #12
  410c04:	add	sp, sp, #0xa0
  410c08:	ldp	x20, x19, [sp, #48]
  410c0c:	ldp	x22, x21, [sp, #32]
  410c10:	ldp	x28, x23, [sp, #16]
  410c14:	ldp	x29, x30, [sp], #64
  410c18:	ret
  410c1c:	mov	w22, w0
  410c20:	b	410b8c <ferror@plt+0xe49c>
  410c24:	stp	x29, x30, [sp, #-32]!
  410c28:	str	x19, [sp, #16]
  410c2c:	mov	x29, sp
  410c30:	cbz	x0, 410c50 <ferror@plt+0xe560>
  410c34:	mov	x19, x0
  410c38:	ldr	x0, [x19, #16]
  410c3c:	bl	410f6c <ferror@plt+0xe87c>
  410c40:	mov	x0, x19
  410c44:	bl	40d6c0 <ferror@plt+0xafd0>
  410c48:	mov	x19, x0
  410c4c:	cbnz	x0, 410c38 <ferror@plt+0xe548>
  410c50:	ldr	x19, [sp, #16]
  410c54:	mov	w0, wzr
  410c58:	ldp	x29, x30, [sp], #32
  410c5c:	ret
  410c60:	ldrb	w8, [x0, #96]
  410c64:	bfxil	w8, w1, #0, #1
  410c68:	strb	w8, [x0, #96]
  410c6c:	ret
  410c70:	tst	w1, #0x1
  410c74:	mov	w8, #0x1                   	// #1
  410c78:	cinc	w8, w8, ne  // ne = any
  410c7c:	str	w8, [x0, #92]
  410c80:	ret
  410c84:	ldrb	w8, [x0, #96]
  410c88:	tst	w1, #0x1
  410c8c:	mov	w9, #0x4                   	// #4
  410c90:	csel	w9, w9, wzr, ne  // ne = any
  410c94:	and	w8, w8, #0xfffffffb
  410c98:	orr	w8, w8, w9
  410c9c:	strb	w8, [x0, #96]
  410ca0:	ret
  410ca4:	stp	x29, x30, [sp, #-32]!
  410ca8:	ldr	w8, [x0, #92]
  410cac:	str	x19, [sp, #16]
  410cb0:	mov	x19, x0
  410cb4:	mov	x29, sp
  410cb8:	cbnz	w8, 410cd4 <ferror@plt+0xe5e4>
  410cbc:	ldr	x0, [x19]
  410cc0:	ldr	x1, [x19, #16]
  410cc4:	bl	40cbc8 <ferror@plt+0xa4d8>
  410cc8:	and	w1, w0, #0x1
  410ccc:	mov	x0, x19
  410cd0:	bl	410c70 <ferror@plt+0xe580>
  410cd4:	ldr	w8, [x19, #92]
  410cd8:	ldr	x19, [sp, #16]
  410cdc:	cmp	w8, #0x2
  410ce0:	cset	w0, eq  // eq = none
  410ce4:	ldp	x29, x30, [sp], #32
  410ce8:	ret
  410cec:	stp	x29, x30, [sp, #-48]!
  410cf0:	str	x28, [sp, #16]
  410cf4:	stp	x20, x19, [sp, #32]
  410cf8:	mov	x29, sp
  410cfc:	sub	sp, sp, #0x1, lsl #12
  410d00:	mov	x20, x0
  410d04:	mov	w0, #0xfffffffe            	// #-2
  410d08:	cbz	x20, 410d48 <ferror@plt+0xe658>
  410d0c:	mov	x8, x1
  410d10:	cbz	x1, 410d48 <ferror@plt+0xe658>
  410d14:	mov	x19, x2
  410d18:	cbz	x2, 410d48 <ferror@plt+0xe658>
  410d1c:	mov	x1, sp
  410d20:	add	x2, x29, #0x18
  410d24:	mov	x0, x8
  410d28:	bl	40bb04 <ferror@plt+0x9414>
  410d2c:	ldr	x2, [x29, #24]
  410d30:	mov	x1, sp
  410d34:	mov	x0, x20
  410d38:	mov	x3, xzr
  410d3c:	mov	x4, xzr
  410d40:	mov	x5, x19
  410d44:	bl	410d5c <ferror@plt+0xe66c>
  410d48:	add	sp, sp, #0x1, lsl #12
  410d4c:	ldp	x20, x19, [sp, #32]
  410d50:	ldr	x28, [sp, #16]
  410d54:	ldp	x29, x30, [sp], #48
  410d58:	ret
  410d5c:	stp	x29, x30, [sp, #-96]!
  410d60:	str	x27, [sp, #16]
  410d64:	stp	x26, x25, [sp, #32]
  410d68:	stp	x24, x23, [sp, #48]
  410d6c:	stp	x22, x21, [sp, #64]
  410d70:	stp	x20, x19, [sp, #80]
  410d74:	mov	x29, sp
  410d78:	mov	x19, x5
  410d7c:	mov	x22, x4
  410d80:	mov	x24, x3
  410d84:	mov	x23, x2
  410d88:	mov	x21, x1
  410d8c:	mov	x20, x0
  410d90:	bl	40c77c <ferror@plt+0xa08c>
  410d94:	cbz	x0, 410dac <ferror@plt+0xe6bc>
  410d98:	bl	410f58 <ferror@plt+0xe868>
  410d9c:	mov	x8, x0
  410da0:	mov	w0, wzr
  410da4:	str	x8, [x19]
  410da8:	b	410e74 <ferror@plt+0xe784>
  410dac:	add	x8, x23, x22
  410db0:	cmp	x24, #0x0
  410db4:	mov	w9, #0x1                   	// #1
  410db8:	csinc	x27, x23, x8, eq  // eq = none
  410dbc:	cinc	x8, x9, ne  // ne = any
  410dc0:	add	x25, x27, #0x1
  410dc4:	mul	x8, x25, x8
  410dc8:	add	x0, x8, #0x68
  410dcc:	bl	402240 <malloc@plt>
  410dd0:	cbz	x0, 410e44 <ferror@plt+0xe754>
  410dd4:	movi	v0.2d, #0x0
  410dd8:	mov	x22, x0
  410ddc:	str	xzr, [x0, #96]
  410de0:	stp	q0, q0, [x0, #64]
  410de4:	stp	q0, q0, [x0, #32]
  410de8:	stp	q0, q0, [x0]
  410dec:	mov	x0, x20
  410df0:	bl	40c610 <ferror@plt+0x9f20>
  410df4:	add	x26, x22, #0x68
  410df8:	str	x0, [x22]
  410dfc:	mov	x0, x26
  410e00:	mov	x1, x21
  410e04:	mov	x2, x25
  410e08:	str	x26, [x22, #16]
  410e0c:	bl	402070 <memcpy@plt>
  410e10:	cbz	x24, 410e4c <ferror@plt+0xe75c>
  410e14:	strb	wzr, [x26, x23]
  410e18:	ldr	x8, [x22, #16]
  410e1c:	mov	x1, x21
  410e20:	mov	x2, x25
  410e24:	add	x9, x8, x23
  410e28:	add	x8, x8, x27
  410e2c:	add	x9, x9, #0x1
  410e30:	add	x0, x8, #0x1
  410e34:	str	x9, [x22, #64]
  410e38:	str	x0, [x22, #8]
  410e3c:	bl	402070 <memcpy@plt>
  410e40:	b	410e54 <ferror@plt+0xe764>
  410e44:	mov	w0, #0xfffffff4            	// #-12
  410e48:	b	410e74 <ferror@plt+0xe784>
  410e4c:	str	x26, [x22, #8]
  410e50:	str	xzr, [x22, #64]
  410e54:	ldr	x2, [x22, #8]
  410e58:	mov	w8, #0x1                   	// #1
  410e5c:	mov	x0, x20
  410e60:	mov	x1, x22
  410e64:	str	w8, [x22, #84]
  410e68:	bl	40c794 <ferror@plt+0xa0a4>
  410e6c:	mov	w0, wzr
  410e70:	str	x22, [x19]
  410e74:	ldp	x20, x19, [sp, #80]
  410e78:	ldp	x22, x21, [sp, #64]
  410e7c:	ldp	x24, x23, [sp, #48]
  410e80:	ldp	x26, x25, [sp, #32]
  410e84:	ldr	x27, [sp, #16]
  410e88:	ldp	x29, x30, [sp], #96
  410e8c:	ret
  410e90:	stp	x29, x30, [sp, #-80]!
  410e94:	stp	x28, x25, [sp, #16]
  410e98:	stp	x24, x23, [sp, #32]
  410e9c:	stp	x22, x21, [sp, #48]
  410ea0:	stp	x20, x19, [sp, #64]
  410ea4:	mov	x29, sp
  410ea8:	sub	sp, sp, #0x1, lsl #12
  410eac:	mov	x21, x0
  410eb0:	mov	x0, x2
  410eb4:	mov	x19, x3
  410eb8:	mov	x24, x2
  410ebc:	mov	x20, x1
  410ec0:	bl	4020b0 <strlen@plt>
  410ec4:	mov	x22, x0
  410ec8:	mov	x0, x20
  410ecc:	bl	4020b0 <strlen@plt>
  410ed0:	add	x8, x22, x0
  410ed4:	add	x8, x8, #0x2
  410ed8:	cmp	x8, #0x1, lsl #12
  410edc:	b.ls	410ee8 <ferror@plt+0xe7f8>  // b.plast
  410ee0:	mov	w0, #0xffffffdc            	// #-36
  410ee4:	b	410f3c <ferror@plt+0xe84c>
  410ee8:	mov	x23, x0
  410eec:	mov	x0, sp
  410ef0:	mov	x1, x24
  410ef4:	mov	x2, x22
  410ef8:	mov	x25, sp
  410efc:	bl	402070 <memcpy@plt>
  410f00:	add	x24, x25, x22
  410f04:	add	x0, x24, #0x1
  410f08:	add	x2, x23, #0x1
  410f0c:	mov	x1, x20
  410f10:	bl	402070 <memcpy@plt>
  410f14:	mov	w8, #0x5c                  	// #92
  410f18:	mov	x1, sp
  410f1c:	mov	x0, x21
  410f20:	mov	x2, x22
  410f24:	mov	x3, x20
  410f28:	mov	x4, x23
  410f2c:	mov	x5, x19
  410f30:	strb	w8, [x24]
  410f34:	bl	410d5c <ferror@plt+0xe66c>
  410f38:	and	w0, w0, w0, asr #31
  410f3c:	add	sp, sp, #0x1, lsl #12
  410f40:	ldp	x20, x19, [sp, #64]
  410f44:	ldp	x22, x21, [sp, #48]
  410f48:	ldp	x24, x23, [sp, #32]
  410f4c:	ldp	x28, x25, [sp, #16]
  410f50:	ldp	x29, x30, [sp], #80
  410f54:	ret
  410f58:	cbz	x0, 410f68 <ferror@plt+0xe878>
  410f5c:	ldr	w8, [x0, #84]
  410f60:	add	w8, w8, #0x1
  410f64:	str	w8, [x0, #84]
  410f68:	ret
  410f6c:	stp	x29, x30, [sp, #-32]!
  410f70:	str	x19, [sp, #16]
  410f74:	mov	x19, x0
  410f78:	mov	x29, sp
  410f7c:	cbz	x0, 410fd4 <ferror@plt+0xe8e4>
  410f80:	ldr	w8, [x19, #84]
  410f84:	subs	w8, w8, #0x1
  410f88:	str	w8, [x19, #84]
  410f8c:	b.gt	410fd4 <ferror@plt+0xe8e4>
  410f90:	ldp	x0, x2, [x19]
  410f94:	mov	x1, x19
  410f98:	bl	40c7b8 <ferror@plt+0xa0c8>
  410f9c:	ldr	x0, [x19, #32]
  410fa0:	bl	410c24 <ferror@plt+0xe534>
  410fa4:	ldr	x0, [x19, #72]
  410fa8:	cbz	x0, 410fb0 <ferror@plt+0xe8c0>
  410fac:	bl	413de4 <ferror@plt+0x116f4>
  410fb0:	ldr	x0, [x19]
  410fb4:	bl	40c624 <ferror@plt+0x9f34>
  410fb8:	ldr	x0, [x19, #40]
  410fbc:	bl	4024a0 <free@plt>
  410fc0:	ldr	x0, [x19, #24]
  410fc4:	bl	4024a0 <free@plt>
  410fc8:	mov	x0, x19
  410fcc:	bl	4024a0 <free@plt>
  410fd0:	mov	x19, xzr
  410fd4:	mov	x0, x19
  410fd8:	ldr	x19, [sp, #16]
  410fdc:	ldp	x29, x30, [sp], #32
  410fe0:	ret
  410fe4:	stp	x29, x30, [sp, #-48]!
  410fe8:	stp	x28, x21, [sp, #16]
  410fec:	stp	x20, x19, [sp, #32]
  410ff0:	mov	x29, sp
  410ff4:	sub	sp, sp, #0x1, lsl #12
  410ff8:	mov	w21, #0xfffffffe            	// #-2
  410ffc:	cbz	x0, 411058 <ferror@plt+0xe968>
  411000:	mov	x8, x1
  411004:	cbz	x1, 411058 <ferror@plt+0xe968>
  411008:	mov	x19, x2
  41100c:	mov	x20, x0
  411010:	cbz	x2, 41101c <ferror@plt+0xe92c>
  411014:	ldr	x9, [x19]
  411018:	cbz	x9, 411070 <ferror@plt+0xe980>
  41101c:	mov	x0, x20
  411020:	bl	40c5fc <ferror@plt+0x9f0c>
  411024:	cmp	w0, #0x3
  411028:	b.lt	411054 <ferror@plt+0xe964>  // b.tstop
  41102c:	adrp	x2, 41a000 <ferror@plt+0x17910>
  411030:	adrp	x4, 41a000 <ferror@plt+0x17910>
  411034:	adrp	x5, 41a000 <ferror@plt+0x17910>
  411038:	add	x2, x2, #0xa44
  41103c:	add	x4, x4, #0xb5c
  411040:	add	x5, x5, #0xb78
  411044:	mov	w1, #0x3                   	// #3
  411048:	mov	w3, #0x223                 	// #547
  41104c:	mov	x0, x20
  411050:	bl	40c27c <ferror@plt+0x9b8c>
  411054:	mov	w21, #0xffffffda            	// #-38
  411058:	mov	w0, w21
  41105c:	add	sp, sp, #0x1, lsl #12
  411060:	ldp	x20, x19, [sp, #32]
  411064:	ldp	x28, x21, [sp, #16]
  411068:	ldp	x29, x30, [sp], #48
  41106c:	ret
  411070:	mov	x1, sp
  411074:	mov	x0, x8
  411078:	mov	x2, xzr
  41107c:	bl	40b9b4 <ferror@plt+0x92c4>
  411080:	tbnz	w0, #31, 41114c <ferror@plt+0xea5c>
  411084:	mov	x1, sp
  411088:	mov	x0, x20
  41108c:	mov	x2, x19
  411090:	bl	40cda0 <ferror@plt+0xa6b0>
  411094:	mov	w21, w0
  411098:	tbnz	w0, #31, 41113c <ferror@plt+0xea4c>
  41109c:	ldr	x8, [x19]
  4110a0:	cbnz	x8, 411058 <ferror@plt+0xe968>
  4110a4:	mov	x1, sp
  4110a8:	mov	x0, x20
  4110ac:	mov	x2, x19
  4110b0:	bl	40ccac <ferror@plt+0xa5bc>
  4110b4:	mov	w21, w0
  4110b8:	tbnz	w0, #31, 41113c <ferror@plt+0xea4c>
  4110bc:	ldr	x8, [x19]
  4110c0:	cbnz	x8, 411058 <ferror@plt+0xe968>
  4110c4:	mov	x1, sp
  4110c8:	mov	x0, x20
  4110cc:	mov	x2, x19
  4110d0:	bl	40c7d4 <ferror@plt+0xa0e4>
  4110d4:	mov	w21, w0
  4110d8:	tbnz	w0, #31, 41113c <ferror@plt+0xea4c>
  4110dc:	ldr	x8, [x19]
  4110e0:	cbnz	x8, 411058 <ferror@plt+0xe968>
  4110e4:	mov	x1, sp
  4110e8:	mov	x0, x20
  4110ec:	mov	x2, x19
  4110f0:	bl	40cf08 <ferror@plt+0xa818>
  4110f4:	mov	w21, w0
  4110f8:	tbnz	w0, #31, 41113c <ferror@plt+0xea4c>
  4110fc:	ldr	x8, [x19]
  411100:	cbnz	x8, 411058 <ferror@plt+0xe968>
  411104:	mov	x1, sp
  411108:	mov	x0, x20
  41110c:	mov	x2, x19
  411110:	bl	40c9f8 <ferror@plt+0xa308>
  411114:	mov	w21, w0
  411118:	tbnz	w0, #31, 41113c <ferror@plt+0xea4c>
  41111c:	ldr	x8, [x19]
  411120:	cbnz	x8, 411058 <ferror@plt+0xe968>
  411124:	mov	x1, sp
  411128:	mov	x0, x20
  41112c:	mov	x2, x19
  411130:	bl	40ca18 <ferror@plt+0xa328>
  411134:	mov	w21, w0
  411138:	tbz	w0, #31, 411058 <ferror@plt+0xe968>
  41113c:	ldr	x0, [x19]
  411140:	bl	410c24 <ferror@plt+0xe534>
  411144:	str	xzr, [x19]
  411148:	b	411058 <ferror@plt+0xe968>
  41114c:	mov	w21, #0xffffffea            	// #-22
  411150:	b	411058 <ferror@plt+0xe968>
  411154:	stp	x29, x30, [sp, #-64]!
  411158:	mov	x8, x0
  41115c:	mov	w0, #0xfffffffe            	// #-2
  411160:	str	x23, [sp, #16]
  411164:	stp	x22, x21, [sp, #32]
  411168:	stp	x20, x19, [sp, #48]
  41116c:	mov	x29, sp
  411170:	cbz	x8, 41122c <ferror@plt+0xeb3c>
  411174:	mov	x19, x3
  411178:	cbz	x3, 41122c <ferror@plt+0xeb3c>
  41117c:	mov	x20, x2
  411180:	str	xzr, [x19]
  411184:	cbz	x2, 411228 <ferror@plt+0xeb38>
  411188:	mov	w21, w1
  41118c:	mov	x23, x20
  411190:	b	4111b4 <ferror@plt+0xeac4>
  411194:	mov	w8, #0x4                   	// #4
  411198:	cbz	w8, 4111a4 <ferror@plt+0xeab4>
  41119c:	cmp	w8, #0x4
  4111a0:	b.ne	41120c <ferror@plt+0xeb1c>  // b.any
  4111a4:	ldr	x8, [x23]
  4111a8:	cmp	x8, x20
  4111ac:	csel	x23, xzr, x8, eq  // eq = none
  4111b0:	cbz	x23, 411228 <ferror@plt+0xeb38>
  4111b4:	ldr	x22, [x23, #16]
  4111b8:	tbz	w21, #0, 4111c8 <ferror@plt+0xead8>
  4111bc:	mov	x0, x22
  4111c0:	bl	4116e4 <ferror@plt+0xeff4>
  4111c4:	tbnz	w0, #0, 411194 <ferror@plt+0xeaa4>
  4111c8:	tbz	w21, #1, 4111d8 <ferror@plt+0xeae8>
  4111cc:	mov	x0, x22
  4111d0:	bl	410ca4 <ferror@plt+0xe5b4>
  4111d4:	tbnz	w0, #0, 411194 <ferror@plt+0xeaa4>
  4111d8:	ldr	x0, [x19]
  4111dc:	mov	x1, x22
  4111e0:	bl	40d4d0 <ferror@plt+0xade0>
  4111e4:	cbz	x0, 411200 <ferror@plt+0xeb10>
  4111e8:	str	x0, [x19]
  4111ec:	mov	x0, x22
  4111f0:	bl	410f58 <ferror@plt+0xe868>
  4111f4:	mov	w8, wzr
  4111f8:	cbnz	w8, 41119c <ferror@plt+0xeaac>
  4111fc:	b	4111a4 <ferror@plt+0xeab4>
  411200:	mov	w8, #0x5                   	// #5
  411204:	cbnz	w8, 41119c <ferror@plt+0xeaac>
  411208:	b	4111a4 <ferror@plt+0xeab4>
  41120c:	cmp	w8, #0x5
  411210:	b.ne	411228 <ferror@plt+0xeb38>  // b.any
  411214:	ldr	x0, [x19]
  411218:	bl	410c24 <ferror@plt+0xe534>
  41121c:	mov	w0, #0xfffffff4            	// #-12
  411220:	str	xzr, [x19]
  411224:	b	41122c <ferror@plt+0xeb3c>
  411228:	mov	w0, wzr
  41122c:	ldp	x20, x19, [sp, #48]
  411230:	ldp	x22, x21, [sp, #32]
  411234:	ldr	x23, [sp, #16]
  411238:	ldp	x29, x30, [sp], #64
  41123c:	ret
  411240:	stp	x29, x30, [sp, #-48]!
  411244:	str	x21, [sp, #16]
  411248:	stp	x20, x19, [sp, #32]
  41124c:	mov	x29, sp
  411250:	cbz	x0, 4112e8 <ferror@plt+0xebf8>
  411254:	mov	x19, x0
  411258:	bl	4112f8 <ferror@plt+0xec08>
  41125c:	ldr	x21, [x19, #32]
  411260:	cbz	x21, 4112e4 <ferror@plt+0xebf4>
  411264:	mov	x20, xzr
  411268:	ldr	x0, [x21, #16]
  41126c:	bl	410f58 <ferror@plt+0xe868>
  411270:	mov	x1, x0
  411274:	mov	x0, x20
  411278:	bl	40d4d0 <ferror@plt+0xade0>
  41127c:	cbz	x0, 41129c <ferror@plt+0xebac>
  411280:	ldr	x8, [x21]
  411284:	ldr	x9, [x19, #32]
  411288:	mov	x20, x0
  41128c:	cmp	x8, x9
  411290:	csel	x21, xzr, x8, eq  // eq = none
  411294:	cbnz	x21, 411268 <ferror@plt+0xeb78>
  411298:	b	4112e8 <ferror@plt+0xebf8>
  41129c:	ldr	x0, [x21, #16]
  4112a0:	bl	410f6c <ferror@plt+0xe87c>
  4112a4:	ldr	x0, [x19]
  4112a8:	bl	40c5fc <ferror@plt+0x9f0c>
  4112ac:	cmp	w0, #0x2
  4112b0:	b.le	4112dc <ferror@plt+0xebec>
  4112b4:	ldr	x0, [x19]
  4112b8:	adrp	x2, 41a000 <ferror@plt+0x17910>
  4112bc:	adrp	x4, 41a000 <ferror@plt+0x17910>
  4112c0:	adrp	x5, 419000 <ferror@plt+0x16910>
  4112c4:	add	x2, x2, #0xa44
  4112c8:	add	x4, x4, #0xba2
  4112cc:	add	x5, x5, #0x87
  4112d0:	mov	w1, #0x3                   	// #3
  4112d4:	mov	w3, #0x2ab                 	// #683
  4112d8:	bl	40c27c <ferror@plt+0x9b8c>
  4112dc:	mov	x0, x20
  4112e0:	bl	410c24 <ferror@plt+0xe534>
  4112e4:	mov	x0, xzr
  4112e8:	ldp	x20, x19, [sp, #32]
  4112ec:	ldr	x21, [sp, #16]
  4112f0:	ldp	x29, x30, [sp], #48
  4112f4:	ret
  4112f8:	stp	x29, x30, [sp, #-32]!
  4112fc:	stp	x20, x19, [sp, #16]
  411300:	ldrb	w8, [x0, #88]
  411304:	mov	x29, sp
  411308:	tbnz	w8, #0, 411338 <ferror@plt+0xec48>
  41130c:	mov	x19, x0
  411310:	ldr	x0, [x0]
  411314:	ldr	x1, [x19, #16]
  411318:	bl	40cc14 <ferror@plt+0xa524>
  41131c:	cbz	x0, 411338 <ferror@plt+0xec48>
  411320:	mov	x20, x0
  411324:	mov	x0, x19
  411328:	mov	x1, x20
  41132c:	bl	41077c <ferror@plt+0xe08c>
  411330:	mov	x0, x20
  411334:	bl	4024a0 <free@plt>
  411338:	ldp	x20, x19, [sp, #16]
  41133c:	ldp	x29, x30, [sp], #32
  411340:	ret
  411344:	cbz	x0, 41135c <ferror@plt+0xec6c>
  411348:	stp	x29, x30, [sp, #-16]!
  41134c:	ldr	x0, [x0, #16]
  411350:	mov	x29, sp
  411354:	bl	410f58 <ferror@plt+0xe868>
  411358:	ldp	x29, x30, [sp], #16
  41135c:	ret
  411360:	cbz	x0, 411368 <ferror@plt+0xec78>
  411364:	ldr	x0, [x0, #16]
  411368:	ret
  41136c:	stp	x29, x30, [sp, #-32]!
  411370:	stp	x20, x19, [sp, #16]
  411374:	mov	x29, sp
  411378:	cbz	x0, 4113c4 <ferror@plt+0xecd4>
  41137c:	mov	x19, x0
  411380:	ldr	x0, [x0, #24]
  411384:	cbnz	x0, 4113c4 <ferror@plt+0xecd4>
  411388:	ldrb	w8, [x19, #88]
  41138c:	tbnz	w8, #0, 4113c0 <ferror@plt+0xecd0>
  411390:	ldr	x0, [x19]
  411394:	ldr	x1, [x19, #16]
  411398:	bl	40cc14 <ferror@plt+0xa524>
  41139c:	cbz	x0, 4113c4 <ferror@plt+0xecd4>
  4113a0:	mov	x20, x0
  4113a4:	mov	x0, x19
  4113a8:	mov	x1, x20
  4113ac:	bl	41077c <ferror@plt+0xe08c>
  4113b0:	mov	x0, x20
  4113b4:	bl	4024a0 <free@plt>
  4113b8:	ldr	x0, [x19, #24]
  4113bc:	b	4113c4 <ferror@plt+0xecd4>
  4113c0:	mov	x0, xzr
  4113c4:	ldp	x20, x19, [sp, #16]
  4113c8:	ldp	x29, x30, [sp], #32
  4113cc:	ret
  4113d0:	stp	x29, x30, [sp, #-32]!
  4113d4:	stp	x20, x19, [sp, #16]
  4113d8:	mov	x29, sp
  4113dc:	cbz	x0, 411444 <ferror@plt+0xed54>
  4113e0:	mov	x20, x0
  4113e4:	ldr	x0, [x0, #16]
  4113e8:	and	w8, w1, #0x200
  4113ec:	orr	w1, w8, #0x800
  4113f0:	bl	4026d0 <delete_module@plt>
  4113f4:	cbz	w0, 41144c <ferror@plt+0xed5c>
  4113f8:	bl	402640 <__errno_location@plt>
  4113fc:	ldr	w8, [x0]
  411400:	ldr	x0, [x20]
  411404:	neg	w19, w8
  411408:	bl	40c5fc <ferror@plt+0x9f0c>
  41140c:	cmp	w0, #0x3
  411410:	b.lt	411450 <ferror@plt+0xed60>  // b.tstop
  411414:	ldr	x0, [x20]
  411418:	ldr	x6, [x20, #16]
  41141c:	adrp	x2, 41a000 <ferror@plt+0x17910>
  411420:	adrp	x4, 41a000 <ferror@plt+0x17910>
  411424:	adrp	x5, 41a000 <ferror@plt+0x17910>
  411428:	add	x2, x2, #0xa44
  41142c:	add	x4, x4, #0xbbf
  411430:	add	x5, x5, #0xbd9
  411434:	mov	w1, #0x3                   	// #3
  411438:	mov	w3, #0x319                 	// #793
  41143c:	bl	40c27c <ferror@plt+0x9b8c>
  411440:	b	411450 <ferror@plt+0xed60>
  411444:	mov	w19, #0xfffffffe            	// #-2
  411448:	b	411450 <ferror@plt+0xed60>
  41144c:	mov	w19, wzr
  411450:	mov	w0, w19
  411454:	ldp	x20, x19, [sp, #16]
  411458:	ldp	x29, x30, [sp], #32
  41145c:	ret
  411460:	stp	x29, x30, [sp, #-80]!
  411464:	adrp	x8, 418000 <ferror@plt+0x15910>
  411468:	add	x8, x8, #0xd69
  41146c:	cmp	x2, #0x0
  411470:	stp	x22, x21, [sp, #48]
  411474:	csel	x21, x8, x2, eq  // eq = none
  411478:	str	x25, [sp, #16]
  41147c:	stp	x24, x23, [sp, #32]
  411480:	stp	x20, x19, [sp, #64]
  411484:	mov	x29, sp
  411488:	cbz	x0, 41161c <ferror@plt+0xef2c>
  41148c:	mov	w22, w1
  411490:	mov	x19, x0
  411494:	bl	41136c <ferror@plt+0xec7c>
  411498:	cbz	x0, 4115e0 <ferror@plt+0xeef0>
  41149c:	ldr	x8, [x19, #72]
  4114a0:	mov	x20, x0
  4114a4:	cbnz	x8, 4114bc <ferror@plt+0xedcc>
  4114a8:	ldr	x0, [x19]
  4114ac:	mov	x1, x20
  4114b0:	bl	413c30 <ferror@plt+0x11540>
  4114b4:	str	x0, [x19, #72]
  4114b8:	cbz	x0, 411624 <ferror@plt+0xef34>
  4114bc:	ldr	x0, [x19, #72]
  4114c0:	bl	413dd4 <ferror@plt+0x116e4>
  4114c4:	tbz	w0, #0, 4114fc <ferror@plt+0xee0c>
  4114c8:	ldr	x0, [x19, #72]
  4114cc:	ubfiz	w23, w22, #1, #1
  4114d0:	bfxil	w23, w22, #1, #1
  4114d4:	bl	413ddc <ferror@plt+0x116ec>
  4114d8:	mov	x1, x21
  4114dc:	mov	w2, w23
  4114e0:	bl	4116c0 <ferror@plt+0xefd0>
  4114e4:	mov	w23, w0
  4114e8:	cbz	w0, 411658 <ferror@plt+0xef68>
  4114ec:	bl	402640 <__errno_location@plt>
  4114f0:	ldr	w8, [x0]
  4114f4:	cmp	w8, #0x26
  4114f8:	b.ne	411658 <ferror@plt+0xef68>  // b.any
  4114fc:	ldr	x0, [x19, #72]
  411500:	tst	w22, #0x3
  411504:	b.eq	411634 <ferror@plt+0xef44>  // b.none
  411508:	bl	413c00 <ferror@plt+0x11510>
  41150c:	cbz	x0, 411624 <ferror@plt+0xef34>
  411510:	mov	x23, x0
  411514:	tbz	w22, #1, 411578 <ferror@plt+0xee88>
  411518:	adrp	x1, 41a000 <ferror@plt+0x17910>
  41151c:	add	x1, x1, #0xc32
  411520:	mov	x0, x23
  411524:	bl	414e74 <ferror@plt+0x12784>
  411528:	tbz	w0, #31, 411578 <ferror@plt+0xee88>
  41152c:	mov	w24, w0
  411530:	ldr	x0, [x19]
  411534:	bl	40c5fc <ferror@plt+0x9f0c>
  411538:	cmp	w0, #0x6
  41153c:	b.lt	411578 <ferror@plt+0xee88>  // b.tstop
  411540:	ldr	x25, [x19]
  411544:	neg	w0, w24
  411548:	bl	402340 <strerror@plt>
  41154c:	adrp	x2, 41a000 <ferror@plt+0x17910>
  411550:	adrp	x4, 41a000 <ferror@plt+0x17910>
  411554:	adrp	x5, 41a000 <ferror@plt+0x17910>
  411558:	mov	x6, x0
  41155c:	add	x2, x2, #0xa44
  411560:	add	x4, x4, #0xbf4
  411564:	add	x5, x5, #0xc3d
  411568:	mov	w1, #0x6                   	// #6
  41156c:	mov	w3, #0x363                 	// #867
  411570:	mov	x0, x25
  411574:	bl	40c27c <ferror@plt+0x9b8c>
  411578:	tbz	w22, #0, 4115d4 <ferror@plt+0xeee4>
  41157c:	mov	x0, x23
  411580:	bl	415154 <ferror@plt+0x12a64>
  411584:	tbz	w0, #31, 4115d4 <ferror@plt+0xeee4>
  411588:	mov	w22, w0
  41158c:	ldr	x0, [x19]
  411590:	bl	40c5fc <ferror@plt+0x9f0c>
  411594:	cmp	w0, #0x6
  411598:	b.lt	4115d4 <ferror@plt+0xeee4>  // b.tstop
  41159c:	ldr	x24, [x19]
  4115a0:	neg	w0, w22
  4115a4:	bl	402340 <strerror@plt>
  4115a8:	adrp	x2, 41a000 <ferror@plt+0x17910>
  4115ac:	adrp	x4, 41a000 <ferror@plt+0x17910>
  4115b0:	adrp	x5, 41a000 <ferror@plt+0x17910>
  4115b4:	mov	x6, x0
  4115b8:	add	x2, x2, #0xa44
  4115bc:	add	x4, x4, #0xbf4
  4115c0:	add	x5, x5, #0xc5d
  4115c4:	mov	w1, #0x6                   	// #6
  4115c8:	mov	w3, #0x369                 	// #873
  4115cc:	mov	x0, x24
  4115d0:	bl	40c27c <ferror@plt+0x9b8c>
  4115d4:	mov	x0, x23
  4115d8:	bl	414a00 <ferror@plt+0x12310>
  4115dc:	b	411638 <ferror@plt+0xef48>
  4115e0:	ldr	x0, [x19]
  4115e4:	bl	40c5fc <ferror@plt+0x9f0c>
  4115e8:	cmp	w0, #0x3
  4115ec:	b.lt	41161c <ferror@plt+0xef2c>  // b.tstop
  4115f0:	ldr	x0, [x19]
  4115f4:	ldr	x6, [x19, #16]
  4115f8:	adrp	x2, 41a000 <ferror@plt+0x17910>
  4115fc:	adrp	x4, 41a000 <ferror@plt+0x17910>
  411600:	adrp	x5, 41a000 <ferror@plt+0x17910>
  411604:	add	x2, x2, #0xa44
  411608:	add	x4, x4, #0xbf4
  41160c:	add	x5, x5, #0xc0e
  411610:	mov	w1, #0x3                   	// #3
  411614:	mov	w3, #0x340                 	// #832
  411618:	bl	40c27c <ferror@plt+0x9b8c>
  41161c:	mov	w23, #0xfffffffe            	// #-2
  411620:	b	4116a4 <ferror@plt+0xefb4>
  411624:	bl	402640 <__errno_location@plt>
  411628:	ldr	w8, [x0]
  41162c:	neg	w23, w8
  411630:	b	4116a4 <ferror@plt+0xefb4>
  411634:	bl	413dc4 <ferror@plt+0x116d4>
  411638:	mov	x22, x0
  41163c:	ldr	x0, [x19, #72]
  411640:	bl	413dcc <ferror@plt+0x116dc>
  411644:	mov	x1, x0
  411648:	mov	x0, x22
  41164c:	mov	x2, x21
  411650:	bl	4024f0 <init_module@plt>
  411654:	mov	x23, x0
  411658:	tbz	w23, #31, 4116a4 <ferror@plt+0xefb4>
  41165c:	bl	402640 <__errno_location@plt>
  411660:	ldr	w8, [x0]
  411664:	ldr	x0, [x19]
  411668:	neg	w23, w8
  41166c:	bl	40c5fc <ferror@plt+0x9f0c>
  411670:	cmp	w0, #0x6
  411674:	b.lt	4116a4 <ferror@plt+0xefb4>  // b.tstop
  411678:	ldr	x0, [x19]
  41167c:	adrp	x2, 41a000 <ferror@plt+0x17910>
  411680:	adrp	x4, 41a000 <ferror@plt+0x17910>
  411684:	adrp	x5, 41a000 <ferror@plt+0x17910>
  411688:	add	x2, x2, #0xa44
  41168c:	add	x4, x4, #0xbf4
  411690:	add	x5, x5, #0xc7b
  411694:	mov	w1, #0x6                   	// #6
  411698:	mov	w3, #0x376                 	// #886
  41169c:	mov	x6, x20
  4116a0:	bl	40c27c <ferror@plt+0x9b8c>
  4116a4:	mov	w0, w23
  4116a8:	ldp	x20, x19, [sp, #64]
  4116ac:	ldp	x22, x21, [sp, #48]
  4116b0:	ldp	x24, x23, [sp, #32]
  4116b4:	ldr	x25, [sp, #16]
  4116b8:	ldp	x29, x30, [sp], #80
  4116bc:	ret
  4116c0:	stp	x29, x30, [sp, #-16]!
  4116c4:	mov	w3, w2
  4116c8:	mov	x2, x1
  4116cc:	mov	w1, w0
  4116d0:	mov	w0, #0x111                 	// #273
  4116d4:	mov	x29, sp
  4116d8:	bl	402690 <syscall@plt>
  4116dc:	ldp	x29, x30, [sp], #16
  4116e0:	ret
  4116e4:	stp	x29, x30, [sp, #-48]!
  4116e8:	stp	x20, x19, [sp, #32]
  4116ec:	mov	x19, x0
  4116f0:	ldr	x0, [x0]
  4116f4:	str	x21, [sp, #16]
  4116f8:	mov	x29, sp
  4116fc:	bl	40d4c8 <ferror@plt+0xadd8>
  411700:	ldr	x21, [x0, #16]
  411704:	cbz	x21, 411730 <ferror@plt+0xf040>
  411708:	mov	x20, x21
  41170c:	mov	x0, x20
  411710:	bl	40d814 <ferror@plt+0xb124>
  411714:	ldr	x1, [x19, #16]
  411718:	bl	402430 <strcmp@plt>
  41171c:	cbz	w0, 411738 <ferror@plt+0xf048>
  411720:	ldr	x8, [x20]
  411724:	cmp	x8, x21
  411728:	csel	x20, xzr, x8, eq  // eq = none
  41172c:	cbnz	x20, 41170c <ferror@plt+0xf01c>
  411730:	mov	w0, wzr
  411734:	b	41173c <ferror@plt+0xf04c>
  411738:	mov	w0, #0x1                   	// #1
  41173c:	ldp	x20, x19, [sp, #32]
  411740:	ldr	x21, [sp, #16]
  411744:	ldp	x29, x30, [sp], #48
  411748:	ret
  41174c:	sub	sp, sp, #0x80
  411750:	stp	x29, x30, [sp, #32]
  411754:	add	x29, sp, #0x20
  411758:	stp	x28, x27, [sp, #48]
  41175c:	stp	x26, x25, [sp, #64]
  411760:	stp	x24, x23, [sp, #80]
  411764:	stp	x22, x21, [sp, #96]
  411768:	stp	x20, x19, [sp, #112]
  41176c:	stur	xzr, [x29, #-8]
  411770:	cbz	x0, 4117c4 <ferror@plt+0xf0d4>
  411774:	mov	x19, x5
  411778:	mov	x24, x4
  41177c:	mov	x25, x3
  411780:	mov	x21, x2
  411784:	mov	w20, w1
  411788:	mov	x22, x0
  41178c:	tbnz	w1, #3, 4117a8 <ferror@plt+0xf0b8>
  411790:	mov	x0, x22
  411794:	bl	4119b8 <ferror@plt+0xf2c8>
  411798:	tbz	w0, #0, 4117a8 <ferror@plt+0xf0b8>
  41179c:	sbfx	w8, w20, #5, #1
  4117a0:	and	w26, w8, #0xffffffef
  4117a4:	b	411994 <ferror@plt+0xf2a4>
  4117a8:	ldr	x8, [x22, #64]
  4117ac:	cbz	x8, 4117b4 <ferror@plt+0xf0c4>
  4117b0:	tbnz	w20, #18, 4117d4 <ferror@plt+0xf0e4>
  4117b4:	tbnz	w20, #16, 4117cc <ferror@plt+0xf0dc>
  4117b8:	tbz	w20, #17, 4117e4 <ferror@plt+0xf0f4>
  4117bc:	and	w26, w20, #0x20000
  4117c0:	b	4117d8 <ferror@plt+0xf0e8>
  4117c4:	mov	w26, #0xfffffffe            	// #-2
  4117c8:	b	411994 <ferror@plt+0xf2a4>
  4117cc:	and	w26, w20, #0x10000
  4117d0:	b	4117d8 <ferror@plt+0xf0e8>
  4117d4:	and	w26, w20, #0x40000
  4117d8:	mov	x0, x22
  4117dc:	bl	4116e4 <ferror@plt+0xeff4>
  4117e0:	tbnz	w0, #0, 411994 <ferror@plt+0xf2a4>
  4117e4:	ubfx	w1, w20, #2, #1
  4117e8:	sub	x2, x29, #0x8
  4117ec:	mov	x0, x22
  4117f0:	bl	4119d4 <ferror@plt+0xf2e4>
  4117f4:	mov	w23, w0
  4117f8:	tbnz	w0, #31, 411990 <ferror@plt+0xf2a0>
  4117fc:	tbz	w20, #16, 411858 <ferror@plt+0xf168>
  411800:	str	xzr, [sp, #8]
  411804:	ldr	x0, [x22]
  411808:	ldur	x2, [x29, #-8]
  41180c:	add	x3, sp, #0x8
  411810:	mov	w1, #0x1                   	// #1
  411814:	bl	411154 <ferror@plt+0xea64>
  411818:	mov	w23, w0
  41181c:	tbnz	w0, #31, 411840 <ferror@plt+0xf150>
  411820:	ldur	x0, [x29, #-8]
  411824:	bl	410c24 <ferror@plt+0xe534>
  411828:	ldr	x8, [sp, #8]
  41182c:	cbz	x8, 411850 <ferror@plt+0xf160>
  411830:	stur	x8, [x29, #-8]
  411834:	mov	w8, #0x1                   	// #1
  411838:	cbnz	w8, 411858 <ferror@plt+0xf168>
  41183c:	b	411994 <ferror@plt+0xf2a4>
  411840:	mov	w8, wzr
  411844:	mov	w26, w23
  411848:	cbnz	w8, 411858 <ferror@plt+0xf168>
  41184c:	b	411994 <ferror@plt+0xf2a4>
  411850:	mov	w26, #0x10000               	// #65536
  411854:	cbz	w8, 411994 <ferror@plt+0xf2a4>
  411858:	ldur	x28, [x29, #-8]
  41185c:	stp	x25, x24, [sp, #8]
  411860:	cbz	x28, 411988 <ferror@plt+0xf298>
  411864:	adrp	x27, 418000 <ferror@plt+0x15910>
  411868:	add	x27, x27, #0xd69
  41186c:	ldr	x24, [x28, #16]
  411870:	mov	x0, x24
  411874:	bl	411a94 <ferror@plt+0xf3a4>
  411878:	mov	x25, x0
  41187c:	mov	x0, x24
  411880:	bl	411c24 <ferror@plt+0xf534>
  411884:	mov	x26, x0
  411888:	tbnz	w20, #3, 4118a4 <ferror@plt+0xf1b4>
  41188c:	mov	x0, x24
  411890:	bl	4119b8 <ferror@plt+0xf2c8>
  411894:	tbz	w0, #0, 4118a4 <ferror@plt+0xf1b4>
  411898:	mov	w23, #0xffffffef            	// #-17
  41189c:	tbnz	w20, #5, 411930 <ferror@plt+0xf240>
  4118a0:	b	41194c <ferror@plt+0xf25c>
  4118a4:	cmp	x24, x22
  4118a8:	csel	x1, x21, xzr, eq  // eq = none
  4118ac:	mov	x0, x25
  4118b0:	bl	411cb4 <ferror@plt+0xf5c4>
  4118b4:	mov	x25, x0
  4118b8:	cbz	x26, 4118f4 <ferror@plt+0xf204>
  4118bc:	ldrb	w8, [x24, #96]
  4118c0:	tbnz	w8, #1, 4118f4 <ferror@plt+0xf204>
  4118c4:	cbz	x19, 4118dc <ferror@plt+0xf1ec>
  4118c8:	cmp	x25, #0x0
  4118cc:	csel	x2, x27, x25, eq  // eq = none
  4118d0:	mov	w1, #0x1                   	// #1
  4118d4:	mov	x0, x24
  4118d8:	blr	x19
  4118dc:	tbnz	w20, #4, 411924 <ferror@plt+0xf234>
  4118e0:	add	x2, sp, #0x8
  4118e4:	mov	x0, x24
  4118e8:	mov	x1, x25
  4118ec:	bl	411d78 <ferror@plt+0xf688>
  4118f0:	b	411920 <ferror@plt+0xf230>
  4118f4:	cbz	x19, 41190c <ferror@plt+0xf21c>
  4118f8:	cmp	x25, #0x0
  4118fc:	csel	x2, x27, x25, eq  // eq = none
  411900:	mov	x0, x24
  411904:	mov	w1, wzr
  411908:	blr	x19
  41190c:	tbnz	w20, #4, 411924 <ferror@plt+0xf234>
  411910:	mov	x0, x24
  411914:	mov	w1, w20
  411918:	mov	x2, x25
  41191c:	bl	411460 <ferror@plt+0xed70>
  411920:	mov	w23, w0
  411924:	mov	x0, x25
  411928:	bl	4024a0 <free@plt>
  41192c:	tbz	w20, #5, 41194c <ferror@plt+0xf25c>
  411930:	cmp	x24, x22
  411934:	b.ne	41194c <ferror@plt+0xf25c>  // b.any
  411938:	cmn	w23, #0x11
  41193c:	b.ne	41194c <ferror@plt+0xf25c>  // b.any
  411940:	mov	w8, wzr
  411944:	cbnz	w8, 411968 <ferror@plt+0xf278>
  411948:	b	411988 <ferror@plt+0xf298>
  41194c:	cmn	w23, #0x11
  411950:	b.eq	41195c <ferror@plt+0xf26c>  // b.none
  411954:	ldrb	w8, [x24, #96]
  411958:	tbnz	w8, #2, 411980 <ferror@plt+0xf290>
  41195c:	mov	w23, wzr
  411960:	mov	w8, #0x1                   	// #1
  411964:	cbz	w8, 411988 <ferror@plt+0xf298>
  411968:	ldr	x8, [x28]
  41196c:	ldur	x9, [x29, #-8]
  411970:	cmp	x8, x9
  411974:	csel	x28, xzr, x8, eq  // eq = none
  411978:	cbnz	x28, 41186c <ferror@plt+0xf17c>
  41197c:	b	411988 <ferror@plt+0xf298>
  411980:	tbz	w23, #31, 411960 <ferror@plt+0xf270>
  411984:	b	411940 <ferror@plt+0xf250>
  411988:	ldur	x0, [x29, #-8]
  41198c:	bl	410c24 <ferror@plt+0xe534>
  411990:	mov	w26, w23
  411994:	mov	w0, w26
  411998:	ldp	x20, x19, [sp, #112]
  41199c:	ldp	x22, x21, [sp, #96]
  4119a0:	ldp	x24, x23, [sp, #80]
  4119a4:	ldp	x26, x25, [sp, #64]
  4119a8:	ldp	x28, x27, [sp, #48]
  4119ac:	ldp	x29, x30, [sp, #32]
  4119b0:	add	sp, sp, #0x80
  4119b4:	ret
  4119b8:	stp	x29, x30, [sp, #-16]!
  4119bc:	mov	x29, sp
  4119c0:	bl	412418 <ferror@plt+0xfd28>
  4119c4:	cmp	w0, #0x2
  4119c8:	cset	w0, cc  // cc = lo, ul, last
  4119cc:	ldp	x29, x30, [sp], #16
  4119d0:	ret
  4119d4:	stp	x29, x30, [sp, #-48]!
  4119d8:	str	x21, [sp, #16]
  4119dc:	stp	x20, x19, [sp, #32]
  4119e0:	mov	x29, sp
  4119e4:	cbz	x0, 411a74 <ferror@plt+0xf384>
  4119e8:	mov	x19, x2
  4119ec:	cbz	x2, 411a54 <ferror@plt+0xf364>
  4119f0:	ldr	x8, [x19]
  4119f4:	cbnz	x8, 411a54 <ferror@plt+0xf364>
  4119f8:	mov	x20, x0
  4119fc:	ldr	x0, [x0]
  411a00:	mov	w21, w1
  411a04:	mov	w1, wzr
  411a08:	bl	40d1e4 <ferror@plt+0xaaf4>
  411a0c:	ldr	x0, [x20]
  411a10:	mov	w1, wzr
  411a14:	bl	40d24c <ferror@plt+0xab5c>
  411a18:	and	w2, w21, #0x1
  411a1c:	mov	w1, #0x1                   	// #1
  411a20:	mov	x0, x20
  411a24:	mov	x3, x19
  411a28:	bl	4136e4 <ferror@plt+0x10ff4>
  411a2c:	mov	w20, w0
  411a30:	tbz	w0, #31, 411a40 <ferror@plt+0xf350>
  411a34:	ldr	x0, [x19]
  411a38:	bl	410c24 <ferror@plt+0xe534>
  411a3c:	str	xzr, [x19]
  411a40:	mov	w0, w20
  411a44:	ldp	x20, x19, [sp, #32]
  411a48:	ldr	x21, [sp, #16]
  411a4c:	ldp	x29, x30, [sp], #48
  411a50:	ret
  411a54:	adrp	x0, 41b000 <ferror@plt+0x18910>
  411a58:	adrp	x1, 41a000 <ferror@plt+0x17910>
  411a5c:	adrp	x3, 41b000 <ferror@plt+0x18910>
  411a60:	add	x0, x0, #0x1af
  411a64:	add	x1, x1, #0xa44
  411a68:	add	x3, x3, #0x15e
  411a6c:	mov	w2, #0x49a                 	// #1178
  411a70:	bl	402630 <__assert_fail@plt>
  411a74:	adrp	x0, 41b000 <ferror@plt+0x18910>
  411a78:	adrp	x1, 41a000 <ferror@plt+0x17910>
  411a7c:	adrp	x3, 41b000 <ferror@plt+0x18910>
  411a80:	add	x0, x0, #0x152
  411a84:	add	x1, x1, #0xa44
  411a88:	add	x3, x3, #0x15e
  411a8c:	mov	w2, #0x499                 	// #1177
  411a90:	bl	402630 <__assert_fail@plt>
  411a94:	stp	x29, x30, [sp, #-96]!
  411a98:	str	x27, [sp, #16]
  411a9c:	stp	x26, x25, [sp, #32]
  411aa0:	stp	x24, x23, [sp, #48]
  411aa4:	stp	x22, x21, [sp, #64]
  411aa8:	stp	x20, x19, [sp, #80]
  411aac:	mov	x29, sp
  411ab0:	cbz	x0, 411c08 <ferror@plt+0xf518>
  411ab4:	ldrb	w8, [x0, #88]
  411ab8:	mov	x19, x0
  411abc:	tbnz	w8, #1, 411c04 <ferror@plt+0xf514>
  411ac0:	ldr	x0, [x19]
  411ac4:	bl	40d4c8 <ferror@plt+0xadd8>
  411ac8:	ldr	x21, [x0, #24]
  411acc:	cbz	x21, 411ba8 <ferror@plt+0xf4b8>
  411ad0:	mov	x20, x0
  411ad4:	mov	x22, xzr
  411ad8:	mov	x26, xzr
  411adc:	mov	w27, #0x20                  	// #32
  411ae0:	mov	x0, x21
  411ae4:	bl	40d840 <ferror@plt+0xb150>
  411ae8:	ldr	x1, [x19, #16]
  411aec:	mov	x23, x0
  411af0:	bl	402430 <strcmp@plt>
  411af4:	cbz	w0, 411b0c <ferror@plt+0xf41c>
  411af8:	ldr	x1, [x19, #64]
  411afc:	cbz	x1, 411b68 <ferror@plt+0xf478>
  411b00:	mov	x0, x23
  411b04:	bl	402430 <strcmp@plt>
  411b08:	cbnz	w0, 411b68 <ferror@plt+0xf478>
  411b0c:	mov	x0, x21
  411b10:	bl	40d834 <ferror@plt+0xb144>
  411b14:	mov	x24, x0
  411b18:	bl	4020b0 <strlen@plt>
  411b1c:	cbz	x0, 411b68 <ferror@plt+0xf478>
  411b20:	add	x8, x26, x0
  411b24:	mov	x25, x0
  411b28:	add	x1, x8, #0x2
  411b2c:	mov	x0, x22
  411b30:	bl	4022f0 <realloc@plt>
  411b34:	cbz	x0, 411b98 <ferror@plt+0xf4a8>
  411b38:	mov	x23, x0
  411b3c:	cbz	x26, 411b48 <ferror@plt+0xf458>
  411b40:	strb	w27, [x23, x26]
  411b44:	add	x26, x26, #0x1
  411b48:	add	x0, x23, x26
  411b4c:	mov	x1, x24
  411b50:	mov	x2, x25
  411b54:	bl	402070 <memcpy@plt>
  411b58:	mov	w8, wzr
  411b5c:	add	x26, x26, x25
  411b60:	strb	wzr, [x23, x26]
  411b64:	b	411b70 <ferror@plt+0xf480>
  411b68:	mov	w8, #0x4                   	// #4
  411b6c:	mov	x23, x22
  411b70:	orr	w9, w8, #0x4
  411b74:	cmp	w9, #0x4
  411b78:	b.ne	411bc0 <ferror@plt+0xf4d0>  // b.any
  411b7c:	ldr	x8, [x21]
  411b80:	ldr	x9, [x20, #24]
  411b84:	mov	x22, x23
  411b88:	cmp	x8, x9
  411b8c:	csel	x21, xzr, x8, eq  // eq = none
  411b90:	cbnz	x21, 411ae0 <ferror@plt+0xf3f0>
  411b94:	b	411bac <ferror@plt+0xf4bc>
  411b98:	mov	x0, x22
  411b9c:	bl	4024a0 <free@plt>
  411ba0:	mov	w8, #0x5                   	// #5
  411ba4:	b	411b6c <ferror@plt+0xf47c>
  411ba8:	mov	x23, xzr
  411bac:	ldrb	w9, [x19, #88]
  411bb0:	mov	w8, wzr
  411bb4:	str	x23, [x19, #40]
  411bb8:	orr	w9, w9, #0x2
  411bbc:	strb	w9, [x19, #88]
  411bc0:	cbz	w8, 411c04 <ferror@plt+0xf514>
  411bc4:	ldr	x0, [x19]
  411bc8:	bl	40c5fc <ferror@plt+0x9f0c>
  411bcc:	cmp	w0, #0x3
  411bd0:	b.lt	411bfc <ferror@plt+0xf50c>  // b.tstop
  411bd4:	ldr	x0, [x19]
  411bd8:	adrp	x2, 41a000 <ferror@plt+0x17910>
  411bdc:	adrp	x4, 41a000 <ferror@plt+0x17910>
  411be0:	adrp	x5, 419000 <ferror@plt+0x16910>
  411be4:	add	x2, x2, #0xa44
  411be8:	add	x4, x4, #0xc9d
  411bec:	add	x5, x5, #0x87
  411bf0:	mov	w1, #0x3                   	// #3
  411bf4:	mov	w3, #0x595                 	// #1429
  411bf8:	bl	40c27c <ferror@plt+0x9b8c>
  411bfc:	mov	x0, xzr
  411c00:	b	411c08 <ferror@plt+0xf518>
  411c04:	ldr	x0, [x19, #40]
  411c08:	ldp	x20, x19, [sp, #80]
  411c0c:	ldp	x22, x21, [sp, #64]
  411c10:	ldp	x24, x23, [sp, #48]
  411c14:	ldp	x26, x25, [sp, #32]
  411c18:	ldr	x27, [sp, #16]
  411c1c:	ldp	x29, x30, [sp], #96
  411c20:	ret
  411c24:	cbz	x0, 411cb0 <ferror@plt+0xf5c0>
  411c28:	stp	x29, x30, [sp, #-48]!
  411c2c:	stp	x20, x19, [sp, #32]
  411c30:	ldrb	w8, [x0, #88]
  411c34:	mov	x19, x0
  411c38:	str	x21, [sp, #16]
  411c3c:	mov	x29, sp
  411c40:	tbnz	w8, #2, 411ca0 <ferror@plt+0xf5b0>
  411c44:	ldr	x0, [x19]
  411c48:	bl	40d4c8 <ferror@plt+0xadd8>
  411c4c:	ldr	x21, [x0, #40]
  411c50:	cbz	x21, 411c94 <ferror@plt+0xf5a4>
  411c54:	mov	x20, x0
  411c58:	mov	x0, x21
  411c5c:	bl	40d858 <ferror@plt+0xb168>
  411c60:	ldr	x1, [x19, #16]
  411c64:	mov	w2, wzr
  411c68:	bl	402510 <fnmatch@plt>
  411c6c:	cbz	w0, 411c88 <ferror@plt+0xf598>
  411c70:	ldr	x8, [x21]
  411c74:	ldr	x9, [x20, #40]
  411c78:	cmp	x8, x9
  411c7c:	csel	x21, xzr, x8, eq  // eq = none
  411c80:	cbnz	x21, 411c58 <ferror@plt+0xf568>
  411c84:	b	411c94 <ferror@plt+0xf5a4>
  411c88:	mov	x0, x21
  411c8c:	bl	40d84c <ferror@plt+0xb15c>
  411c90:	str	x0, [x19, #48]
  411c94:	ldrb	w8, [x19, #88]
  411c98:	orr	w8, w8, #0x4
  411c9c:	strb	w8, [x19, #88]
  411ca0:	ldr	x0, [x19, #48]
  411ca4:	ldp	x20, x19, [sp, #32]
  411ca8:	ldr	x21, [sp, #16]
  411cac:	ldp	x29, x30, [sp], #48
  411cb0:	ret
  411cb4:	stp	x29, x30, [sp, #-64]!
  411cb8:	stp	x22, x21, [sp, #32]
  411cbc:	stp	x20, x19, [sp, #48]
  411cc0:	mov	x19, x1
  411cc4:	mov	x21, x0
  411cc8:	str	x23, [sp, #16]
  411ccc:	mov	x29, sp
  411cd0:	cbz	x0, 411d48 <ferror@plt+0xf658>
  411cd4:	mov	x0, x21
  411cd8:	bl	4020b0 <strlen@plt>
  411cdc:	mov	x20, x0
  411ce0:	cbz	x19, 411d50 <ferror@plt+0xf660>
  411ce4:	mov	x0, x19
  411ce8:	bl	4020b0 <strlen@plt>
  411cec:	mov	x22, x0
  411cf0:	orr	x8, x22, x20
  411cf4:	cbz	x8, 411d5c <ferror@plt+0xf66c>
  411cf8:	add	x8, x20, x22
  411cfc:	add	x0, x8, #0x2
  411d00:	bl	402240 <malloc@plt>
  411d04:	mov	x23, x0
  411d08:	cbz	x21, 411d28 <ferror@plt+0xf638>
  411d0c:	mov	x0, x23
  411d10:	mov	x1, x21
  411d14:	mov	x2, x20
  411d18:	bl	402070 <memcpy@plt>
  411d1c:	mov	w8, #0x20                  	// #32
  411d20:	strb	w8, [x23, x20]
  411d24:	add	x20, x20, #0x1
  411d28:	cbz	x19, 411d3c <ferror@plt+0xf64c>
  411d2c:	add	x0, x23, x20
  411d30:	mov	x1, x19
  411d34:	mov	x2, x22
  411d38:	bl	402070 <memcpy@plt>
  411d3c:	add	x8, x20, x22
  411d40:	strb	wzr, [x23, x8]
  411d44:	b	411d60 <ferror@plt+0xf670>
  411d48:	mov	x20, xzr
  411d4c:	cbnz	x19, 411ce4 <ferror@plt+0xf5f4>
  411d50:	mov	x22, xzr
  411d54:	orr	x8, x22, x20
  411d58:	cbnz	x8, 411cf8 <ferror@plt+0xf608>
  411d5c:	mov	x23, xzr
  411d60:	mov	x0, x23
  411d64:	ldp	x20, x19, [sp, #48]
  411d68:	ldp	x22, x21, [sp, #32]
  411d6c:	ldr	x23, [sp, #16]
  411d70:	ldp	x29, x30, [sp], #64
  411d74:	ret
  411d78:	sub	sp, sp, #0x80
  411d7c:	stp	x29, x30, [sp, #32]
  411d80:	stp	x28, x27, [sp, #48]
  411d84:	stp	x26, x25, [sp, #64]
  411d88:	stp	x24, x23, [sp, #80]
  411d8c:	stp	x22, x21, [sp, #96]
  411d90:	stp	x20, x19, [sp, #112]
  411d94:	add	x29, sp, #0x20
  411d98:	mov	x24, x2
  411d9c:	mov	x21, x1
  411da0:	mov	x20, x0
  411da4:	bl	411c24 <ferror@plt+0xf534>
  411da8:	cbz	x0, 411efc <ferror@plt+0xf80c>
  411dac:	adrp	x8, 418000 <ferror@plt+0x15910>
  411db0:	add	x8, x8, #0xd69
  411db4:	cmp	x21, #0x0
  411db8:	csel	x21, x8, x21, eq  // eq = none
  411dbc:	mov	x23, x0
  411dc0:	mov	x0, x21
  411dc4:	bl	4020b0 <strlen@plt>
  411dc8:	mov	x22, x0
  411dcc:	mov	x0, x23
  411dd0:	bl	4020b0 <strlen@plt>
  411dd4:	mov	x19, x0
  411dd8:	add	x1, x0, #0x1
  411ddc:	mov	x0, x23
  411de0:	bl	40b938 <ferror@plt+0x9248>
  411de4:	stur	x0, [x29, #-8]
  411de8:	cbz	x0, 411e94 <ferror@plt+0xf7a4>
  411dec:	ldur	x23, [x29, #-8]
  411df0:	stp	x24, x20, [sp, #8]
  411df4:	adrp	x24, 418000 <ferror@plt+0x15910>
  411df8:	sub	x20, x22, #0xd
  411dfc:	add	x24, x24, #0x39
  411e00:	b	411e64 <ferror@plt+0xf774>
  411e04:	sub	x28, x27, x23
  411e08:	sub	x8, x19, x28
  411e0c:	mov	x1, x23
  411e10:	mov	x2, x28
  411e14:	mov	x26, x0
  411e18:	add	x27, x27, #0xd
  411e1c:	sub	x19, x8, #0xd
  411e20:	bl	402070 <memcpy@plt>
  411e24:	add	x28, x26, x28
  411e28:	mov	x0, x28
  411e2c:	mov	x1, x21
  411e30:	mov	x2, x22
  411e34:	bl	402070 <memcpy@plt>
  411e38:	add	x0, x28, x22
  411e3c:	mov	x1, x27
  411e40:	mov	x2, x19
  411e44:	bl	402070 <memcpy@plt>
  411e48:	mov	x0, x23
  411e4c:	strb	wzr, [x26, x25]
  411e50:	bl	4024a0 <free@plt>
  411e54:	mov	w8, #0x1                   	// #1
  411e58:	mov	x23, x26
  411e5c:	mov	x19, x25
  411e60:	tbz	w8, #0, 411e90 <ferror@plt+0xf7a0>
  411e64:	mov	x0, x23
  411e68:	mov	x1, x24
  411e6c:	bl	4025a0 <strstr@plt>
  411e70:	cbz	x0, 411e9c <ferror@plt+0xf7ac>
  411e74:	add	x25, x20, x19
  411e78:	mov	x27, x0
  411e7c:	add	x0, x25, #0x1
  411e80:	bl	402240 <malloc@plt>
  411e84:	cbnz	x0, 411e04 <ferror@plt+0xf714>
  411e88:	mov	w8, wzr
  411e8c:	tbnz	w8, #0, 411e64 <ferror@plt+0xf774>
  411e90:	stur	x23, [x29, #-8]
  411e94:	mov	w19, #0xfffffff4            	// #-12
  411e98:	b	411ed0 <ferror@plt+0xf7e0>
  411e9c:	ldr	x9, [sp, #8]
  411ea0:	stur	x23, [x29, #-8]
  411ea4:	ldr	x8, [x9]
  411ea8:	cbz	x8, 411ec0 <ferror@plt+0xf7d0>
  411eac:	ldr	x2, [x9, #8]
  411eb0:	ldr	x0, [sp, #16]
  411eb4:	mov	x1, x23
  411eb8:	blr	x8
  411ebc:	b	411ecc <ferror@plt+0xf7dc>
  411ec0:	ldr	x0, [sp, #16]
  411ec4:	mov	x1, x23
  411ec8:	bl	41398c <ferror@plt+0x1129c>
  411ecc:	mov	w19, w0
  411ed0:	sub	x0, x29, #0x8
  411ed4:	bl	413974 <ferror@plt+0x11284>
  411ed8:	mov	w0, w19
  411edc:	ldp	x20, x19, [sp, #112]
  411ee0:	ldp	x22, x21, [sp, #96]
  411ee4:	ldp	x24, x23, [sp, #80]
  411ee8:	ldp	x26, x25, [sp, #64]
  411eec:	ldp	x28, x27, [sp, #48]
  411ef0:	ldp	x29, x30, [sp, #32]
  411ef4:	add	sp, sp, #0x80
  411ef8:	ret
  411efc:	adrp	x0, 416000 <ferror@plt+0x13910>
  411f00:	adrp	x1, 41a000 <ferror@plt+0x17910>
  411f04:	adrp	x3, 41b000 <ferror@plt+0x18910>
  411f08:	add	x0, x0, #0x8e3
  411f0c:	add	x1, x1, #0xa44
  411f10:	add	x3, x3, #0x203
  411f14:	mov	w2, #0x3ea                 	// #1002
  411f18:	bl	402630 <__assert_fail@plt>
  411f1c:	ldrb	w8, [x0, #88]
  411f20:	str	x1, [x0, #48]
  411f24:	orr	w8, w8, #0x4
  411f28:	strb	w8, [x0, #88]
  411f2c:	ret
  411f30:	stp	x29, x30, [sp, #-64]!
  411f34:	stp	x20, x19, [sp, #48]
  411f38:	mov	x20, x0
  411f3c:	mov	w0, #0xfffffffe            	// #-2
  411f40:	str	x23, [sp, #16]
  411f44:	stp	x22, x21, [sp, #32]
  411f48:	mov	x29, sp
  411f4c:	cbz	x20, 412008 <ferror@plt+0xf918>
  411f50:	mov	x21, x1
  411f54:	cbz	x1, 412008 <ferror@plt+0xf918>
  411f58:	mov	x19, x2
  411f5c:	cbz	x2, 412008 <ferror@plt+0xf918>
  411f60:	ldr	x8, [x21]
  411f64:	cbnz	x8, 41201c <ferror@plt+0xf92c>
  411f68:	ldr	x8, [x19]
  411f6c:	cbnz	x8, 41203c <ferror@plt+0xf94c>
  411f70:	ldr	x0, [x20]
  411f74:	bl	40d4c8 <ferror@plt+0xadd8>
  411f78:	ldr	x22, [x0, #48]
  411f7c:	cbz	x22, 411fb0 <ferror@plt+0xf8c0>
  411f80:	mov	x23, x0
  411f84:	mov	x0, x22
  411f88:	bl	40d864 <ferror@plt+0xb174>
  411f8c:	ldr	x1, [x20, #16]
  411f90:	mov	w2, wzr
  411f94:	bl	402510 <fnmatch@plt>
  411f98:	cbz	w0, 411fb8 <ferror@plt+0xf8c8>
  411f9c:	ldr	x8, [x22]
  411fa0:	ldr	x9, [x23, #48]
  411fa4:	cmp	x8, x9
  411fa8:	csel	x22, xzr, x8, eq  // eq = none
  411fac:	cbnz	x22, 411f84 <ferror@plt+0xf894>
  411fb0:	mov	w0, wzr
  411fb4:	b	412008 <ferror@plt+0xf918>
  411fb8:	add	x1, x29, #0x1c
  411fbc:	mov	x0, x22
  411fc0:	bl	40d870 <ferror@plt+0xb180>
  411fc4:	ldr	x8, [x20]
  411fc8:	ldr	w2, [x29, #28]
  411fcc:	mov	x1, x0
  411fd0:	mov	x0, x8
  411fd4:	bl	41205c <ferror@plt+0xf96c>
  411fd8:	str	x0, [x21]
  411fdc:	add	x1, x29, #0x1c
  411fe0:	mov	x0, x22
  411fe4:	bl	40d884 <ferror@plt+0xb194>
  411fe8:	ldr	x8, [x20]
  411fec:	ldr	w2, [x29, #28]
  411ff0:	mov	x1, x0
  411ff4:	mov	x0, x8
  411ff8:	bl	41205c <ferror@plt+0xf96c>
  411ffc:	mov	x8, x0
  412000:	mov	w0, wzr
  412004:	str	x8, [x19]
  412008:	ldp	x20, x19, [sp, #48]
  41200c:	ldp	x22, x21, [sp, #32]
  412010:	ldr	x23, [sp, #16]
  412014:	ldp	x29, x30, [sp], #64
  412018:	ret
  41201c:	adrp	x0, 41a000 <ferror@plt+0x17910>
  412020:	adrp	x1, 41a000 <ferror@plt+0x17910>
  412024:	adrp	x3, 41a000 <ferror@plt+0x17910>
  412028:	add	x0, x0, #0xcb5
  41202c:	add	x1, x1, #0xa44
  412030:	add	x3, x3, #0xcc2
  412034:	mov	w2, #0x5fe                 	// #1534
  412038:	bl	402630 <__assert_fail@plt>
  41203c:	adrp	x0, 41a000 <ferror@plt+0x17910>
  412040:	adrp	x1, 41a000 <ferror@plt+0x17910>
  412044:	adrp	x3, 41a000 <ferror@plt+0x17910>
  412048:	add	x0, x0, #0xd25
  41204c:	add	x1, x1, #0xa44
  412050:	add	x3, x3, #0xcc2
  412054:	mov	w2, #0x5ff                 	// #1535
  412058:	bl	402630 <__assert_fail@plt>
  41205c:	sub	sp, sp, #0x60
  412060:	stp	x29, x30, [sp, #16]
  412064:	stp	x26, x25, [sp, #32]
  412068:	stp	x24, x23, [sp, #48]
  41206c:	stp	x22, x21, [sp, #64]
  412070:	stp	x20, x19, [sp, #80]
  412074:	add	x29, sp, #0x10
  412078:	cbz	w2, 41211c <ferror@plt+0xfa2c>
  41207c:	adrp	x22, 41a000 <ferror@plt+0x17910>
  412080:	adrp	x23, 41b000 <ferror@plt+0x18910>
  412084:	adrp	x24, 41b000 <ferror@plt+0x18910>
  412088:	mov	x19, x1
  41208c:	mov	x20, x0
  412090:	mov	x21, xzr
  412094:	mov	w26, w2
  412098:	add	x22, x22, #0xa44
  41209c:	add	x23, x23, #0x26b
  4120a0:	add	x24, x24, #0x27a
  4120a4:	b	4120b4 <ferror@plt+0xf9c4>
  4120a8:	subs	x26, x26, #0x1
  4120ac:	add	x19, x19, #0x8
  4120b0:	b.eq	412120 <ferror@plt+0xfa30>  // b.none
  4120b4:	ldr	x25, [x19]
  4120b8:	add	x2, sp, #0x8
  4120bc:	mov	x0, x20
  4120c0:	str	xzr, [sp, #8]
  4120c4:	mov	x1, x25
  4120c8:	bl	410fe4 <ferror@plt+0xe8f4>
  4120cc:	tbnz	w0, #31, 4120e8 <ferror@plt+0xf9f8>
  4120d0:	ldr	x1, [sp, #8]
  4120d4:	cbz	x1, 4120a8 <ferror@plt+0xf9b8>
  4120d8:	mov	x0, x21
  4120dc:	bl	40d5f8 <ferror@plt+0xaf08>
  4120e0:	mov	x21, x0
  4120e4:	b	4120a8 <ferror@plt+0xf9b8>
  4120e8:	mov	x0, x20
  4120ec:	bl	40c5fc <ferror@plt+0x9f0c>
  4120f0:	cmp	w0, #0x3
  4120f4:	b.lt	4120a8 <ferror@plt+0xf9b8>  // b.tstop
  4120f8:	mov	w1, #0x3                   	// #3
  4120fc:	mov	w3, #0x5db                 	// #1499
  412100:	mov	x0, x20
  412104:	mov	x2, x22
  412108:	mov	x4, x23
  41210c:	mov	x5, x24
  412110:	mov	x6, x25
  412114:	bl	40c27c <ferror@plt+0x9b8c>
  412118:	b	4120a8 <ferror@plt+0xf9b8>
  41211c:	mov	x21, xzr
  412120:	mov	x0, x21
  412124:	ldp	x20, x19, [sp, #80]
  412128:	ldp	x22, x21, [sp, #64]
  41212c:	ldp	x24, x23, [sp, #48]
  412130:	ldp	x26, x25, [sp, #32]
  412134:	ldp	x29, x30, [sp, #16]
  412138:	add	sp, sp, #0x60
  41213c:	ret
  412140:	cbz	x0, 4121cc <ferror@plt+0xfadc>
  412144:	stp	x29, x30, [sp, #-48]!
  412148:	stp	x20, x19, [sp, #32]
  41214c:	ldrb	w8, [x0, #88]
  412150:	mov	x19, x0
  412154:	str	x21, [sp, #16]
  412158:	mov	x29, sp
  41215c:	tbnz	w8, #3, 4121bc <ferror@plt+0xfacc>
  412160:	ldr	x0, [x19]
  412164:	bl	40d4c8 <ferror@plt+0xadd8>
  412168:	ldr	x21, [x0, #32]
  41216c:	cbz	x21, 4121b0 <ferror@plt+0xfac0>
  412170:	mov	x20, x0
  412174:	mov	x0, x21
  412178:	bl	40d858 <ferror@plt+0xb168>
  41217c:	ldr	x1, [x19, #16]
  412180:	mov	w2, wzr
  412184:	bl	402510 <fnmatch@plt>
  412188:	cbz	w0, 4121a4 <ferror@plt+0xfab4>
  41218c:	ldr	x8, [x21]
  412190:	ldr	x9, [x20, #32]
  412194:	cmp	x8, x9
  412198:	csel	x21, xzr, x8, eq  // eq = none
  41219c:	cbnz	x21, 412174 <ferror@plt+0xfa84>
  4121a0:	b	4121b0 <ferror@plt+0xfac0>
  4121a4:	mov	x0, x21
  4121a8:	bl	40d84c <ferror@plt+0xb15c>
  4121ac:	str	x0, [x19, #56]
  4121b0:	ldrb	w8, [x19, #88]
  4121b4:	orr	w8, w8, #0x8
  4121b8:	strb	w8, [x19, #88]
  4121bc:	ldr	x0, [x19, #56]
  4121c0:	ldp	x20, x19, [sp, #32]
  4121c4:	ldr	x21, [sp, #16]
  4121c8:	ldp	x29, x30, [sp], #48
  4121cc:	ret
  4121d0:	ldrb	w8, [x0, #88]
  4121d4:	str	x1, [x0, #56]
  4121d8:	orr	w8, w8, #0x8
  4121dc:	strb	w8, [x0, #88]
  4121e0:	ret
  4121e4:	stp	x29, x30, [sp, #-96]!
  4121e8:	stp	x28, x27, [sp, #16]
  4121ec:	stp	x26, x25, [sp, #32]
  4121f0:	stp	x24, x23, [sp, #48]
  4121f4:	stp	x22, x21, [sp, #64]
  4121f8:	stp	x20, x19, [sp, #80]
  4121fc:	mov	x29, sp
  412200:	sub	sp, sp, #0x1, lsl #12
  412204:	sub	sp, sp, #0x20
  412208:	mov	w21, #0xfffffffe            	// #-2
  41220c:	cbz	x0, 4123f0 <ferror@plt+0xfd00>
  412210:	mov	x20, x1
  412214:	cbz	x1, 4123f0 <ferror@plt+0xfd00>
  412218:	mov	x19, x0
  41221c:	adrp	x0, 41a000 <ferror@plt+0x17910>
  412220:	adrp	x1, 41b000 <ferror@plt+0x18910>
  412224:	add	x0, x0, #0xd33
  412228:	add	x1, x1, #0x5c
  41222c:	bl	402230 <fopen@plt>
  412230:	cbz	x0, 41239c <ferror@plt+0xfcac>
  412234:	mov	x21, x0
  412238:	add	x0, sp, #0x18
  41223c:	mov	w1, #0x1000                	// #4096
  412240:	mov	x2, x21
  412244:	add	x23, sp, #0x18
  412248:	bl	402130 <fgets_unlocked@plt>
  41224c:	mov	x28, xzr
  412250:	cbz	x0, 412388 <ferror@plt+0xfc98>
  412254:	adrp	x22, 418000 <ferror@plt+0x15910>
  412258:	adrp	x24, 41a000 <ferror@plt+0x17910>
  41225c:	add	x22, x22, #0xd67
  412260:	add	x24, x24, #0xd41
  412264:	b	41227c <ferror@plt+0xfb8c>
  412268:	add	x0, sp, #0x18
  41226c:	mov	w1, #0x1000                	// #4096
  412270:	mov	x2, x21
  412274:	bl	402130 <fgets_unlocked@plt>
  412278:	cbz	x0, 412388 <ferror@plt+0xfc98>
  41227c:	add	x0, sp, #0x18
  412280:	mov	x26, x28
  412284:	bl	4020b0 <strlen@plt>
  412288:	mov	x27, x0
  41228c:	add	x0, sp, #0x18
  412290:	add	x2, sp, #0x8
  412294:	mov	x1, x22
  412298:	bl	402220 <strtok_r@plt>
  41229c:	mov	x28, x0
  4122a0:	add	x2, sp, #0x10
  4122a4:	mov	x0, x19
  4122a8:	mov	x1, x28
  4122ac:	bl	410cec <ferror@plt+0xe5fc>
  4122b0:	tbnz	w0, #31, 412308 <ferror@plt+0xfc18>
  4122b4:	ldr	x1, [sp, #16]
  4122b8:	mov	x0, x26
  4122bc:	bl	40d4d0 <ferror@plt+0xade0>
  4122c0:	mov	x28, x0
  4122c4:	cbnz	x0, 412354 <ferror@plt+0xfc64>
  4122c8:	mov	x0, x19
  4122cc:	bl	40c5fc <ferror@plt+0x9f0c>
  4122d0:	cmp	w0, #0x3
  4122d4:	b.lt	4122fc <ferror@plt+0xfc0c>  // b.tstop
  4122d8:	adrp	x2, 41a000 <ferror@plt+0x17910>
  4122dc:	adrp	x5, 419000 <ferror@plt+0x16910>
  4122e0:	mov	w1, #0x3                   	// #3
  4122e4:	mov	w3, #0x68f                 	// #1679
  4122e8:	mov	x0, x19
  4122ec:	add	x2, x2, #0xa44
  4122f0:	mov	x4, x24
  4122f4:	add	x5, x5, #0x87
  4122f8:	bl	40c27c <ferror@plt+0x9b8c>
  4122fc:	ldr	x0, [sp, #16]
  412300:	bl	410f6c <ferror@plt+0xe87c>
  412304:	b	412350 <ferror@plt+0xfc60>
  412308:	mov	w25, w0
  41230c:	mov	x0, x19
  412310:	bl	40c5fc <ferror@plt+0x9f0c>
  412314:	cmp	w0, #0x3
  412318:	b.lt	412350 <ferror@plt+0xfc60>  // b.tstop
  41231c:	neg	w0, w25
  412320:	bl	402340 <strerror@plt>
  412324:	adrp	x2, 41a000 <ferror@plt+0x17910>
  412328:	adrp	x5, 41a000 <ferror@plt+0x17910>
  41232c:	mov	x7, x0
  412330:	mov	w1, #0x3                   	// #3
  412334:	mov	w3, #0x687                 	// #1671
  412338:	mov	x0, x19
  41233c:	add	x2, x2, #0xa44
  412340:	mov	x4, x24
  412344:	add	x5, x5, #0xd7f
  412348:	mov	x6, x28
  41234c:	bl	40c27c <ferror@plt+0x9b8c>
  412350:	mov	x28, x26
  412354:	add	x8, x27, x23
  412358:	ldurb	w8, [x8, #-1]
  41235c:	cmp	w8, #0xa
  412360:	b.eq	412268 <ferror@plt+0xfb78>  // b.none
  412364:	add	x0, sp, #0x18
  412368:	mov	w1, #0x1000                	// #4096
  41236c:	mov	x2, x21
  412370:	bl	402130 <fgets_unlocked@plt>
  412374:	cbz	x0, 412268 <ferror@plt+0xfb78>
  412378:	add	x0, sp, #0x18
  41237c:	bl	4020b0 <strlen@plt>
  412380:	add	x8, x0, x23
  412384:	b	412358 <ferror@plt+0xfc68>
  412388:	mov	x0, x21
  41238c:	bl	402200 <fclose@plt>
  412390:	mov	w21, wzr
  412394:	str	x28, [x20]
  412398:	b	4123f0 <ferror@plt+0xfd00>
  41239c:	bl	402640 <__errno_location@plt>
  4123a0:	ldr	w8, [x0]
  4123a4:	mov	x20, x0
  4123a8:	mov	x0, x19
  4123ac:	neg	w21, w8
  4123b0:	bl	40c5fc <ferror@plt+0x9f0c>
  4123b4:	cmp	w0, #0x3
  4123b8:	b.lt	4123f0 <ferror@plt+0xfd00>  // b.tstop
  4123bc:	ldr	w0, [x20]
  4123c0:	bl	402340 <strerror@plt>
  4123c4:	adrp	x2, 41a000 <ferror@plt+0x17910>
  4123c8:	adrp	x4, 41a000 <ferror@plt+0x17910>
  4123cc:	adrp	x5, 41a000 <ferror@plt+0x17910>
  4123d0:	mov	x6, x0
  4123d4:	add	x2, x2, #0xa44
  4123d8:	add	x4, x4, #0xd41
  4123dc:	add	x5, x5, #0xd5d
  4123e0:	mov	w1, #0x3                   	// #3
  4123e4:	mov	w3, #0x679                 	// #1657
  4123e8:	mov	x0, x19
  4123ec:	bl	40c27c <ferror@plt+0x9b8c>
  4123f0:	mov	w0, w21
  4123f4:	add	sp, sp, #0x1, lsl #12
  4123f8:	add	sp, sp, #0x20
  4123fc:	ldp	x20, x19, [sp, #80]
  412400:	ldp	x22, x21, [sp, #64]
  412404:	ldp	x24, x23, [sp, #48]
  412408:	ldp	x26, x25, [sp, #32]
  41240c:	ldp	x28, x27, [sp, #16]
  412410:	ldp	x29, x30, [sp], #96
  412414:	ret
  412418:	stp	x29, x30, [sp, #-48]!
  41241c:	stp	x28, x21, [sp, #16]
  412420:	stp	x20, x19, [sp, #32]
  412424:	mov	x29, sp
  412428:	sub	sp, sp, #0x1, lsl #12
  41242c:	sub	sp, sp, #0x80
  412430:	cbz	x0, 412448 <ferror@plt+0xfd58>
  412434:	mov	x19, x0
  412438:	bl	410ca4 <ferror@plt+0xe5b4>
  41243c:	tbz	w0, #0, 412450 <ferror@plt+0xfd60>
  412440:	mov	w20, wzr
  412444:	b	412604 <ferror@plt+0xff14>
  412448:	mov	w20, #0xfffffffe            	// #-2
  41244c:	b	412604 <ferror@plt+0xff14>
  412450:	ldr	x3, [x19, #16]
  412454:	adrp	x2, 41a000 <ferror@plt+0x17910>
  412458:	add	x2, x2, #0xdba
  41245c:	add	x0, sp, #0x80
  412460:	mov	w1, #0x1000                	// #4096
  412464:	bl	4021f0 <snprintf@plt>
  412468:	mov	w20, w0
  41246c:	add	x0, sp, #0x80
  412470:	mov	w1, #0x80000               	// #524288
  412474:	bl	402250 <open@plt>
  412478:	tbnz	w0, #31, 41254c <ferror@plt+0xfe5c>
  41247c:	mov	x1, sp
  412480:	mov	w2, #0x20                  	// #32
  412484:	mov	w21, w0
  412488:	bl	40bbf8 <ferror@plt+0x9508>
  41248c:	mov	x20, x0
  412490:	mov	w0, w21
  412494:	bl	402350 <close@plt>
  412498:	tbnz	w20, #31, 4125a8 <ferror@plt+0xfeb8>
  41249c:	ldr	w8, [sp]
  4124a0:	ldrh	w9, [sp, #4]
  4124a4:	mov	w10, #0x696c                	// #26988
  4124a8:	movk	w10, #0x6576, lsl #16
  4124ac:	mov	w11, #0xa                   	// #10
  4124b0:	eor	w8, w8, w10
  4124b4:	eor	w9, w9, w11
  4124b8:	orr	w8, w8, w9
  4124bc:	cbz	w8, 4125f8 <ferror@plt+0xff08>
  4124c0:	ldr	x8, [sp]
  4124c4:	mov	x9, #0x6f63                	// #28515
  4124c8:	movk	x9, #0x696d, lsl #16
  4124cc:	movk	x9, #0x676e, lsl #32
  4124d0:	movk	x9, #0xa, lsl #48
  4124d4:	cmp	x8, x9
  4124d8:	b.eq	412590 <ferror@plt+0xfea0>  // b.none
  4124dc:	ldr	w8, [sp]
  4124e0:	ldur	w9, [sp, #3]
  4124e4:	mov	w10, #0x6f67                	// #28519
  4124e8:	mov	w11, #0x676e                	// #26478
  4124ec:	movk	w10, #0x6e69, lsl #16
  4124f0:	movk	w11, #0xa, lsl #16
  4124f4:	eor	w8, w8, w10
  4124f8:	eor	w9, w9, w11
  4124fc:	orr	w8, w8, w9
  412500:	cbz	w8, 412600 <ferror@plt+0xff10>
  412504:	ldr	x0, [x19]
  412508:	bl	40c5fc <ferror@plt+0x9f0c>
  41250c:	cmp	w0, #0x3
  412510:	b.lt	412544 <ferror@plt+0xfe54>  // b.tstop
  412514:	ldr	x0, [x19]
  412518:	adrp	x2, 41a000 <ferror@plt+0x17910>
  41251c:	adrp	x4, 41a000 <ferror@plt+0x17910>
  412520:	adrp	x5, 41a000 <ferror@plt+0x17910>
  412524:	add	x2, x2, #0xa44
  412528:	add	x4, x4, #0xdec
  41252c:	add	x5, x5, #0xe39
  412530:	add	x6, sp, #0x80
  412534:	mov	x7, sp
  412538:	mov	w1, #0x3                   	// #3
  41253c:	mov	w3, #0x6f3                 	// #1779
  412540:	bl	40c27c <ferror@plt+0x9b8c>
  412544:	mov	w20, #0xffffffea            	// #-22
  412548:	b	412604 <ferror@plt+0xff14>
  41254c:	bl	402640 <__errno_location@plt>
  412550:	ldr	w19, [x0]
  412554:	mov	w0, w19
  412558:	bl	402340 <strerror@plt>
  41255c:	cmp	w20, #0xb
  412560:	b.lt	412598 <ferror@plt+0xfea8>  // b.tstop
  412564:	add	x8, sp, #0x80
  412568:	add	x8, x8, w20, sxtw
  41256c:	add	x0, sp, #0x80
  412570:	mov	x1, sp
  412574:	sturb	wzr, [x8, #-10]
  412578:	bl	4164d8 <ferror@plt+0x13de8>
  41257c:	cbnz	w0, 412598 <ferror@plt+0xfea8>
  412580:	ldr	w8, [sp, #16]
  412584:	and	w8, w8, #0xf000
  412588:	cmp	w8, #0x4, lsl #12
  41258c:	b.ne	412598 <ferror@plt+0xfea8>  // b.any
  412590:	mov	w20, #0x2                   	// #2
  412594:	b	412604 <ferror@plt+0xff14>
  412598:	mov	w0, w19
  41259c:	neg	w20, w19
  4125a0:	bl	402340 <strerror@plt>
  4125a4:	b	412604 <ferror@plt+0xff14>
  4125a8:	ldr	x0, [x19]
  4125ac:	bl	40c5fc <ferror@plt+0x9f0c>
  4125b0:	cmp	w0, #0x3
  4125b4:	b.lt	412604 <ferror@plt+0xff14>  // b.tstop
  4125b8:	ldr	x19, [x19]
  4125bc:	neg	w0, w20
  4125c0:	bl	402340 <strerror@plt>
  4125c4:	adrp	x2, 41a000 <ferror@plt+0x17910>
  4125c8:	adrp	x4, 41a000 <ferror@plt+0x17910>
  4125cc:	adrp	x5, 41a000 <ferror@plt+0x17910>
  4125d0:	mov	x7, x0
  4125d4:	add	x2, x2, #0xa44
  4125d8:	add	x4, x4, #0xdec
  4125dc:	add	x5, x5, #0xe06
  4125e0:	add	x6, sp, #0x80
  4125e4:	mov	w1, #0x3                   	// #3
  4125e8:	mov	w3, #0x6e8                 	// #1768
  4125ec:	mov	x0, x19
  4125f0:	bl	40c27c <ferror@plt+0x9b8c>
  4125f4:	b	412604 <ferror@plt+0xff14>
  4125f8:	mov	w20, #0x1                   	// #1
  4125fc:	b	412604 <ferror@plt+0xff14>
  412600:	mov	w20, #0x3                   	// #3
  412604:	mov	w0, w20
  412608:	add	sp, sp, #0x1, lsl #12
  41260c:	add	sp, sp, #0x80
  412610:	ldp	x20, x19, [sp, #32]
  412614:	ldp	x28, x21, [sp, #16]
  412618:	ldp	x29, x30, [sp], #48
  41261c:	ret
  412620:	stp	x29, x30, [sp, #-80]!
  412624:	stp	x28, x25, [sp, #16]
  412628:	stp	x24, x23, [sp, #32]
  41262c:	stp	x22, x21, [sp, #48]
  412630:	stp	x20, x19, [sp, #64]
  412634:	mov	x29, sp
  412638:	sub	sp, sp, #0x1, lsl #12
  41263c:	sub	sp, sp, #0x20
  412640:	mov	x21, #0xfffffffffffffffe    	// #-2
  412644:	str	x21, [sp, #24]
  412648:	cbz	x0, 4128e8 <ferror@plt+0x101f8>
  41264c:	ldr	x3, [x0, #16]
  412650:	adrp	x2, 41a000 <ferror@plt+0x17910>
  412654:	mov	x20, x0
  412658:	add	x2, x2, #0xe4b
  41265c:	add	x0, sp, #0x20
  412660:	mov	w1, #0x1000                	// #4096
  412664:	bl	4021f0 <snprintf@plt>
  412668:	add	x0, sp, #0x20
  41266c:	mov	w1, #0x80000               	// #524288
  412670:	bl	402250 <open@plt>
  412674:	tbnz	w0, #31, 4126ec <ferror@plt+0xfffc>
  412678:	adrp	x1, 41a000 <ferror@plt+0x17910>
  41267c:	add	x1, x1, #0xe5a
  412680:	mov	w2, #0x80000               	// #524288
  412684:	mov	w19, w0
  412688:	bl	402610 <openat@plt>
  41268c:	tbnz	w0, #31, 4126fc <ferror@plt+0x1000c>
  412690:	add	x1, sp, #0x18
  412694:	mov	w2, #0xa                   	// #10
  412698:	mov	w21, w0
  41269c:	bl	40bd78 <ferror@plt+0x9688>
  4126a0:	tbz	w0, #31, 4126e0 <ferror@plt+0xfff0>
  4126a4:	ldr	x0, [x20]
  4126a8:	bl	40c5fc <ferror@plt+0x9f0c>
  4126ac:	cmp	w0, #0x3
  4126b0:	b.lt	4126e0 <ferror@plt+0xfff0>  // b.tstop
  4126b4:	ldr	x0, [x20]
  4126b8:	adrp	x2, 41a000 <ferror@plt+0x17910>
  4126bc:	adrp	x4, 41a000 <ferror@plt+0x17910>
  4126c0:	adrp	x5, 41a000 <ferror@plt+0x17910>
  4126c4:	add	x2, x2, #0xa44
  4126c8:	add	x4, x4, #0xe63
  4126cc:	add	x5, x5, #0xe78
  4126d0:	add	x6, sp, #0x20
  4126d4:	mov	w1, #0x3                   	// #3
  4126d8:	mov	w3, #0x71a                 	// #1818
  4126dc:	bl	40c27c <ferror@plt+0x9b8c>
  4126e0:	mov	w0, w21
  4126e4:	bl	402350 <close@plt>
  4126e8:	b	4128dc <ferror@plt+0x101ec>
  4126ec:	bl	402640 <__errno_location@plt>
  4126f0:	ldrsw	x8, [x0]
  4126f4:	neg	x21, x8
  4126f8:	b	4128e8 <ferror@plt+0x101f8>
  4126fc:	adrp	x0, 41a000 <ferror@plt+0x17910>
  412700:	adrp	x1, 41b000 <ferror@plt+0x18910>
  412704:	add	x0, x0, #0xd33
  412708:	add	x1, x1, #0x5c
  41270c:	bl	402230 <fopen@plt>
  412710:	cbz	x0, 4127b8 <ferror@plt+0x100c8>
  412714:	mov	x21, x0
  412718:	add	x0, sp, #0x20
  41271c:	mov	w1, #0x1000                	// #4096
  412720:	mov	x2, x21
  412724:	add	x25, sp, #0x20
  412728:	bl	402130 <fgets_unlocked@plt>
  41272c:	cbz	x0, 4128d4 <ferror@plt+0x101e4>
  412730:	adrp	x23, 418000 <ferror@plt+0x15910>
  412734:	mov	w22, wzr
  412738:	add	x23, x23, #0xd67
  41273c:	b	412754 <ferror@plt+0x10064>
  412740:	add	x0, sp, #0x20
  412744:	mov	w1, #0x1000                	// #4096
  412748:	mov	x2, x21
  41274c:	bl	402130 <fgets_unlocked@plt>
  412750:	cbz	x0, 4128d4 <ferror@plt+0x101e4>
  412754:	add	x0, sp, #0x20
  412758:	bl	4020b0 <strlen@plt>
  41275c:	mov	x24, x0
  412760:	add	x0, sp, #0x20
  412764:	add	x2, sp, #0x10
  412768:	mov	x1, x23
  41276c:	bl	402220 <strtok_r@plt>
  412770:	add	w22, w22, #0x1
  412774:	cbz	x0, 412784 <ferror@plt+0x10094>
  412778:	ldr	x1, [x20, #16]
  41277c:	bl	402430 <strcmp@plt>
  412780:	cbz	w0, 41281c <ferror@plt+0x1012c>
  412784:	add	x8, x24, x25
  412788:	ldurb	w8, [x8, #-1]
  41278c:	cmp	w8, #0xa
  412790:	b.eq	412740 <ferror@plt+0x10050>  // b.none
  412794:	add	x0, sp, #0x20
  412798:	mov	w1, #0x1000                	// #4096
  41279c:	mov	x2, x21
  4127a0:	bl	402130 <fgets_unlocked@plt>
  4127a4:	cbz	x0, 412740 <ferror@plt+0x10050>
  4127a8:	add	x0, sp, #0x20
  4127ac:	bl	4020b0 <strlen@plt>
  4127b0:	add	x8, x0, x25
  4127b4:	b	412788 <ferror@plt+0x10098>
  4127b8:	bl	402640 <__errno_location@plt>
  4127bc:	mov	x22, x0
  4127c0:	ldrsw	x8, [x0]
  4127c4:	ldr	x0, [x20]
  4127c8:	neg	x21, x8
  4127cc:	bl	40c5fc <ferror@plt+0x9f0c>
  4127d0:	cmp	w0, #0x3
  4127d4:	b.lt	412810 <ferror@plt+0x10120>  // b.tstop
  4127d8:	ldr	w0, [x22]
  4127dc:	ldr	x20, [x20]
  4127e0:	bl	402340 <strerror@plt>
  4127e4:	adrp	x2, 41a000 <ferror@plt+0x17910>
  4127e8:	adrp	x4, 41a000 <ferror@plt+0x17910>
  4127ec:	adrp	x5, 41a000 <ferror@plt+0x17910>
  4127f0:	mov	x6, x0
  4127f4:	add	x2, x2, #0xa44
  4127f8:	add	x4, x4, #0xe63
  4127fc:	add	x5, x5, #0xd5d
  412800:	mov	w1, #0x3                   	// #3
  412804:	mov	w3, #0x724                 	// #1828
  412808:	mov	x0, x20
  41280c:	bl	40c27c <ferror@plt+0x9b8c>
  412810:	mov	w0, w19
  412814:	bl	402350 <close@plt>
  412818:	b	4128e8 <ferror@plt+0x101f8>
  41281c:	adrp	x1, 418000 <ferror@plt+0x15910>
  412820:	add	x1, x1, #0xd67
  412824:	add	x2, sp, #0x10
  412828:	mov	x0, xzr
  41282c:	bl	402220 <strtok_r@plt>
  412830:	cbz	x0, 412890 <ferror@plt+0x101a0>
  412834:	add	x1, sp, #0x8
  412838:	mov	w2, #0xa                   	// #10
  41283c:	mov	x23, x0
  412840:	bl	402470 <strtol@plt>
  412844:	ldr	x8, [sp, #8]
  412848:	cmp	x8, x23
  41284c:	b.eq	412858 <ferror@plt+0x10168>  // b.none
  412850:	ldrb	w8, [x8]
  412854:	cbz	w8, 4128d0 <ferror@plt+0x101e0>
  412858:	ldr	x0, [x20]
  41285c:	bl	40c5fc <ferror@plt+0x9f0c>
  412860:	cmp	w0, #0x3
  412864:	b.lt	4128d4 <ferror@plt+0x101e4>  // b.tstop
  412868:	ldr	x0, [x20]
  41286c:	adrp	x2, 41a000 <ferror@plt+0x17910>
  412870:	adrp	x4, 41a000 <ferror@plt+0x17910>
  412874:	adrp	x5, 41a000 <ferror@plt+0x17910>
  412878:	add	x2, x2, #0xa44
  41287c:	add	x4, x4, #0xe63
  412880:	add	x5, x5, #0xe99
  412884:	mov	w1, #0x3                   	// #3
  412888:	mov	w3, #0x73c                 	// #1852
  41288c:	b	4128c4 <ferror@plt+0x101d4>
  412890:	ldr	x0, [x20]
  412894:	bl	40c5fc <ferror@plt+0x9f0c>
  412898:	cmp	w0, #0x3
  41289c:	b.lt	4128d4 <ferror@plt+0x101e4>  // b.tstop
  4128a0:	ldr	x0, [x20]
  4128a4:	adrp	x2, 41a000 <ferror@plt+0x17910>
  4128a8:	adrp	x4, 41a000 <ferror@plt+0x17910>
  4128ac:	adrp	x5, 41a000 <ferror@plt+0x17910>
  4128b0:	add	x2, x2, #0xa44
  4128b4:	add	x4, x4, #0xe63
  4128b8:	add	x5, x5, #0xe99
  4128bc:	mov	w1, #0x3                   	// #3
  4128c0:	mov	w3, #0x735                 	// #1845
  4128c4:	mov	w6, w22
  4128c8:	bl	40c27c <ferror@plt+0x9b8c>
  4128cc:	b	4128d4 <ferror@plt+0x101e4>
  4128d0:	str	x0, [sp, #24]
  4128d4:	mov	x0, x21
  4128d8:	bl	402200 <fclose@plt>
  4128dc:	mov	w0, w19
  4128e0:	bl	402350 <close@plt>
  4128e4:	ldr	x21, [sp, #24]
  4128e8:	mov	x0, x21
  4128ec:	add	sp, sp, #0x1, lsl #12
  4128f0:	add	sp, sp, #0x20
  4128f4:	ldp	x20, x19, [sp, #64]
  4128f8:	ldp	x22, x21, [sp, #48]
  4128fc:	ldp	x24, x23, [sp, #32]
  412900:	ldp	x28, x25, [sp, #16]
  412904:	ldp	x29, x30, [sp], #80
  412908:	ret
  41290c:	stp	x29, x30, [sp, #-48]!
  412910:	stp	x28, x21, [sp, #16]
  412914:	stp	x20, x19, [sp, #32]
  412918:	mov	x29, sp
  41291c:	sub	sp, sp, #0x1, lsl #12
  412920:	sub	sp, sp, #0x10
  412924:	cbz	x0, 41297c <ferror@plt+0x1028c>
  412928:	ldr	x3, [x0, #16]
  41292c:	adrp	x2, 41a000 <ferror@plt+0x17910>
  412930:	mov	x20, x0
  412934:	add	x2, x2, #0xec2
  412938:	add	x0, sp, #0x10
  41293c:	mov	w1, #0x1000                	// #4096
  412940:	bl	4021f0 <snprintf@plt>
  412944:	add	x0, sp, #0x10
  412948:	mov	w1, #0x80000               	// #524288
  41294c:	bl	402250 <open@plt>
  412950:	tbnz	w0, #31, 412984 <ferror@plt+0x10294>
  412954:	add	x1, sp, #0x8
  412958:	mov	w2, #0xa                   	// #10
  41295c:	mov	w21, w0
  412960:	bl	40bd78 <ferror@plt+0x9688>
  412964:	mov	w19, w0
  412968:	mov	w0, w21
  41296c:	bl	402350 <close@plt>
  412970:	tbnz	w19, #31, 412998 <ferror@plt+0x102a8>
  412974:	ldr	w19, [sp, #8]
  412978:	b	4129e4 <ferror@plt+0x102f4>
  41297c:	mov	w19, #0xfffffffe            	// #-2
  412980:	b	4129e4 <ferror@plt+0x102f4>
  412984:	bl	402640 <__errno_location@plt>
  412988:	ldr	w0, [x0]
  41298c:	neg	w19, w0
  412990:	bl	402340 <strerror@plt>
  412994:	b	4129e4 <ferror@plt+0x102f4>
  412998:	ldr	x0, [x20]
  41299c:	bl	40c5fc <ferror@plt+0x9f0c>
  4129a0:	cmp	w0, #0x3
  4129a4:	b.lt	4129e4 <ferror@plt+0x102f4>  // b.tstop
  4129a8:	ldr	x20, [x20]
  4129ac:	neg	w0, w19
  4129b0:	bl	402340 <strerror@plt>
  4129b4:	adrp	x2, 41a000 <ferror@plt+0x17910>
  4129b8:	adrp	x4, 41a000 <ferror@plt+0x17910>
  4129bc:	adrp	x5, 41a000 <ferror@plt+0x17910>
  4129c0:	mov	x7, x0
  4129c4:	add	x2, x2, #0xa44
  4129c8:	add	x4, x4, #0xed8
  4129cc:	add	x5, x5, #0xeef
  4129d0:	add	x6, sp, #0x10
  4129d4:	mov	w1, #0x3                   	// #3
  4129d8:	mov	w3, #0x76c                 	// #1900
  4129dc:	mov	x0, x20
  4129e0:	bl	40c27c <ferror@plt+0x9b8c>
  4129e4:	mov	w0, w19
  4129e8:	add	sp, sp, #0x1, lsl #12
  4129ec:	add	sp, sp, #0x10
  4129f0:	ldp	x20, x19, [sp, #32]
  4129f4:	ldp	x28, x21, [sp, #16]
  4129f8:	ldp	x29, x30, [sp], #48
  4129fc:	ret
  412a00:	stp	x29, x30, [sp, #-96]!
  412a04:	stp	x28, x27, [sp, #16]
  412a08:	stp	x26, x25, [sp, #32]
  412a0c:	stp	x24, x23, [sp, #48]
  412a10:	stp	x22, x21, [sp, #64]
  412a14:	stp	x20, x19, [sp, #80]
  412a18:	mov	x29, sp
  412a1c:	sub	sp, sp, #0x1, lsl #12
  412a20:	sub	sp, sp, #0x10
  412a24:	cbz	x0, 412c04 <ferror@plt+0x10514>
  412a28:	ldr	x8, [x0]
  412a2c:	mov	x19, x0
  412a30:	cbz	x8, 412c04 <ferror@plt+0x10514>
  412a34:	ldr	x3, [x19, #16]
  412a38:	adrp	x2, 41a000 <ferror@plt+0x17910>
  412a3c:	add	x2, x2, #0xf17
  412a40:	add	x0, sp, #0x8
  412a44:	mov	w1, #0x1000                	// #4096
  412a48:	bl	4021f0 <snprintf@plt>
  412a4c:	add	x0, sp, #0x8
  412a50:	bl	402170 <opendir@plt>
  412a54:	cbz	x0, 412b98 <ferror@plt+0x104a8>
  412a58:	mov	x21, x0
  412a5c:	bl	4022e0 <readdir@plt>
  412a60:	mov	x20, xzr
  412a64:	cbz	x0, 412b8c <ferror@plt+0x1049c>
  412a68:	adrp	x22, 41a000 <ferror@plt+0x17910>
  412a6c:	adrp	x23, 41a000 <ferror@plt+0x17910>
  412a70:	adrp	x24, 41a000 <ferror@plt+0x17910>
  412a74:	adrp	x25, 419000 <ferror@plt+0x16910>
  412a78:	add	x22, x22, #0xa44
  412a7c:	add	x23, x23, #0xf2e
  412a80:	add	x24, x24, #0xf46
  412a84:	add	x25, x25, #0x87
  412a88:	b	412aa8 <ferror@plt+0x103b8>
  412a8c:	mov	w8, #0x6                   	// #6
  412a90:	cbz	w8, 412a9c <ferror@plt+0x103ac>
  412a94:	cmp	w8, #0x6
  412a98:	b.ne	412bec <ferror@plt+0x104fc>  // b.any
  412a9c:	mov	x0, x21
  412aa0:	bl	4022e0 <readdir@plt>
  412aa4:	cbz	x0, 412b8c <ferror@plt+0x1049c>
  412aa8:	mov	x26, x0
  412aac:	ldrb	w8, [x26, #19]!
  412ab0:	cmp	w8, #0x2e
  412ab4:	b.ne	412ad0 <ferror@plt+0x103e0>  // b.any
  412ab8:	ldrb	w8, [x0, #20]
  412abc:	cbz	w8, 412a8c <ferror@plt+0x1039c>
  412ac0:	cmp	w8, #0x2e
  412ac4:	b.ne	412ad0 <ferror@plt+0x103e0>  // b.any
  412ac8:	ldrb	w8, [x0, #21]
  412acc:	cbz	w8, 412a8c <ferror@plt+0x1039c>
  412ad0:	ldr	x0, [x19]
  412ad4:	mov	x2, sp
  412ad8:	mov	x1, x26
  412adc:	bl	410cec <ferror@plt+0xe5fc>
  412ae0:	tbnz	w0, #31, 412b04 <ferror@plt+0x10414>
  412ae4:	ldr	x1, [sp]
  412ae8:	mov	x0, x20
  412aec:	bl	40d4d0 <ferror@plt+0xade0>
  412af0:	cbz	x0, 412b4c <ferror@plt+0x1045c>
  412af4:	mov	w8, wzr
  412af8:	mov	x20, x0
  412afc:	cbnz	w8, 412a94 <ferror@plt+0x103a4>
  412b00:	b	412a9c <ferror@plt+0x103ac>
  412b04:	mov	w27, w0
  412b08:	ldr	x0, [x19]
  412b0c:	bl	40c5fc <ferror@plt+0x9f0c>
  412b10:	cmp	w0, #0x3
  412b14:	b.lt	412b80 <ferror@plt+0x10490>  // b.tstop
  412b18:	ldr	x28, [x19]
  412b1c:	neg	w0, w27
  412b20:	bl	402340 <strerror@plt>
  412b24:	mov	x7, x0
  412b28:	mov	w1, #0x3                   	// #3
  412b2c:	mov	w3, #0x79e                 	// #1950
  412b30:	mov	x0, x28
  412b34:	mov	x2, x22
  412b38:	mov	x4, x23
  412b3c:	mov	x5, x24
  412b40:	mov	x6, x26
  412b44:	bl	40c27c <ferror@plt+0x9b8c>
  412b48:	b	412b80 <ferror@plt+0x10490>
  412b4c:	ldr	x0, [x19]
  412b50:	bl	40c5fc <ferror@plt+0x9f0c>
  412b54:	cmp	w0, #0x3
  412b58:	b.lt	412b78 <ferror@plt+0x10488>  // b.tstop
  412b5c:	ldr	x0, [x19]
  412b60:	mov	w1, #0x3                   	// #3
  412b64:	mov	w3, #0x7a6                 	// #1958
  412b68:	mov	x2, x22
  412b6c:	mov	x4, x23
  412b70:	mov	x5, x25
  412b74:	bl	40c27c <ferror@plt+0x9b8c>
  412b78:	ldr	x0, [sp]
  412b7c:	bl	410f6c <ferror@plt+0xe87c>
  412b80:	mov	w8, #0x9                   	// #9
  412b84:	cbnz	w8, 412a94 <ferror@plt+0x103a4>
  412b88:	b	412a9c <ferror@plt+0x103ac>
  412b8c:	mov	x0, x21
  412b90:	bl	402320 <closedir@plt>
  412b94:	b	412c08 <ferror@plt+0x10518>
  412b98:	ldr	x0, [x19]
  412b9c:	bl	40c5fc <ferror@plt+0x9f0c>
  412ba0:	cmp	w0, #0x3
  412ba4:	b.lt	412c04 <ferror@plt+0x10514>  // b.tstop
  412ba8:	ldr	x19, [x19]
  412bac:	bl	402640 <__errno_location@plt>
  412bb0:	ldr	w0, [x0]
  412bb4:	bl	402340 <strerror@plt>
  412bb8:	adrp	x2, 41a000 <ferror@plt+0x17910>
  412bbc:	adrp	x4, 41a000 <ferror@plt+0x17910>
  412bc0:	adrp	x5, 41a000 <ferror@plt+0x17910>
  412bc4:	mov	x7, x0
  412bc8:	add	x2, x2, #0xa44
  412bcc:	add	x4, x4, #0xf2e
  412bd0:	add	x5, x5, #0xdd3
  412bd4:	add	x6, sp, #0x8
  412bd8:	mov	w1, #0x3                   	// #3
  412bdc:	mov	w3, #0x78b                 	// #1931
  412be0:	mov	x0, x19
  412be4:	bl	40c27c <ferror@plt+0x9b8c>
  412be8:	b	412c04 <ferror@plt+0x10514>
  412bec:	cmp	w8, #0x9
  412bf0:	b.ne	412c30 <ferror@plt+0x10540>  // b.any
  412bf4:	mov	x0, x21
  412bf8:	bl	402320 <closedir@plt>
  412bfc:	mov	x0, x20
  412c00:	bl	410c24 <ferror@plt+0xe534>
  412c04:	mov	x20, xzr
  412c08:	mov	x0, x20
  412c0c:	add	sp, sp, #0x1, lsl #12
  412c10:	add	sp, sp, #0x10
  412c14:	ldp	x20, x19, [sp, #80]
  412c18:	ldp	x22, x21, [sp, #64]
  412c1c:	ldp	x24, x23, [sp, #48]
  412c20:	ldp	x26, x25, [sp, #32]
  412c24:	ldp	x28, x27, [sp, #16]
  412c28:	ldp	x29, x30, [sp], #96
  412c2c:	ret
  412c30:	b	412c08 <ferror@plt+0x10518>
  412c34:	sub	sp, sp, #0xb0
  412c38:	stp	x20, x19, [sp, #160]
  412c3c:	movi	v0.2d, #0x0
  412c40:	mov	w20, #0xfffffffe            	// #-2
  412c44:	stp	x29, x30, [sp, #96]
  412c48:	stp	x26, x25, [sp, #112]
  412c4c:	stp	x24, x23, [sp, #128]
  412c50:	stp	x22, x21, [sp, #144]
  412c54:	add	x29, sp, #0x60
  412c58:	str	xzr, [sp, #80]
  412c5c:	stp	q0, q0, [sp, #48]
  412c60:	stp	q0, q0, [sp, #16]
  412c64:	str	q0, [sp]
  412c68:	cbz	x0, 412e44 <ferror@plt+0x10754>
  412c6c:	mov	x19, x1
  412c70:	cbz	x1, 412e44 <ferror@plt+0x10754>
  412c74:	ldr	x8, [x19]
  412c78:	cbnz	x8, 412e64 <ferror@plt+0x10774>
  412c7c:	mov	x21, x0
  412c80:	bl	412e84 <ferror@plt+0x10794>
  412c84:	cbz	x0, 412de0 <ferror@plt+0x106f0>
  412c88:	adrp	x1, 41b000 <ferror@plt+0x18910>
  412c8c:	add	x1, x1, #0x29
  412c90:	sub	x2, x29, #0x8
  412c94:	bl	414aec <ferror@plt+0x123fc>
  412c98:	mov	w20, w0
  412c9c:	tbnz	w0, #31, 412e44 <ferror@plt+0x10754>
  412ca0:	cbz	w20, 412d18 <ferror@plt+0x10628>
  412ca4:	mov	w8, w20
  412ca8:	mov	x25, xzr
  412cac:	lsl	x26, x8, #3
  412cb0:	ldur	x8, [x29, #-8]
  412cb4:	mov	w1, #0x3d                  	// #61
  412cb8:	ldr	x22, [x8, x25]
  412cbc:	mov	x0, x22
  412cc0:	bl	4024d0 <strchr@plt>
  412cc4:	cbz	x0, 412ce0 <ferror@plt+0x105f0>
  412cc8:	add	x24, x0, #0x1
  412ccc:	sub	x23, x0, x22
  412cd0:	mov	x0, x24
  412cd4:	bl	4020b0 <strlen@plt>
  412cd8:	mov	x4, x0
  412cdc:	b	412cf4 <ferror@plt+0x10604>
  412ce0:	mov	x0, x22
  412ce4:	bl	4020b0 <strlen@plt>
  412ce8:	mov	x23, x0
  412cec:	mov	x4, xzr
  412cf0:	mov	x24, x22
  412cf4:	mov	x0, x19
  412cf8:	mov	x1, x22
  412cfc:	mov	x2, x23
  412d00:	mov	x3, x24
  412d04:	bl	412eec <ferror@plt+0x107fc>
  412d08:	cbz	x0, 412e20 <ferror@plt+0x10730>
  412d0c:	add	x25, x25, #0x8
  412d10:	cmp	x26, x25
  412d14:	b.ne	412cb0 <ferror@plt+0x105c0>  // b.any
  412d18:	ldr	x0, [x21, #72]
  412d1c:	mov	x1, sp
  412d20:	bl	415fa8 <ferror@plt+0x138b8>
  412d24:	tbz	w0, #0, 412e24 <ferror@plt+0x10734>
  412d28:	ldr	x21, [sp, #48]
  412d2c:	mov	x0, x21
  412d30:	bl	4020b0 <strlen@plt>
  412d34:	adrp	x1, 41b000 <ferror@plt+0x18910>
  412d38:	mov	x4, x0
  412d3c:	add	x1, x1, #0x32
  412d40:	mov	w2, #0x6                   	// #6
  412d44:	mov	x0, x19
  412d48:	mov	x3, x21
  412d4c:	bl	412eec <ferror@plt+0x107fc>
  412d50:	cbz	x0, 412e0c <ferror@plt+0x1071c>
  412d54:	ldp	x3, x4, [sp]
  412d58:	adrp	x1, 41b000 <ferror@plt+0x18910>
  412d5c:	add	x1, x1, #0x39
  412d60:	mov	w2, #0x6                   	// #6
  412d64:	mov	x0, x19
  412d68:	bl	412eec <ferror@plt+0x107fc>
  412d6c:	cbz	x0, 412df0 <ferror@plt+0x10700>
  412d70:	ldp	x3, x4, [sp, #16]
  412d74:	adrp	x1, 41b000 <ferror@plt+0x18910>
  412d78:	add	x1, x1, #0x40
  412d7c:	mov	w2, #0x7                   	// #7
  412d80:	mov	x0, x19
  412d84:	bl	412f5c <ferror@plt+0x1086c>
  412d88:	cbz	x0, 412df8 <ferror@plt+0x10708>
  412d8c:	ldr	x21, [sp, #40]
  412d90:	mov	x0, x21
  412d94:	bl	4020b0 <strlen@plt>
  412d98:	adrp	x1, 41b000 <ferror@plt+0x18910>
  412d9c:	mov	x4, x0
  412da0:	add	x1, x1, #0x48
  412da4:	mov	w2, #0xc                   	// #12
  412da8:	mov	x0, x19
  412dac:	mov	x3, x21
  412db0:	bl	412eec <ferror@plt+0x107fc>
  412db4:	cbz	x0, 412e00 <ferror@plt+0x10710>
  412db8:	ldp	x3, x4, [sp, #56]
  412dbc:	adrp	x1, 41b000 <ferror@plt+0x18910>
  412dc0:	add	x1, x1, #0x55
  412dc4:	mov	w2, #0x9                   	// #9
  412dc8:	mov	x0, x19
  412dcc:	bl	412f5c <ferror@plt+0x1086c>
  412dd0:	cbz	x0, 412e08 <ferror@plt+0x10718>
  412dd4:	mov	w8, wzr
  412dd8:	add	w20, w20, #0x5
  412ddc:	b	412e10 <ferror@plt+0x10720>
  412de0:	bl	402640 <__errno_location@plt>
  412de4:	ldr	w8, [x0]
  412de8:	neg	w20, w8
  412dec:	b	412e44 <ferror@plt+0x10754>
  412df0:	add	w20, w20, #0x1
  412df4:	b	412e0c <ferror@plt+0x1071c>
  412df8:	add	w20, w20, #0x2
  412dfc:	b	412e0c <ferror@plt+0x1071c>
  412e00:	add	w20, w20, #0x3
  412e04:	b	412e0c <ferror@plt+0x1071c>
  412e08:	add	w20, w20, #0x4
  412e0c:	mov	w8, #0x5                   	// #5
  412e10:	cmp	w8, #0x5
  412e14:	b.eq	412e20 <ferror@plt+0x10730>  // b.none
  412e18:	cbz	w8, 412e24 <ferror@plt+0x10734>
  412e1c:	b	412e44 <ferror@plt+0x10754>
  412e20:	mov	w20, #0xfffffff4            	// #-12
  412e24:	mov	x0, sp
  412e28:	bl	416194 <ferror@plt+0x13aa4>
  412e2c:	tbz	w20, #31, 412e3c <ferror@plt+0x1074c>
  412e30:	ldr	x0, [x19]
  412e34:	bl	412ff4 <ferror@plt+0x10904>
  412e38:	str	xzr, [x19]
  412e3c:	ldur	x0, [x29, #-8]
  412e40:	bl	4024a0 <free@plt>
  412e44:	mov	w0, w20
  412e48:	ldp	x20, x19, [sp, #160]
  412e4c:	ldp	x22, x21, [sp, #144]
  412e50:	ldp	x24, x23, [sp, #128]
  412e54:	ldp	x26, x25, [sp, #112]
  412e58:	ldp	x29, x30, [sp, #96]
  412e5c:	add	sp, sp, #0xb0
  412e60:	ret
  412e64:	adrp	x0, 41b000 <ferror@plt+0x18910>
  412e68:	adrp	x1, 41a000 <ferror@plt+0x17910>
  412e6c:	adrp	x3, 41a000 <ferror@plt+0x17910>
  412e70:	add	x0, x0, #0x1bf
  412e74:	add	x1, x1, #0xa44
  412e78:	add	x3, x3, #0xfdf
  412e7c:	mov	w2, #0x8e9                 	// #2281
  412e80:	bl	402630 <__assert_fail@plt>
  412e84:	stp	x29, x30, [sp, #-32]!
  412e88:	ldr	x8, [x0, #72]
  412e8c:	str	x19, [sp, #16]
  412e90:	mov	x19, x0
  412e94:	mov	x29, sp
  412e98:	cbz	x8, 412eb0 <ferror@plt+0x107c0>
  412e9c:	ldr	x0, [x19, #72]
  412ea0:	bl	413c00 <ferror@plt+0x11510>
  412ea4:	ldr	x19, [sp, #16]
  412ea8:	ldp	x29, x30, [sp], #32
  412eac:	ret
  412eb0:	mov	x0, x19
  412eb4:	bl	41136c <ferror@plt+0xec7c>
  412eb8:	cbz	x0, 412ed4 <ferror@plt+0x107e4>
  412ebc:	mov	x1, x0
  412ec0:	ldr	x0, [x19]
  412ec4:	bl	413c30 <ferror@plt+0x11540>
  412ec8:	str	x0, [x19, #72]
  412ecc:	cbnz	x0, 412e9c <ferror@plt+0x107ac>
  412ed0:	b	412ea4 <ferror@plt+0x107b4>
  412ed4:	bl	402640 <__errno_location@plt>
  412ed8:	mov	x8, x0
  412edc:	mov	w9, #0x2                   	// #2
  412ee0:	mov	x0, xzr
  412ee4:	str	w9, [x8]
  412ee8:	b	412ea4 <ferror@plt+0x107b4>
  412eec:	stp	x29, x30, [sp, #-48]!
  412ef0:	stp	x20, x19, [sp, #32]
  412ef4:	mov	x19, x0
  412ef8:	mov	x0, x1
  412efc:	mov	x1, x2
  412f00:	mov	x2, x3
  412f04:	mov	x3, x4
  412f08:	str	x21, [sp, #16]
  412f0c:	mov	x29, sp
  412f10:	bl	413a54 <ferror@plt+0x11364>
  412f14:	cbz	x0, 412f38 <ferror@plt+0x10848>
  412f18:	mov	x21, x0
  412f1c:	ldr	x0, [x19]
  412f20:	mov	x1, x21
  412f24:	bl	40d4d0 <ferror@plt+0xade0>
  412f28:	mov	x20, x0
  412f2c:	cbz	x0, 412f40 <ferror@plt+0x10850>
  412f30:	str	x20, [x19]
  412f34:	b	412f48 <ferror@plt+0x10858>
  412f38:	mov	x20, xzr
  412f3c:	b	412f48 <ferror@plt+0x10858>
  412f40:	mov	x0, x21
  412f44:	bl	41304c <ferror@plt+0x1095c>
  412f48:	mov	x0, x20
  412f4c:	ldp	x20, x19, [sp, #32]
  412f50:	ldr	x21, [sp, #16]
  412f54:	ldp	x29, x30, [sp], #48
  412f58:	ret
  412f5c:	stp	x29, x30, [sp, #-48]!
  412f60:	stp	x22, x21, [sp, #16]
  412f64:	stp	x20, x19, [sp, #32]
  412f68:	mov	x19, x2
  412f6c:	mov	x20, x1
  412f70:	mov	x21, x0
  412f74:	mov	x29, sp
  412f78:	cbz	x4, 412fd4 <ferror@plt+0x108e4>
  412f7c:	mov	x0, x3
  412f80:	mov	x1, x4
  412f84:	bl	413ae4 <ferror@plt+0x113f4>
  412f88:	cbz	x0, 412fbc <ferror@plt+0x108cc>
  412f8c:	mov	x22, x0
  412f90:	bl	4020b0 <strlen@plt>
  412f94:	mov	x4, x0
  412f98:	mov	x0, x21
  412f9c:	mov	x1, x20
  412fa0:	mov	x2, x19
  412fa4:	mov	x3, x22
  412fa8:	bl	412eec <ferror@plt+0x107fc>
  412fac:	mov	x19, x0
  412fb0:	mov	x0, x22
  412fb4:	bl	4024a0 <free@plt>
  412fb8:	cbnz	x19, 412fc0 <ferror@plt+0x108d0>
  412fbc:	mov	x19, xzr
  412fc0:	mov	x0, x19
  412fc4:	ldp	x20, x19, [sp, #32]
  412fc8:	ldp	x22, x21, [sp, #16]
  412fcc:	ldp	x29, x30, [sp], #48
  412fd0:	ret
  412fd4:	mov	x0, x21
  412fd8:	mov	x1, x20
  412fdc:	mov	x2, x19
  412fe0:	mov	x3, xzr
  412fe4:	bl	412eec <ferror@plt+0x107fc>
  412fe8:	mov	x19, x0
  412fec:	cbnz	x0, 412fc0 <ferror@plt+0x108d0>
  412ff0:	b	412fbc <ferror@plt+0x108cc>
  412ff4:	stp	x29, x30, [sp, #-32]!
  412ff8:	str	x19, [sp, #16]
  412ffc:	mov	x29, sp
  413000:	cbz	x0, 413020 <ferror@plt+0x10930>
  413004:	mov	x19, x0
  413008:	ldr	x0, [x19, #16]
  41300c:	bl	41304c <ferror@plt+0x1095c>
  413010:	mov	x0, x19
  413014:	bl	40d6c0 <ferror@plt+0xafd0>
  413018:	mov	x19, x0
  41301c:	cbnz	x0, 413008 <ferror@plt+0x10918>
  413020:	ldr	x19, [sp, #16]
  413024:	ldp	x29, x30, [sp], #32
  413028:	ret
  41302c:	cbz	x0, 413038 <ferror@plt+0x10948>
  413030:	ldr	x8, [x0, #16]
  413034:	ldr	x0, [x8]
  413038:	ret
  41303c:	cbz	x0, 413048 <ferror@plt+0x10958>
  413040:	ldr	x8, [x0, #16]
  413044:	add	x0, x8, #0x8
  413048:	ret
  41304c:	stp	x29, x30, [sp, #-16]!
  413050:	mov	x29, sp
  413054:	bl	4024a0 <free@plt>
  413058:	ldp	x29, x30, [sp], #16
  41305c:	ret
  413060:	sub	sp, sp, #0x50
  413064:	stp	x20, x19, [sp, #64]
  413068:	mov	w20, #0xfffffffe            	// #-2
  41306c:	stp	x29, x30, [sp, #16]
  413070:	stp	x24, x23, [sp, #32]
  413074:	stp	x22, x21, [sp, #48]
  413078:	add	x29, sp, #0x10
  41307c:	cbz	x0, 413158 <ferror@plt+0x10a68>
  413080:	mov	x19, x1
  413084:	cbz	x1, 413158 <ferror@plt+0x10a68>
  413088:	ldr	x8, [x19]
  41308c:	cbnz	x8, 413180 <ferror@plt+0x10a90>
  413090:	bl	412e84 <ferror@plt+0x10794>
  413094:	cbz	x0, 41314c <ferror@plt+0x10a5c>
  413098:	add	x1, sp, #0x8
  41309c:	bl	414cb4 <ferror@plt+0x125c4>
  4130a0:	mov	w20, w0
  4130a4:	tbnz	w0, #31, 413158 <ferror@plt+0x10a68>
  4130a8:	cbz	w20, 413138 <ferror@plt+0x10a48>
  4130ac:	mov	w8, #0x18                  	// #24
  4130b0:	mov	x23, xzr
  4130b4:	mov	w22, wzr
  4130b8:	umull	x24, w20, w8
  4130bc:	ldr	x8, [sp, #8]
  4130c0:	add	x8, x8, x23
  4130c4:	ldr	x0, [x8]
  4130c8:	ldr	x1, [x8, #16]
  4130cc:	bl	4131a0 <ferror@plt+0x10ab0>
  4130d0:	cbz	x0, 4130f8 <ferror@plt+0x10a08>
  4130d4:	mov	x21, x0
  4130d8:	ldr	x0, [x19]
  4130dc:	mov	x1, x21
  4130e0:	bl	40d4d0 <ferror@plt+0xade0>
  4130e4:	cbz	x0, 413108 <ferror@plt+0x10a18>
  4130e8:	mov	w8, wzr
  4130ec:	str	x0, [x19]
  4130f0:	cbz	w8, 41312c <ferror@plt+0x10a3c>
  4130f4:	b	413174 <ferror@plt+0x10a84>
  4130f8:	bl	402640 <__errno_location@plt>
  4130fc:	ldr	w8, [x0]
  413100:	neg	w22, w8
  413104:	b	413114 <ferror@plt+0x10a24>
  413108:	mov	x0, x21
  41310c:	bl	413234 <ferror@plt+0x10b44>
  413110:	mov	w22, #0xfffffff4            	// #-12
  413114:	ldr	x0, [x19]
  413118:	bl	4131fc <ferror@plt+0x10b0c>
  41311c:	mov	x0, xzr
  413120:	mov	w8, #0x5                   	// #5
  413124:	str	x0, [x19]
  413128:	cbnz	w8, 413174 <ferror@plt+0x10a84>
  41312c:	add	x23, x23, #0x18
  413130:	cmp	x24, x23
  413134:	b.ne	4130bc <ferror@plt+0x109cc>  // b.any
  413138:	mov	w22, w20
  41313c:	ldr	x0, [sp, #8]
  413140:	bl	4024a0 <free@plt>
  413144:	mov	w20, w22
  413148:	b	413158 <ferror@plt+0x10a68>
  41314c:	bl	402640 <__errno_location@plt>
  413150:	ldr	w8, [x0]
  413154:	neg	w20, w8
  413158:	mov	w0, w20
  41315c:	ldp	x20, x19, [sp, #64]
  413160:	ldp	x22, x21, [sp, #48]
  413164:	ldp	x24, x23, [sp, #32]
  413168:	ldp	x29, x30, [sp, #16]
  41316c:	add	sp, sp, #0x50
  413170:	ret
  413174:	cmp	w8, #0x5
  413178:	b.eq	41313c <ferror@plt+0x10a4c>  // b.none
  41317c:	b	413158 <ferror@plt+0x10a68>
  413180:	adrp	x0, 41b000 <ferror@plt+0x18910>
  413184:	adrp	x1, 41a000 <ferror@plt+0x17910>
  413188:	adrp	x3, 41b000 <ferror@plt+0x18910>
  41318c:	add	x0, x0, #0x1bf
  413190:	add	x1, x1, #0xa44
  413194:	add	x3, x3, #0x5f
  413198:	mov	w2, #0x9a8                 	// #2472
  41319c:	bl	402630 <__assert_fail@plt>
  4131a0:	stp	x29, x30, [sp, #-48]!
  4131a4:	stp	x22, x21, [sp, #16]
  4131a8:	mov	x21, x0
  4131ac:	mov	x0, x1
  4131b0:	stp	x20, x19, [sp, #32]
  4131b4:	mov	x29, sp
  4131b8:	mov	x19, x1
  4131bc:	bl	4020b0 <strlen@plt>
  4131c0:	mov	x22, x0
  4131c4:	add	x0, x0, #0x9
  4131c8:	bl	402240 <malloc@plt>
  4131cc:	mov	x20, x0
  4131d0:	cbz	x0, 4131e8 <ferror@plt+0x10af8>
  4131d4:	mov	x0, x20
  4131d8:	add	x2, x22, #0x1
  4131dc:	str	x21, [x0], #8
  4131e0:	mov	x1, x19
  4131e4:	bl	402070 <memcpy@plt>
  4131e8:	mov	x0, x20
  4131ec:	ldp	x20, x19, [sp, #32]
  4131f0:	ldp	x22, x21, [sp, #16]
  4131f4:	ldp	x29, x30, [sp], #48
  4131f8:	ret
  4131fc:	stp	x29, x30, [sp, #-32]!
  413200:	str	x19, [sp, #16]
  413204:	mov	x29, sp
  413208:	cbz	x0, 413228 <ferror@plt+0x10b38>
  41320c:	mov	x19, x0
  413210:	ldr	x0, [x19, #16]
  413214:	bl	413234 <ferror@plt+0x10b44>
  413218:	mov	x0, x19
  41321c:	bl	40d6c0 <ferror@plt+0xafd0>
  413220:	mov	x19, x0
  413224:	cbnz	x0, 413210 <ferror@plt+0x10b20>
  413228:	ldr	x19, [sp, #16]
  41322c:	ldp	x29, x30, [sp], #32
  413230:	ret
  413234:	stp	x29, x30, [sp, #-16]!
  413238:	mov	x29, sp
  41323c:	bl	4024a0 <free@plt>
  413240:	ldp	x29, x30, [sp], #16
  413244:	ret
  413248:	cbz	x0, 41325c <ferror@plt+0x10b6c>
  41324c:	ldr	x8, [x0, #16]
  413250:	add	x9, x8, #0x8
  413254:	cmp	x8, #0x0
  413258:	csel	x0, xzr, x9, eq  // eq = none
  41325c:	ret
  413260:	cbz	x0, 413270 <ferror@plt+0x10b80>
  413264:	ldr	x8, [x0, #16]
  413268:	cbz	x8, 413274 <ferror@plt+0x10b84>
  41326c:	ldr	x0, [x8]
  413270:	ret
  413274:	mov	x0, xzr
  413278:	ret
  41327c:	sub	sp, sp, #0x50
  413280:	stp	x20, x19, [sp, #64]
  413284:	mov	w20, #0xfffffffe            	// #-2
  413288:	stp	x29, x30, [sp, #16]
  41328c:	stp	x24, x23, [sp, #32]
  413290:	stp	x22, x21, [sp, #48]
  413294:	add	x29, sp, #0x10
  413298:	cbz	x0, 413374 <ferror@plt+0x10c84>
  41329c:	mov	x19, x1
  4132a0:	cbz	x1, 413374 <ferror@plt+0x10c84>
  4132a4:	ldr	x8, [x19]
  4132a8:	cbnz	x8, 41339c <ferror@plt+0x10cac>
  4132ac:	bl	412e84 <ferror@plt+0x10794>
  4132b0:	cbz	x0, 413368 <ferror@plt+0x10c78>
  4132b4:	add	x1, sp, #0x8
  4132b8:	bl	4152ec <ferror@plt+0x12bfc>
  4132bc:	mov	w20, w0
  4132c0:	tbnz	w0, #31, 413374 <ferror@plt+0x10c84>
  4132c4:	cbz	w20, 413354 <ferror@plt+0x10c64>
  4132c8:	mov	w8, #0x18                  	// #24
  4132cc:	mov	x23, xzr
  4132d0:	mov	w22, wzr
  4132d4:	umull	x24, w20, w8
  4132d8:	ldr	x8, [sp, #8]
  4132dc:	add	x8, x8, x23
  4132e0:	ldr	x0, [x8]
  4132e4:	ldr	x1, [x8, #16]
  4132e8:	bl	4133bc <ferror@plt+0x10ccc>
  4132ec:	cbz	x0, 413314 <ferror@plt+0x10c24>
  4132f0:	mov	x21, x0
  4132f4:	ldr	x0, [x19]
  4132f8:	mov	x1, x21
  4132fc:	bl	40d4d0 <ferror@plt+0xade0>
  413300:	cbz	x0, 413324 <ferror@plt+0x10c34>
  413304:	mov	w8, wzr
  413308:	str	x0, [x19]
  41330c:	cbz	w8, 413348 <ferror@plt+0x10c58>
  413310:	b	413390 <ferror@plt+0x10ca0>
  413314:	bl	402640 <__errno_location@plt>
  413318:	ldr	w8, [x0]
  41331c:	neg	w22, w8
  413320:	b	413330 <ferror@plt+0x10c40>
  413324:	mov	x0, x21
  413328:	bl	413450 <ferror@plt+0x10d60>
  41332c:	mov	w22, #0xfffffff4            	// #-12
  413330:	ldr	x0, [x19]
  413334:	bl	413418 <ferror@plt+0x10d28>
  413338:	mov	x0, xzr
  41333c:	mov	w8, #0x5                   	// #5
  413340:	str	x0, [x19]
  413344:	cbnz	w8, 413390 <ferror@plt+0x10ca0>
  413348:	add	x23, x23, #0x18
  41334c:	cmp	x24, x23
  413350:	b.ne	4132d8 <ferror@plt+0x10be8>  // b.any
  413354:	mov	w22, w20
  413358:	ldr	x0, [sp, #8]
  41335c:	bl	4024a0 <free@plt>
  413360:	mov	w20, w22
  413364:	b	413374 <ferror@plt+0x10c84>
  413368:	bl	402640 <__errno_location@plt>
  41336c:	ldr	w8, [x0]
  413370:	neg	w20, w8
  413374:	mov	w0, w20
  413378:	ldp	x20, x19, [sp, #64]
  41337c:	ldp	x22, x21, [sp, #48]
  413380:	ldp	x24, x23, [sp, #32]
  413384:	ldp	x29, x30, [sp, #16]
  413388:	add	sp, sp, #0x50
  41338c:	ret
  413390:	cmp	w8, #0x5
  413394:	b.eq	413358 <ferror@plt+0x10c68>  // b.none
  413398:	b	413374 <ferror@plt+0x10c84>
  41339c:	adrp	x0, 41b000 <ferror@plt+0x18910>
  4133a0:	adrp	x1, 41a000 <ferror@plt+0x17910>
  4133a4:	adrp	x3, 41b000 <ferror@plt+0x18910>
  4133a8:	add	x0, x0, #0x1bf
  4133ac:	add	x1, x1, #0xa44
  4133b0:	add	x3, x3, #0xad
  4133b4:	mov	w2, #0xa34                 	// #2612
  4133b8:	bl	402630 <__assert_fail@plt>
  4133bc:	stp	x29, x30, [sp, #-48]!
  4133c0:	stp	x22, x21, [sp, #16]
  4133c4:	mov	x21, x0
  4133c8:	mov	x0, x1
  4133cc:	stp	x20, x19, [sp, #32]
  4133d0:	mov	x29, sp
  4133d4:	mov	x19, x1
  4133d8:	bl	4020b0 <strlen@plt>
  4133dc:	mov	x22, x0
  4133e0:	add	x0, x0, #0x9
  4133e4:	bl	402240 <malloc@plt>
  4133e8:	mov	x20, x0
  4133ec:	cbz	x0, 413404 <ferror@plt+0x10d14>
  4133f0:	mov	x0, x20
  4133f4:	add	x2, x22, #0x1
  4133f8:	str	x21, [x0], #8
  4133fc:	mov	x1, x19
  413400:	bl	402070 <memcpy@plt>
  413404:	mov	x0, x20
  413408:	ldp	x20, x19, [sp, #32]
  41340c:	ldp	x22, x21, [sp, #16]
  413410:	ldp	x29, x30, [sp], #48
  413414:	ret
  413418:	stp	x29, x30, [sp, #-32]!
  41341c:	str	x19, [sp, #16]
  413420:	mov	x29, sp
  413424:	cbz	x0, 413444 <ferror@plt+0x10d54>
  413428:	mov	x19, x0
  41342c:	ldr	x0, [x19, #16]
  413430:	bl	413450 <ferror@plt+0x10d60>
  413434:	mov	x0, x19
  413438:	bl	40d6c0 <ferror@plt+0xafd0>
  41343c:	mov	x19, x0
  413440:	cbnz	x0, 41342c <ferror@plt+0x10d3c>
  413444:	ldr	x19, [sp, #16]
  413448:	ldp	x29, x30, [sp], #32
  41344c:	ret
  413450:	stp	x29, x30, [sp, #-16]!
  413454:	mov	x29, sp
  413458:	bl	4024a0 <free@plt>
  41345c:	ldp	x29, x30, [sp], #16
  413460:	ret
  413464:	cbz	x0, 413478 <ferror@plt+0x10d88>
  413468:	ldr	x8, [x0, #16]
  41346c:	add	x9, x8, #0x8
  413470:	cmp	x8, #0x0
  413474:	csel	x0, xzr, x9, eq  // eq = none
  413478:	ret
  41347c:	cbz	x0, 41348c <ferror@plt+0x10d9c>
  413480:	ldr	x8, [x0, #16]
  413484:	cbz	x8, 413490 <ferror@plt+0x10da0>
  413488:	ldr	x0, [x8]
  41348c:	ret
  413490:	mov	x0, xzr
  413494:	ret
  413498:	sub	sp, sp, #0x50
  41349c:	stp	x20, x19, [sp, #64]
  4134a0:	mov	w20, #0xfffffffe            	// #-2
  4134a4:	stp	x29, x30, [sp, #16]
  4134a8:	stp	x24, x23, [sp, #32]
  4134ac:	stp	x22, x21, [sp, #48]
  4134b0:	add	x29, sp, #0x10
  4134b4:	cbz	x0, 413594 <ferror@plt+0x10ea4>
  4134b8:	mov	x19, x1
  4134bc:	cbz	x1, 413594 <ferror@plt+0x10ea4>
  4134c0:	ldr	x8, [x19]
  4134c4:	cbnz	x8, 4135bc <ferror@plt+0x10ecc>
  4134c8:	bl	412e84 <ferror@plt+0x10794>
  4134cc:	cbz	x0, 413588 <ferror@plt+0x10e98>
  4134d0:	add	x1, sp, #0x8
  4134d4:	bl	4158c0 <ferror@plt+0x131d0>
  4134d8:	mov	w20, w0
  4134dc:	tbnz	w0, #31, 413594 <ferror@plt+0x10ea4>
  4134e0:	cbz	w20, 413574 <ferror@plt+0x10e84>
  4134e4:	mov	w8, #0x18                  	// #24
  4134e8:	mov	x23, xzr
  4134ec:	mov	w22, wzr
  4134f0:	umull	x24, w20, w8
  4134f4:	ldr	x8, [sp, #8]
  4134f8:	add	x8, x8, x23
  4134fc:	ldr	x0, [x8]
  413500:	ldr	w1, [x8, #8]
  413504:	ldr	x2, [x8, #16]
  413508:	bl	4135dc <ferror@plt+0x10eec>
  41350c:	cbz	x0, 413534 <ferror@plt+0x10e44>
  413510:	mov	x21, x0
  413514:	ldr	x0, [x19]
  413518:	mov	x1, x21
  41351c:	bl	40d4d0 <ferror@plt+0xade0>
  413520:	cbz	x0, 413544 <ferror@plt+0x10e54>
  413524:	mov	w8, wzr
  413528:	str	x0, [x19]
  41352c:	cbz	w8, 413568 <ferror@plt+0x10e78>
  413530:	b	4135b0 <ferror@plt+0x10ec0>
  413534:	bl	402640 <__errno_location@plt>
  413538:	ldr	w8, [x0]
  41353c:	neg	w22, w8
  413540:	b	413550 <ferror@plt+0x10e60>
  413544:	mov	x0, x21
  413548:	bl	413680 <ferror@plt+0x10f90>
  41354c:	mov	w22, #0xfffffff4            	// #-12
  413550:	ldr	x0, [x19]
  413554:	bl	413648 <ferror@plt+0x10f58>
  413558:	mov	x0, xzr
  41355c:	mov	w8, #0x5                   	// #5
  413560:	str	x0, [x19]
  413564:	cbnz	w8, 4135b0 <ferror@plt+0x10ec0>
  413568:	add	x23, x23, #0x18
  41356c:	cmp	x24, x23
  413570:	b.ne	4134f4 <ferror@plt+0x10e04>  // b.any
  413574:	mov	w22, w20
  413578:	ldr	x0, [sp, #8]
  41357c:	bl	4024a0 <free@plt>
  413580:	mov	w20, w22
  413584:	b	413594 <ferror@plt+0x10ea4>
  413588:	bl	402640 <__errno_location@plt>
  41358c:	ldr	w8, [x0]
  413590:	neg	w20, w8
  413594:	mov	w0, w20
  413598:	ldp	x20, x19, [sp, #64]
  41359c:	ldp	x22, x21, [sp, #48]
  4135a0:	ldp	x24, x23, [sp, #32]
  4135a4:	ldp	x29, x30, [sp, #16]
  4135a8:	add	sp, sp, #0x50
  4135ac:	ret
  4135b0:	cmp	w8, #0x5
  4135b4:	b.eq	413578 <ferror@plt+0x10e88>  // b.none
  4135b8:	b	413594 <ferror@plt+0x10ea4>
  4135bc:	adrp	x0, 41b000 <ferror@plt+0x18910>
  4135c0:	adrp	x1, 41a000 <ferror@plt+0x17910>
  4135c4:	adrp	x3, 41b000 <ferror@plt+0x18910>
  4135c8:	add	x0, x0, #0x1bf
  4135cc:	add	x1, x1, #0xa44
  4135d0:	add	x3, x3, #0xfa
  4135d4:	mov	w2, #0xac3                 	// #2755
  4135d8:	bl	402630 <__assert_fail@plt>
  4135dc:	stp	x29, x30, [sp, #-64]!
  4135e0:	stp	x22, x21, [sp, #32]
  4135e4:	mov	x22, x0
  4135e8:	mov	x0, x2
  4135ec:	str	x23, [sp, #16]
  4135f0:	stp	x20, x19, [sp, #48]
  4135f4:	mov	x29, sp
  4135f8:	mov	x19, x2
  4135fc:	mov	w21, w1
  413600:	bl	4020b0 <strlen@plt>
  413604:	mov	x23, x0
  413608:	add	x0, x0, #0x11
  41360c:	bl	402240 <malloc@plt>
  413610:	mov	x20, x0
  413614:	cbz	x0, 413630 <ferror@plt+0x10f40>
  413618:	add	x2, x23, #0x1
  41361c:	add	x0, x20, #0x9
  413620:	mov	x1, x19
  413624:	str	x22, [x20]
  413628:	strb	w21, [x20, #8]
  41362c:	bl	402070 <memcpy@plt>
  413630:	mov	x0, x20
  413634:	ldp	x20, x19, [sp, #48]
  413638:	ldp	x22, x21, [sp, #32]
  41363c:	ldr	x23, [sp, #16]
  413640:	ldp	x29, x30, [sp], #64
  413644:	ret
  413648:	stp	x29, x30, [sp, #-32]!
  41364c:	str	x19, [sp, #16]
  413650:	mov	x29, sp
  413654:	cbz	x0, 413674 <ferror@plt+0x10f84>
  413658:	mov	x19, x0
  41365c:	ldr	x0, [x19, #16]
  413660:	bl	413680 <ferror@plt+0x10f90>
  413664:	mov	x0, x19
  413668:	bl	40d6c0 <ferror@plt+0xafd0>
  41366c:	mov	x19, x0
  413670:	cbnz	x0, 41365c <ferror@plt+0x10f6c>
  413674:	ldr	x19, [sp, #16]
  413678:	ldp	x29, x30, [sp], #32
  41367c:	ret
  413680:	stp	x29, x30, [sp, #-16]!
  413684:	mov	x29, sp
  413688:	bl	4024a0 <free@plt>
  41368c:	ldp	x29, x30, [sp], #16
  413690:	ret
  413694:	cbz	x0, 4136a8 <ferror@plt+0x10fb8>
  413698:	ldr	x8, [x0, #16]
  41369c:	add	x9, x8, #0x9
  4136a0:	cmp	x8, #0x0
  4136a4:	csel	x0, xzr, x9, eq  // eq = none
  4136a8:	ret
  4136ac:	cbz	x0, 4136bc <ferror@plt+0x10fcc>
  4136b0:	ldr	x8, [x0, #16]
  4136b4:	cbz	x8, 4136c0 <ferror@plt+0x10fd0>
  4136b8:	ldr	x0, [x8]
  4136bc:	ret
  4136c0:	mov	x0, xzr
  4136c4:	ret
  4136c8:	cbz	x0, 4136d8 <ferror@plt+0x10fe8>
  4136cc:	ldr	x8, [x0, #16]
  4136d0:	cbz	x8, 4136dc <ferror@plt+0x10fec>
  4136d4:	ldrb	w0, [x8, #8]
  4136d8:	ret
  4136dc:	mov	w0, wzr
  4136e0:	ret
  4136e4:	stp	x29, x30, [sp, #-64]!
  4136e8:	stp	x24, x23, [sp, #16]
  4136ec:	stp	x22, x21, [sp, #32]
  4136f0:	stp	x20, x19, [sp, #48]
  4136f4:	ldrb	w8, [x0, #96]
  4136f8:	mov	x29, sp
  4136fc:	tbnz	w8, #0, 413788 <ferror@plt+0x11098>
  413700:	orr	w8, w8, #0x1
  413704:	mov	x21, x3
  413708:	mov	w22, w2
  41370c:	mov	x20, x0
  413710:	mov	w23, w1
  413714:	strb	w8, [x0, #96]
  413718:	bl	411240 <ferror@plt+0xeb50>
  41371c:	mov	x19, x0
  413720:	tbz	w23, #0, 413758 <ferror@plt+0x11068>
  413724:	ldrb	w8, [x20, #96]
  413728:	orr	w8, w8, #0x4
  41372c:	strb	w8, [x20, #96]
  413730:	cbz	x19, 4137c8 <ferror@plt+0x110d8>
  413734:	mov	x8, x19
  413738:	ldr	x9, [x8, #16]
  41373c:	ldrb	w10, [x9, #96]
  413740:	orr	w10, w10, #0x4
  413744:	strb	w10, [x9, #96]
  413748:	ldr	x8, [x8]
  41374c:	cmp	x8, x19
  413750:	csel	x8, xzr, x8, eq  // eq = none
  413754:	cbnz	x8, 413738 <ferror@plt+0x11048>
  413758:	cbz	x19, 413790 <ferror@plt+0x110a0>
  41375c:	mov	x24, x19
  413760:	ldr	x0, [x24, #16]
  413764:	mov	x1, x21
  413768:	bl	413810 <ferror@plt+0x11120>
  41376c:	mov	w23, w0
  413770:	tbnz	w0, #31, 4137f0 <ferror@plt+0x11100>
  413774:	ldr	x8, [x24]
  413778:	cmp	x8, x19
  41377c:	csel	x24, xzr, x8, eq  // eq = none
  413780:	cbnz	x24, 413760 <ferror@plt+0x11070>
  413784:	b	413794 <ferror@plt+0x110a4>
  413788:	mov	w23, wzr
  41378c:	b	4137f8 <ferror@plt+0x11108>
  413790:	mov	w23, wzr
  413794:	tbz	w22, #0, 4137d0 <ferror@plt+0x110e0>
  413798:	ldr	x22, [x21]
  41379c:	mov	x0, x20
  4137a0:	bl	410f58 <ferror@plt+0xe868>
  4137a4:	mov	x1, x0
  4137a8:	mov	x0, x22
  4137ac:	bl	40d4d0 <ferror@plt+0xade0>
  4137b0:	cbz	x0, 4137e4 <ferror@plt+0x110f4>
  4137b4:	str	x0, [x21]
  4137b8:	ldrb	w8, [x20, #96]
  4137bc:	orr	w8, w8, #0x2
  4137c0:	strb	w8, [x20, #96]
  4137c4:	b	4137f0 <ferror@plt+0x11100>
  4137c8:	mov	w23, wzr
  4137cc:	tbnz	w22, #0, 413798 <ferror@plt+0x110a8>
  4137d0:	mov	x0, x20
  4137d4:	mov	x1, x21
  4137d8:	bl	413810 <ferror@plt+0x11120>
  4137dc:	mov	w23, w0
  4137e0:	b	4137f0 <ferror@plt+0x11100>
  4137e4:	mov	x0, x20
  4137e8:	bl	410f6c <ferror@plt+0xe87c>
  4137ec:	mov	w23, #0xfffffff4            	// #-12
  4137f0:	mov	x0, x19
  4137f4:	bl	410c24 <ferror@plt+0xe534>
  4137f8:	mov	w0, w23
  4137fc:	ldp	x20, x19, [sp, #48]
  413800:	ldp	x22, x21, [sp, #32]
  413804:	ldp	x24, x23, [sp, #16]
  413808:	ldp	x29, x30, [sp], #64
  41380c:	ret
  413810:	sub	sp, sp, #0x40
  413814:	stp	x20, x19, [sp, #48]
  413818:	mov	x20, x1
  41381c:	add	x1, sp, #0x8
  413820:	mov	x2, sp
  413824:	stp	x29, x30, [sp, #16]
  413828:	stp	x22, x21, [sp, #32]
  41382c:	add	x29, sp, #0x10
  413830:	mov	x21, x0
  413834:	stp	xzr, xzr, [sp]
  413838:	bl	411f30 <ferror@plt+0xf840>
  41383c:	mov	w19, w0
  413840:	tbnz	w0, #31, 4138f4 <ferror@plt+0x11204>
  413844:	ldr	x22, [sp, #8]
  413848:	cbz	x22, 41387c <ferror@plt+0x1118c>
  41384c:	ldr	x0, [x22, #16]
  413850:	mov	w1, wzr
  413854:	mov	w2, wzr
  413858:	mov	x3, x20
  41385c:	bl	4136e4 <ferror@plt+0x10ff4>
  413860:	mov	w19, w0
  413864:	tbnz	w0, #31, 41394c <ferror@plt+0x1125c>
  413868:	ldr	x8, [x22]
  41386c:	ldr	x9, [sp, #8]
  413870:	cmp	x8, x9
  413874:	csel	x22, xzr, x8, eq  // eq = none
  413878:	cbnz	x22, 41384c <ferror@plt+0x1115c>
  41387c:	ldr	x22, [x20]
  413880:	mov	x0, x21
  413884:	bl	410f58 <ferror@plt+0xe868>
  413888:	mov	x1, x0
  41388c:	mov	x0, x22
  413890:	bl	40d4d0 <ferror@plt+0xade0>
  413894:	cbz	x0, 413940 <ferror@plt+0x11250>
  413898:	str	x0, [x20]
  41389c:	ldp	x22, x8, [sp]
  4138a0:	ldrb	w9, [x21, #96]
  4138a4:	orr	x8, x8, x22
  4138a8:	cmp	x8, #0x0
  4138ac:	cset	w8, ne  // ne = any
  4138b0:	and	w9, w9, #0xfffffffd
  4138b4:	orr	w8, w9, w8, lsl #1
  4138b8:	strb	w8, [x21, #96]
  4138bc:	cbz	x22, 41394c <ferror@plt+0x1125c>
  4138c0:	ldr	x0, [x22, #16]
  4138c4:	mov	w1, wzr
  4138c8:	mov	w2, wzr
  4138cc:	mov	x3, x20
  4138d0:	bl	4136e4 <ferror@plt+0x10ff4>
  4138d4:	mov	w19, w0
  4138d8:	tbnz	w0, #31, 41394c <ferror@plt+0x1125c>
  4138dc:	ldr	x8, [x22]
  4138e0:	ldr	x9, [sp]
  4138e4:	cmp	x8, x9
  4138e8:	csel	x22, xzr, x8, eq  // eq = none
  4138ec:	cbnz	x22, 4138c0 <ferror@plt+0x111d0>
  4138f0:	b	41394c <ferror@plt+0x1125c>
  4138f4:	ldr	x0, [x21]
  4138f8:	bl	40c5fc <ferror@plt+0x9f0c>
  4138fc:	cmp	w0, #0x3
  413900:	b.lt	41394c <ferror@plt+0x1125c>  // b.tstop
  413904:	ldr	x20, [x21]
  413908:	neg	w0, w19
  41390c:	bl	402340 <strerror@plt>
  413910:	adrp	x2, 41a000 <ferror@plt+0x17910>
  413914:	adrp	x4, 41b000 <ferror@plt+0x18910>
  413918:	adrp	x5, 41b000 <ferror@plt+0x18910>
  41391c:	mov	x6, x0
  413920:	add	x2, x2, #0xa44
  413924:	add	x4, x4, #0x1cd
  413928:	add	x5, x5, #0x1e8
  41392c:	mov	w1, #0x3                   	// #3
  413930:	mov	w3, #0x43b                 	// #1083
  413934:	mov	x0, x20
  413938:	bl	40c27c <ferror@plt+0x9b8c>
  41393c:	b	41394c <ferror@plt+0x1125c>
  413940:	mov	x0, x21
  413944:	bl	410f6c <ferror@plt+0xe87c>
  413948:	mov	w19, #0xfffffff4            	// #-12
  41394c:	ldr	x0, [sp, #8]
  413950:	bl	410c24 <ferror@plt+0xe534>
  413954:	ldr	x0, [sp]
  413958:	bl	410c24 <ferror@plt+0xe534>
  41395c:	mov	w0, w19
  413960:	ldp	x20, x19, [sp, #48]
  413964:	ldp	x22, x21, [sp, #32]
  413968:	ldp	x29, x30, [sp, #16]
  41396c:	add	sp, sp, #0x40
  413970:	ret
  413974:	stp	x29, x30, [sp, #-16]!
  413978:	ldr	x0, [x0]
  41397c:	mov	x29, sp
  413980:	bl	4024a0 <free@plt>
  413984:	ldp	x29, x30, [sp], #16
  413988:	ret
  41398c:	stp	x29, x30, [sp, #-48]!
  413990:	stp	x22, x21, [sp, #16]
  413994:	stp	x20, x19, [sp, #32]
  413998:	mov	x29, sp
  41399c:	mov	x19, x1
  4139a0:	mov	x21, x0
  4139a4:	bl	411360 <ferror@plt+0xec70>
  4139a8:	adrp	x22, 418000 <ferror@plt+0x15910>
  4139ac:	mov	x20, x0
  4139b0:	add	x22, x22, #0x47
  4139b4:	mov	w2, #0x1                   	// #1
  4139b8:	mov	x0, x22
  4139bc:	mov	x1, x20
  4139c0:	bl	402120 <setenv@plt>
  4139c4:	mov	x0, x19
  4139c8:	bl	402300 <system@plt>
  4139cc:	mov	w19, w0
  4139d0:	mov	x0, x22
  4139d4:	bl	402560 <unsetenv@plt>
  4139d8:	cmn	w19, #0x1
  4139dc:	b.eq	4139e8 <ferror@plt+0x112f8>  // b.none
  4139e0:	and	w8, w19, #0xff00
  4139e4:	cbz	w8, 413a40 <ferror@plt+0x11350>
  4139e8:	ldr	x0, [x21]
  4139ec:	bl	40c5fc <ferror@plt+0x9f0c>
  4139f0:	cmp	w0, #0x3
  4139f4:	b.lt	413a2c <ferror@plt+0x1133c>  // b.tstop
  4139f8:	ldr	x0, [x21]
  4139fc:	adrp	x2, 41a000 <ferror@plt+0x17910>
  413a00:	adrp	x4, 41b000 <ferror@plt+0x18910>
  413a04:	adrp	x5, 418000 <ferror@plt+0x15910>
  413a08:	adrp	x6, 417000 <ferror@plt+0x14910>
  413a0c:	add	x2, x2, #0xa44
  413a10:	add	x4, x4, #0x260
  413a14:	add	x5, x5, #0x57
  413a18:	add	x6, x6, #0x5ec
  413a1c:	mov	w1, #0x3                   	// #3
  413a20:	mov	w3, #0x3d3                 	// #979
  413a24:	mov	x7, x20
  413a28:	bl	40c27c <ferror@plt+0x9b8c>
  413a2c:	cmn	w19, #0x1
  413a30:	b.eq	413a40 <ferror@plt+0x11350>  // b.none
  413a34:	mov	w8, wzr
  413a38:	lsr	w9, w19, #8
  413a3c:	sub	w19, w8, w9, uxtb
  413a40:	mov	w0, w19
  413a44:	ldp	x20, x19, [sp, #32]
  413a48:	ldp	x22, x21, [sp, #16]
  413a4c:	ldp	x29, x30, [sp], #48
  413a50:	ret
  413a54:	stp	x29, x30, [sp, #-80]!
  413a58:	add	x8, x1, x3
  413a5c:	stp	x24, x23, [sp, #32]
  413a60:	mov	x23, x0
  413a64:	add	x0, x8, #0xa
  413a68:	str	x25, [sp, #16]
  413a6c:	stp	x22, x21, [sp, #48]
  413a70:	stp	x20, x19, [sp, #64]
  413a74:	mov	x29, sp
  413a78:	mov	x19, x3
  413a7c:	mov	x21, x2
  413a80:	mov	x22, x1
  413a84:	bl	402240 <malloc@plt>
  413a88:	mov	x20, x0
  413a8c:	cbz	x0, 413ac8 <ferror@plt+0x113d8>
  413a90:	add	x24, x20, #0x8
  413a94:	add	x25, x24, x19
  413a98:	add	x0, x25, #0x1
  413a9c:	mov	x1, x23
  413aa0:	mov	x2, x22
  413aa4:	str	x0, [x20]
  413aa8:	bl	402070 <memcpy@plt>
  413aac:	ldr	x8, [x20]
  413ab0:	mov	x0, x24
  413ab4:	mov	x1, x21
  413ab8:	mov	x2, x19
  413abc:	strb	wzr, [x8, x22]
  413ac0:	bl	402070 <memcpy@plt>
  413ac4:	strb	wzr, [x25]
  413ac8:	mov	x0, x20
  413acc:	ldp	x20, x19, [sp, #64]
  413ad0:	ldp	x22, x21, [sp, #48]
  413ad4:	ldp	x24, x23, [sp, #32]
  413ad8:	ldr	x25, [sp, #16]
  413adc:	ldp	x29, x30, [sp], #80
  413ae0:	ret
  413ae4:	stp	x29, x30, [sp, #-96]!
  413ae8:	add	x8, x1, x1, lsl #1
  413aec:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  413af0:	add	x9, x8, #0x13
  413af4:	movk	x10, #0xcccd
  413af8:	umulh	x9, x9, x10
  413afc:	lsr	x9, x9, #4
  413b00:	add	x9, x9, x9, lsl #1
  413b04:	add	x8, x8, x9
  413b08:	stp	x20, x19, [sp, #80]
  413b0c:	mov	x19, x0
  413b10:	sub	x0, x8, #0x3
  413b14:	stp	x28, x27, [sp, #16]
  413b18:	stp	x26, x25, [sp, #32]
  413b1c:	stp	x24, x23, [sp, #48]
  413b20:	stp	x22, x21, [sp, #64]
  413b24:	mov	x29, sp
  413b28:	mov	x21, x1
  413b2c:	bl	402240 <malloc@plt>
  413b30:	mov	x20, x0
  413b34:	cbz	x0, 413be0 <ferror@plt+0x114f0>
  413b38:	cmp	w21, #0x1
  413b3c:	b.lt	413be0 <ferror@plt+0x114f0>  // b.tstop
  413b40:	sub	w9, w21, #0x1
  413b44:	and	x23, x21, #0xffffffff
  413b48:	adrp	x21, 41b000 <ferror@plt+0x18910>
  413b4c:	mov	x22, xzr
  413b50:	mov	w8, wzr
  413b54:	mov	w24, #0xffffffff            	// #-1
  413b58:	mov	w25, #0x1                   	// #1
  413b5c:	add	x21, x21, #0x2b5
  413b60:	mov	w28, #0x3a                  	// #58
  413b64:	sxtw	x26, w9
  413b68:	b	413b84 <ferror@plt+0x11494>
  413b6c:	mov	w8, w9
  413b70:	add	x22, x22, #0x1
  413b74:	sub	w24, w24, #0x1
  413b78:	cmp	x23, x22
  413b7c:	add	w25, w25, #0x1
  413b80:	b.eq	413be0 <ferror@plt+0x114f0>  // b.none
  413b84:	ldrb	w2, [x19, x22]
  413b88:	sxtw	x27, w8
  413b8c:	add	x0, x20, x27
  413b90:	mov	x1, x21
  413b94:	bl	402150 <sprintf@plt>
  413b98:	cmp	x22, x26
  413b9c:	add	x9, x27, w0, sxtw
  413ba0:	b.ge	413b6c <ferror@plt+0x1147c>  // b.tcont
  413ba4:	mov	w8, #0xcccd                	// #52429
  413ba8:	movk	w8, #0xcccc, lsl #16
  413bac:	umull	x8, w25, w8
  413bb0:	sxtw	x10, w9
  413bb4:	lsr	x8, x8, #36
  413bb8:	mov	w11, #0x14                  	// #20
  413bbc:	madd	w11, w8, w11, w24
  413bc0:	add	x8, x10, #0x1
  413bc4:	strb	w28, [x20, x9]
  413bc8:	cbnz	w11, 413b70 <ferror@plt+0x11480>
  413bcc:	mov	w10, #0x90a                 	// #2314
  413bd0:	movk	w10, #0x9, lsl #16
  413bd4:	str	w10, [x20, x8]
  413bd8:	add	w8, w9, #0x4
  413bdc:	b	413b70 <ferror@plt+0x11480>
  413be0:	mov	x0, x20
  413be4:	ldp	x20, x19, [sp, #80]
  413be8:	ldp	x22, x21, [sp, #64]
  413bec:	ldp	x24, x23, [sp, #48]
  413bf0:	ldp	x26, x25, [sp, #32]
  413bf4:	ldp	x28, x27, [sp, #16]
  413bf8:	ldp	x29, x30, [sp], #96
  413bfc:	ret
  413c00:	stp	x29, x30, [sp, #-32]!
  413c04:	str	x19, [sp, #16]
  413c08:	mov	x19, x0
  413c0c:	ldr	x0, [x0, #56]
  413c10:	mov	x29, sp
  413c14:	cbnz	x0, 413c24 <ferror@plt+0x11534>
  413c18:	ldp	x1, x0, [x19, #24]
  413c1c:	bl	414534 <ferror@plt+0x11e44>
  413c20:	str	x0, [x19, #56]
  413c24:	ldr	x19, [sp, #16]
  413c28:	ldp	x29, x30, [sp], #32
  413c2c:	ret
  413c30:	stp	x29, x30, [sp, #-64]!
  413c34:	stp	x22, x21, [sp, #32]
  413c38:	stp	x20, x19, [sp, #48]
  413c3c:	mov	x21, x1
  413c40:	mov	x20, x0
  413c44:	mov	w0, #0x1                   	// #1
  413c48:	mov	w1, #0x40                  	// #64
  413c4c:	str	x23, [sp, #16]
  413c50:	mov	x29, sp
  413c54:	bl	4022b0 <calloc@plt>
  413c58:	mov	x19, x0
  413c5c:	cbz	x0, 413da8 <ferror@plt+0x116b8>
  413c60:	mov	w1, #0x80000               	// #524288
  413c64:	mov	x0, x21
  413c68:	bl	402250 <open@plt>
  413c6c:	str	w0, [x19, #16]
  413c70:	tbnz	w0, #31, 413d08 <ferror@plt+0x11618>
  413c74:	sub	x21, sp, #0x10
  413c78:	strb	wzr, [x19, #20]
  413c7c:	mov	sp, x21
  413c80:	mov	w2, #0x7                   	// #7
  413c84:	mov	x1, x21
  413c88:	bl	40bbf8 <ferror@plt+0x9508>
  413c8c:	ldr	w8, [x19, #16]
  413c90:	mov	x22, x0
  413c94:	mov	x1, xzr
  413c98:	mov	w2, wzr
  413c9c:	mov	w0, w8
  413ca0:	bl	4021e0 <lseek@plt>
  413ca4:	cmp	x22, #0x6
  413ca8:	b.ne	413d1c <ferror@plt+0x1162c>  // b.any
  413cac:	ldr	w8, [x21]
  413cb0:	ldrh	w9, [x21, #4]
  413cb4:	mov	w10, #0x37fd                	// #14333
  413cb8:	movk	w10, #0x587a, lsl #16
  413cbc:	mov	w11, #0x5a                  	// #90
  413cc0:	eor	w8, w8, w10
  413cc4:	eor	w9, w9, w11
  413cc8:	orr	w8, w8, w9
  413ccc:	cbz	w8, 413d38 <ferror@plt+0x11648>
  413cd0:	adrp	x23, 42b000 <ferror@plt+0x28910>
  413cd4:	add	x23, x23, #0xd28
  413cd8:	ldr	x8, [x23]
  413cdc:	cmp	x8, #0x0
  413ce0:	cset	w22, eq  // eq = none
  413ce4:	cbz	x8, 413d4c <ferror@plt+0x1165c>
  413ce8:	ldp	x2, x1, [x23, #-16]
  413cec:	mov	x0, x21
  413cf0:	bl	4022c0 <bcmp@plt>
  413cf4:	add	x23, x23, #0x20
  413cf8:	cbnz	w0, 413cd8 <ferror@plt+0x115e8>
  413cfc:	sub	x8, x23, #0x20
  413d00:	tbz	w22, #0, 413d48 <ferror@plt+0x11658>
  413d04:	b	413d4c <ferror@plt+0x1165c>
  413d08:	bl	402640 <__errno_location@plt>
  413d0c:	ldr	w8, [x0]
  413d10:	neg	w21, w8
  413d14:	tbz	w21, #31, 413da8 <ferror@plt+0x116b8>
  413d18:	b	413d84 <ferror@plt+0x11694>
  413d1c:	cmp	x22, #0x0
  413d20:	mov	w9, #0xffffffea            	// #-22
  413d24:	mov	w8, wzr
  413d28:	csel	w21, w22, w9, lt  // lt = tstop
  413d2c:	cbnz	w8, 413d54 <ferror@plt+0x11664>
  413d30:	tbz	w21, #31, 413da8 <ferror@plt+0x116b8>
  413d34:	b	413d84 <ferror@plt+0x11694>
  413d38:	adrp	x8, 42b000 <ferror@plt+0x28910>
  413d3c:	mov	w22, wzr
  413d40:	add	x8, x8, #0xd08
  413d44:	tbnz	w22, #0, 413d4c <ferror@plt+0x1165c>
  413d48:	str	x8, [x19, #40]
  413d4c:	mov	w8, #0x1                   	// #1
  413d50:	cbz	w8, 413d30 <ferror@plt+0x11640>
  413d54:	ldr	x8, [x19, #40]
  413d58:	cbnz	x8, 413d68 <ferror@plt+0x11678>
  413d5c:	adrp	x8, 42b000 <ferror@plt+0x28910>
  413d60:	add	x8, x8, #0xd58
  413d64:	str	x8, [x19, #40]
  413d68:	ldr	x8, [x19, #40]
  413d6c:	mov	x0, x19
  413d70:	ldr	x8, [x8]
  413d74:	blr	x8
  413d78:	mov	w21, w0
  413d7c:	str	x20, [x19, #48]
  413d80:	tbz	w21, #31, 413da8 <ferror@plt+0x116b8>
  413d84:	ldr	w0, [x19, #16]
  413d88:	tbnz	w0, #31, 413d90 <ferror@plt+0x116a0>
  413d8c:	bl	402350 <close@plt>
  413d90:	mov	x0, x19
  413d94:	bl	4024a0 <free@plt>
  413d98:	neg	w20, w21
  413d9c:	bl	402640 <__errno_location@plt>
  413da0:	mov	x19, xzr
  413da4:	str	w20, [x0]
  413da8:	mov	x0, x19
  413dac:	mov	sp, x29
  413db0:	ldp	x20, x19, [sp, #48]
  413db4:	ldp	x22, x21, [sp, #32]
  413db8:	ldr	x23, [sp, #16]
  413dbc:	ldp	x29, x30, [sp], #64
  413dc0:	ret
  413dc4:	ldr	x0, [x0, #32]
  413dc8:	ret
  413dcc:	ldr	x0, [x0, #24]
  413dd0:	ret
  413dd4:	ldrb	w0, [x0, #20]
  413dd8:	ret
  413ddc:	ldr	w0, [x0, #16]
  413de0:	ret
  413de4:	stp	x29, x30, [sp, #-32]!
  413de8:	str	x19, [sp, #16]
  413dec:	mov	x19, x0
  413df0:	ldr	x0, [x0, #56]
  413df4:	mov	x29, sp
  413df8:	cbz	x0, 413e00 <ferror@plt+0x11710>
  413dfc:	bl	4149d4 <ferror@plt+0x122e4>
  413e00:	ldr	x8, [x19, #40]
  413e04:	mov	x0, x19
  413e08:	ldr	x8, [x8, #8]
  413e0c:	blr	x8
  413e10:	ldr	w0, [x19, #16]
  413e14:	tbnz	w0, #31, 413e1c <ferror@plt+0x1172c>
  413e18:	bl	402350 <close@plt>
  413e1c:	mov	x0, x19
  413e20:	bl	4024a0 <free@plt>
  413e24:	ldr	x19, [sp, #16]
  413e28:	ldp	x29, x30, [sp], #32
  413e2c:	ret
  413e30:	sub	sp, sp, #0xb0
  413e34:	str	x19, [sp, #160]
  413e38:	mov	x19, x0
  413e3c:	movi	v0.2d, #0x0
  413e40:	mov	x0, sp
  413e44:	mov	x1, #0xffffffffffffffff    	// #-1
  413e48:	mov	w2, #0x8                   	// #8
  413e4c:	stp	x29, x30, [sp, #144]
  413e50:	add	x29, sp, #0x90
  413e54:	str	xzr, [sp, #128]
  413e58:	stp	q0, q0, [sp, #96]
  413e5c:	stp	q0, q0, [sp, #64]
  413e60:	stp	q0, q0, [sp, #32]
  413e64:	stp	q0, q0, [sp]
  413e68:	bl	4023f0 <lzma_stream_decoder@plt>
  413e6c:	cbz	w0, 413ec8 <ferror@plt+0x117d8>
  413e70:	cmp	w0, #0x5
  413e74:	b.ne	413ee4 <ferror@plt+0x117f4>  // b.any
  413e78:	ldr	x0, [x19, #48]
  413e7c:	bl	40c5fc <ferror@plt+0x9f0c>
  413e80:	cmp	w0, #0x3
  413e84:	b.lt	413f24 <ferror@plt+0x11834>  // b.tstop
  413e88:	ldr	x19, [x19, #48]
  413e8c:	mov	w0, #0xc                   	// #12
  413e90:	bl	402340 <strerror@plt>
  413e94:	adrp	x2, 41b000 <ferror@plt+0x18910>
  413e98:	adrp	x4, 41b000 <ferror@plt+0x18910>
  413e9c:	adrp	x5, 41b000 <ferror@plt+0x18910>
  413ea0:	mov	x6, x0
  413ea4:	add	x2, x2, #0x2c8
  413ea8:	add	x4, x4, #0x2df
  413eac:	add	x5, x5, #0x2e7
  413eb0:	mov	w1, #0x3                   	// #3
  413eb4:	mov	w3, #0x97                  	// #151
  413eb8:	mov	x0, x19
  413ebc:	bl	40c27c <ferror@plt+0x9b8c>
  413ec0:	mov	w19, #0xfffffff4            	// #-12
  413ec4:	b	413f28 <ferror@plt+0x11838>
  413ec8:	mov	x0, sp
  413ecc:	mov	x1, x19
  413ed0:	bl	414158 <ferror@plt+0x11a68>
  413ed4:	mov	w19, w0
  413ed8:	mov	x0, sp
  413edc:	bl	402420 <lzma_end@plt>
  413ee0:	b	413f28 <ferror@plt+0x11838>
  413ee4:	ldr	x0, [x19, #48]
  413ee8:	bl	40c5fc <ferror@plt+0x9f0c>
  413eec:	cmp	w0, #0x3
  413ef0:	b.lt	413f1c <ferror@plt+0x1182c>  // b.tstop
  413ef4:	ldr	x0, [x19, #48]
  413ef8:	adrp	x2, 41b000 <ferror@plt+0x18910>
  413efc:	adrp	x4, 41b000 <ferror@plt+0x18910>
  413f00:	adrp	x5, 41b000 <ferror@plt+0x18910>
  413f04:	add	x2, x2, #0x2c8
  413f08:	add	x4, x4, #0x2df
  413f0c:	add	x5, x5, #0x2ef
  413f10:	mov	w1, #0x3                   	// #3
  413f14:	mov	w3, #0x9a                  	// #154
  413f18:	bl	40c27c <ferror@plt+0x9b8c>
  413f1c:	mov	w19, #0xffffffea            	// #-22
  413f20:	b	413f28 <ferror@plt+0x11838>
  413f24:	mov	w19, #0xfffffff4            	// #-12
  413f28:	mov	w0, w19
  413f2c:	ldr	x19, [sp, #160]
  413f30:	ldp	x29, x30, [sp, #144]
  413f34:	add	sp, sp, #0xb0
  413f38:	ret
  413f3c:	stp	x29, x30, [sp, #-16]!
  413f40:	ldrb	w8, [x0]
  413f44:	mov	x29, sp
  413f48:	cbz	w8, 413f54 <ferror@plt+0x11864>
  413f4c:	ldr	x0, [x0, #32]
  413f50:	bl	4024a0 <free@plt>
  413f54:	ldp	x29, x30, [sp], #16
  413f58:	ret
  413f5c:	sub	sp, sp, #0x70
  413f60:	stp	x29, x30, [sp, #16]
  413f64:	stp	x28, x27, [sp, #32]
  413f68:	stp	x26, x25, [sp, #48]
  413f6c:	stp	x24, x23, [sp, #64]
  413f70:	stp	x22, x21, [sp, #80]
  413f74:	stp	x20, x19, [sp, #96]
  413f78:	add	x29, sp, #0x10
  413f7c:	mov	x19, x0
  413f80:	str	xzr, [sp, #8]
  413f84:	bl	402640 <__errno_location@plt>
  413f88:	str	wzr, [x0]
  413f8c:	mov	x20, x0
  413f90:	ldr	w0, [x19, #16]
  413f94:	adrp	x1, 41b000 <ferror@plt+0x18910>
  413f98:	add	x1, x1, #0x394
  413f9c:	bl	4021d0 <gzdopen@plt>
  413fa0:	str	x0, [x19, #8]
  413fa4:	cbz	x0, 4140d8 <ferror@plt+0x119e8>
  413fa8:	mov	w8, #0xffffffff            	// #-1
  413fac:	str	w8, [x19, #16]
  413fb0:	ldr	x21, [sp, #8]
  413fb4:	adrp	x23, 41b000 <ferror@plt+0x18910>
  413fb8:	adrp	x24, 41b000 <ferror@plt+0x18910>
  413fbc:	adrp	x25, 41b000 <ferror@plt+0x18910>
  413fc0:	mov	x28, xzr
  413fc4:	mov	x27, xzr
  413fc8:	mov	w22, wzr
  413fcc:	add	x23, x23, #0x2c8
  413fd0:	add	x24, x24, #0x397
  413fd4:	add	x25, x25, #0x3a1
  413fd8:	b	413fe4 <ferror@plt+0x118f4>
  413fdc:	mov	w8, #0x2                   	// #2
  413fe0:	cbnz	w8, 4140b4 <ferror@plt+0x119c4>
  413fe4:	cmp	x27, x28
  413fe8:	b.ne	414024 <ferror@plt+0x11934>  // b.any
  413fec:	add	x26, x28, #0x400, lsl #12
  413ff0:	mov	x0, x21
  413ff4:	mov	x1, x26
  413ff8:	bl	4022f0 <realloc@plt>
  413ffc:	cbz	x0, 414014 <ferror@plt+0x11924>
  414000:	mov	w8, wzr
  414004:	mov	x21, x0
  414008:	mov	x28, x26
  41400c:	cbnz	w8, 413fe0 <ferror@plt+0x118f0>
  414010:	b	414024 <ferror@plt+0x11934>
  414014:	ldr	w8, [x20]
  414018:	neg	w22, w8
  41401c:	mov	w8, #0x4                   	// #4
  414020:	cbnz	w8, 413fe0 <ferror@plt+0x118f0>
  414024:	ldr	x0, [x19, #8]
  414028:	add	x1, x21, x27
  41402c:	sub	w2, w28, w27
  414030:	bl	402360 <gzread@plt>
  414034:	cbz	w0, 413fdc <ferror@plt+0x118ec>
  414038:	tbnz	w0, #31, 414048 <ferror@plt+0x11958>
  41403c:	mov	w8, wzr
  414040:	add	x27, x27, w0, sxtw
  414044:	b	413fe0 <ferror@plt+0x118f0>
  414048:	ldr	x0, [x19, #8]
  41404c:	add	x1, sp, #0x4
  414050:	bl	402490 <gzerror@plt>
  414054:	ldr	x8, [x19, #48]
  414058:	mov	x22, x0
  41405c:	mov	x0, x8
  414060:	bl	40c5fc <ferror@plt+0x9f0c>
  414064:	cmp	w0, #0x3
  414068:	b.lt	41408c <ferror@plt+0x1199c>  // b.tstop
  41406c:	ldr	x0, [x19, #48]
  414070:	mov	w1, #0x3                   	// #3
  414074:	mov	w3, #0xce                  	// #206
  414078:	mov	x2, x23
  41407c:	mov	x4, x24
  414080:	mov	x5, x25
  414084:	mov	x6, x22
  414088:	bl	40c27c <ferror@plt+0x9b8c>
  41408c:	ldr	w8, [sp, #4]
  414090:	cmn	w8, #0x1
  414094:	b.eq	4140a4 <ferror@plt+0x119b4>  // b.none
  414098:	mov	w22, #0xffffffea            	// #-22
  41409c:	mov	w8, #0x4                   	// #4
  4140a0:	b	413fe0 <ferror@plt+0x118f0>
  4140a4:	ldr	w8, [x20]
  4140a8:	neg	w22, w8
  4140ac:	mov	w8, #0x4                   	// #4
  4140b0:	b	413fe0 <ferror@plt+0x118f0>
  4140b4:	cmp	w8, #0x4
  4140b8:	b.eq	4140e4 <ferror@plt+0x119f4>  // b.none
  4140bc:	cmp	w8, #0x2
  4140c0:	b.ne	4140f4 <ferror@plt+0x11a04>  // b.any
  4140c4:	mov	w22, wzr
  4140c8:	str	x21, [sp, #8]
  4140cc:	stp	x27, x21, [x19, #24]
  4140d0:	str	xzr, [sp, #8]
  4140d4:	b	4140f8 <ferror@plt+0x11a08>
  4140d8:	ldr	w8, [x20]
  4140dc:	neg	w22, w8
  4140e0:	b	4140f8 <ferror@plt+0x11a08>
  4140e4:	str	x21, [sp, #8]
  4140e8:	ldr	x0, [x19, #8]
  4140ec:	bl	402090 <gzclose@plt>
  4140f0:	b	4140f8 <ferror@plt+0x11a08>
  4140f4:	str	x21, [sp, #8]
  4140f8:	add	x0, sp, #0x8
  4140fc:	bl	414484 <ferror@plt+0x11d94>
  414100:	mov	w0, w22
  414104:	ldp	x20, x19, [sp, #96]
  414108:	ldp	x22, x21, [sp, #80]
  41410c:	ldp	x24, x23, [sp, #64]
  414110:	ldp	x26, x25, [sp, #48]
  414114:	ldp	x28, x27, [sp, #32]
  414118:	ldp	x29, x30, [sp, #16]
  41411c:	add	sp, sp, #0x70
  414120:	ret
  414124:	stp	x29, x30, [sp, #-32]!
  414128:	ldr	x8, [x0, #8]
  41412c:	str	x19, [sp, #16]
  414130:	mov	x29, sp
  414134:	cbz	x8, 41414c <ferror@plt+0x11a5c>
  414138:	mov	x19, x0
  41413c:	ldr	x0, [x0, #32]
  414140:	bl	4024a0 <free@plt>
  414144:	ldr	x0, [x19, #8]
  414148:	bl	402090 <gzclose@plt>
  41414c:	ldr	x19, [sp, #16]
  414150:	ldp	x29, x30, [sp], #32
  414154:	ret
  414158:	stp	x29, x30, [sp, #-96]!
  41415c:	stp	x28, x27, [sp, #16]
  414160:	stp	x26, x25, [sp, #32]
  414164:	stp	x24, x23, [sp, #48]
  414168:	stp	x22, x21, [sp, #64]
  41416c:	stp	x20, x19, [sp, #80]
  414170:	mov	x29, sp
  414174:	sub	sp, sp, #0x4, lsl #12
  414178:	sub	sp, sp, #0x10
  41417c:	mov	x19, x1
  414180:	mov	x21, x0
  414184:	mov	x20, xzr
  414188:	mov	x27, xzr
  41418c:	mov	w22, wzr
  414190:	add	x8, sp, #0x8
  414194:	mov	w28, #0x2000                	// #8192
  414198:	str	xzr, [x0, #8]
  41419c:	stp	x8, x28, [x0, #24]
  4141a0:	b	4141ac <ferror@plt+0x11abc>
  4141a4:	mov	w23, wzr
  4141a8:	cbnz	w23, 414284 <ferror@plt+0x11b94>
  4141ac:	ldr	x8, [x21, #8]
  4141b0:	cbnz	x8, 414208 <ferror@plt+0x11b18>
  4141b4:	ldr	w0, [x19, #16]
  4141b8:	add	x1, sp, #0x2, lsl #12
  4141bc:	add	x1, x1, #0x8
  4141c0:	mov	w2, #0x2000                	// #8192
  4141c4:	bl	402580 <read@plt>
  4141c8:	tbnz	x0, #63, 4141f4 <ferror@plt+0x11b04>
  4141cc:	add	x8, sp, #0x2, lsl #12
  4141d0:	add	x8, x8, #0x8
  4141d4:	stp	x8, x0, [x21]
  4141d8:	cmp	x0, #0x0
  4141dc:	mov	w8, #0x3                   	// #3
  4141e0:	mov	w23, wzr
  4141e4:	csel	w22, w8, w22, eq  // eq = none
  4141e8:	mov	w8, #0x1                   	// #1
  4141ec:	cbnz	w8, 414208 <ferror@plt+0x11b18>
  4141f0:	b	4142b0 <ferror@plt+0x11bc0>
  4141f4:	bl	402640 <__errno_location@plt>
  4141f8:	ldr	w9, [x0]
  4141fc:	mov	w8, wzr
  414200:	neg	w23, w9
  414204:	cbz	w8, 4142b0 <ferror@plt+0x11bc0>
  414208:	mov	x0, x21
  41420c:	mov	w1, w22
  414210:	bl	4020f0 <lzma_code@plt>
  414214:	ldr	x8, [x21, #32]
  414218:	mov	w23, w0
  41421c:	cbnz	w0, 414224 <ferror@plt+0x11b34>
  414220:	cbnz	x8, 4141a4 <ferror@plt+0x11ab4>
  414224:	sub	x26, x28, x8
  414228:	add	x24, x26, x27
  41422c:	mov	x0, x20
  414230:	mov	x1, x24
  414234:	bl	4022f0 <realloc@plt>
  414238:	cbz	x0, 41426c <ferror@plt+0x11b7c>
  41423c:	mov	x25, x0
  414240:	add	x0, x0, x27
  414244:	add	x1, sp, #0x8
  414248:	mov	x2, x26
  41424c:	bl	402070 <memcpy@plt>
  414250:	add	x8, sp, #0x8
  414254:	stp	x8, x28, [x21, #24]
  414258:	mov	w8, #0x1                   	// #1
  41425c:	mov	x20, x25
  414260:	mov	x27, x24
  414264:	cbnz	w8, 4141a8 <ferror@plt+0x11ab8>
  414268:	b	4142b0 <ferror@plt+0x11bc0>
  41426c:	bl	402640 <__errno_location@plt>
  414270:	ldr	w9, [x0]
  414274:	mov	w8, wzr
  414278:	neg	w23, w9
  41427c:	cbnz	w8, 4141a8 <ferror@plt+0x11ab8>
  414280:	b	4142b0 <ferror@plt+0x11bc0>
  414284:	cmp	w23, #0x1
  414288:	b.ne	4142a0 <ferror@plt+0x11bb0>  // b.any
  41428c:	mov	w8, #0x1                   	// #1
  414290:	mov	w23, wzr
  414294:	strb	w8, [x19]
  414298:	stp	x27, x20, [x19, #24]
  41429c:	b	4142b8 <ferror@plt+0x11bc8>
  4142a0:	mov	x0, x19
  4142a4:	mov	w1, w23
  4142a8:	bl	4142e0 <ferror@plt+0x11bf0>
  4142ac:	mov	w23, #0xffffffea            	// #-22
  4142b0:	mov	x0, x20
  4142b4:	bl	4024a0 <free@plt>
  4142b8:	mov	w0, w23
  4142bc:	add	sp, sp, #0x4, lsl #12
  4142c0:	add	sp, sp, #0x10
  4142c4:	ldp	x20, x19, [sp, #80]
  4142c8:	ldp	x22, x21, [sp, #64]
  4142cc:	ldp	x24, x23, [sp, #48]
  4142d0:	ldp	x26, x25, [sp, #32]
  4142d4:	ldp	x28, x27, [sp, #16]
  4142d8:	ldp	x29, x30, [sp], #96
  4142dc:	ret
  4142e0:	stp	x29, x30, [sp, #-32]!
  4142e4:	sub	w8, w1, #0x5
  4142e8:	str	x19, [sp, #16]
  4142ec:	cmp	w8, #0x5
  4142f0:	mov	x19, x0
  4142f4:	mov	x29, sp
  4142f8:	b.hi	414360 <ferror@plt+0x11c70>  // b.pmore
  4142fc:	adrp	x9, 41b000 <ferror@plt+0x18910>
  414300:	add	x9, x9, #0x2ba
  414304:	adr	x10, 414314 <ferror@plt+0x11c24>
  414308:	ldrb	w11, [x9, x8]
  41430c:	add	x10, x10, x11, lsl #2
  414310:	br	x10
  414314:	ldr	x0, [x19, #48]
  414318:	bl	40c5fc <ferror@plt+0x9f0c>
  41431c:	cmp	w0, #0x3
  414320:	b.lt	414478 <ferror@plt+0x11d88>  // b.tstop
  414324:	ldr	x19, [x19, #48]
  414328:	mov	w0, #0xc                   	// #12
  41432c:	bl	402340 <strerror@plt>
  414330:	adrp	x2, 41b000 <ferror@plt+0x18910>
  414334:	adrp	x4, 41b000 <ferror@plt+0x18910>
  414338:	adrp	x5, 41b000 <ferror@plt+0x18910>
  41433c:	mov	x6, x0
  414340:	add	x2, x2, #0x2c8
  414344:	add	x4, x4, #0x309
  414348:	add	x5, x5, #0x2e7
  41434c:	mov	w1, #0x3                   	// #3
  414350:	mov	w3, #0x44                  	// #68
  414354:	mov	x0, x19
  414358:	bl	40c27c <ferror@plt+0x9b8c>
  41435c:	b	414478 <ferror@plt+0x11d88>
  414360:	ldr	x0, [x19, #48]
  414364:	bl	40c5fc <ferror@plt+0x9f0c>
  414368:	cmp	w0, #0x3
  41436c:	b.lt	414478 <ferror@plt+0x11d88>  // b.tstop
  414370:	ldr	x0, [x19, #48]
  414374:	adrp	x2, 41b000 <ferror@plt+0x18910>
  414378:	adrp	x4, 41b000 <ferror@plt+0x18910>
  41437c:	adrp	x5, 41b000 <ferror@plt+0x18910>
  414380:	add	x2, x2, #0x2c8
  414384:	add	x4, x4, #0x309
  414388:	add	x5, x5, #0x2ef
  41438c:	mov	w1, #0x3                   	// #3
  414390:	mov	w3, #0x53                  	// #83
  414394:	b	414474 <ferror@plt+0x11d84>
  414398:	ldr	x0, [x19, #48]
  41439c:	bl	40c5fc <ferror@plt+0x9f0c>
  4143a0:	cmp	w0, #0x3
  4143a4:	b.lt	414478 <ferror@plt+0x11d88>  // b.tstop
  4143a8:	ldr	x0, [x19, #48]
  4143ac:	adrp	x2, 41b000 <ferror@plt+0x18910>
  4143b0:	adrp	x4, 41b000 <ferror@plt+0x18910>
  4143b4:	adrp	x5, 41b000 <ferror@plt+0x18910>
  4143b8:	add	x2, x2, #0x2c8
  4143bc:	add	x4, x4, #0x309
  4143c0:	add	x5, x5, #0x31d
  4143c4:	mov	w1, #0x3                   	// #3
  4143c8:	mov	w3, #0x47                  	// #71
  4143cc:	b	414474 <ferror@plt+0x11d84>
  4143d0:	ldr	x0, [x19, #48]
  4143d4:	bl	40c5fc <ferror@plt+0x9f0c>
  4143d8:	cmp	w0, #0x3
  4143dc:	b.lt	414478 <ferror@plt+0x11d88>  // b.tstop
  4143e0:	ldr	x0, [x19, #48]
  4143e4:	adrp	x2, 41b000 <ferror@plt+0x18910>
  4143e8:	adrp	x4, 41b000 <ferror@plt+0x18910>
  4143ec:	adrp	x5, 41b000 <ferror@plt+0x18910>
  4143f0:	add	x2, x2, #0x2c8
  4143f4:	add	x4, x4, #0x309
  4143f8:	add	x5, x5, #0x33d
  4143fc:	mov	w1, #0x3                   	// #3
  414400:	mov	w3, #0x4a                  	// #74
  414404:	b	414474 <ferror@plt+0x11d84>
  414408:	ldr	x0, [x19, #48]
  41440c:	bl	40c5fc <ferror@plt+0x9f0c>
  414410:	cmp	w0, #0x3
  414414:	b.lt	414478 <ferror@plt+0x11d88>  // b.tstop
  414418:	ldr	x0, [x19, #48]
  41441c:	adrp	x2, 41b000 <ferror@plt+0x18910>
  414420:	adrp	x4, 41b000 <ferror@plt+0x18910>
  414424:	adrp	x5, 41b000 <ferror@plt+0x18910>
  414428:	add	x2, x2, #0x2c8
  41442c:	add	x4, x4, #0x309
  414430:	add	x5, x5, #0x362
  414434:	mov	w1, #0x3                   	// #3
  414438:	mov	w3, #0x4d                  	// #77
  41443c:	b	414474 <ferror@plt+0x11d84>
  414440:	ldr	x0, [x19, #48]
  414444:	bl	40c5fc <ferror@plt+0x9f0c>
  414448:	cmp	w0, #0x3
  41444c:	b.lt	414478 <ferror@plt+0x11d88>  // b.tstop
  414450:	ldr	x0, [x19, #48]
  414454:	adrp	x2, 41b000 <ferror@plt+0x18910>
  414458:	adrp	x4, 41b000 <ferror@plt+0x18910>
  41445c:	adrp	x5, 41b000 <ferror@plt+0x18910>
  414460:	add	x2, x2, #0x2c8
  414464:	add	x4, x4, #0x309
  414468:	add	x5, x5, #0x377
  41446c:	mov	w1, #0x3                   	// #3
  414470:	mov	w3, #0x50                  	// #80
  414474:	bl	40c27c <ferror@plt+0x9b8c>
  414478:	ldr	x19, [sp, #16]
  41447c:	ldp	x29, x30, [sp], #32
  414480:	ret
  414484:	stp	x29, x30, [sp, #-16]!
  414488:	ldr	x0, [x0]
  41448c:	mov	x29, sp
  414490:	bl	4024a0 <free@plt>
  414494:	ldp	x29, x30, [sp], #16
  414498:	ret
  41449c:	sub	sp, sp, #0xa0
  4144a0:	stp	x29, x30, [sp, #128]
  4144a4:	stp	x20, x19, [sp, #144]
  4144a8:	mov	x19, x0
  4144ac:	ldr	w0, [x0, #16]
  4144b0:	mov	x1, sp
  4144b4:	add	x29, sp, #0x80
  4144b8:	bl	4164e8 <ferror@plt+0x13df8>
  4144bc:	tbnz	w0, #31, 4144fc <ferror@plt+0x11e0c>
  4144c0:	ldr	x1, [sp, #48]
  4144c4:	ldr	w4, [x19, #16]
  4144c8:	mov	w2, #0x1                   	// #1
  4144cc:	mov	w3, #0x2                   	// #2
  4144d0:	mov	x0, xzr
  4144d4:	mov	x5, xzr
  4144d8:	str	x1, [x19, #24]
  4144dc:	mov	w20, #0x1                   	// #1
  4144e0:	bl	402460 <mmap@plt>
  4144e4:	cmn	x0, #0x1
  4144e8:	str	x0, [x19, #32]
  4144ec:	b.eq	4144fc <ferror@plt+0x11e0c>  // b.none
  4144f0:	mov	w0, wzr
  4144f4:	strb	w20, [x19, #20]
  4144f8:	b	414508 <ferror@plt+0x11e18>
  4144fc:	bl	402640 <__errno_location@plt>
  414500:	ldr	w8, [x0]
  414504:	neg	w0, w8
  414508:	ldp	x20, x19, [sp, #144]
  41450c:	ldp	x29, x30, [sp, #128]
  414510:	add	sp, sp, #0xa0
  414514:	ret
  414518:	stp	x29, x30, [sp, #-16]!
  41451c:	ldp	x1, x8, [x0, #24]
  414520:	mov	x29, sp
  414524:	mov	x0, x8
  414528:	bl	402520 <munmap@plt>
  41452c:	ldp	x29, x30, [sp], #16
  414530:	ret
  414534:	sub	sp, sp, #0x40
  414538:	stp	x29, x30, [sp, #16]
  41453c:	stp	x22, x21, [sp, #32]
  414540:	stp	x20, x19, [sp, #48]
  414544:	add	x29, sp, #0x10
  414548:	mov	x21, x1
  41454c:	mov	x22, x0
  414550:	bl	41470c <ferror@plt+0x1201c>
  414554:	mov	w20, w0
  414558:	tbnz	w0, #31, 4145f0 <ferror@plt+0x11f00>
  41455c:	mov	w0, #0x58                  	// #88
  414560:	bl	402240 <malloc@plt>
  414564:	mov	x19, x0
  414568:	cbz	x0, 4146f4 <ferror@plt+0x12004>
  41456c:	mov	x0, x19
  414570:	mov	x1, xzr
  414574:	stp	x22, xzr, [x19]
  414578:	str	x21, [x19, #16]
  41457c:	str	w20, [x19, #24]
  414580:	bl	414794 <ferror@plt+0x120a4>
  414584:	tbnz	w20, #1, 414604 <ferror@plt+0x11f14>
  414588:	mov	w1, #0x28                  	// #40
  41458c:	mov	w2, #0x8                   	// #8
  414590:	mov	x0, x19
  414594:	bl	4147d8 <ferror@plt+0x120e8>
  414598:	str	x0, [x19, #32]
  41459c:	mov	w1, #0x3c                  	// #60
  4145a0:	mov	w2, #0x2                   	// #2
  4145a4:	mov	x0, x19
  4145a8:	bl	4147d8 <ferror@plt+0x120e8>
  4145ac:	strh	w0, [x19, #40]
  4145b0:	mov	w1, #0x3a                  	// #58
  4145b4:	mov	w2, #0x2                   	// #2
  4145b8:	mov	x0, x19
  4145bc:	bl	4147d8 <ferror@plt+0x120e8>
  4145c0:	strh	w0, [x19, #42]
  4145c4:	mov	w1, #0x3e                  	// #62
  4145c8:	mov	w2, #0x2                   	// #2
  4145cc:	mov	x0, x19
  4145d0:	bl	4147d8 <ferror@plt+0x120e8>
  4145d4:	strh	w0, [x19, #48]
  4145d8:	mov	w1, #0x12                  	// #18
  4145dc:	mov	w2, #0x2                   	// #2
  4145e0:	mov	x0, x19
  4145e4:	bl	4147d8 <ferror@plt+0x120e8>
  4145e8:	mov	w8, #0x40                  	// #64
  4145ec:	b	414668 <ferror@plt+0x11f78>
  4145f0:	neg	w20, w20
  4145f4:	bl	402640 <__errno_location@plt>
  4145f8:	mov	x19, xzr
  4145fc:	str	w20, [x0]
  414600:	b	4146f4 <ferror@plt+0x12004>
  414604:	mov	w1, #0x20                  	// #32
  414608:	mov	w2, #0x4                   	// #4
  41460c:	mov	x0, x19
  414610:	bl	4147d8 <ferror@plt+0x120e8>
  414614:	str	x0, [x19, #32]
  414618:	mov	w1, #0x30                  	// #48
  41461c:	mov	w2, #0x2                   	// #2
  414620:	mov	x0, x19
  414624:	bl	4147d8 <ferror@plt+0x120e8>
  414628:	strh	w0, [x19, #40]
  41462c:	mov	w1, #0x2e                  	// #46
  414630:	mov	w2, #0x2                   	// #2
  414634:	mov	x0, x19
  414638:	bl	4147d8 <ferror@plt+0x120e8>
  41463c:	strh	w0, [x19, #42]
  414640:	mov	w1, #0x32                  	// #50
  414644:	mov	w2, #0x2                   	// #2
  414648:	mov	x0, x19
  41464c:	bl	4147d8 <ferror@plt+0x120e8>
  414650:	strh	w0, [x19, #48]
  414654:	mov	w1, #0x12                  	// #18
  414658:	mov	w2, #0x2                   	// #2
  41465c:	mov	x0, x19
  414660:	bl	4147d8 <ferror@plt+0x120e8>
  414664:	mov	w8, #0x28                  	// #40
  414668:	ldrh	w9, [x19, #42]
  41466c:	strh	w0, [x19, #80]
  414670:	cmp	x8, x9
  414674:	b.ne	4146dc <ferror@plt+0x11fec>  // b.any
  414678:	ldrh	w9, [x19, #40]
  41467c:	ldr	x1, [x19, #32]
  414680:	add	x2, sp, #0x8
  414684:	mul	x0, x8, x9
  414688:	bl	4148ac <ferror@plt+0x121bc>
  41468c:	tbnz	w0, #0, 4146dc <ferror@plt+0x11fec>
  414690:	ldr	x8, [sp, #8]
  414694:	ldr	x9, [x19, #16]
  414698:	cmp	x8, x9
  41469c:	b.hi	4146dc <ferror@plt+0x11fec>  // b.pmore
  4146a0:	ldrh	w1, [x19, #48]
  4146a4:	add	x2, x19, #0x40
  4146a8:	add	x3, x19, #0x38
  4146ac:	add	x4, x19, #0x48
  4146b0:	mov	x0, x19
  4146b4:	bl	4148bc <ferror@plt+0x121cc>
  4146b8:	tbnz	w0, #31, 4146dc <ferror@plt+0x11fec>
  4146bc:	mov	x1, sp
  4146c0:	mov	x0, x19
  4146c4:	bl	4149b4 <ferror@plt+0x122c4>
  4146c8:	ldr	x8, [sp]
  4146cc:	cbz	x8, 4146dc <ferror@plt+0x11fec>
  4146d0:	add	x8, x8, x0
  4146d4:	ldurb	w8, [x8, #-1]
  4146d8:	cbz	w8, 4146f4 <ferror@plt+0x12004>
  4146dc:	mov	x0, x19
  4146e0:	bl	4024a0 <free@plt>
  4146e4:	bl	402640 <__errno_location@plt>
  4146e8:	mov	x19, xzr
  4146ec:	mov	w8, #0x16                  	// #22
  4146f0:	str	w8, [x0]
  4146f4:	mov	x0, x19
  4146f8:	ldp	x20, x19, [sp, #48]
  4146fc:	ldp	x22, x21, [sp, #32]
  414700:	ldp	x29, x30, [sp, #16]
  414704:	add	sp, sp, #0x40
  414708:	ret
  41470c:	cmp	x1, #0x11
  414710:	b.cc	414728 <ferror@plt+0x12038>  // b.lo, b.ul, b.last
  414714:	ldr	w8, [x0]
  414718:	mov	w9, #0x457f                	// #17791
  41471c:	movk	w9, #0x464c, lsl #16
  414720:	cmp	w8, w9
  414724:	b.eq	414730 <ferror@plt+0x12040>  // b.none
  414728:	mov	w0, #0xfffffff8            	// #-8
  41472c:	ret
  414730:	ldrb	w8, [x0, #4]
  414734:	cmp	w8, #0x2
  414738:	b.eq	414754 <ferror@plt+0x12064>  // b.none
  41473c:	cmp	w8, #0x1
  414740:	b.ne	414784 <ferror@plt+0x12094>  // b.any
  414744:	cmp	x1, #0x35
  414748:	b.cs	414764 <ferror@plt+0x12074>  // b.hs, b.nlast
  41474c:	mov	w0, #0xffffffea            	// #-22
  414750:	ret
  414754:	cmp	x1, #0x41
  414758:	b.cc	414784 <ferror@plt+0x12094>  // b.lo, b.ul, b.last
  41475c:	mov	w8, #0x4                   	// #4
  414760:	b	414768 <ferror@plt+0x12078>
  414764:	mov	w8, #0x2                   	// #2
  414768:	ldrb	w9, [x0, #5]
  41476c:	cmp	w9, #0x2
  414770:	b.eq	41478c <ferror@plt+0x1209c>  // b.none
  414774:	cmp	w9, #0x1
  414778:	b.ne	414784 <ferror@plt+0x12094>  // b.any
  41477c:	orr	w0, w8, #0x8
  414780:	ret
  414784:	mov	w0, #0xffffffea            	// #-22
  414788:	ret
  41478c:	orr	w0, w8, #0x10
  414790:	ret
  414794:	stp	x29, x30, [sp, #-16]!
  414798:	ldr	x8, [x0, #16]
  41479c:	mov	x29, sp
  4147a0:	cmp	x8, x1
  4147a4:	b.ls	4147b8 <ferror@plt+0x120c8>  // b.plast
  4147a8:	ldr	x8, [x0]
  4147ac:	add	x0, x8, x1
  4147b0:	ldp	x29, x30, [sp], #16
  4147b4:	ret
  4147b8:	adrp	x0, 41b000 <ferror@plt+0x18910>
  4147bc:	adrp	x1, 41b000 <ferror@plt+0x18910>
  4147c0:	adrp	x3, 41b000 <ferror@plt+0x18910>
  4147c4:	add	x0, x0, #0x3ca
  4147c8:	add	x1, x1, #0x3dd
  4147cc:	add	x3, x3, #0x3f3
  4147d0:	mov	w2, #0xca                  	// #202
  4147d4:	bl	402630 <__assert_fail@plt>
  4147d8:	stp	x29, x30, [sp, #-16]!
  4147dc:	and	w8, w2, #0xffff
  4147e0:	cmp	w8, #0x9
  4147e4:	mov	x29, sp
  4147e8:	b.cs	41486c <ferror@plt+0x1217c>  // b.hs, b.nlast
  4147ec:	ldr	x9, [x0, #16]
  4147f0:	and	x8, x2, #0xffff
  4147f4:	add	x10, x8, x1
  4147f8:	cmp	x10, x9
  4147fc:	b.hi	41488c <ferror@plt+0x1219c>  // b.pmore
  414800:	ldrb	w10, [x0, #24]
  414804:	ldr	x9, [x0]
  414808:	tst	w2, #0xffff
  41480c:	tbnz	w10, #4, 414838 <ferror@plt+0x12148>
  414810:	b.eq	414860 <ferror@plt+0x12170>  // b.none
  414814:	add	x9, x1, x9
  414818:	mov	x10, xzr
  41481c:	sub	x9, x9, #0x1
  414820:	ldrb	w0, [x9, x8]
  414824:	subs	x8, x8, #0x1
  414828:	bfi	x0, x10, #8, #56
  41482c:	mov	x10, x0
  414830:	b.ne	414820 <ferror@plt+0x12130>  // b.any
  414834:	b	414858 <ferror@plt+0x12168>
  414838:	b.eq	414860 <ferror@plt+0x12170>  // b.none
  41483c:	mov	x10, xzr
  414840:	add	x9, x9, x1
  414844:	ldrb	w0, [x9], #1
  414848:	subs	x8, x8, #0x1
  41484c:	bfi	x0, x10, #8, #56
  414850:	mov	x10, x0
  414854:	b.ne	414844 <ferror@plt+0x12154>  // b.any
  414858:	ldp	x29, x30, [sp], #16
  41485c:	ret
  414860:	mov	x0, xzr
  414864:	ldp	x29, x30, [sp], #16
  414868:	ret
  41486c:	adrp	x0, 41b000 <ferror@plt+0x18910>
  414870:	adrp	x1, 41b000 <ferror@plt+0x18910>
  414874:	adrp	x3, 41b000 <ferror@plt+0x18910>
  414878:	add	x0, x0, #0x42e
  41487c:	add	x1, x1, #0x3dd
  414880:	add	x3, x3, #0x447
  414884:	mov	w2, #0x88                  	// #136
  414888:	bl	402630 <__assert_fail@plt>
  41488c:	adrp	x0, 41b000 <ferror@plt+0x18910>
  414890:	adrp	x1, 41b000 <ferror@plt+0x18910>
  414894:	adrp	x3, 41b000 <ferror@plt+0x18910>
  414898:	add	x0, x0, #0x48a
  41489c:	add	x1, x1, #0x3dd
  4148a0:	add	x3, x3, #0x447
  4148a4:	mov	w2, #0x89                  	// #137
  4148a8:	bl	402630 <__assert_fail@plt>
  4148ac:	adds	x8, x0, x1
  4148b0:	cset	w0, cs  // cs = hs, nlast
  4148b4:	str	x8, [x2]
  4148b8:	ret
  4148bc:	stp	x29, x30, [sp, #-80]!
  4148c0:	str	x25, [sp, #16]
  4148c4:	stp	x24, x23, [sp, #32]
  4148c8:	stp	x22, x21, [sp, #48]
  4148cc:	stp	x20, x19, [sp, #64]
  4148d0:	mov	x29, sp
  4148d4:	mov	x20, x4
  4148d8:	mov	x21, x3
  4148dc:	mov	x22, x2
  4148e0:	mov	x19, x0
  4148e4:	bl	414fbc <ferror@plt+0x128cc>
  4148e8:	cbz	x0, 41498c <ferror@plt+0x1229c>
  4148ec:	ldr	w9, [x19, #24]
  4148f0:	ldr	x8, [x19]
  4148f4:	mov	w10, #0x14                  	// #20
  4148f8:	mov	w11, #0x20                  	// #32
  4148fc:	mov	w14, #0x4                   	// #4
  414900:	mov	w15, #0x8                   	// #8
  414904:	tst	w9, #0x2
  414908:	sub	x23, x0, x8
  41490c:	csel	x8, x11, x10, eq  // eq = none
  414910:	csel	w24, w15, w14, eq  // eq = none
  414914:	mov	w12, #0x10                  	// #16
  414918:	mov	w13, #0x18                  	// #24
  41491c:	add	x1, x23, x8
  414920:	mov	x0, x19
  414924:	mov	w2, w24
  414928:	csel	x25, x13, x12, eq  // eq = none
  41492c:	bl	4147d8 <ferror@plt+0x120e8>
  414930:	str	x0, [x21]
  414934:	add	x1, x23, x25
  414938:	mov	x0, x19
  41493c:	mov	w2, w24
  414940:	bl	4147d8 <ferror@plt+0x120e8>
  414944:	str	x0, [x22]
  414948:	mov	w2, #0x4                   	// #4
  41494c:	mov	x0, x19
  414950:	mov	x1, x23
  414954:	bl	4147d8 <ferror@plt+0x120e8>
  414958:	str	w0, [x20]
  41495c:	ldr	x0, [x22]
  414960:	ldr	x1, [x21]
  414964:	add	x2, x29, #0x18
  414968:	bl	4148ac <ferror@plt+0x121bc>
  41496c:	mov	w8, w0
  414970:	mov	w0, #0xffffffea            	// #-22
  414974:	tbnz	w8, #0, 41499c <ferror@plt+0x122ac>
  414978:	ldr	x8, [x29, #24]
  41497c:	ldr	x9, [x19, #16]
  414980:	cmp	x8, x9
  414984:	csel	w0, w0, wzr, hi  // hi = pmore
  414988:	b	41499c <ferror@plt+0x122ac>
  41498c:	str	xzr, [x22]
  414990:	str	xzr, [x21]
  414994:	str	wzr, [x20]
  414998:	mov	w0, #0xffffffea            	// #-22
  41499c:	ldp	x20, x19, [sp, #64]
  4149a0:	ldp	x22, x21, [sp, #48]
  4149a4:	ldp	x24, x23, [sp, #32]
  4149a8:	ldr	x25, [sp, #16]
  4149ac:	ldp	x29, x30, [sp], #80
  4149b0:	ret
  4149b4:	stp	x29, x30, [sp, #-16]!
  4149b8:	ldr	x8, [x0, #56]
  4149bc:	mov	x29, sp
  4149c0:	str	x8, [x1]
  4149c4:	ldr	x1, [x0, #64]
  4149c8:	bl	414794 <ferror@plt+0x120a4>
  4149cc:	ldp	x29, x30, [sp], #16
  4149d0:	ret
  4149d4:	stp	x29, x30, [sp, #-32]!
  4149d8:	str	x19, [sp, #16]
  4149dc:	mov	x19, x0
  4149e0:	ldr	x0, [x0, #8]
  4149e4:	mov	x29, sp
  4149e8:	bl	4024a0 <free@plt>
  4149ec:	mov	x0, x19
  4149f0:	bl	4024a0 <free@plt>
  4149f4:	ldr	x19, [sp, #16]
  4149f8:	ldp	x29, x30, [sp], #32
  4149fc:	ret
  414a00:	ldr	x0, [x0]
  414a04:	ret
  414a08:	sub	sp, sp, #0x70
  414a0c:	stp	x29, x30, [sp, #32]
  414a10:	add	x29, sp, #0x20
  414a14:	stp	x22, x21, [sp, #80]
  414a18:	mov	x22, x1
  414a1c:	add	x1, x29, #0x18
  414a20:	str	x25, [sp, #48]
  414a24:	stp	x24, x23, [sp, #64]
  414a28:	stp	x20, x19, [sp, #96]
  414a2c:	mov	x19, x3
  414a30:	mov	x20, x2
  414a34:	mov	x21, x0
  414a38:	bl	4149b4 <ferror@plt+0x122c4>
  414a3c:	str	xzr, [x20]
  414a40:	str	xzr, [x19]
  414a44:	ldrh	w8, [x21, #40]
  414a48:	cmp	w8, #0x2
  414a4c:	b.cc	414acc <ferror@plt+0x123dc>  // b.lo, b.ul, b.last
  414a50:	ldr	x25, [x29, #24]
  414a54:	mov	x23, x0
  414a58:	mov	w24, #0x1                   	// #1
  414a5c:	b	414a70 <ferror@plt+0x12380>
  414a60:	ldrh	w8, [x21, #40]
  414a64:	add	w24, w24, #0x1
  414a68:	cmp	w8, w24, uxth
  414a6c:	b.ls	414acc <ferror@plt+0x123dc>  // b.plast
  414a70:	sub	x2, x29, #0x8
  414a74:	add	x3, sp, #0x10
  414a78:	add	x4, sp, #0xc
  414a7c:	mov	x0, x21
  414a80:	mov	w1, w24
  414a84:	bl	4148bc <ferror@plt+0x121cc>
  414a88:	tbnz	w0, #31, 414a60 <ferror@plt+0x12370>
  414a8c:	ldr	w8, [sp, #12]
  414a90:	cmp	x25, x8
  414a94:	b.ls	414a60 <ferror@plt+0x12370>  // b.plast
  414a98:	add	x1, x23, x8
  414a9c:	mov	x0, x22
  414aa0:	bl	402430 <strcmp@plt>
  414aa4:	cbnz	w0, 414a60 <ferror@plt+0x12370>
  414aa8:	ldur	x1, [x29, #-8]
  414aac:	mov	x0, x21
  414ab0:	bl	414794 <ferror@plt+0x120a4>
  414ab4:	mov	x8, x0
  414ab8:	str	x8, [x20]
  414abc:	ldr	x8, [sp, #16]
  414ac0:	mov	w0, wzr
  414ac4:	str	x8, [x19]
  414ac8:	b	414ad0 <ferror@plt+0x123e0>
  414acc:	mov	w0, #0xfffffffe            	// #-2
  414ad0:	ldp	x20, x19, [sp, #96]
  414ad4:	ldp	x22, x21, [sp, #80]
  414ad8:	ldp	x24, x23, [sp, #64]
  414adc:	ldr	x25, [sp, #48]
  414ae0:	ldp	x29, x30, [sp, #32]
  414ae4:	add	sp, sp, #0x70
  414ae8:	ret
  414aec:	sub	sp, sp, #0x50
  414af0:	stp	x29, x30, [sp, #16]
  414af4:	stp	x24, x23, [sp, #32]
  414af8:	stp	x22, x21, [sp, #48]
  414afc:	stp	x20, x19, [sp, #64]
  414b00:	mov	x21, x2
  414b04:	str	xzr, [x2]
  414b08:	mov	x2, sp
  414b0c:	add	x3, sp, #0x8
  414b10:	add	x29, sp, #0x10
  414b14:	bl	414a08 <ferror@plt+0x12318>
  414b18:	tbnz	w0, #31, 414b6c <ferror@plt+0x1247c>
  414b1c:	ldr	x19, [sp]
  414b20:	mov	w22, wzr
  414b24:	cbz	x19, 414b70 <ferror@plt+0x12480>
  414b28:	ldr	x8, [sp, #8]
  414b2c:	cbz	x8, 414b70 <ferror@plt+0x12480>
  414b30:	ldrb	w8, [x19]
  414b34:	ldr	x20, [sp, #8]
  414b38:	cbnz	w8, 414b5c <ferror@plt+0x1246c>
  414b3c:	cmp	x20, #0x2
  414b40:	b.cc	414b5c <ferror@plt+0x1246c>  // b.lo, b.ul, b.last
  414b44:	sub	x20, x20, #0x1
  414b48:	str	x20, [sp, #8]
  414b4c:	ldrb	w8, [x19, #1]!
  414b50:	cbnz	w8, 414b5c <ferror@plt+0x1246c>
  414b54:	cmp	x20, #0x1
  414b58:	b.hi	414b44 <ferror@plt+0x12454>  // b.pmore
  414b5c:	cmp	x20, #0x2
  414b60:	b.cs	414b8c <ferror@plt+0x1249c>  // b.hs, b.nlast
  414b64:	mov	w22, wzr
  414b68:	b	414b70 <ferror@plt+0x12480>
  414b6c:	mov	w22, w0
  414b70:	mov	w0, w22
  414b74:	ldp	x20, x19, [sp, #64]
  414b78:	ldp	x22, x21, [sp, #48]
  414b7c:	ldp	x24, x23, [sp, #32]
  414b80:	ldp	x29, x30, [sp, #16]
  414b84:	add	sp, sp, #0x50
  414b88:	ret
  414b8c:	mov	x9, xzr
  414b90:	mov	x8, xzr
  414b94:	ldrb	w10, [x19, x9]
  414b98:	cbz	w10, 414bac <ferror@plt+0x124bc>
  414b9c:	add	x9, x9, #0x1
  414ba0:	cmp	x9, x20
  414ba4:	b.cc	414b94 <ferror@plt+0x124a4>  // b.lo, b.ul, b.last
  414ba8:	b	414bd4 <ferror@plt+0x124e4>
  414bac:	cmp	x9, x20
  414bb0:	add	x10, x9, #0x1
  414bb4:	b.cs	414bc4 <ferror@plt+0x124d4>  // b.hs, b.nlast
  414bb8:	ldrb	w11, [x19, x9]
  414bbc:	mov	x9, x10
  414bc0:	cbz	w11, 414bac <ferror@plt+0x124bc>
  414bc4:	sub	x9, x10, #0x1
  414bc8:	cmp	x9, x20
  414bcc:	add	x8, x8, #0x1
  414bd0:	b.cc	414b94 <ferror@plt+0x124a4>  // b.lo, b.ul, b.last
  414bd4:	add	x9, x9, x19
  414bd8:	ldurb	w9, [x9, #-1]
  414bdc:	cmp	w9, #0x0
  414be0:	cinc	x22, x8, ne  // ne = any
  414be4:	add	x8, x20, x22, lsl #3
  414be8:	add	x0, x8, #0x9
  414bec:	bl	402240 <malloc@plt>
  414bf0:	str	x0, [x21]
  414bf4:	cbz	x0, 414ca4 <ferror@plt+0x125b4>
  414bf8:	add	x24, x0, x22, lsl #3
  414bfc:	add	x21, x24, #0x8
  414c00:	mov	x23, x0
  414c04:	mov	x0, x21
  414c08:	mov	x1, x19
  414c0c:	mov	x2, x20
  414c10:	bl	402070 <memcpy@plt>
  414c14:	cmp	x22, #0x1
  414c18:	cset	w11, hi  // hi = pmore
  414c1c:	cmp	x22, #0x2
  414c20:	strb	wzr, [x21, x20]
  414c24:	str	xzr, [x24]
  414c28:	str	x21, [x23]
  414c2c:	b.cc	414b70 <ferror@plt+0x12480>  // b.lo, b.ul, b.last
  414c30:	cbz	x20, 414b70 <ferror@plt+0x12480>
  414c34:	add	x8, x23, x22, lsl #3
  414c38:	mov	x10, xzr
  414c3c:	add	x8, x8, #0x7
  414c40:	mov	w9, #0x1                   	// #1
  414c44:	ldrb	w12, [x21, x10]
  414c48:	cbz	w12, 414c64 <ferror@plt+0x12574>
  414c4c:	add	x10, x10, #0x1
  414c50:	cmp	x10, x20
  414c54:	cset	w12, cc  // cc = lo, ul, last
  414c58:	and	w12, w11, w12
  414c5c:	tbnz	w12, #0, 414c44 <ferror@plt+0x12554>
  414c60:	b	414b70 <ferror@plt+0x12480>
  414c64:	cmp	x10, x20
  414c68:	add	x12, x10, #0x1
  414c6c:	b.cs	414c7c <ferror@plt+0x1258c>  // b.hs, b.nlast
  414c70:	ldrb	w11, [x19, x10]
  414c74:	mov	x10, x12
  414c78:	cbz	w11, 414c64 <ferror@plt+0x12574>
  414c7c:	add	x10, x8, x12
  414c80:	str	x10, [x23, x9, lsl #3]
  414c84:	add	x9, x9, #0x1
  414c88:	cmp	x9, x22
  414c8c:	cset	w11, cc  // cc = lo, ul, last
  414c90:	b.cs	414b70 <ferror@plt+0x12480>  // b.hs, b.nlast
  414c94:	sub	x10, x12, #0x1
  414c98:	cmp	x10, x20
  414c9c:	b.cc	414c44 <ferror@plt+0x12554>  // b.lo, b.ul, b.last
  414ca0:	b	414b70 <ferror@plt+0x12480>
  414ca4:	bl	402640 <__errno_location@plt>
  414ca8:	ldr	w8, [x0]
  414cac:	neg	w22, w8
  414cb0:	b	414b70 <ferror@plt+0x12480>
  414cb4:	sub	sp, sp, #0x70
  414cb8:	stp	x29, x30, [sp, #16]
  414cbc:	stp	x28, x27, [sp, #32]
  414cc0:	stp	x26, x25, [sp, #48]
  414cc4:	stp	x24, x23, [sp, #64]
  414cc8:	stp	x22, x21, [sp, #80]
  414ccc:	stp	x20, x19, [sp, #96]
  414cd0:	ldr	w8, [x0, #24]
  414cd4:	mov	x22, x1
  414cd8:	str	xzr, [x1]
  414cdc:	adrp	x1, 41a000 <ferror@plt+0x17910>
  414ce0:	mov	w9, #0x4                   	// #4
  414ce4:	mov	w10, #0x8                   	// #8
  414ce8:	tst	w8, #0x2
  414cec:	add	x1, x1, #0xc32
  414cf0:	mov	x2, sp
  414cf4:	add	x3, sp, #0x8
  414cf8:	add	x29, sp, #0x10
  414cfc:	mov	x19, x0
  414d00:	csel	x21, x10, x9, eq  // eq = none
  414d04:	bl	414a08 <ferror@plt+0x12318>
  414d08:	tbnz	w0, #31, 414d30 <ferror@plt+0x12640>
  414d0c:	ldr	x8, [sp]
  414d10:	mov	w20, wzr
  414d14:	cbz	x8, 414d34 <ferror@plt+0x12644>
  414d18:	ldr	x24, [sp, #8]
  414d1c:	cbz	x24, 414d34 <ferror@plt+0x12644>
  414d20:	tst	x24, #0x3f
  414d24:	b.eq	414d58 <ferror@plt+0x12668>  // b.none
  414d28:	mov	w20, #0xffffffea            	// #-22
  414d2c:	b	414d34 <ferror@plt+0x12644>
  414d30:	mov	w20, w0
  414d34:	mov	w0, w20
  414d38:	ldp	x20, x19, [sp, #96]
  414d3c:	ldp	x22, x21, [sp, #80]
  414d40:	ldp	x24, x23, [sp, #64]
  414d44:	ldp	x26, x25, [sp, #48]
  414d48:	ldp	x28, x27, [sp, #32]
  414d4c:	ldp	x29, x30, [sp, #16]
  414d50:	add	sp, sp, #0x70
  414d54:	ret
  414d58:	lsr	x20, x24, #6
  414d5c:	cmp	w20, #0x1
  414d60:	b.lt	414db0 <ferror@plt+0x126c0>  // b.tstop
  414d64:	ldr	x9, [x19]
  414d68:	add	x8, x21, x8
  414d6c:	mov	x25, xzr
  414d70:	mov	w26, w20
  414d74:	sub	x23, x8, x9
  414d78:	mov	x0, x19
  414d7c:	mov	x1, x23
  414d80:	bl	414794 <ferror@plt+0x120a4>
  414d84:	mov	x8, x0
  414d88:	ldrb	w9, [x8], #1
  414d8c:	cmp	w9, #0x2e
  414d90:	csel	x0, x8, x0, eq  // eq = none
  414d94:	bl	4020b0 <strlen@plt>
  414d98:	add	x8, x25, x0
  414d9c:	subs	w26, w26, #0x1
  414da0:	add	x25, x8, #0x1
  414da4:	add	x23, x23, #0x40
  414da8:	b.ne	414d78 <ferror@plt+0x12688>  // b.any
  414dac:	b	414db4 <ferror@plt+0x126c4>
  414db0:	mov	x25, xzr
  414db4:	mov	w8, #0x18                  	// #24
  414db8:	smaddl	x0, w20, w8, x25
  414dbc:	bl	402240 <malloc@plt>
  414dc0:	str	x0, [x22]
  414dc4:	cbz	x0, 414e64 <ferror@plt+0x12774>
  414dc8:	cmp	w20, #0x1
  414dcc:	b.lt	414d34 <ferror@plt+0x12644>  // b.tstop
  414dd0:	ldr	x9, [sp]
  414dd4:	ldr	x10, [x19]
  414dd8:	sxtw	x8, w20
  414ddc:	mov	w11, #0x18                  	// #24
  414de0:	ubfx	x26, x24, #6, #32
  414de4:	add	x27, x0, #0x8
  414de8:	madd	x22, x8, x11, x0
  414dec:	sub	x23, x9, x10
  414df0:	mov	w28, #0x55                  	// #85
  414df4:	mov	x0, x19
  414df8:	mov	x1, x23
  414dfc:	mov	w2, w21
  414e00:	bl	4147d8 <ferror@plt+0x120e8>
  414e04:	mov	x24, x0
  414e08:	add	x1, x21, x23
  414e0c:	mov	x0, x19
  414e10:	bl	414794 <ferror@plt+0x120a4>
  414e14:	mov	x8, x0
  414e18:	ldrb	w9, [x8], #1
  414e1c:	stur	x24, [x27, #-8]
  414e20:	str	w28, [x27]
  414e24:	str	x22, [x27, #8]
  414e28:	cmp	w9, #0x2e
  414e2c:	csel	x24, x8, x0, eq  // eq = none
  414e30:	mov	x0, x24
  414e34:	bl	4020b0 <strlen@plt>
  414e38:	add	x25, x0, #0x1
  414e3c:	mov	x0, x22
  414e40:	mov	x1, x24
  414e44:	mov	x2, x25
  414e48:	bl	402070 <memcpy@plt>
  414e4c:	add	x22, x22, x25
  414e50:	add	x23, x23, #0x40
  414e54:	subs	x26, x26, #0x1
  414e58:	add	x27, x27, #0x18
  414e5c:	b.ne	414df4 <ferror@plt+0x12704>  // b.any
  414e60:	b	414d34 <ferror@plt+0x12644>
  414e64:	bl	402640 <__errno_location@plt>
  414e68:	ldr	w8, [x0]
  414e6c:	neg	w20, w8
  414e70:	b	414d34 <ferror@plt+0x12644>
  414e74:	stp	x29, x30, [sp, #-48]!
  414e78:	str	x21, [sp, #16]
  414e7c:	stp	x20, x19, [sp, #32]
  414e80:	mov	x29, sp
  414e84:	mov	x19, x0
  414e88:	bl	414ef8 <ferror@plt+0x12808>
  414e8c:	mov	w1, w0
  414e90:	tbnz	w0, #31, 414ee4 <ferror@plt+0x127f4>
  414e94:	mov	x0, x19
  414e98:	bl	414fbc <ferror@plt+0x128cc>
  414e9c:	ldr	x8, [x19]
  414ea0:	ldr	w9, [x19, #24]
  414ea4:	mov	w10, #0x4                   	// #4
  414ea8:	mov	w11, #0x8                   	// #8
  414eac:	sub	x8, x0, x8
  414eb0:	tst	w9, #0x2
  414eb4:	add	x20, x8, #0x8
  414eb8:	csel	x21, x11, x10, eq  // eq = none
  414ebc:	mov	x0, x19
  414ec0:	mov	x1, x20
  414ec4:	mov	w2, w21
  414ec8:	bl	4147d8 <ferror@plt+0x120e8>
  414ecc:	and	x3, x0, #0xfffffffffffffffd
  414ed0:	mov	x0, x19
  414ed4:	mov	x1, x20
  414ed8:	mov	x2, x21
  414edc:	bl	415034 <ferror@plt+0x12944>
  414ee0:	mov	w1, w0
  414ee4:	ldp	x20, x19, [sp, #32]
  414ee8:	ldr	x21, [sp, #16]
  414eec:	mov	w0, w1
  414ef0:	ldp	x29, x30, [sp], #48
  414ef4:	ret
  414ef8:	sub	sp, sp, #0x60
  414efc:	stp	x29, x30, [sp, #32]
  414f00:	add	x29, sp, #0x20
  414f04:	stp	x20, x19, [sp, #80]
  414f08:	mov	x19, x1
  414f0c:	sub	x1, x29, #0x8
  414f10:	stp	x24, x23, [sp, #48]
  414f14:	stp	x22, x21, [sp, #64]
  414f18:	mov	x20, x0
  414f1c:	bl	4149b4 <ferror@plt+0x122c4>
  414f20:	ldrh	w8, [x20, #40]
  414f24:	cmp	w8, #0x2
  414f28:	b.cc	414f9c <ferror@plt+0x128ac>  // b.lo, b.ul, b.last
  414f2c:	ldur	x24, [x29, #-8]
  414f30:	mov	x22, x0
  414f34:	mov	w23, #0x1                   	// #1
  414f38:	b	414f54 <ferror@plt+0x12864>
  414f3c:	mov	w8, #0x1                   	// #1
  414f40:	tbz	w8, #0, 414fa0 <ferror@plt+0x128b0>
  414f44:	ldrh	w8, [x20, #40]
  414f48:	add	w23, w23, #0x1
  414f4c:	cmp	w23, w8
  414f50:	b.cs	414f9c <ferror@plt+0x128ac>  // b.hs, b.nlast
  414f54:	add	x2, sp, #0x10
  414f58:	add	x3, sp, #0x8
  414f5c:	add	x4, sp, #0x4
  414f60:	mov	x0, x20
  414f64:	mov	w1, w23
  414f68:	bl	4148bc <ferror@plt+0x121cc>
  414f6c:	tbnz	w0, #31, 414f3c <ferror@plt+0x1284c>
  414f70:	ldr	w8, [sp, #4]
  414f74:	cmp	x24, x8
  414f78:	b.ls	414f3c <ferror@plt+0x1284c>  // b.plast
  414f7c:	add	x1, x22, x8
  414f80:	mov	x0, x19
  414f84:	bl	402430 <strcmp@plt>
  414f88:	cmp	w0, #0x0
  414f8c:	cset	w8, ne  // ne = any
  414f90:	csel	w21, w23, w21, eq  // eq = none
  414f94:	tbnz	w8, #0, 414f44 <ferror@plt+0x12854>
  414f98:	b	414fa0 <ferror@plt+0x128b0>
  414f9c:	mov	w21, #0xfffffffe            	// #-2
  414fa0:	mov	w0, w21
  414fa4:	ldp	x20, x19, [sp, #80]
  414fa8:	ldp	x22, x21, [sp, #64]
  414fac:	ldp	x24, x23, [sp, #48]
  414fb0:	ldp	x29, x30, [sp, #32]
  414fb4:	add	sp, sp, #0x60
  414fb8:	ret
  414fbc:	stp	x29, x30, [sp, #-16]!
  414fc0:	tst	w1, #0xffff
  414fc4:	mov	x29, sp
  414fc8:	b.eq	414ff4 <ferror@plt+0x12904>  // b.none
  414fcc:	ldrh	w8, [x0, #40]
  414fd0:	cmp	w8, w1, uxth
  414fd4:	b.ls	415014 <ferror@plt+0x12924>  // b.plast
  414fd8:	ldr	x8, [x0, #32]
  414fdc:	ldrh	w9, [x0, #42]
  414fe0:	and	x10, x1, #0xffff
  414fe4:	madd	x1, x9, x10, x8
  414fe8:	bl	414794 <ferror@plt+0x120a4>
  414fec:	ldp	x29, x30, [sp], #16
  414ff0:	ret
  414ff4:	adrp	x0, 41b000 <ferror@plt+0x18910>
  414ff8:	adrp	x1, 41b000 <ferror@plt+0x18910>
  414ffc:	adrp	x3, 41b000 <ferror@plt+0x18910>
  415000:	add	x0, x0, #0x4a5
  415004:	add	x1, x1, #0x3dd
  415008:	add	x3, x3, #0x4b6
  41500c:	mov	w2, #0xd5                  	// #213
  415010:	bl	402630 <__assert_fail@plt>
  415014:	adrp	x0, 41b000 <ferror@plt+0x18910>
  415018:	adrp	x1, 41b000 <ferror@plt+0x18910>
  41501c:	adrp	x3, 41b000 <ferror@plt+0x18910>
  415020:	add	x0, x0, #0x4fc
  415024:	add	x1, x1, #0x3dd
  415028:	add	x3, x3, #0x4b6
  41502c:	mov	w2, #0xd6                  	// #214
  415030:	bl	402630 <__assert_fail@plt>
  415034:	stp	x29, x30, [sp, #-64]!
  415038:	cmp	x2, #0x9
  41503c:	str	x23, [sp, #16]
  415040:	stp	x22, x21, [sp, #32]
  415044:	stp	x20, x19, [sp, #48]
  415048:	mov	x29, sp
  41504c:	b.cs	415114 <ferror@plt+0x12a24>  // b.hs, b.nlast
  415050:	ldr	x23, [x0, #16]
  415054:	add	x8, x2, x1
  415058:	mov	x20, x2
  41505c:	mov	x21, x1
  415060:	mov	x22, x0
  415064:	cmp	x8, x23
  415068:	b.hi	415134 <ferror@plt+0x12a44>  // b.pmore
  41506c:	ldr	x8, [x22, #8]
  415070:	mov	x19, x3
  415074:	cbnz	x8, 41509c <ferror@plt+0x129ac>
  415078:	mov	x0, x23
  41507c:	bl	402240 <malloc@plt>
  415080:	str	x0, [x22, #8]
  415084:	cbz	x0, 415104 <ferror@plt+0x12a14>
  415088:	ldr	x1, [x22]
  41508c:	mov	x2, x23
  415090:	bl	402070 <memcpy@plt>
  415094:	ldr	x8, [x22, #8]
  415098:	str	x8, [x22]
  41509c:	ldrb	w9, [x22, #24]
  4150a0:	ldr	x8, [x22, #8]
  4150a4:	tbnz	w9, #4, 4150c4 <ferror@plt+0x129d4>
  4150a8:	cbz	x20, 4150ec <ferror@plt+0x129fc>
  4150ac:	add	x8, x8, x21
  4150b0:	strb	w19, [x8], #1
  4150b4:	subs	x20, x20, #0x1
  4150b8:	lsr	x19, x19, #8
  4150bc:	b.ne	4150b0 <ferror@plt+0x129c0>  // b.any
  4150c0:	b	4150ec <ferror@plt+0x129fc>
  4150c4:	cbz	x20, 4150ec <ferror@plt+0x129fc>
  4150c8:	add	x9, x20, x21
  4150cc:	add	x8, x9, x8
  4150d0:	sub	x8, x8, #0x1
  4150d4:	mov	w9, #0x1                   	// #1
  4150d8:	add	x9, x9, #0x1
  4150dc:	strb	w19, [x8], #-1
  4150e0:	cmp	x9, x20
  4150e4:	lsr	x19, x19, #8
  4150e8:	b.ls	4150d8 <ferror@plt+0x129e8>  // b.plast
  4150ec:	mov	w0, wzr
  4150f0:	ldp	x20, x19, [sp, #48]
  4150f4:	ldp	x22, x21, [sp, #32]
  4150f8:	ldr	x23, [sp, #16]
  4150fc:	ldp	x29, x30, [sp], #64
  415100:	ret
  415104:	bl	402640 <__errno_location@plt>
  415108:	ldr	w8, [x0]
  41510c:	neg	w0, w8
  415110:	b	4150f0 <ferror@plt+0x12a00>
  415114:	adrp	x0, 41b000 <ferror@plt+0x18910>
  415118:	adrp	x1, 41b000 <ferror@plt+0x18910>
  41511c:	adrp	x3, 41b000 <ferror@plt+0x18910>
  415120:	add	x0, x0, #0x42e
  415124:	add	x1, x1, #0x3dd
  415128:	add	x3, x3, #0x51c
  41512c:	mov	w2, #0xa7                  	// #167
  415130:	bl	402630 <__assert_fail@plt>
  415134:	adrp	x0, 41b000 <ferror@plt+0x18910>
  415138:	adrp	x1, 41b000 <ferror@plt+0x18910>
  41513c:	adrp	x3, 41b000 <ferror@plt+0x18910>
  415140:	add	x0, x0, #0x48a
  415144:	add	x1, x1, #0x3dd
  415148:	add	x3, x3, #0x51c
  41514c:	mov	w2, #0xa8                  	// #168
  415150:	bl	402630 <__assert_fail@plt>
  415154:	sub	sp, sp, #0x60
  415158:	adrp	x1, 41b000 <ferror@plt+0x18910>
  41515c:	add	x1, x1, #0x29
  415160:	mov	x2, sp
  415164:	add	x3, sp, #0x8
  415168:	stp	x29, x30, [sp, #16]
  41516c:	stp	x26, x25, [sp, #32]
  415170:	stp	x24, x23, [sp, #48]
  415174:	stp	x22, x21, [sp, #64]
  415178:	stp	x20, x19, [sp, #80]
  41517c:	add	x29, sp, #0x10
  415180:	mov	x19, x0
  415184:	bl	414a08 <ferror@plt+0x12318>
  415188:	tbnz	w0, #31, 4151dc <ferror@plt+0x12aec>
  41518c:	ldr	x23, [sp]
  415190:	mov	w21, wzr
  415194:	cbz	x23, 4151e0 <ferror@plt+0x12af0>
  415198:	ldr	x8, [sp, #8]
  41519c:	cbz	x8, 4151e0 <ferror@plt+0x12af0>
  4151a0:	ldrb	w8, [x23]
  4151a4:	ldr	x24, [sp, #8]
  4151a8:	cbnz	w8, 4151cc <ferror@plt+0x12adc>
  4151ac:	cmp	x24, #0x2
  4151b0:	b.cc	4151cc <ferror@plt+0x12adc>  // b.lo, b.ul, b.last
  4151b4:	sub	x24, x24, #0x1
  4151b8:	str	x24, [sp, #8]
  4151bc:	ldrb	w8, [x23, #1]!
  4151c0:	cbnz	w8, 4151cc <ferror@plt+0x12adc>
  4151c4:	cmp	x24, #0x1
  4151c8:	b.hi	4151b4 <ferror@plt+0x12ac4>  // b.pmore
  4151cc:	cmp	x24, #0x2
  4151d0:	b.cs	415200 <ferror@plt+0x12b10>  // b.hs, b.nlast
  4151d4:	mov	w21, wzr
  4151d8:	b	4151e0 <ferror@plt+0x12af0>
  4151dc:	mov	w21, w0
  4151e0:	mov	w0, w21
  4151e4:	ldp	x20, x19, [sp, #80]
  4151e8:	ldp	x22, x21, [sp, #64]
  4151ec:	ldp	x24, x23, [sp, #48]
  4151f0:	ldp	x26, x25, [sp, #32]
  4151f4:	ldp	x29, x30, [sp, #16]
  4151f8:	add	sp, sp, #0x60
  4151fc:	ret
  415200:	adrp	x20, 41b000 <ferror@plt+0x18910>
  415204:	mov	x25, xzr
  415208:	add	x20, x20, #0x3ab
  41520c:	add	x8, x25, #0x9
  415210:	cmp	x8, x24
  415214:	mov	w8, #0x1                   	// #1
  415218:	b.cs	4152b8 <ferror@plt+0x12bc8>  // b.hs, b.nlast
  41521c:	add	x9, x25, #0x1
  415220:	cmp	x9, x24
  415224:	b.cs	4152b8 <ferror@plt+0x12bc8>  // b.hs, b.nlast
  415228:	add	x22, x23, x25
  41522c:	ldrb	w9, [x22]
  415230:	cbz	w9, 4152b8 <ferror@plt+0x12bc8>
  415234:	mov	w2, #0x9                   	// #9
  415238:	mov	x0, x22
  41523c:	mov	x1, x20
  415240:	bl	402260 <strncmp@plt>
  415244:	cbz	w0, 415260 <ferror@plt+0x12b70>
  415248:	mov	x0, x22
  41524c:	bl	4020b0 <strlen@plt>
  415250:	add	x25, x0, x25
  415254:	mov	w8, #0x1                   	// #1
  415258:	tbnz	w8, #0, 4152bc <ferror@plt+0x12bcc>
  41525c:	b	4151e0 <ferror@plt+0x12af0>
  415260:	ldp	x26, x8, [x19]
  415264:	cbnz	x8, 415290 <ferror@plt+0x12ba0>
  415268:	ldr	x21, [x19, #16]
  41526c:	mov	x0, x21
  415270:	bl	402240 <malloc@plt>
  415274:	str	x0, [x19, #8]
  415278:	cbz	x0, 4152cc <ferror@plt+0x12bdc>
  41527c:	ldr	x1, [x19]
  415280:	mov	x2, x21
  415284:	bl	402070 <memcpy@plt>
  415288:	ldr	x8, [x19, #8]
  41528c:	str	x8, [x19]
  415290:	mov	x0, x22
  415294:	sub	x21, x22, x26
  415298:	bl	4020b0 <strlen@plt>
  41529c:	ldr	x8, [x19, #8]
  4152a0:	mov	x2, x0
  4152a4:	mov	w1, wzr
  4152a8:	add	x0, x8, x21
  4152ac:	bl	402280 <memset@plt>
  4152b0:	mov	w8, wzr
  4152b4:	mov	w21, wzr
  4152b8:	tbz	w8, #0, 4151e0 <ferror@plt+0x12af0>
  4152bc:	add	x25, x25, #0x1
  4152c0:	cmp	x25, x24
  4152c4:	b.cc	41520c <ferror@plt+0x12b1c>  // b.lo, b.ul, b.last
  4152c8:	b	4152e4 <ferror@plt+0x12bf4>
  4152cc:	bl	402640 <__errno_location@plt>
  4152d0:	ldr	w9, [x0]
  4152d4:	mov	w8, wzr
  4152d8:	neg	w21, w9
  4152dc:	tbnz	w8, #0, 4152bc <ferror@plt+0x12bcc>
  4152e0:	b	4151e0 <ferror@plt+0x12af0>
  4152e4:	mov	w21, #0xfffffffe            	// #-2
  4152e8:	b	4151e0 <ferror@plt+0x12af0>
  4152ec:	sub	sp, sp, #0xa0
  4152f0:	stp	x29, x30, [sp, #64]
  4152f4:	stp	x20, x19, [sp, #144]
  4152f8:	add	x29, sp, #0x40
  4152fc:	mov	x20, x1
  415300:	adrp	x1, 41b000 <ferror@plt+0x18910>
  415304:	add	x1, x1, #0x3b5
  415308:	sub	x2, x29, #0x18
  41530c:	sub	x3, x29, #0x8
  415310:	stp	x28, x27, [sp, #80]
  415314:	stp	x26, x25, [sp, #96]
  415318:	stp	x24, x23, [sp, #112]
  41531c:	stp	x22, x21, [sp, #128]
  415320:	mov	x19, x0
  415324:	bl	414a08 <ferror@plt+0x12318>
  415328:	tbnz	w0, #31, 41536c <ferror@plt+0x12c7c>
  41532c:	adrp	x1, 41b000 <ferror@plt+0x18910>
  415330:	add	x1, x1, #0x3bd
  415334:	add	x2, sp, #0x20
  415338:	sub	x3, x29, #0x10
  41533c:	mov	x0, x19
  415340:	bl	414a08 <ferror@plt+0x12318>
  415344:	tbnz	w0, #31, 41536c <ferror@plt+0x12c7c>
  415348:	ldrb	w8, [x19, #24]
  41534c:	ldur	x10, [x29, #-16]
  415350:	mov	w9, #0x10                  	// #16
  415354:	tst	w8, #0x2
  415358:	mov	w8, #0x18                  	// #24
  41535c:	csel	x24, x8, x9, eq  // eq = none
  415360:	udiv	x23, x10, x24
  415364:	msub	x8, x23, x24, x10
  415368:	cbz	x8, 4153a0 <ferror@plt+0x12cb0>
  41536c:	mov	x0, x19
  415370:	mov	x1, x20
  415374:	bl	4156c0 <ferror@plt+0x12fd0>
  415378:	mov	w20, w0
  41537c:	mov	w0, w20
  415380:	ldp	x20, x19, [sp, #144]
  415384:	ldp	x22, x21, [sp, #128]
  415388:	ldp	x24, x23, [sp, #112]
  41538c:	ldp	x26, x25, [sp, #96]
  415390:	ldp	x28, x27, [sp, #80]
  415394:	ldp	x29, x30, [sp, #64]
  415398:	add	sp, sp, #0xa0
  41539c:	ret
  4153a0:	ldur	x10, [x29, #-24]
  4153a4:	ldr	x9, [sp, #32]
  4153a8:	cmp	w23, #0x2
  4153ac:	stp	x10, x23, [sp, #16]
  4153b0:	str	x9, [sp]
  4153b4:	b.lt	415474 <ferror@plt+0x12d84>  // b.tstop
  4153b8:	ldr	x8, [x19]
  4153bc:	ldur	x25, [x29, #-8]
  4153c0:	add	x9, x24, x9
  4153c4:	mov	x28, xzr
  4153c8:	mov	w27, wzr
  4153cc:	mov	w26, #0x1                   	// #1
  4153d0:	sub	x22, x10, x8
  4153d4:	sub	x21, x9, x8
  4153d8:	b	4153ec <ferror@plt+0x12cfc>
  4153dc:	add	w26, w26, #0x1
  4153e0:	cmp	w26, w23
  4153e4:	add	x21, x21, x24
  4153e8:	b.ge	41547c <ferror@plt+0x12d8c>  // b.tcont
  4153ec:	mov	w2, #0x4                   	// #4
  4153f0:	mov	x0, x19
  4153f4:	mov	x1, x21
  4153f8:	bl	4147d8 <ferror@plt+0x120e8>
  4153fc:	and	x8, x0, #0xffffffff
  415400:	cmp	x8, x25
  415404:	b.cs	415434 <ferror@plt+0x12d44>  // b.hs, b.nlast
  415408:	add	x1, x22, x8
  41540c:	mov	x0, x19
  415410:	bl	414794 <ferror@plt+0x120a4>
  415414:	adrp	x1, 41b000 <ferror@plt+0x18910>
  415418:	mov	w2, #0x6                   	// #6
  41541c:	add	x1, x1, #0x570
  415420:	mov	x23, x0
  415424:	bl	402260 <strncmp@plt>
  415428:	cbz	w0, 415440 <ferror@plt+0x12d50>
  41542c:	mov	w8, #0x5                   	// #5
  415430:	b	415458 <ferror@plt+0x12d68>
  415434:	mov	w8, #0x2                   	// #2
  415438:	cbnz	w8, 415460 <ferror@plt+0x12d70>
  41543c:	b	4153dc <ferror@plt+0x12cec>
  415440:	add	x0, x23, #0x6
  415444:	bl	4020b0 <strlen@plt>
  415448:	add	x9, x28, x0
  41544c:	mov	w8, wzr
  415450:	add	x28, x9, #0x1
  415454:	add	w27, w27, #0x1
  415458:	ldr	x23, [sp, #24]
  41545c:	cbz	w8, 4153dc <ferror@plt+0x12cec>
  415460:	cmp	w8, #0x5
  415464:	b.eq	4153dc <ferror@plt+0x12cec>  // b.none
  415468:	cmp	w8, #0x2
  41546c:	b.eq	41536c <ferror@plt+0x12c7c>  // b.none
  415470:	b	41537c <ferror@plt+0x12c8c>
  415474:	mov	w27, wzr
  415478:	mov	x28, xzr
  41547c:	cbz	w27, 41536c <ferror@plt+0x12c7c>
  415480:	mov	w8, #0x18                  	// #24
  415484:	smaddl	x0, w27, w8, x28
  415488:	bl	402240 <malloc@plt>
  41548c:	str	x0, [x20]
  415490:	str	x0, [sp, #8]
  415494:	cbz	x0, 4155f0 <ferror@plt+0x12f00>
  415498:	cmp	w23, #0x2
  41549c:	b.lt	415600 <ferror@plt+0x12f10>  // b.tstop
  4154a0:	ldp	x10, x11, [sp]
  4154a4:	sxtw	x8, w27
  4154a8:	mov	w12, #0x18                  	// #24
  4154ac:	ldr	x9, [x19]
  4154b0:	madd	x22, x8, x12, x11
  4154b4:	ldr	x8, [sp, #16]
  4154b8:	add	x10, x24, x10
  4154bc:	mov	w20, wzr
  4154c0:	mov	w21, #0x1                   	// #1
  4154c4:	sub	x8, x8, x9
  4154c8:	sub	x23, x10, x9
  4154cc:	str	x8, [sp, #16]
  4154d0:	b	4154e8 <ferror@plt+0x12df8>
  4154d4:	ldr	x8, [sp, #24]
  4154d8:	add	w21, w21, #0x1
  4154dc:	add	x23, x23, x24
  4154e0:	cmp	w21, w8
  4154e4:	b.ge	41537c <ferror@plt+0x12c8c>  // b.tcont
  4154e8:	ldr	w25, [x19, #24]
  4154ec:	mov	w2, #0x4                   	// #4
  4154f0:	mov	x0, x19
  4154f4:	mov	x1, x23
  4154f8:	bl	4147d8 <ferror@plt+0x120e8>
  4154fc:	tst	w25, #0x2
  415500:	mov	w9, #0x4                   	// #4
  415504:	mov	w10, #0x8                   	// #8
  415508:	csel	x8, x10, x9, eq  // eq = none
  41550c:	mov	w11, #0xc                   	// #12
  415510:	mov	x28, x0
  415514:	csel	x26, x9, x11, eq  // eq = none
  415518:	mov	w11, #0xe                   	// #14
  41551c:	mov	w12, #0x6                   	// #6
  415520:	add	x1, x8, x23
  415524:	csel	w2, w10, w9, eq  // eq = none
  415528:	mov	x0, x19
  41552c:	csel	x27, x12, x11, eq  // eq = none
  415530:	bl	4147d8 <ferror@plt+0x120e8>
  415534:	mov	x25, x0
  415538:	add	x1, x26, x23
  41553c:	mov	w2, #0x1                   	// #1
  415540:	mov	x0, x19
  415544:	bl	4147d8 <ferror@plt+0x120e8>
  415548:	mov	x26, x0
  41554c:	add	x1, x27, x23
  415550:	mov	w2, #0x2                   	// #2
  415554:	mov	x0, x19
  415558:	bl	4147d8 <ferror@plt+0x120e8>
  41555c:	ldr	x8, [sp, #16]
  415560:	mov	x27, x0
  415564:	mov	x0, x19
  415568:	add	x1, x8, w28, uxtw
  41556c:	bl	414794 <ferror@plt+0x120a4>
  415570:	adrp	x1, 41b000 <ferror@plt+0x18910>
  415574:	mov	w2, #0x6                   	// #6
  415578:	add	x1, x1, #0x570
  41557c:	mov	x28, x0
  415580:	bl	402260 <strncmp@plt>
  415584:	cbnz	w0, 4154d4 <ferror@plt+0x12de4>
  415588:	mov	x0, x19
  41558c:	mov	x1, x25
  415590:	mov	w2, w27
  415594:	add	x28, x28, #0x6
  415598:	ubfx	w26, w26, #4, #4
  41559c:	bl	415608 <ferror@plt+0x12f18>
  4155a0:	ldr	x8, [sp, #8]
  4155a4:	mov	w9, #0x18                  	// #24
  4155a8:	smaddl	x25, w20, w9, x8
  4155ac:	str	x0, [x25]
  4155b0:	mov	w0, w26
  4155b4:	bl	415694 <ferror@plt+0x12fa4>
  4155b8:	and	w8, w0, #0xff
  4155bc:	mov	x0, x28
  4155c0:	str	w8, [x25, #8]
  4155c4:	str	x22, [x25, #16]
  4155c8:	bl	4020b0 <strlen@plt>
  4155cc:	mov	x25, x0
  4155d0:	mov	x0, x22
  4155d4:	mov	x1, x28
  4155d8:	mov	x2, x25
  4155dc:	bl	402070 <memcpy@plt>
  4155e0:	add	x22, x22, x25
  4155e4:	strb	wzr, [x22], #1
  4155e8:	add	w20, w20, #0x1
  4155ec:	b	4154d4 <ferror@plt+0x12de4>
  4155f0:	bl	402640 <__errno_location@plt>
  4155f4:	ldr	w8, [x0]
  4155f8:	neg	w20, w8
  4155fc:	b	41537c <ferror@plt+0x12c8c>
  415600:	mov	w20, wzr
  415604:	b	41537c <ferror@plt+0x12c8c>
  415608:	sub	sp, sp, #0x40
  41560c:	stp	x20, x19, [sp, #48]
  415610:	mov	x19, x1
  415614:	ands	w9, w2, #0xffff
  415618:	stp	x29, x30, [sp, #32]
  41561c:	add	x29, sp, #0x20
  415620:	b.eq	415680 <ferror@plt+0x12f90>  // b.none
  415624:	mov	w10, #0xfff1                	// #65521
  415628:	cmp	w9, w10
  41562c:	b.eq	415680 <ferror@plt+0x12f90>  // b.none
  415630:	mov	w8, w2
  415634:	sub	x2, x29, #0x8
  415638:	add	x3, sp, #0x10
  41563c:	add	x4, sp, #0xc
  415640:	mov	w1, w8
  415644:	mov	x20, x0
  415648:	bl	4148bc <ferror@plt+0x121cc>
  41564c:	tbnz	w0, #31, 415660 <ferror@plt+0x12f70>
  415650:	ldr	x8, [sp, #16]
  415654:	sub	x8, x8, #0x4
  415658:	cmp	x8, x19
  41565c:	b.cs	415668 <ferror@plt+0x12f78>  // b.hs, b.nlast
  415660:	mov	x19, #0xffffffffffffffff    	// #-1
  415664:	b	415680 <ferror@plt+0x12f90>
  415668:	ldur	x8, [x29, #-8]
  41566c:	mov	w2, #0x4                   	// #4
  415670:	mov	x0, x20
  415674:	add	x1, x8, x19
  415678:	bl	4147d8 <ferror@plt+0x120e8>
  41567c:	mov	x19, x0
  415680:	mov	x0, x19
  415684:	ldp	x20, x19, [sp, #48]
  415688:	ldp	x29, x30, [sp, #32]
  41568c:	add	sp, sp, #0x40
  415690:	ret
  415694:	and	w8, w0, #0xff
  415698:	cmp	w8, #0x2
  41569c:	b.hi	4156b8 <ferror@plt+0x12fc8>  // b.pmore
  4156a0:	and	x8, x0, #0xff
  4156a4:	mov	w9, #0x474c                	// #18252
  4156a8:	lsl	x8, x8, #3
  4156ac:	movk	w9, #0x57, lsl #16
  4156b0:	lsr	w0, w9, w8
  4156b4:	ret
  4156b8:	mov	w0, wzr
  4156bc:	ret
  4156c0:	sub	sp, sp, #0x70
  4156c4:	stp	x29, x30, [sp, #16]
  4156c8:	stp	x26, x25, [sp, #48]
  4156cc:	stp	x24, x23, [sp, #64]
  4156d0:	stp	x22, x21, [sp, #80]
  4156d4:	stp	x20, x19, [sp, #96]
  4156d8:	add	x29, sp, #0x10
  4156dc:	mov	x20, x1
  4156e0:	str	xzr, [x1]
  4156e4:	adrp	x1, 41b000 <ferror@plt+0x18910>
  4156e8:	add	x1, x1, #0x55e
  4156ec:	add	x2, sp, #0x8
  4156f0:	add	x3, x29, #0x18
  4156f4:	str	x27, [sp, #32]
  4156f8:	bl	414a08 <ferror@plt+0x12318>
  4156fc:	tbnz	w0, #31, 415750 <ferror@plt+0x13060>
  415700:	ldr	x23, [sp, #8]
  415704:	mov	w19, wzr
  415708:	cbz	x23, 415754 <ferror@plt+0x13064>
  41570c:	ldr	x8, [x29, #24]
  415710:	cbz	x8, 415754 <ferror@plt+0x13064>
  415714:	ldrb	w9, [x23]
  415718:	ldr	x8, [x29, #24]
  41571c:	cbnz	w9, 415740 <ferror@plt+0x13050>
  415720:	cmp	x8, #0x2
  415724:	b.cc	415740 <ferror@plt+0x13050>  // b.lo, b.ul, b.last
  415728:	sub	x8, x8, #0x1
  41572c:	str	x8, [x29, #24]
  415730:	ldrb	w9, [x23, #1]!
  415734:	cbnz	w9, 415740 <ferror@plt+0x13050>
  415738:	cmp	x8, #0x1
  41573c:	b.hi	415728 <ferror@plt+0x13038>  // b.pmore
  415740:	cmp	x8, #0x2
  415744:	b.cs	415778 <ferror@plt+0x13088>  // b.hs, b.nlast
  415748:	mov	w19, wzr
  41574c:	b	415754 <ferror@plt+0x13064>
  415750:	mov	w19, w0
  415754:	mov	w0, w19
  415758:	ldp	x20, x19, [sp, #96]
  41575c:	ldp	x22, x21, [sp, #80]
  415760:	ldp	x24, x23, [sp, #64]
  415764:	ldp	x26, x25, [sp, #48]
  415768:	ldr	x27, [sp, #32]
  41576c:	ldp	x29, x30, [sp, #16]
  415770:	add	sp, sp, #0x70
  415774:	ret
  415778:	mov	x10, xzr
  41577c:	mov	x11, xzr
  415780:	mov	w9, wzr
  415784:	b	415798 <ferror@plt+0x130a8>
  415788:	add	x11, x10, #0x1
  41578c:	add	x10, x10, #0x1
  415790:	cmp	x8, x10
  415794:	b.eq	4157b0 <ferror@plt+0x130c0>  // b.none
  415798:	ldrb	w12, [x23, x10]
  41579c:	cbnz	w12, 41578c <ferror@plt+0x1309c>
  4157a0:	cmp	x10, x11
  4157a4:	b.eq	415788 <ferror@plt+0x13098>  // b.none
  4157a8:	add	w9, w9, #0x1
  4157ac:	b	415788 <ferror@plt+0x13098>
  4157b0:	add	x10, x8, x23
  4157b4:	ldurb	w10, [x10, #-1]
  4157b8:	cmp	w10, #0x0
  4157bc:	cinc	w19, w9, ne  // ne = any
  4157c0:	mov	w9, #0x18                  	// #24
  4157c4:	smaddl	x8, w19, w9, x8
  4157c8:	add	x0, x8, #0x1
  4157cc:	bl	402240 <malloc@plt>
  4157d0:	str	x0, [x20]
  4157d4:	cbz	x0, 415860 <ferror@plt+0x13170>
  4157d8:	ldr	x8, [x29, #24]
  4157dc:	sxtw	x9, w19
  4157e0:	mov	w26, #0x18                  	// #24
  4157e4:	mov	x21, x0
  4157e8:	madd	x20, x9, x26, x0
  4157ec:	cbz	x8, 415870 <ferror@plt+0x13180>
  4157f0:	mov	x24, xzr
  4157f4:	mov	x25, xzr
  4157f8:	mov	w19, wzr
  4157fc:	mov	w27, #0x47                  	// #71
  415800:	b	415818 <ferror@plt+0x13128>
  415804:	add	x25, x24, #0x1
  415808:	ldr	x8, [x29, #24]
  41580c:	add	x24, x24, #0x1
  415810:	cmp	x24, x8
  415814:	b.cs	41587c <ferror@plt+0x1318c>  // b.hs, b.nlast
  415818:	ldrb	w8, [x23, x24]
  41581c:	cbnz	w8, 415808 <ferror@plt+0x13118>
  415820:	subs	x22, x24, x25
  415824:	b.eq	415804 <ferror@plt+0x13114>  // b.none
  415828:	smaddl	x8, w19, w26, x21
  41582c:	add	x1, x23, x25
  415830:	mov	x0, x20
  415834:	mov	x2, x22
  415838:	str	xzr, [x8]
  41583c:	str	w27, [x8, #8]
  415840:	str	x20, [x8, #16]
  415844:	bl	402070 <memcpy@plt>
  415848:	add	x9, x20, x22
  41584c:	sub	x8, x20, x25
  415850:	add	x20, x9, #0x1
  415854:	add	w19, w19, #0x1
  415858:	strb	wzr, [x8, x24]
  41585c:	b	415804 <ferror@plt+0x13114>
  415860:	bl	402640 <__errno_location@plt>
  415864:	ldr	w8, [x0]
  415868:	neg	w19, w8
  41586c:	b	415754 <ferror@plt+0x13064>
  415870:	mov	w19, wzr
  415874:	mov	x25, xzr
  415878:	mov	x24, xzr
  41587c:	add	x8, x24, x23
  415880:	ldurb	w8, [x8, #-1]
  415884:	cbz	w8, 415754 <ferror@plt+0x13064>
  415888:	sub	x22, x24, x25
  41588c:	mov	w8, #0x18                  	// #24
  415890:	mov	w9, #0x47                  	// #71
  415894:	smaddl	x8, w19, w8, x21
  415898:	add	x1, x23, x25
  41589c:	mov	x0, x20
  4158a0:	mov	x2, x22
  4158a4:	str	xzr, [x8]
  4158a8:	str	w9, [x8, #8]
  4158ac:	str	x20, [x8, #16]
  4158b0:	bl	402070 <memcpy@plt>
  4158b4:	add	w19, w19, #0x1
  4158b8:	strb	wzr, [x20, x22]
  4158bc:	b	415754 <ferror@plt+0x13064>
  4158c0:	sub	sp, sp, #0x120
  4158c4:	stp	x29, x30, [sp, #192]
  4158c8:	stp	x26, x25, [sp, #224]
  4158cc:	add	x29, sp, #0xc0
  4158d0:	mov	x25, x1
  4158d4:	adrp	x1, 41a000 <ferror@plt+0x17910>
  4158d8:	add	x1, x1, #0xc32
  4158dc:	sub	x2, x29, #0x28
  4158e0:	sub	x3, x29, #0x10
  4158e4:	stp	x28, x27, [sp, #208]
  4158e8:	stp	x24, x23, [sp, #240]
  4158ec:	stp	x22, x21, [sp, #256]
  4158f0:	stp	x20, x19, [sp, #272]
  4158f4:	mov	x19, x0
  4158f8:	bl	414a08 <ferror@plt+0x12318>
  4158fc:	tbnz	w0, #31, 415930 <ferror@plt+0x13240>
  415900:	ldrb	w8, [x19, #24]
  415904:	ldurb	w10, [x29, #-16]
  415908:	mov	w9, #0x4                   	// #4
  41590c:	mov	w11, #0x8                   	// #8
  415910:	tst	w8, #0x2
  415914:	csel	x22, x11, x9, eq  // eq = none
  415918:	tst	w10, #0x3f
  41591c:	b.eq	415928 <ferror@plt+0x13238>  // b.none
  415920:	stur	xzr, [x29, #-40]
  415924:	stur	xzr, [x29, #-16]
  415928:	mov	w21, #0x40                  	// #64
  41592c:	b	415940 <ferror@plt+0x13250>
  415930:	mov	x22, xzr
  415934:	mov	x21, xzr
  415938:	stur	xzr, [x29, #-40]
  41593c:	stur	xzr, [x29, #-16]
  415940:	adrp	x1, 41b000 <ferror@plt+0x18910>
  415944:	add	x1, x1, #0x3b5
  415948:	sub	x2, x29, #0x30
  41594c:	sub	x3, x29, #0x18
  415950:	mov	x0, x19
  415954:	bl	414a08 <ferror@plt+0x12318>
  415958:	tbnz	w0, #31, 41599c <ferror@plt+0x132ac>
  41595c:	adrp	x1, 41b000 <ferror@plt+0x18910>
  415960:	add	x1, x1, #0x3bd
  415964:	sub	x2, x29, #0x38
  415968:	sub	x3, x29, #0x20
  41596c:	mov	x0, x19
  415970:	bl	414a08 <ferror@plt+0x12318>
  415974:	tbnz	w0, #31, 41599c <ferror@plt+0x132ac>
  415978:	ldrb	w8, [x19, #24]
  41597c:	ldur	x10, [x29, #-32]
  415980:	mov	w9, #0x10                  	// #16
  415984:	tst	w8, #0x2
  415988:	mov	w8, #0x18                  	// #24
  41598c:	csel	x26, x8, x9, eq  // eq = none
  415990:	udiv	x27, x10, x26
  415994:	msub	x8, x27, x26, x10
  415998:	cbz	x8, 4159c4 <ferror@plt+0x132d4>
  41599c:	mov	w25, #0xffffffea            	// #-22
  4159a0:	mov	w0, w25
  4159a4:	ldp	x20, x19, [sp, #272]
  4159a8:	ldp	x22, x21, [sp, #256]
  4159ac:	ldp	x24, x23, [sp, #240]
  4159b0:	ldp	x26, x25, [sp, #224]
  4159b4:	ldp	x28, x27, [sp, #208]
  4159b8:	ldp	x29, x30, [sp, #192]
  4159bc:	add	sp, sp, #0x120
  4159c0:	ret
  4159c4:	ldur	x20, [x29, #-16]
  4159c8:	cbz	x20, 4159ec <ferror@plt+0x132fc>
  4159cc:	udiv	x24, x20, x21
  4159d0:	sxtw	x0, w24
  4159d4:	mov	w1, #0x1                   	// #1
  4159d8:	bl	4022b0 <calloc@plt>
  4159dc:	cbz	x0, 415c5c <ferror@plt+0x1356c>
  4159e0:	mov	x23, x0
  4159e4:	str	x20, [sp, #48]
  4159e8:	b	4159f8 <ferror@plt+0x13308>
  4159ec:	str	x20, [sp, #48]
  4159f0:	mov	x23, xzr
  4159f4:	mov	w24, wzr
  4159f8:	ldrh	w8, [x19, #80]
  4159fc:	ldr	x20, [x19]
  415a00:	sxtw	x0, w27
  415a04:	mov	w1, #0x8                   	// #8
  415a08:	stur	w8, [x29, #-84]
  415a0c:	ldur	x8, [x29, #-48]
  415a10:	stur	x0, [x29, #-72]
  415a14:	str	x8, [sp, #64]
  415a18:	ldur	x8, [x29, #-56]
  415a1c:	str	x8, [sp, #56]
  415a20:	bl	4022b0 <calloc@plt>
  415a24:	str	x0, [sp, #96]
  415a28:	cbz	x0, 415bd0 <ferror@plt+0x134e0>
  415a2c:	cmp	w27, #0x1
  415a30:	stp	x22, x23, [sp, #80]
  415a34:	stp	x25, x24, [sp, #32]
  415a38:	str	x27, [sp, #16]
  415a3c:	b.le	415be0 <ferror@plt+0x134f0>
  415a40:	ldr	x8, [sp, #64]
  415a44:	mov	w24, wzr
  415a48:	mov	w25, #0x1                   	// #1
  415a4c:	stur	xzr, [x29, #-80]
  415a50:	sub	x8, x8, x20
  415a54:	str	x8, [sp, #24]
  415a58:	ldur	x8, [x29, #-24]
  415a5c:	str	x8, [sp, #72]
  415a60:	ldur	x8, [x29, #-40]
  415a64:	str	x8, [sp, #8]
  415a68:	ldr	x8, [sp, #56]
  415a6c:	add	x8, x26, x8
  415a70:	sub	x27, x8, x20
  415a74:	ldr	w22, [x19, #24]
  415a78:	mov	w2, #0x4                   	// #4
  415a7c:	mov	x0, x19
  415a80:	mov	x1, x27
  415a84:	mov	w20, #0x4                   	// #4
  415a88:	bl	4147d8 <ferror@plt+0x120e8>
  415a8c:	tst	w22, #0x2
  415a90:	mov	w8, #0xe                   	// #14
  415a94:	mov	w9, #0x6                   	// #6
  415a98:	csel	x8, x9, x8, eq  // eq = none
  415a9c:	mov	x28, x0
  415aa0:	mov	w9, #0xc                   	// #12
  415aa4:	add	x1, x8, x27
  415aa8:	mov	w2, #0x2                   	// #2
  415aac:	mov	x0, x19
  415ab0:	csel	x23, x20, x9, eq  // eq = none
  415ab4:	bl	4147d8 <ferror@plt+0x120e8>
  415ab8:	mov	x22, x0
  415abc:	add	x1, x23, x27
  415ac0:	mov	w2, #0x1                   	// #1
  415ac4:	mov	x0, x19
  415ac8:	bl	4147d8 <ferror@plt+0x120e8>
  415acc:	tst	x22, #0xffff
  415ad0:	b.eq	415af8 <ferror@plt+0x13408>  // b.none
  415ad4:	orr	w8, w20, #0x4
  415ad8:	cmp	w8, #0x4
  415adc:	b.ne	41599c <ferror@plt+0x132ac>  // b.any
  415ae0:	ldur	x8, [x29, #-72]
  415ae4:	add	x25, x25, #0x1
  415ae8:	add	x27, x27, x26
  415aec:	cmp	x25, x8
  415af0:	b.lt	415a74 <ferror@plt+0x13384>  // b.tstop
  415af4:	b	415be8 <ferror@plt+0x134f8>
  415af8:	ldur	w8, [x29, #-84]
  415afc:	cmp	w8, #0x2b
  415b00:	b.eq	415b10 <ferror@plt+0x13420>  // b.none
  415b04:	ldur	w8, [x29, #-84]
  415b08:	cmp	w8, #0x2
  415b0c:	b.ne	415b28 <ferror@plt+0x13438>  // b.any
  415b10:	and	x8, x0, #0xf
  415b14:	cmp	x8, #0xd
  415b18:	cset	w8, eq  // eq = none
  415b1c:	b.ne	415b28 <ferror@plt+0x13438>  // b.any
  415b20:	lsl	w20, w8, #2
  415b24:	b	415ad4 <ferror@plt+0x133e4>
  415b28:	ldr	x9, [sp, #72]
  415b2c:	and	x8, x28, #0xffffffff
  415b30:	cmp	x8, x9
  415b34:	b.cs	415bb0 <ferror@plt+0x134c0>  // b.hs, b.nlast
  415b38:	ldr	x9, [sp, #24]
  415b3c:	mov	x0, x19
  415b40:	add	x1, x9, x8
  415b44:	bl	414794 <ferror@plt+0x120a4>
  415b48:	ldrb	w8, [x0]
  415b4c:	cbz	w8, 415bc8 <ferror@plt+0x134d8>
  415b50:	mov	x22, x0
  415b54:	bl	4020b0 <strlen@plt>
  415b58:	ldur	x8, [x29, #-80]
  415b5c:	ldr	x1, [sp, #8]
  415b60:	ldr	x2, [sp, #48]
  415b64:	sub	x4, x29, #0x40
  415b68:	add	x8, x8, x0
  415b6c:	add	x8, x8, #0x1
  415b70:	mov	x0, x19
  415b74:	mov	x3, x22
  415b78:	stur	x8, [x29, #-80]
  415b7c:	add	w24, w24, #0x1
  415b80:	bl	415ed0 <ferror@plt+0x137e0>
  415b84:	ldr	x8, [sp, #88]
  415b88:	cbz	x8, 415b9c <ferror@plt+0x134ac>
  415b8c:	tbnz	w0, #31, 415b9c <ferror@plt+0x134ac>
  415b90:	ldr	x8, [sp, #88]
  415b94:	mov	w9, #0x1                   	// #1
  415b98:	strb	w9, [x8, w0, sxtw]
  415b9c:	ldur	x8, [x29, #-64]
  415ba0:	ldr	x9, [sp, #96]
  415ba4:	mov	w20, wzr
  415ba8:	str	x8, [x9, x25, lsl #3]
  415bac:	b	415ad4 <ferror@plt+0x133e4>
  415bb0:	ldr	x0, [sp, #88]
  415bb4:	bl	4024a0 <free@plt>
  415bb8:	ldr	x0, [sp, #96]
  415bbc:	bl	4024a0 <free@plt>
  415bc0:	mov	w20, #0x1                   	// #1
  415bc4:	b	415ad4 <ferror@plt+0x133e4>
  415bc8:	mov	w20, #0x4                   	// #4
  415bcc:	b	415ad4 <ferror@plt+0x133e4>
  415bd0:	mov	x0, x23
  415bd4:	bl	4024a0 <free@plt>
  415bd8:	mov	w25, #0xfffffff4            	// #-12
  415bdc:	b	4159a0 <ferror@plt+0x132b0>
  415be0:	mov	w24, wzr
  415be4:	stur	xzr, [x29, #-80]
  415be8:	ldr	x23, [sp, #40]
  415bec:	cmp	w23, #0x1
  415bf0:	b.lt	415c64 <ferror@plt+0x13574>  // b.tstop
  415bf4:	ldr	x22, [sp, #88]
  415bf8:	cbz	x22, 415c64 <ferror@plt+0x13574>
  415bfc:	ldur	x8, [x29, #-40]
  415c00:	ldr	x10, [sp, #80]
  415c04:	ldr	x9, [x19]
  415c08:	ldr	x27, [sp, #32]
  415c0c:	mov	w20, w23
  415c10:	add	x8, x10, x8
  415c14:	sub	x25, x8, x9
  415c18:	b	415c2c <ferror@plt+0x1353c>
  415c1c:	add	x22, x22, #0x1
  415c20:	subs	x20, x20, #0x1
  415c24:	add	x25, x25, x21
  415c28:	b.eq	415c68 <ferror@plt+0x13578>  // b.none
  415c2c:	ldrb	w8, [x22]
  415c30:	cbnz	w8, 415c1c <ferror@plt+0x1352c>
  415c34:	mov	x0, x19
  415c38:	mov	x1, x25
  415c3c:	bl	414794 <ferror@plt+0x120a4>
  415c40:	bl	4020b0 <strlen@plt>
  415c44:	ldur	x8, [x29, #-80]
  415c48:	add	w24, w24, #0x1
  415c4c:	add	x8, x8, x0
  415c50:	add	x8, x8, #0x1
  415c54:	stur	x8, [x29, #-80]
  415c58:	b	415c1c <ferror@plt+0x1352c>
  415c5c:	mov	w25, #0xfffffff4            	// #-12
  415c60:	b	4159a0 <ferror@plt+0x132b0>
  415c64:	ldr	x27, [sp, #32]
  415c68:	cbz	w24, 415e88 <ferror@plt+0x13798>
  415c6c:	ldur	x9, [x29, #-80]
  415c70:	mov	w8, #0x18                  	// #24
  415c74:	smaddl	x0, w24, w8, x9
  415c78:	bl	402240 <malloc@plt>
  415c7c:	str	x0, [x27]
  415c80:	cbz	x0, 415ea4 <ferror@plt+0x137b4>
  415c84:	ldr	x9, [sp, #16]
  415c88:	sxtw	x8, w24
  415c8c:	mov	w10, #0x18                  	// #24
  415c90:	madd	x24, x8, x10, x0
  415c94:	cmp	w9, #0x2
  415c98:	mov	w25, wzr
  415c9c:	stur	x0, [x29, #-80]
  415ca0:	b.lt	415dd8 <ferror@plt+0x136e8>  // b.tstop
  415ca4:	ldp	x9, x10, [sp, #56]
  415ca8:	ldr	x8, [x19]
  415cac:	mov	w20, #0x1                   	// #1
  415cb0:	add	x9, x26, x9
  415cb4:	sub	x10, x10, x8
  415cb8:	sub	x27, x9, x8
  415cbc:	str	x10, [sp, #72]
  415cc0:	b	415cd8 <ferror@plt+0x135e8>
  415cc4:	ldur	x8, [x29, #-72]
  415cc8:	add	x20, x20, #0x1
  415ccc:	add	x27, x27, x26
  415cd0:	cmp	x20, x8
  415cd4:	b.ge	415dd8 <ferror@plt+0x136e8>  // b.tcont
  415cd8:	ldr	w22, [x19, #24]
  415cdc:	mov	w2, #0x4                   	// #4
  415ce0:	mov	x0, x19
  415ce4:	mov	x1, x27
  415ce8:	bl	4147d8 <ferror@plt+0x120e8>
  415cec:	tst	w22, #0x2
  415cf0:	mov	w8, #0xe                   	// #14
  415cf4:	mov	w9, #0x6                   	// #6
  415cf8:	csel	x8, x9, x8, eq  // eq = none
  415cfc:	mov	x28, x0
  415d00:	mov	w9, #0x4                   	// #4
  415d04:	mov	w10, #0xc                   	// #12
  415d08:	add	x1, x8, x27
  415d0c:	mov	w2, #0x2                   	// #2
  415d10:	mov	x0, x19
  415d14:	csel	x23, x9, x10, eq  // eq = none
  415d18:	bl	4147d8 <ferror@plt+0x120e8>
  415d1c:	mov	x22, x0
  415d20:	add	x1, x23, x27
  415d24:	mov	w2, #0x1                   	// #1
  415d28:	mov	x0, x19
  415d2c:	bl	4147d8 <ferror@plt+0x120e8>
  415d30:	tst	x22, #0xffff
  415d34:	b.ne	415cc4 <ferror@plt+0x135d4>  // b.any
  415d38:	ldur	w8, [x29, #-84]
  415d3c:	mov	x22, x0
  415d40:	cmp	w8, #0x2b
  415d44:	b.eq	415d54 <ferror@plt+0x13664>  // b.none
  415d48:	ldur	w8, [x29, #-84]
  415d4c:	cmp	w8, #0x2
  415d50:	b.ne	415d60 <ferror@plt+0x13670>  // b.any
  415d54:	and	x8, x22, #0xf
  415d58:	cmp	x8, #0xd
  415d5c:	b.eq	415cc4 <ferror@plt+0x135d4>  // b.none
  415d60:	ldr	x8, [sp, #72]
  415d64:	mov	x0, x19
  415d68:	add	x1, x8, w28, uxtw
  415d6c:	bl	414794 <ferror@plt+0x120a4>
  415d70:	ldrb	w8, [x0]
  415d74:	cbz	w8, 415cc4 <ferror@plt+0x135d4>
  415d78:	and	x8, x22, #0xf0
  415d7c:	cmp	x8, #0x20
  415d80:	mov	w8, #0x55                  	// #85
  415d84:	mov	w9, #0x57                  	// #87
  415d88:	mov	x28, x0
  415d8c:	csel	w23, w9, w8, eq  // eq = none
  415d90:	bl	4020b0 <strlen@plt>
  415d94:	ldr	x8, [sp, #96]
  415d98:	ldur	x9, [x29, #-80]
  415d9c:	mov	x22, x0
  415da0:	mov	w10, #0x18                  	// #24
  415da4:	ldr	x8, [x8, x20, lsl #3]
  415da8:	smaddl	x9, w25, w10, x9
  415dac:	mov	x0, x24
  415db0:	mov	x1, x28
  415db4:	mov	x2, x22
  415db8:	str	w23, [x9, #8]
  415dbc:	str	x8, [x9]
  415dc0:	str	x24, [x9, #16]
  415dc4:	bl	402070 <memcpy@plt>
  415dc8:	add	x24, x24, x22
  415dcc:	strb	wzr, [x24], #1
  415dd0:	add	w25, w25, #0x1
  415dd4:	b	415cc4 <ferror@plt+0x135d4>
  415dd8:	ldr	x0, [sp, #96]
  415ddc:	bl	4024a0 <free@plt>
  415de0:	ldr	x8, [sp, #88]
  415de4:	cbz	x8, 4159a0 <ferror@plt+0x132b0>
  415de8:	ldr	x10, [sp, #40]
  415dec:	cmp	w10, #0x1
  415df0:	b.lt	415ec4 <ferror@plt+0x137d4>  // b.tstop
  415df4:	ldur	x8, [x29, #-40]
  415df8:	ldr	x9, [x19]
  415dfc:	ldp	x28, x26, [sp, #80]
  415e00:	mov	w20, w10
  415e04:	sub	x22, x8, x9
  415e08:	b	415e1c <ferror@plt+0x1372c>
  415e0c:	add	x26, x26, #0x1
  415e10:	subs	x20, x20, #0x1
  415e14:	add	x22, x22, x21
  415e18:	b.eq	415ec4 <ferror@plt+0x137d4>  // b.none
  415e1c:	ldrb	w8, [x26]
  415e20:	cbnz	w8, 415e0c <ferror@plt+0x1371c>
  415e24:	add	x1, x28, x22
  415e28:	mov	x0, x19
  415e2c:	bl	414794 <ferror@plt+0x120a4>
  415e30:	mov	x23, x0
  415e34:	bl	4020b0 <strlen@plt>
  415e38:	mov	x27, x0
  415e3c:	mov	x0, x19
  415e40:	mov	x1, x22
  415e44:	mov	w2, w28
  415e48:	bl	4147d8 <ferror@plt+0x120e8>
  415e4c:	ldur	x8, [x29, #-80]
  415e50:	mov	w9, #0x18                  	// #24
  415e54:	mov	x1, x23
  415e58:	mov	x2, x27
  415e5c:	smaddl	x8, w25, w9, x8
  415e60:	str	x0, [x8]
  415e64:	mov	w9, #0x55                  	// #85
  415e68:	mov	x0, x24
  415e6c:	str	w9, [x8, #8]
  415e70:	str	x24, [x8, #16]
  415e74:	bl	402070 <memcpy@plt>
  415e78:	add	x24, x24, x27
  415e7c:	strb	wzr, [x24], #1
  415e80:	add	w25, w25, #0x1
  415e84:	b	415e0c <ferror@plt+0x1371c>
  415e88:	ldr	x0, [sp, #88]
  415e8c:	bl	4024a0 <free@plt>
  415e90:	ldr	x0, [sp, #96]
  415e94:	bl	4024a0 <free@plt>
  415e98:	mov	w25, wzr
  415e9c:	str	xzr, [x27]
  415ea0:	b	4159a0 <ferror@plt+0x132b0>
  415ea4:	ldr	x0, [sp, #88]
  415ea8:	bl	4024a0 <free@plt>
  415eac:	ldr	x0, [sp, #96]
  415eb0:	bl	4024a0 <free@plt>
  415eb4:	bl	402640 <__errno_location@plt>
  415eb8:	ldr	w8, [x0]
  415ebc:	neg	w25, w8
  415ec0:	b	4159a0 <ferror@plt+0x132b0>
  415ec4:	ldr	x0, [sp, #88]
  415ec8:	bl	4024a0 <free@plt>
  415ecc:	b	4159a0 <ferror@plt+0x132b0>
  415ed0:	stp	x29, x30, [sp, #-96]!
  415ed4:	stp	x26, x25, [sp, #32]
  415ed8:	stp	x24, x23, [sp, #48]
  415edc:	stp	x22, x21, [sp, #64]
  415ee0:	stp	x20, x19, [sp, #80]
  415ee4:	ldrb	w8, [x0, #24]
  415ee8:	mov	w9, #0x4                   	// #4
  415eec:	mov	x19, x4
  415ef0:	str	x27, [sp, #16]
  415ef4:	tst	w8, #0x2
  415ef8:	mov	w8, #0x8                   	// #8
  415efc:	csel	x23, x8, x9, eq  // eq = none
  415f00:	mov	x29, sp
  415f04:	cbz	x2, 415f80 <ferror@plt+0x13890>
  415f08:	ldr	x8, [x0]
  415f0c:	add	x9, x23, x1
  415f10:	mov	x20, x3
  415f14:	mov	x21, x2
  415f18:	mov	x22, x0
  415f1c:	mov	x25, xzr
  415f20:	sub	x26, x1, x8
  415f24:	sub	x27, x9, x8
  415f28:	b	415f58 <ferror@plt+0x13868>
  415f2c:	add	x1, x26, x25
  415f30:	mov	x0, x22
  415f34:	mov	w2, w23
  415f38:	bl	4147d8 <ferror@plt+0x120e8>
  415f3c:	lsr	x24, x25, #6
  415f40:	mov	w8, wzr
  415f44:	str	x0, [x19]
  415f48:	tbz	wzr, #0, 415f88 <ferror@plt+0x13898>
  415f4c:	add	x25, x25, #0x40
  415f50:	cmp	x25, x21
  415f54:	b.cs	415f80 <ferror@plt+0x13890>  // b.hs, b.nlast
  415f58:	add	x1, x27, x25
  415f5c:	mov	x0, x22
  415f60:	bl	414794 <ferror@plt+0x120a4>
  415f64:	mov	x1, x0
  415f68:	mov	x0, x20
  415f6c:	bl	402430 <strcmp@plt>
  415f70:	cbz	w0, 415f2c <ferror@plt+0x1383c>
  415f74:	mov	w8, #0x1                   	// #1
  415f78:	tbnz	w8, #0, 415f4c <ferror@plt+0x1385c>
  415f7c:	b	415f88 <ferror@plt+0x13898>
  415f80:	mov	w24, #0xffffffff            	// #-1
  415f84:	str	xzr, [x19]
  415f88:	mov	w0, w24
  415f8c:	ldp	x20, x19, [sp, #80]
  415f90:	ldp	x22, x21, [sp, #64]
  415f94:	ldp	x24, x23, [sp, #48]
  415f98:	ldp	x26, x25, [sp, #32]
  415f9c:	ldr	x27, [sp, #16]
  415fa0:	ldp	x29, x30, [sp], #96
  415fa4:	ret
  415fa8:	stp	x29, x30, [sp, #-64]!
  415fac:	str	x23, [sp, #16]
  415fb0:	stp	x22, x21, [sp, #32]
  415fb4:	stp	x20, x19, [sp, #48]
  415fb8:	mov	x29, sp
  415fbc:	mov	x19, x1
  415fc0:	mov	x20, x0
  415fc4:	bl	413dcc <ferror@plt+0x116dc>
  415fc8:	mov	x21, x0
  415fcc:	mov	x0, x20
  415fd0:	bl	413dc4 <ferror@plt+0x116d4>
  415fd4:	subs	x8, x21, #0x1c
  415fd8:	b.lt	4160b0 <ferror@plt+0x139c0>  // b.tstop
  415fdc:	add	x9, x0, x8
  415fe0:	ldp	x10, x13, [x9]
  415fe4:	mov	x11, #0x4d7e                	// #19838
  415fe8:	mov	x12, #0x6973                	// #26995
  415fec:	movk	x11, #0x646f, lsl #16
  415ff0:	movk	x12, #0x6e67, lsl #16
  415ff4:	movk	x11, #0x6c75, lsl #32
  415ff8:	movk	x12, #0x7461, lsl #32
  415ffc:	movk	x11, #0x2065, lsl #48
  416000:	movk	x12, #0x7275, lsl #48
  416004:	eor	x10, x10, x11
  416008:	ldr	x11, [x9, #16]
  41600c:	eor	x12, x13, x12
  416010:	mov	x13, #0x2065                	// #8293
  416014:	movk	x13, #0x7061, lsl #16
  416018:	ldr	w9, [x9, #24]
  41601c:	movk	x13, #0x6570, lsl #32
  416020:	movk	x13, #0x646e, lsl #48
  416024:	eor	x11, x11, x13
  416028:	mov	w13, #0x6465                	// #25701
  41602c:	movk	w13, #0xa7e, lsl #16
  416030:	eor	x9, x9, x13
  416034:	orr	x10, x10, x12
  416038:	orr	x9, x11, x9
  41603c:	orr	x9, x10, x9
  416040:	cmp	x9, #0x0
  416044:	mov	x20, x0
  416048:	cset	w9, ne  // ne = any
  41604c:	cmp	x8, #0xc
  416050:	mov	w0, wzr
  416054:	b.lt	4160b4 <ferror@plt+0x139c4>  // b.tstop
  416058:	cbnz	w9, 4160b4 <ferror@plt+0x139c4>
  41605c:	sub	x22, x21, #0x28
  416060:	add	x21, x20, x22
  416064:	ldrb	w8, [x21]
  416068:	cmp	w8, #0x1
  41606c:	b.hi	4160b0 <ferror@plt+0x139c0>  // b.pmore
  416070:	ldrb	w8, [x21, #1]
  416074:	cmp	w8, #0x7
  416078:	b.hi	4160b0 <ferror@plt+0x139c0>  // b.pmore
  41607c:	ldrb	w23, [x21, #2]
  416080:	cmp	w23, #0x2
  416084:	b.hi	4160b0 <ferror@plt+0x139c0>  // b.pmore
  416088:	ldr	w0, [x21, #8]
  41608c:	bl	4160fc <ferror@plt+0x13a0c>
  416090:	cbz	w0, 4160b4 <ferror@plt+0x139c4>
  416094:	ldrb	w8, [x21, #3]
  416098:	ldrb	w9, [x21, #4]
  41609c:	mov	w3, w0
  4160a0:	add	x8, x8, x3
  4160a4:	add	x8, x8, x9
  4160a8:	cmp	x22, x8
  4160ac:	b.ge	4160c8 <ferror@plt+0x139d8>  // b.tcont
  4160b0:	mov	w0, wzr
  4160b4:	ldp	x20, x19, [sp, #48]
  4160b8:	ldp	x22, x21, [sp, #32]
  4160bc:	ldr	x23, [sp, #16]
  4160c0:	ldp	x29, x30, [sp], #64
  4160c4:	ret
  4160c8:	cmp	w23, #0x2
  4160cc:	b.ne	4160e0 <ferror@plt+0x139f0>  // b.any
  4160d0:	mov	x0, x21
  4160d4:	mov	x1, x19
  4160d8:	bl	416104 <ferror@plt+0x13a14>
  4160dc:	b	4160f4 <ferror@plt+0x13a04>
  4160e0:	mov	x0, x20
  4160e4:	mov	x1, x22
  4160e8:	mov	x2, x21
  4160ec:	mov	x4, x19
  4160f0:	bl	416128 <ferror@plt+0x13a38>
  4160f4:	mov	w0, #0x1                   	// #1
  4160f8:	b	4160b4 <ferror@plt+0x139c4>
  4160fc:	rev	w0, w0
  416100:	ret
  416104:	adrp	x8, 41b000 <ferror@plt+0x18910>
  416108:	add	x8, x8, #0x5d4
  41610c:	str	x8, [x1, #40]
  416110:	ldrb	w8, [x0, #2]
  416114:	adrp	x9, 42b000 <ferror@plt+0x28910>
  416118:	add	x9, x9, #0xda8
  41611c:	ldr	x8, [x9, x8, lsl #3]
  416120:	str	x8, [x1, #48]
  416124:	ret
  416128:	sub	x8, x1, x3
  41612c:	add	x9, x0, x8
  416130:	stp	x9, x3, [x4, #56]
  416134:	ldrb	w9, [x2, #4]
  416138:	sub	x8, x8, x9
  41613c:	add	x10, x0, x8
  416140:	stp	x10, x9, [x4, #16]
  416144:	ldrb	w9, [x2, #3]
  416148:	sub	x8, x8, x9
  41614c:	add	x8, x0, x8
  416150:	stp	x8, x9, [x4]
  416154:	ldrb	w8, [x2]
  416158:	adrp	x9, 42b000 <ferror@plt+0x28910>
  41615c:	add	x9, x9, #0xdc0
  416160:	ldr	x8, [x9, x8, lsl #3]
  416164:	adrp	x9, 42b000 <ferror@plt+0x28910>
  416168:	add	x9, x9, #0xd68
  41616c:	str	x8, [x4, #32]
  416170:	ldrb	w8, [x2, #1]
  416174:	ldr	x8, [x9, x8, lsl #3]
  416178:	adrp	x9, 42b000 <ferror@plt+0x28910>
  41617c:	add	x9, x9, #0xda8
  416180:	str	x8, [x4, #40]
  416184:	ldrb	w8, [x2, #2]
  416188:	ldr	x8, [x9, x8, lsl #3]
  41618c:	str	x8, [x4, #48]
  416190:	ret
  416194:	stp	x29, x30, [sp, #-16]!
  416198:	ldr	x8, [x0, #72]
  41619c:	mov	x29, sp
  4161a0:	cbz	x8, 4161a8 <ferror@plt+0x13ab8>
  4161a4:	blr	x8
  4161a8:	ldp	x29, x30, [sp], #16
  4161ac:	ret
  4161b0:	stp	xzr, xzr, [x0]
  4161b4:	ret
  4161b8:	stp	x29, x30, [sp, #-16]!
  4161bc:	ldr	x0, [x0]
  4161c0:	mov	x29, sp
  4161c4:	bl	4024a0 <free@plt>
  4161c8:	ldp	x29, x30, [sp], #16
  4161cc:	ret
  4161d0:	stp	x29, x30, [sp, #-32]!
  4161d4:	ldr	w8, [x0, #12]
  4161d8:	str	x19, [sp, #16]
  4161dc:	mov	x19, x0
  4161e0:	ldr	x0, [x0]
  4161e4:	add	w1, w8, #0x1
  4161e8:	mov	x29, sp
  4161ec:	bl	4022f0 <realloc@plt>
  4161f0:	cbz	x0, 416200 <ferror@plt+0x13b10>
  4161f4:	ldr	w8, [x19, #12]
  4161f8:	strb	wzr, [x0, x8]
  4161fc:	b	41620c <ferror@plt+0x13b1c>
  416200:	ldr	x0, [x19]
  416204:	bl	4024a0 <free@plt>
  416208:	mov	x0, xzr
  41620c:	ldr	x19, [sp, #16]
  416210:	ldp	x29, x30, [sp], #32
  416214:	ret
  416218:	stp	x29, x30, [sp, #-32]!
  41621c:	ldr	w8, [x0, #12]
  416220:	str	x19, [sp, #16]
  416224:	mov	x29, sp
  416228:	mov	x19, x0
  41622c:	add	w1, w8, #0x1
  416230:	bl	41625c <ferror@plt+0x13b6c>
  416234:	tbz	w0, #0, 41624c <ferror@plt+0x13b5c>
  416238:	ldr	x8, [x19]
  41623c:	ldr	w9, [x19, #12]
  416240:	strb	wzr, [x8, x9]
  416244:	ldr	x0, [x19]
  416248:	b	416250 <ferror@plt+0x13b60>
  41624c:	mov	x0, xzr
  416250:	ldr	x19, [sp, #16]
  416254:	ldp	x29, x30, [sp], #32
  416258:	ret
  41625c:	stp	x29, x30, [sp, #-32]!
  416260:	stp	x20, x19, [sp, #16]
  416264:	ldr	w8, [x0, #8]
  416268:	mov	x29, sp
  41626c:	cmp	x8, x1
  416270:	b.cs	4162a4 <ferror@plt+0x13bb4>  // b.hs, b.nlast
  416274:	mov	x19, x0
  416278:	add	x8, x1, #0x80
  41627c:	ldr	x0, [x0]
  416280:	and	x8, x8, #0xffffffffffffff80
  416284:	tst	x1, #0x7f
  416288:	csel	x20, x1, x8, eq  // eq = none
  41628c:	mov	x1, x20
  416290:	bl	4022f0 <realloc@plt>
  416294:	cbz	x20, 41629c <ferror@plt+0x13bac>
  416298:	cbz	x0, 4162a8 <ferror@plt+0x13bb8>
  41629c:	str	x0, [x19]
  4162a0:	str	w20, [x19, #8]
  4162a4:	mov	w0, #0x1                   	// #1
  4162a8:	ldp	x20, x19, [sp, #16]
  4162ac:	ldp	x29, x30, [sp], #32
  4162b0:	ret
  4162b4:	stp	x29, x30, [sp, #-32]!
  4162b8:	stp	x20, x19, [sp, #16]
  4162bc:	ldr	w8, [x0, #12]
  4162c0:	mov	w20, w1
  4162c4:	mov	x29, sp
  4162c8:	mov	x19, x0
  4162cc:	add	w1, w8, #0x1
  4162d0:	bl	41625c <ferror@plt+0x13b6c>
  4162d4:	tbz	w0, #0, 4162f8 <ferror@plt+0x13c08>
  4162d8:	ldr	x8, [x19]
  4162dc:	ldr	w9, [x19, #12]
  4162e0:	mov	w0, #0x1                   	// #1
  4162e4:	strb	w20, [x8, x9]
  4162e8:	ldr	w8, [x19, #12]
  4162ec:	add	w8, w8, #0x1
  4162f0:	str	w8, [x19, #12]
  4162f4:	b	4162fc <ferror@plt+0x13c0c>
  4162f8:	mov	w0, wzr
  4162fc:	ldp	x20, x19, [sp, #16]
  416300:	ldp	x29, x30, [sp], #32
  416304:	ret
  416308:	stp	x29, x30, [sp, #-48]!
  41630c:	str	x21, [sp, #16]
  416310:	stp	x20, x19, [sp, #32]
  416314:	mov	x29, sp
  416318:	cbz	x1, 416388 <ferror@plt+0x13c98>
  41631c:	mov	x19, x0
  416320:	cbz	x0, 4163a8 <ferror@plt+0x13cb8>
  416324:	mov	x0, x1
  416328:	mov	x20, x1
  41632c:	bl	4020b0 <strlen@plt>
  416330:	ldr	w8, [x19, #12]
  416334:	mov	x21, x0
  416338:	mov	x0, x19
  41633c:	add	w1, w8, w21
  416340:	bl	41625c <ferror@plt+0x13b6c>
  416344:	tbz	w0, #0, 416370 <ferror@plt+0x13c80>
  416348:	ldr	x8, [x19]
  41634c:	ldr	w9, [x19, #12]
  416350:	and	x2, x21, #0xffffffff
  416354:	mov	x1, x20
  416358:	add	x0, x8, x9
  41635c:	bl	402070 <memcpy@plt>
  416360:	ldr	w8, [x19, #12]
  416364:	add	w8, w8, w21
  416368:	str	w8, [x19, #12]
  41636c:	b	416374 <ferror@plt+0x13c84>
  416370:	mov	w21, wzr
  416374:	mov	w0, w21
  416378:	ldp	x20, x19, [sp, #32]
  41637c:	ldr	x21, [sp, #16]
  416380:	ldp	x29, x30, [sp], #48
  416384:	ret
  416388:	adrp	x0, 41b000 <ferror@plt+0x18910>
  41638c:	adrp	x1, 41b000 <ferror@plt+0x18910>
  416390:	adrp	x3, 41b000 <ferror@plt+0x18910>
  416394:	add	x0, x0, #0x5e4
  416398:	add	x1, x1, #0x5f0
  41639c:	add	x3, x3, #0x600
  4163a0:	mov	w2, #0x62                  	// #98
  4163a4:	bl	402630 <__assert_fail@plt>
  4163a8:	adrp	x0, 41b000 <ferror@plt+0x18910>
  4163ac:	adrp	x1, 41b000 <ferror@plt+0x18910>
  4163b0:	adrp	x3, 41b000 <ferror@plt+0x18910>
  4163b4:	add	x0, x0, #0x63d
  4163b8:	add	x1, x1, #0x5f0
  4163bc:	add	x3, x3, #0x600
  4163c0:	mov	w2, #0x63                  	// #99
  4163c4:	bl	402630 <__assert_fail@plt>
  4163c8:	stp	x29, x30, [sp, #-16]!
  4163cc:	ldr	w8, [x0, #12]
  4163d0:	mov	x29, sp
  4163d4:	cbz	w8, 4163e8 <ferror@plt+0x13cf8>
  4163d8:	sub	w8, w8, #0x1
  4163dc:	str	w8, [x0, #12]
  4163e0:	ldp	x29, x30, [sp], #16
  4163e4:	ret
  4163e8:	adrp	x0, 41b000 <ferror@plt+0x18910>
  4163ec:	adrp	x1, 41b000 <ferror@plt+0x18910>
  4163f0:	adrp	x3, 41b000 <ferror@plt+0x18910>
  4163f4:	add	x0, x0, #0x649
  4163f8:	add	x1, x1, #0x5f0
  4163fc:	add	x3, x3, #0x657
  416400:	mov	w2, #0x72                  	// #114
  416404:	bl	402630 <__assert_fail@plt>
  416408:	stp	x29, x30, [sp, #-16]!
  41640c:	ldr	w8, [x0, #12]
  416410:	mov	x29, sp
  416414:	subs	w8, w8, w1
  416418:	b.cc	416428 <ferror@plt+0x13d38>  // b.lo, b.ul, b.last
  41641c:	str	w8, [x0, #12]
  416420:	ldp	x29, x30, [sp], #16
  416424:	ret
  416428:	adrp	x0, 41b000 <ferror@plt+0x18910>
  41642c:	adrp	x1, 41b000 <ferror@plt+0x18910>
  416430:	adrp	x3, 41b000 <ferror@plt+0x18910>
  416434:	add	x0, x0, #0x67c
  416438:	add	x1, x1, #0x5f0
  41643c:	add	x3, x3, #0x68b
  416440:	mov	w2, #0x78                  	// #120
  416444:	bl	402630 <__assert_fail@plt>
  416448:	str	wzr, [x0, #12]
  41644c:	ret
  416450:	stp	x29, x30, [sp, #-64]!
  416454:	mov	x29, sp
  416458:	stp	x19, x20, [sp, #16]
  41645c:	adrp	x20, 42b000 <ferror@plt+0x28910>
  416460:	add	x20, x20, #0xc70
  416464:	stp	x21, x22, [sp, #32]
  416468:	adrp	x21, 42b000 <ferror@plt+0x28910>
  41646c:	add	x21, x21, #0xc68
  416470:	sub	x20, x20, x21
  416474:	mov	w22, w0
  416478:	stp	x23, x24, [sp, #48]
  41647c:	mov	x23, x1
  416480:	mov	x24, x2
  416484:	bl	402038 <memcpy@plt-0x38>
  416488:	cmp	xzr, x20, asr #3
  41648c:	b.eq	4164b8 <ferror@plt+0x13dc8>  // b.none
  416490:	asr	x20, x20, #3
  416494:	mov	x19, #0x0                   	// #0
  416498:	ldr	x3, [x21, x19, lsl #3]
  41649c:	mov	x2, x24
  4164a0:	add	x19, x19, #0x1
  4164a4:	mov	x1, x23
  4164a8:	mov	w0, w22
  4164ac:	blr	x3
  4164b0:	cmp	x20, x19
  4164b4:	b.ne	416498 <ferror@plt+0x13da8>  // b.any
  4164b8:	ldp	x19, x20, [sp, #16]
  4164bc:	ldp	x21, x22, [sp, #32]
  4164c0:	ldp	x23, x24, [sp, #48]
  4164c4:	ldp	x29, x30, [sp], #64
  4164c8:	ret
  4164cc:	nop
  4164d0:	ret
  4164d4:	nop
  4164d8:	mov	x2, x1
  4164dc:	mov	x1, x0
  4164e0:	mov	w0, #0x0                   	// #0
  4164e4:	b	402680 <__xstat@plt>
  4164e8:	mov	x2, x1
  4164ec:	mov	w1, w0
  4164f0:	mov	w0, #0x0                   	// #0
  4164f4:	b	402590 <__fxstat@plt>
  4164f8:	mov	x4, x1
  4164fc:	mov	x5, x2
  416500:	mov	w1, w0
  416504:	mov	x2, x4
  416508:	mov	w0, #0x0                   	// #0
  41650c:	mov	w4, w3
  416510:	mov	x3, x5
  416514:	b	4026e0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000416518 <.fini>:
  416518:	stp	x29, x30, [sp, #-16]!
  41651c:	mov	x29, sp
  416520:	ldp	x29, x30, [sp], #16
  416524:	ret
