# DigitalVLSI-SoC

Here in this repo all the readings and result of Two weeks workshop.
Two weeeks workshop Digital VLSI SoC design and planning workshop with complete RTL2GDSII flow

# Objective 1: Calculate the flow Ration 
Here are the results and simulation steps 
![r6](https://github.com/user-attachments/assets/ebcaf324-c4e2-45d3-82a6-5f20163dd7e5)
![r7](https://github.com/user-attachments/assets/01efcb85-6c18-4a57-958f-37eb77ca5422)
![r8](https://github.com/user-attachments/assets/8b4dec39-f417-4d88-8c39-9ba98504edea)
![r9](https://github.com/user-attachments/assets/6eb9b77d-1598-4dbc-a3ee-104dda1d8ff2)
![r10](https://github.com/user-attachments/assets/bb2b851e-d74a-4c77-abb8-3d32dd8c345f)

# Day 2 FloorPlaning
![r17_1](https://github.com/user-attachments/assets/a5d64d16-9891-4e5e-878d-e6d926f77a99)
![r17_2_run_synthesis](https://github.com/user-attachments/assets/8301539c-6648-49ec-ad27-82ae1d226e55)
![r17_3_synthesis_done](https://github.com/user-attachments/assets/7df511de-4d4a-48fa-ab5d-45de04be603f)
![r17_4_ffsizing](https://github.com/user-attachments/assets/fd46df34-51e7-4f55-9af9-ae5addd65fe9)
![r17_5_ffsizingcmd](https://github.com/user-attachments/assets/8f7e59f3-439f-44ac-a913-05c042a73f32)
![r17_6_floorplan](https://github.com/user-attachments/assets/6a7e35d4-073a-41f4-bbbc-763a94870793)
![r17_7_Running_floorplan](https://github.com/user-attachments/assets/4a56652c-a96e-46dd-9bcb-fc85bf48b9ee)
![r17_8_PDN_SUCESSFIL](https://github.com/user-attachments/assets/9a482f19-6164-4ec1-9f56-f376e3a820e7)
![r17_9_AREA_IN MICROMETER](https://github.com/user-attachments/assets/e995b8de-f0ca-4a73-b3a3-3514db8c64a5)
![r17_10_TECH_FILE](https://github.com/user-attachments/assets/8b639498-b976-4ad4-a29e-f43579746f84)
![r17_MACHIE](https://github.com/user-attachments/assets/4c864024-1fec-4d7f-aca7-4d7bb55f4cf6)



