/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  wire [35:0] _03_;
  wire [7:0] _04_;
  wire [4:0] _05_;
  wire [3:0] _06_;
  wire [17:0] _07_;
  reg [2:0] _08_;
  wire [9:0] _09_;
  wire [6:0] _10_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [12:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_77z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = !(celloutsig_0_10z ? celloutsig_0_14z : celloutsig_0_1z);
  assign celloutsig_0_64z = !(celloutsig_0_30z ? in_data[42] : celloutsig_0_54z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? in_data[8] : celloutsig_0_0z);
  assign celloutsig_0_24z = !(celloutsig_0_17z ? celloutsig_0_1z : celloutsig_0_6z);
  assign celloutsig_0_42z = ~celloutsig_0_18z[0];
  assign celloutsig_1_8z = ~celloutsig_1_6z;
  assign celloutsig_0_14z = ~celloutsig_0_1z;
  assign celloutsig_1_6z = ~((celloutsig_1_5z | celloutsig_1_2z[4]) & celloutsig_1_0z);
  assign celloutsig_1_11z = ~((celloutsig_1_9z[3] | in_data[114]) & celloutsig_1_2z[6]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & in_data[77]);
  assign celloutsig_0_26z = ~((celloutsig_0_24z | _01_) & celloutsig_0_7z);
  assign celloutsig_0_36z = celloutsig_0_26z | celloutsig_0_6z;
  assign celloutsig_1_18z = celloutsig_1_9z[2] | celloutsig_1_11z;
  assign celloutsig_0_11z = celloutsig_0_0z | celloutsig_0_10z;
  assign celloutsig_0_30z = celloutsig_0_21z[0] | celloutsig_0_19z;
  assign celloutsig_0_43z = { celloutsig_0_28z[3:0], celloutsig_0_1z } + { in_data[14:12], celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_0_31z = { _05_[4:2], celloutsig_0_22z, celloutsig_0_8z } + { in_data[7], celloutsig_0_21z };
  reg [17:0] _28_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _28_ <= 18'h00000;
    else _28_ <= in_data[19:2];
  assign { _07_[17:14], _03_[35:34], _07_[11:0] } = _28_;
  reg [3:0] _29_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _29_ <= 4'h0;
    else _29_ <= { celloutsig_0_15z, celloutsig_0_33z, celloutsig_0_6z, celloutsig_0_10z };
  assign { _06_[3:2], _04_[7:6] } = _29_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _08_ <= 3'h0;
    else _08_ <= { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z };
  reg [16:0] _31_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _31_ <= 17'h00000;
    else _31_ <= { in_data[66], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_14z };
  assign { _03_[33:21], _01_, _03_[19], _02_[12:11] } = _31_;
  reg [9:0] _32_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _32_ <= 10'h000;
    else _32_ <= { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_25z };
  assign { _09_[9:4], _00_, _09_[2:0] } = _32_;
  reg [6:0] _33_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _33_ <= 7'h00;
    else _33_ <= in_data[8:2];
  assign { _05_[4:2], _10_[3:0] } = _33_;
  assign celloutsig_0_77z = { celloutsig_0_48z, celloutsig_0_64z, celloutsig_0_36z, celloutsig_0_42z, celloutsig_0_43z } / { 1'h1, celloutsig_0_34z[4:1], celloutsig_0_21z };
  assign celloutsig_1_1z = { in_data[135:129], celloutsig_1_0z } / { 1'h1, in_data[111:105] };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z } == _07_[17:15];
  assign celloutsig_1_13z = { celloutsig_1_2z[4:1], celloutsig_1_11z, celloutsig_1_7z, _08_ } == { celloutsig_1_1z[6:0], celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_10z = { in_data[1:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } == in_data[45:41];
  assign celloutsig_0_15z = in_data[14:9] == _03_[33:28];
  assign celloutsig_1_0z = in_data[127:121] === in_data[143:137];
  assign celloutsig_1_3z = in_data[112:110] === celloutsig_1_1z[5:3];
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_0z } === { in_data[78:76], celloutsig_0_6z };
  assign celloutsig_0_40z = { in_data[83:68], celloutsig_0_1z, celloutsig_0_10z } >= { in_data[75:60], celloutsig_0_1z, celloutsig_0_26z };
  assign celloutsig_0_56z = celloutsig_0_43z[3:0] >= { celloutsig_0_50z, celloutsig_0_35z, celloutsig_0_15z, celloutsig_0_40z };
  assign celloutsig_0_19z = { _03_[27:21], _01_ } >= { _03_[22:21], _01_, _03_[19], _02_[12:11], celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_6z = ! { in_data[72:69], celloutsig_0_5z };
  assign celloutsig_0_7z = ! { in_data[58:55], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_48z = { _03_[33:21], _01_, _03_[19], _02_[12:11] } || { celloutsig_0_34z[6:0], celloutsig_0_43z, celloutsig_0_37z };
  assign celloutsig_0_78z = { _06_[3:2], _04_[7:6], celloutsig_0_2z } || { celloutsig_0_25z[6:4], celloutsig_0_11z, celloutsig_0_56z };
  assign celloutsig_1_10z = in_data[118:114] || { celloutsig_1_9z[3:1], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_20z = { in_data[90], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z } || { celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_1_2z = in_data[164:158] % { 1'h1, in_data[135:130] };
  assign celloutsig_0_21z = { in_data[31], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_0z } % { 1'h1, celloutsig_0_16z[1:0], celloutsig_0_14z };
  assign celloutsig_0_34z = - { celloutsig_0_32z[4:2], celloutsig_0_31z };
  assign celloutsig_1_9z = - in_data[147:143];
  assign celloutsig_1_19z = - { _08_[1:0], celloutsig_1_16z, _08_ };
  assign celloutsig_0_28z = - { celloutsig_0_23z[9:5], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_0z = & in_data[72:65];
  assign celloutsig_0_50z = & { celloutsig_0_48z, celloutsig_0_40z, celloutsig_0_12z, celloutsig_0_1z, in_data[92:88], in_data[45:44] };
  assign celloutsig_0_5z = & { celloutsig_0_1z, in_data[92:88] };
  assign celloutsig_1_5z = & in_data[111:101];
  assign celloutsig_0_17z = & { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_6z, in_data[20] };
  assign celloutsig_0_22z = & { celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z, in_data[20] };
  assign celloutsig_0_32z = { celloutsig_0_31z[0], celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_14z } << { celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z } << { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_25z = { _03_[27], celloutsig_0_14z, celloutsig_0_18z } << { celloutsig_0_23z[12:6], celloutsig_0_5z };
  assign celloutsig_0_16z = { _07_[14], celloutsig_0_10z, celloutsig_0_11z } <<< { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_18z = { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z } <<< { _07_[6], celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_37z = { _00_, _09_[2:1], celloutsig_0_7z, celloutsig_0_1z } >>> celloutsig_0_28z[7:3];
  assign celloutsig_1_16z = { in_data[131:130], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_13z } >>> { celloutsig_1_15z[7:4], celloutsig_1_6z };
  assign celloutsig_0_23z = { _07_[11:1], celloutsig_0_8z, celloutsig_0_17z } >>> { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_20z };
  assign celloutsig_0_33z = ~((celloutsig_0_19z & celloutsig_0_2z) | (celloutsig_0_10z & celloutsig_0_17z));
  assign celloutsig_0_54z = ~((_07_[5] & celloutsig_0_21z[3]) | (celloutsig_0_42z & celloutsig_0_32z[5]));
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_2z[3]) | (celloutsig_1_3z & celloutsig_1_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_1z[0] & celloutsig_1_4z) | (celloutsig_1_4z & in_data[170]));
  assign _02_[10:0] = { celloutsig_0_34z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_2z };
  assign { _03_[20], _03_[18:0] } = { _01_, _02_[12:11], _03_[33:21], _01_, _03_[19], _02_[12:11] };
  assign { _04_[5:2], _04_[0] } = { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_1z };
  assign _05_[1:0] = { celloutsig_0_22z, celloutsig_0_8z };
  assign _06_[1:0] = _04_[7:6];
  assign _07_[13:12] = _03_[35:34];
  assign _09_[3] = _00_;
  assign _10_[6:4] = _05_[4:2];
  assign { out_data[128], out_data[105:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
