Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 15d1f3a6f1fe4e47bc83c176bf416d23 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot neg_behav xil_defaultlib.neg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture neg_arq of entity xil_defaultlib.neg
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/neg_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
