
*** Running vivado
    with args -log combinational_gates_muxed.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combinational_gates_muxed.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source combinational_gates_muxed.tcl -notrace
Command: synth_design -top combinational_gates_muxed -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 314101
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1945.391 ; gain = 370.801 ; free physical = 356 ; free virtual = 9550
Synthesis current peak Physical Memory [PSS] (MB): peak = 1359.415; parent = 1154.791; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2976.812; parent = 1948.363; children = 1028.449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combinational_gates_muxed' [/home/anderson/Documents/GitHub/CSM152A-Labs/Lab0_Intro/resources/combinational_gates/combinational_gates_muxed.v:15]
INFO: [Synth 8-6155] done synthesizing module 'combinational_gates_muxed' (0#1) [/home/anderson/Documents/GitHub/CSM152A-Labs/Lab0_Intro/resources/combinational_gates/combinational_gates_muxed.v:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.328 ; gain = 438.738 ; free physical = 467 ; free virtual = 9638
Synthesis current peak Physical Memory [PSS] (MB): peak = 1359.415; parent = 1154.791; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.781; parent = 2013.332; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2031.141 ; gain = 456.551 ; free physical = 467 ; free virtual = 9638
Synthesis current peak Physical Memory [PSS] (MB): peak = 1359.415; parent = 1154.791; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3059.594; parent = 2031.145; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2031.141 ; gain = 456.551 ; free physical = 467 ; free virtual = 9638
Synthesis current peak Physical Memory [PSS] (MB): peak = 1359.415; parent = 1154.791; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3059.594; parent = 2031.145; children = 1028.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.141 ; gain = 0.000 ; free physical = 463 ; free virtual = 9634
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anderson/Documents/GitHub/CSM152A-Labs/Lab0_Intro/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [/home/anderson/Documents/GitHub/CSM152A-Labs/Lab0_Intro/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/anderson/Documents/GitHub/CSM152A-Labs/Lab0_Intro/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/combinational_gates_muxed_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/combinational_gates_muxed_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.891 ; gain = 0.000 ; free physical = 385 ; free virtual = 9556
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.891 ; gain = 0.000 ; free physical = 385 ; free virtual = 9556
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 433 ; free virtual = 9605
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.272; parent = 1161.680; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 433 ; free virtual = 9605
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.272; parent = 1161.680; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 433 ; free virtual = 9605
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.272; parent = 1161.680; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 423 ; free virtual = 9595
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.272; parent = 1161.680; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 411 ; free virtual = 9587
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.272; parent = 1161.680; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 290 ; free virtual = 9467
Synthesis current peak Physical Memory [PSS] (MB): peak = 1458.964; parent = 1254.402; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 290 ; free virtual = 9467
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.104; parent = 1254.543; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 301 ; free virtual = 9467
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.515; parent = 1254.953; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 295 ; free virtual = 9461
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.722; parent = 1255.160; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 295 ; free virtual = 9461
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.737; parent = 1255.176; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 295 ; free virtual = 9461
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.753; parent = 1255.191; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 295 ; free virtual = 9461
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.831; parent = 1255.270; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 295 ; free virtual = 9461
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.831; parent = 1255.270; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 295 ; free virtual = 9461
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.847; parent = 1255.285; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT5 |     1|
|2     |IBUF |     5|
|3     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 295 ; free virtual = 9461
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.882; parent = 1255.320; children = 204.624
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3132.328; parent = 2103.879; children = 1028.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2135.891 ; gain = 456.551 ; free physical = 356 ; free virtual = 9522
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2135.891 ; gain = 561.301 ; free physical = 356 ; free virtual = 9522
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.891 ; gain = 0.000 ; free physical = 350 ; free virtual = 9516
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.891 ; gain = 0.000 ; free physical = 411 ; free virtual = 9578
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a7925219
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2135.891 ; gain = 859.395 ; free physical = 615 ; free virtual = 9782
INFO: [Common 17-1381] The checkpoint '/home/anderson/Documents/GitHub/CSM152A-Labs/Lab0_Intro/Lab0_Intro.runs/synth_1/combinational_gates_muxed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file combinational_gates_muxed_utilization_synth.rpt -pb combinational_gates_muxed_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  5 12:51:53 2023...
