# Reading E:/Programs/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do GPC-Verilog_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work gate_work 
# Copying E:/Programs/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:/Programs/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {GPC-Verilog_8_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 17:33:16 on Oct 25,2020
# vcom -reportprogress 300 -93 -work work GPC-Verilog_8_1200mv_85c_slow.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity gpc_cpu
# -- Compiling architecture structure of gpc_cpu
# End time: 17:33:17 on Oct 25,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.gpc_cpu
# vsim -gui "+altera" -l msim_transcript -do "GPC-Verilog_run_msim_gate_vhdl.do" 
# Start time: 17:33:21 on Oct 25,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.gpc_cpu(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# ** Warning: Design size of 70869 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# End time: 18:23:23 on Oct 25,2020, Elapsed time: 0:50:02
# Errors: 0, Warnings: 2
