{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "authorship_tag": "ABX9TyOJjlLa6CuaXO5dYLWTdf26",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/ChipDesignRashid/osoc1_core_uarch/blob/main/osoc1_core_uarch.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 4,
      "metadata": {
        "id": "AOaUS99OsxoK"
      },
      "outputs": [],
      "source": [
        "import sys\n",
        "\n",
        "# -------------------------------------------------------------------\n",
        "# CLASS 1: THE \"BRAIN\" (Controller)\n",
        "# -------------------------------------------------------------------\n",
        "class Controller:\n",
        "    def decode(self, opcode, funct3):\n",
        "        control_signals = {\n",
        "            \"reg_write_enable\": False,\n",
        "            \"alu_op\": \"nop\",\n",
        "            \"mem_read\": False,\n",
        "            \"mem_write\": False,\n",
        "            \"mem_to_reg\": False,\n",
        "            \"alu_src\": \"imm\"\n",
        "        }\n",
        "\n",
        "        if opcode == 0x13 and funct3 == 0x0: # addi\n",
        "            control_signals[\"reg_write_enable\"] = True\n",
        "            control_signals[\"alu_op\"] = \"add\"\n",
        "\n",
        "        elif opcode == 0x03 and funct3 == 0x2: # lw\n",
        "            control_signals[\"reg_write_enable\"] = True\n",
        "            control_signals[\"alu_op\"] = \"add\"\n",
        "            control_signals[\"mem_read\"] = True\n",
        "            control_signals[\"mem_to_reg\"] = True\n",
        "\n",
        "        return control_signals\n",
        "\n",
        "# -------------------------------------------------------------------\n",
        "# CLASS 2: THE \"MUSCLE\" (Datapath)\n",
        "# -------------------------------------------------------------------\n",
        "class RiscVDatapath:\n",
        "    def __init__(self):\n",
        "        self.pc = 0\n",
        "        self.regs = [0] * 32\n",
        "        self.instr_mem = {}\n",
        "        self.data_mem = {}\n",
        "        self.controller = Controller()\n",
        "        self.reset()\n",
        "\n",
        "    def reset(self):\n",
        "        print(\"[CPU]: Resetting processor...\")\n",
        "        self.pc = 0\n",
        "        self.regs = [0] * 32\n",
        "        self.data_mem = {}\n",
        "        print(\"[CPU]: Reset complete.\")\n",
        "\n",
        "    def load_program(self, instructions, base_address=0):\n",
        "        addr = base_address\n",
        "        for instr in instructions:\n",
        "            self.instr_mem[addr] = instr\n",
        "            addr += 4\n",
        "\n",
        "    def dump_regs(self):\n",
        "        print(\"--- Register Dump ---\")\n",
        "        for i in range(32):\n",
        "            if self.regs[i] != 0:\n",
        "                print(f\"  x{i:<2}: 0x{self.regs[i]:08x} ({self.regs[i]})\")\n",
        "        print(f\"  PC: 0x{self.pc:08x}\")\n",
        "        print(\"---------------------\")\n",
        "\n",
        "    # =================================================================\n",
        "    # DEBUG HELPER (The Disassembler)\n",
        "    # =================================================================\n",
        "    def _get_instruction_debug_string(self, decoded):\n",
        "        \"\"\"\n",
        "        Converts decoded signals back to an assembly string for display.\n",
        "        This is NOT hardware; it's just for us humans.\n",
        "        \"\"\"\n",
        "        op = decoded[\"opcode\"]\n",
        "        f3 = decoded[\"funct3\"]\n",
        "        rd = decoded[\"rd\"]\n",
        "        rs1 = decoded[\"rs1\"]\n",
        "\n",
        "        # Helper to show signed immediate value\n",
        "        imm = decoded[\"imm_i\"]\n",
        "        if (imm >> 11) == 1: imm = imm - 4096 # Show as negative decimal\n",
        "\n",
        "        if op == 0x13 and f3 == 0x0:\n",
        "            return f\"addi x{rd}, x{rs1}, {imm}\"\n",
        "\n",
        "        elif op == 0x03 and f3 == 0x2:\n",
        "            return f\"lw   x{rd}, {imm}(x{rs1})\"\n",
        "\n",
        "        return \"unknown instruction\"\n",
        "\n",
        "    # =================================================================\n",
        "    # HARDWARE BLOCKS\n",
        "    # =================================================================\n",
        "\n",
        "    def _instruction_memory_block(self, address):\n",
        "        return self.instr_mem.get(address, 0)\n",
        "\n",
        "    def _decode_block(self, instruction):\n",
        "        return {\n",
        "            \"opcode\": instruction & 0x7F,\n",
        "            \"rd\":     (instruction >> 7) & 0x1F,\n",
        "            \"funct3\": (instruction >> 12) & 0x7,\n",
        "            \"rs1\":    (instruction >> 15) & 0x1F,\n",
        "            \"rs2\":    (instruction >> 20) & 0x1F,\n",
        "            \"funct7\": (instruction >> 25) & 0x7F,\n",
        "            \"imm_i\":  (instruction >> 20) & 0xFFF,\n",
        "            \"imm_s\":  ((instruction >> 25) & 0x7F) << 5 | ((instruction >> 7) & 0x1F)\n",
        "        }\n",
        "\n",
        "    def _sign_extend_block(self, imm_12bit):\n",
        "        if (imm_12bit >> 11) == 1:\n",
        "            return imm_12bit | 0xFFFFF000\n",
        "        else:\n",
        "            return imm_12bit\n",
        "\n",
        "    def _alu_block(self, input_a, input_b, alu_op):\n",
        "        if alu_op == \"add\":\n",
        "            return (input_a + input_b) & 0xFFFFFFFF\n",
        "        return 0\n",
        "\n",
        "    def _data_memory_read_block(self, address, mem_read):\n",
        "        if mem_read:\n",
        "            return self.data_mem.get(address, 0)\n",
        "        return 0\n",
        "\n",
        "    # =================================================================\n",
        "    # SEQUENTIAL BLOCKS\n",
        "    # =================================================================\n",
        "\n",
        "    def _data_memory_write_clock(self, address, write_data, mem_write):\n",
        "        if mem_write:\n",
        "            print(f\"  [Memory]: Writing {write_data} to address 0x{address:x}\")\n",
        "            self.data_mem[address] = write_data\n",
        "\n",
        "    def _register_file_write_clock(self, rd_addr, write_data, reg_write_enable):\n",
        "        if reg_write_enable and rd_addr != 0:\n",
        "            print(f\"  [Writeback]: Wrote {write_data} to x{rd_addr}\")\n",
        "            self.regs[rd_addr] = write_data\n",
        "\n",
        "    # =================================================================\n",
        "    # TOP LEVEL WIRING\n",
        "    # =================================================================\n",
        "\n",
        "    def step(self):\n",
        "        print(f\"\\n--- Cycle Start (PC=0x{self.pc:x}) ---\")\n",
        "\n",
        "        # 1. FETCH\n",
        "        instruction_wire = self._instruction_memory_block(self.pc)\n",
        "        if instruction_wire == 0: return False\n",
        "\n",
        "        # 2. DECODE\n",
        "        decoded = self._decode_block(instruction_wire)\n",
        "\n",
        "        # --- DEBUG PRINTING ---\n",
        "        # Print the assembly string right after decoding\n",
        "        asm_string = self._get_instruction_debug_string(decoded)\n",
        "        print(f\"  [Fetch]: Instr=0x{instruction_wire:08x}  -->  {asm_string}\")\n",
        "        # ----------------------\n",
        "\n",
        "        controls = self.controller.decode(decoded[\"opcode\"], decoded[\"funct3\"])\n",
        "        # Note: Removed the verbose [Control] print to make the Assembly stand out more\n",
        "\n",
        "        rs1_value_wire = self.regs[decoded[\"rs1\"]]\n",
        "        rs2_value_wire = self.regs[decoded[\"rs2\"]]\n",
        "        imm_32bit_wire = self._sign_extend_block(decoded[\"imm_i\"])\n",
        "\n",
        "        # 3. EXECUTE\n",
        "        alu_input_a = rs1_value_wire\n",
        "        alu_input_b = imm_32bit_wire\n",
        "\n",
        "        alu_result_wire = self._alu_block(alu_input_a, alu_input_b, controls[\"alu_op\"])\n",
        "        # Only print if meaningful action happens\n",
        "        if controls[\"alu_op\"] != \"nop\":\n",
        "            print(f\"  [Execute]: ALU Result=0x{alu_result_wire:x}\")\n",
        "\n",
        "        # 4. MEMORY\n",
        "        read_data_wire = self._data_memory_read_block(alu_result_wire, controls[\"mem_read\"])\n",
        "        if controls[\"mem_read\"]:\n",
        "            print(f\"  [Memory]: Read {read_data_wire} from 0x{alu_result_wire:x}\")\n",
        "\n",
        "        # 5. WRITEBACK\n",
        "        if controls[\"mem_to_reg\"]:\n",
        "            wb_data_wire = read_data_wire\n",
        "        else:\n",
        "            wb_data_wire = alu_result_wire\n",
        "\n",
        "        # CLOCK TICK\n",
        "        print(\"  [Clock Tick]: Updating state...\")\n",
        "        self._data_memory_write_clock(alu_result_wire, rs2_value_wire, controls[\"mem_write\"])\n",
        "        self._register_file_write_clock(decoded[\"rd\"], wb_data_wire, controls[\"reg_write_enable\"])\n",
        "\n",
        "        self.pc = self.pc + 4\n",
        "        return True"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# --- \"Testbench\" (Top-Level Script) ---\n",
        "\n",
        "# 1. Setup\n",
        "cpu = RiscVDatapath()\n",
        "cpu.reset()\n",
        "\n",
        "# Program:\n",
        "# 1. addi x5, x0, 100   (0x06400293) -> Put 100 in x5\n",
        "# 2. lw x10, 8(x5)      (0x0082A503) -> Read from address (100 + 8) = 108\n",
        "program_instructions = [\n",
        "    0x06400293,\n",
        "    0x0082A503\n",
        "]\n",
        "cpu.load_program(program_instructions)\n",
        "\n",
        "# Pre-load data memory for the 'lw' test\n",
        "# We put the value 777 at address 108\n",
        "cpu.data_mem[108] = 777\n",
        "\n",
        "print(\"\\n--- Initial State ---\")\n",
        "cpu.dump_regs()\n",
        "print(f\"Data Mem[108]: {cpu.data_mem.get(108)}\")\n",
        "\n",
        "# 2. Run\n",
        "print(\"\\n--- Cycle 1 (addi) ---\")\n",
        "cpu.step()\n",
        "\n",
        "print(\"\\n--- Cycle 2 (lw) ---\")\n",
        "cpu.step()\n",
        "\n",
        "# 3. Check\n",
        "print(\"\\n--- Final State ---\")\n",
        "cpu.dump_regs()\n",
        "\n",
        "# Verification Logic\n",
        "if cpu.regs[5] == 100 and cpu.regs[10] == 777:\n",
        "    print(f\"\\n[SUCCESS]: x5=100 and x10=777. Both instructions worked!\")\n",
        "else:\n",
        "    print(\"\\n[FAILURE]: Values incorrect.\")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "2ndMFBSBuP1e",
        "outputId": "ef81bc86-2c3c-48cf-fd93-9424ff775f6a"
      },
      "execution_count": 5,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "[CPU]: Resetting processor...\n",
            "[CPU]: Reset complete.\n",
            "[CPU]: Resetting processor...\n",
            "[CPU]: Reset complete.\n",
            "\n",
            "--- Initial State ---\n",
            "--- Register Dump ---\n",
            "  PC: 0x00000000\n",
            "---------------------\n",
            "Data Mem[108]: 777\n",
            "\n",
            "--- Cycle 1 (addi) ---\n",
            "\n",
            "--- Cycle Start (PC=0x0) ---\n",
            "  [Fetch]: Instr=0x06400293  -->  addi x5, x0, 100\n",
            "  [Execute]: ALU Result=0x64\n",
            "  [Clock Tick]: Updating state...\n",
            "  [Writeback]: Wrote 100 to x5\n",
            "\n",
            "--- Cycle 2 (lw) ---\n",
            "\n",
            "--- Cycle Start (PC=0x4) ---\n",
            "  [Fetch]: Instr=0x0082a503  -->  lw   x10, 8(x5)\n",
            "  [Execute]: ALU Result=0x6c\n",
            "  [Memory]: Read 777 from 0x6c\n",
            "  [Clock Tick]: Updating state...\n",
            "  [Writeback]: Wrote 777 to x10\n",
            "\n",
            "--- Final State ---\n",
            "--- Register Dump ---\n",
            "  x5 : 0x00000064 (100)\n",
            "  x10: 0x00000309 (777)\n",
            "  PC: 0x00000008\n",
            "---------------------\n",
            "\n",
            "[SUCCESS]: x5=100 and x10=777. Both instructions worked!\n"
          ]
        }
      ]
    }
  ]
}