[{"DBLP title": "The Long Arc Behind Bill Gates' Wealth.", "DBLP authors": ["Shane Greenstein"], "year": 2008, "MAG papers": [{"PaperId": 2082684520, "PaperTitle": "the long arc behind bill gates wealth", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northwestern university"]}], "source": "ES"}, {"DBLP title": "Revisiting the Sequential Programming Model for the Multicore Era.", "DBLP authors": ["Matthew J. Bridges", "Neil Vachharajani", "Yun Zhang", "Thomas B. Jablin", "David I. August"], "year": 2008, "MAG papers": [{"PaperId": 2056702832, "PaperTitle": "revisiting the sequential programming model for the multicore era", "Year": 2008, "CitationCount": 40, "EstimatedCitation": 67, "Affiliations": ["princeton university", "princeton university", "princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Hardware Atomicity: An Effective Abstraction for Reliable Software Speculation.", "DBLP authors": ["Naveen Neelakantam", "Ravi Rajwar", "Suresh Srinivas", "Uma Srinivasan", "Craig B. Zilles"], "year": 2008, "MAG papers": [{"PaperId": 2051875751, "PaperTitle": "hardware atomicity an effective abstraction for reliable software speculation", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["intel", "intel", "intel", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Performance Pathologies in Hardware Transactional Memory.", "DBLP authors": ["Jayaram Bobba", "Kevin E. Moore", "Haris Volos", "Luke Yen", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "year": 2008, "MAG papers": [{"PaperId": 2102805144, "PaperTitle": "performance pathologies in hardware transactional memory", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of wisconsin madison", "sun microsystems", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "MetaTM/TxLinux: Transactional Memory for an Operating System.", "DBLP authors": ["Hany E. Ramadan", "Christopher J. Rossbach", "Donald E. Porter", "Owen S. Hofmann", "Bhandari Aditya", "Emmett Witchel"], "year": 2008, "MAG papers": [{"PaperId": 1967925841, "PaperTitle": "metatm txlinux transactional memory for an operating system", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Argus: Low-Cost, Comprehensive Error Detection in Simple Cores.", "DBLP authors": ["Albert Meixner", "Michael E. Bauer", "Daniel J. Sorin"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Replacing 6T SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat Process Variability.", "DBLP authors": ["Xiaoyao Liang", "Ramon Canal", "Gu-Yeon Wei", "David M. Brooks"], "year": 2008, "MAG papers": [{"PaperId": 1966565831, "PaperTitle": "replacing 6t srams with 3t1d drams in the l1 data cache to combat process variability", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 51, "Affiliations": ["polytechnic university of catalonia", "harvard university", "harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "Architecting Efficient Interconnects for Large Caches with CACTI 6.0.", "DBLP authors": ["Naveen Muralimanohar", "Rajeev Balasubramonian", "Norman P. Jouppi"], "year": 2008, "MAG papers": [{"PaperId": 2072730350, "PaperTitle": "architecting efficient interconnects for large caches with cacti 6 0", "Year": 2008, "CitationCount": 64, "EstimatedCitation": 89, "Affiliations": ["university of utah", "hewlett packard", "university of utah"]}], "source": "ES"}, {"DBLP title": "Toward Ideal On-Chip Communication Using Express Virtual Channels.", "DBLP authors": ["Amit Kumar", "Li-Shiuan Peh", "Partha Kundu", "Niraj K. Jha"], "year": 2008, "MAG papers": [{"PaperId": 2056620549, "PaperTitle": "toward ideal on chip communication using express virtual channels", "Year": 2008, "CitationCount": 80, "EstimatedCitation": 113, "Affiliations": ["intel", "princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Set-Dueling-Controlled Adaptive Insertion for High-Performance Caching.", "DBLP authors": ["Moinuddin K. Qureshi", "Aamer Jaleel", "Yale N. Patt", "Simon C. Steely Jr.", "Joel S. Emer"], "year": 2008, "MAG papers": [{"PaperId": 2159222581, "PaperTitle": "set dueling controlled adaptive insertion for high performance caching", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["ibm", "intel", "intel", "intel", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Virtual Hierarchies.", "DBLP authors": ["Michael R. Marty", "Mark D. Hill"], "year": 2008, "MAG papers": [{"PaperId": 2293299982, "PaperTitle": "virtual hierarchies", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "The Long Arc Behind Bill Gates' Wealth, Part 2.", "DBLP authors": ["Shane Greenstein"], "year": 2008, "MAG papers": [{"PaperId": 2049897518, "PaperTitle": "the long arc behind bill gates wealth part 2", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northwestern university"]}], "source": "ES"}, {"DBLP title": "Northbridge Architecture of AMD's Griffin Microprocessor Family.", "DBLP authors": ["Jonathan Owen", "Maurice Steinman"], "year": 2008, "MAG papers": [{"PaperId": 2083474035, "PaperTitle": "northbridge architecture of amd s griffin microprocessor family", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "IBM z10: The Next-Generation Mainframe Microprocessor.", "DBLP authors": ["Charles F. Webb"], "year": 2008, "MAG papers": [{"PaperId": 2057975896, "PaperTitle": "ibm z10 the next generation mainframe microprocessor", "Year": 2008, "CitationCount": 63, "EstimatedCitation": 102, "Affiliations": ["ibm"]}], "source": "ES"}, {"DBLP title": "Fault-Tolerant Design of the IBM Power6 Microprocessor.", "DBLP authors": ["Kevin Reick", "Pia N. Sanda", "Scott B. Swaney", "Jeffrey W. Kellington", "Michael J. Mack", "Michael S. Floyd", "Daniel Henderson"], "year": 2008, "MAG papers": [{"PaperId": 2045115736, "PaperTitle": "fault tolerant design of the ibm power6 microprocessor", "Year": 2008, "CitationCount": 54, "EstimatedCitation": 84, "Affiliations": ["ibm", "syracuse university", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "NVIDIA Tesla: A Unified Graphics and Computing Architecture.", "DBLP authors": ["Erik Lindholm", "John Nickolls", "Stuart F. Oberman", "John Montrym"], "year": 2008, "MAG papers": [{"PaperId": 2155503253, "PaperTitle": "nvidia tesla a unified graphics and computing architecture", "Year": 2008, "CitationCount": 902, "EstimatedCitation": 1431, "Affiliations": ["nvidia", "nvidia", "nvidia", "nvidia"]}], "source": "ES"}, {"DBLP title": "A 4-Gbps Uncompressed Wireless HD A/V Transceiver Chipset.", "DBLP authors": ["Jeffrey M. Gilbert", "Chinh H. Doan", "Sohrab Emami", "C. Bernard Shung"], "year": 2008, "MAG papers": [{"PaperId": 2163701202, "PaperTitle": "a 4 gbps uncompressed wireless hd a v transceiver chipset", "Year": 2008, "CitationCount": 104, "EstimatedCitation": 173, "Affiliations": [null, "university of california berkeley", null, "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "FTC Sues N-Data for Violating Standards Commitment to IEEE.", "DBLP authors": ["Richard H. Stern"], "year": 2008, "MAG papers": [{"PaperId": 2009432695, "PaperTitle": "ftc sues n data for violating standards commitment to ieee", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Multicore Resource Management.", "DBLP authors": ["Kyle J. Nesbit", "Miquel Moret\u00f3", "Francisco J. Cazorla", "Alex Ram\u00edrez", "Mateo Valero", "James E. Smith"], "year": 2008, "MAG papers": [{"PaperId": 2011079817, "PaperTitle": "multicore resource management", "Year": 2008, "CitationCount": 83, "EstimatedCitation": 126, "Affiliations": ["barcelona supercomputing center", "university of wisconsin madison", "polytechnic university of catalonia", "polytechnic university of catalonia", "university of wisconsin madison", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "The Impact of Dynamically Heterogeneous Multicore Processors on Thread Scheduling.", "DBLP authors": ["Fred A. Bower", "Daniel J. Sorin", "Landon P. Cox"], "year": 2008, "MAG papers": [{"PaperId": 1971053635, "PaperTitle": "the impact of dynamically heterogeneous multicore processors on thread scheduling", "Year": 2008, "CitationCount": 65, "EstimatedCitation": 89, "Affiliations": ["duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems.", "DBLP authors": ["Jeffrey C. Mogul", "Jayaram Mudigonda", "Nathan L. Binkert", "Parthasarathy Ranganathan", "Vanish Talwar"], "year": 2008, "MAG papers": [{"PaperId": 2038322990, "PaperTitle": "using asymmetric single isa cmps to save energy on operating systems", "Year": 2008, "CitationCount": 78, "EstimatedCitation": 117, "Affiliations": ["hewlett packard", "hewlett packard", "hewlett packard", "hewlett packard", "hewlett packard"]}], "source": "ES"}, {"DBLP title": "System-Level Performance Metrics for Multiprogram Workloads.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout"], "year": 2008, "MAG papers": [{"PaperId": 2129381159, "PaperTitle": "system level performance metrics for multiprogram workloads", "Year": 2008, "CitationCount": 255, "EstimatedCitation": 360, "Affiliations": ["ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Using OS Observations to Improve Performance in Multicore Systems.", "DBLP authors": ["Rob C. Knauerhase", "Paul Brett", "Barbara Hohlt", "Tong Li", "Scott Hahn"], "year": 2008, "MAG papers": [{"PaperId": 2059290792, "PaperTitle": "using os observations to improve performance in multicore systems", "Year": 2008, "CitationCount": 174, "EstimatedCitation": 254, "Affiliations": ["intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Parallel Computing Experiences with CUDA.", "DBLP authors": ["Michael Garland", "Scott Le Grand", "John Nickolls", "Joshua Anderson", "Jim Hardwick", "Scott Morton", "Everett H. Phillips", "Yao Zhang", "Vasily Volkov"], "year": 2008, "MAG papers": [{"PaperId": 2016939324, "PaperTitle": "parallel computing experiences with cuda", "Year": 2008, "CitationCount": 337, "EstimatedCitation": 565, "Affiliations": ["nvidia", "nvidia", "nvidia", "university of california davis", "university of california berkeley", "iowa state university", "hess corporation", null, "university of california davis"]}], "source": "ES"}, {"DBLP title": "POD: A 3D-Integrated Broad-Purpose Acceleration Layer.", "DBLP authors": ["Dong Hyuk Woo", "Hsien-Hsin S. Lee", "Joshua B. Fryman", "Allan D. Knies", "Marsha Eng"], "year": 2008, "MAG papers": [{"PaperId": 2129270189, "PaperTitle": "pod a 3d integrated broad purpose acceleration layer", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["intel", "georgia institute of technology", "georgia institute of technology", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "A Coarse-Grained Array Accelerator for Software-Defined Radio Baseband Processing.", "DBLP authors": ["Bruno Bougard", "Bjorn De Sutter", "Diederik Verkest", "Liesbet Van der Perre", "Rudy Lauwereins"], "year": 2008, "MAG papers": [{"PaperId": 2034919602, "PaperTitle": "a coarse grained array accelerator for software defined radio baseband processing", "Year": 2008, "CitationCount": 46, "EstimatedCitation": 63, "Affiliations": ["imec", "katholieke universiteit leuven", "imec", "ghent university", "imec"]}], "source": "ES"}, {"DBLP title": "On-Chip Memory System Optimization Design for the FT64 Scientific Stream Accelerator.", "DBLP authors": ["Mei Wen", "Nan Wu", "Chunyuan Zhang", "Qianming Yang", "Ju Ren", "Yi He", "Wei Wu", "Jun Chai", "Maolin Guan", "Changqing Xun"], "year": 2008, "MAG papers": [{"PaperId": 2089690415, "PaperTitle": "on chip memory system optimization design for the ft64 scientific stream accelerator", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "ImplantBench: Characterizing and Projecting Representative Benchmarks for Emerging Bioimplantable Computing.", "DBLP authors": ["Zhanpeng Jin", "Allen C. Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2093114905, "PaperTitle": "implantbench characterizing and projecting representative benchmarks for emerging bioimplantable computing", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "What Kinds of Computer-Software-Related Advances (if Any) Are Eligible for Patents? Part I.", "DBLP authors": ["Richard H. Stern"], "year": 2008, "MAG papers": [{"PaperId": 2017208815, "PaperTitle": "what kinds of computer software related advances if any are eligible for patents part i", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Accelerating Video-Mining Applications Using Many Small, General-Purpose Cores.", "DBLP authors": ["Eric Q. Li", "Wenlong Li", "Xiaofeng Tong", "Jianguo Li", "Yurong Chen", "Tao Wang", "Patricia P. Wang", "Wei Hu", "Yangzhou Du", "Yimin Zhang", "Yen-Kuang Chen"], "year": 2008, "MAG papers": [{"PaperId": 2064069342, "PaperTitle": "accelerating video mining applications using many small general purpose cores", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Optisim: A System Simulation Methodology for Optically Interconnected HPC Systems.", "DBLP authors": ["Avinash Karanth Kodi", "Ahmed Louri"], "year": 2008, "MAG papers": [{"PaperId": 2059435122, "PaperTitle": "optisim a system simulation methodology for optically interconnected hpc systems", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["ohio university", "university of arizona"]}], "source": "ES"}, {"DBLP title": "A High-Performance FPGA-Based Fuzzy Processor Architecture for Medical Diagnosis.", "DBLP authors": ["Shubhajit Roy Chowdhury", "Hiranmay Saha"], "year": 2008, "MAG papers": [{"PaperId": 2049101802, "PaperTitle": "a high performance fpga based fuzzy processor architecture for medical diagnosis", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["jadavpur university", "jadavpur university"]}], "source": "ES"}, {"DBLP title": "Multitasking Parallel Method for High-End Embedded Appliances.", "DBLP authors": ["Junji Sakai", "Hiroaki Inoue", "Sunao Torii", "Masato Edahiro"], "year": 2008, "MAG papers": [{"PaperId": 1971159744, "PaperTitle": "multitasking parallel method for high end embedded appliances", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nec", "nec", "nec", "nec"]}], "source": "ES"}, {"DBLP title": "What Kinds of Computer-Software-Related Advances (if Any) Are Eligible for Patents? Part II: The \"Useful Arts\" Requirement.", "DBLP authors": ["Richard H. Stern"], "year": 2008, "MAG papers": [{"PaperId": 2057604787, "PaperTitle": "what kinds of computer software related advances if any are eligible for patents part ii the useful arts requirement", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Nanoscale Optical Computing Using Resonance Energy Transfer Logic.", "DBLP authors": ["Constantin Pistol", "Chris Dwyer", "Alvin R. Lebeck"], "year": 2008, "MAG papers": [{"PaperId": 2139524927, "PaperTitle": "nanoscale optical computing using resonance energy transfer logic", "Year": 2008, "CitationCount": 42, "EstimatedCitation": 61, "Affiliations": ["duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Evolutionary Benchmark Subsetting.", "DBLP authors": ["Zhanpeng Jin", "Allen C. Cheng"], "year": 2008, "MAG papers": [{"PaperId": 1974764041, "PaperTitle": "evolutionary benchmark subsetting", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Refueling: Preventing Wire Degradation due to Electromigration.", "DBLP authors": ["Jaume Abella", "Xavier Vera", "Osman S. Unsal", "Oguz Ergin", "Antonio Gonz\u00e1lez", "James W. Tschanz"], "year": 2008, "MAG papers": [{"PaperId": 1974192606, "PaperTitle": "refueling preventing wire degradation due to electromigration", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["intel", "intel", "intel", "polytechnic university of catalonia", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Rethinking Refresh: Increasing Availability and Reducing Power in DRAM for Cache Applications.", "DBLP authors": ["Philip G. Emma", "William R. Reohr", "Mesut Meterelliyoz"], "year": 2008, "MAG papers": [{"PaperId": 1988664198, "PaperTitle": "rethinking refresh increasing availability and reducing power in dram for cache applications", "Year": 2008, "CitationCount": 42, "EstimatedCitation": 65, "Affiliations": ["ibm", "ibm", "ibm"]}], "source": "ES"}]