
/*
 * Next copy from WR code.
 * Replace later on with clean licensee.
 */

i915emuRegs_t gpuregs[] =
    {
    /* 0x2020 */ 	{"PGTBL_CTL", 			I915_REG_PGTBL_CTL_OFFSET, 0, 0, 0, I915_REG_PGTBL_CTL_MASK},
    /* 0x2028 */ 	{"EXCC", 			I915_REG_EXCC_OFFSET, 0, 0, 0, I915_REG_EXCC_MASK},
    /* 0x2030 */ 	{"PRB0_TAIL", 			I915_REG_PRB0_TAIL_OFFSET, INVALID_RB_VALUE, INVALID_RB_VALUE, I915_REG_FLAG_RB | I915_REG_FLAG_RB_TAIL},
    /* 0x2034 */ 	{"PRB0_HEAD", 			I915_REG_PRB0_HEAD_OFFSET, INVALID_RB_VALUE, INVALID_RB_VALUE, I915_REG_FLAG_RB},
    /* 0x2038 */ 	{"PRB0_START", 			I915_REG_PRB0_START_OFFSET, INVALID_RB_VALUE, INVALID_RB_VALUE, I915_REG_FLAG_RB | I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x203c */ 	{"PRB0_CTL", 			I915_REG_PRB0_CTL_OFFSET, INVALID_RB_VALUE, INVALID_RB_VALUE, I915_REG_FLAG_RB},
    /* 0x2080 */ 	{"HSW_PGA", 			I915_REG_HSW_PGA_OFFSET, 0, 0, 0},
    /* 0x2098 */ 	{"HWSTAM", 			I915_REG_HWSTAM_OFFSET, 0, 0, 0},
    /* 0x20a0 */ 	{"IER", 			I915_REG_IER_OFFSET, 0, 0, 0},
    /* 0x20a4 */ 	{"IIR", 			I915_REG_IIR_OFFSET, 0, 0, 0},
    /* 0x20a8 */ 	{"IMR", 			I915_REG_IMR_OFFSET, 0, 0, 0},
    /* 0x20b0 */ 	{"EIR", 			I915_REG_EIR_OFFSET, 0, 0, 0},
    /* 0x20ba */ 	{"EMR", 			I915_REG_EMR_OFFSET, 0, 0, 0},
    /* 0x20c0 */ 	{"INSTPM", 			I915_REG_INSTPM_OFFSET, 0, 0, 0, I915_REG_INSTPM_MASK},
    /* 0x20cc */ 	{"MEM_MODE", 			I915_REG_MEM_MODE_OFFSET, 0, 0, 0},
    /* 0x20d8 */ 	{"FW_BLC", 			I915_REG_FW_BLC_OFFSET, 0, 0, 0},
    /* 0x20e4 */ 	{"MI_ARB_STATE", 		I915_REG_MI_ARB_STATE_OFFSET, 0, 0, 0},
    /* 0x2110 */ 	{"BB_STATE", 			I915_REG_BB_STATE_OFFSET, 0, 0, 0},
    /* 0x2128 */ 	{"FBC_RT_ADDR_REGISTER", 	I915_REG_FBC_RT_ADDR_REGISTER_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x2134 */ 	{"UHPTR", 			I915_REG_UHPTR_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x2140 */ 	{"BB_ADDR", 			I915_REG_BB_ADDR_OFFSET, 0, 0, I915_REG_FLAG_NEVER_DRIVER},
    /* 0x2148 */ 	{"BB_PREEMPT_ADDR", 		I915_REG_BB_PREEMPT_ADDR_OFFSET, 0, 0, I915_REG_FLAG_NEVER_DRIVER},
    /* 0x2150 */ 	{"BB_START_ADDR", 		I915_REG_BB_START_ADDR_OFFSET, 0, 0, I915_REG_FLAG_NEVER_DRIVER},
    /* 0x2154 */ 	{"BB_ADDR_DIFF", 		I915_REG_BB_ADDR_DIFF_OFFSET, 0, 0, I915_REG_FLAG_NEVER_DRIVER},
    /* 0x2180 */ 	{"CCID", 			I915_REG_CCID_OFFSET, 0, 0, I915_REG_FLAG_NEVER_DRIVER},
    /* 0x2188 */ 	{"CCID2", 			I915_REG_CCID2_OFFSET, 0, 0, I915_REG_FLAG_NEVER_DRIVER},
    /* 0x218c */ 	{"CCID3", 			I915_REG_CCID3_OFFSET, 0, 0, I915_REG_FLAG_NEVER_DRIVER},
    /* 0x21a0 */ 	{"CTX_SIZE_PAL", 		I915_REG_CTX_SIZE_PAL_OFFSET, 0, 0, 0},
    /* 0x21a4 */ 	{"CTX_SIZE_NOPAL", 		I915_REG_CTX_SIZE_NOPAL_OFFSET, 0, 0, 0},
    /* 0x21d0 */ 	{"THREED_CTL", 			I915_REG_THREED_CTL_OFFSET, 0, 0, 0},
    /* 0x2300 */ 	{"CHUNK_CTL", 			I915_REG_CHUNK_CTL_OFFSET, 0, 0, 0, I915_REG_CHUNK_CTL_MASK},
    /* 0x2380 */ 	{"MMIO_TCNT", 			I915_REG_MMIO_TCNT_OFFSET, 0, 0, 0},
    /* 0x2400 */ 	{"HWB_TAIL", 			I915_REG_HWB_TAIL_OFFSET, 0, 0},
    /* 0x2404 */ 	{"HWB_HEAD", 			I915_REG_HWB_HEAD_OFFSET, 0, 0, 0},
    /* 0x2408 */ 	{"HWB_START", 			I915_REG_HWB_START_OFFSET, 0, 0, 0},
    /* 0x240c */ 	{"HWB_CTL", 			I915_REG_HWB_CTL_OFFSET, 0, 0, 0},
    /* 0x2420 */ 	{"BINCTL", 			I915_REG_BINCTL_OFFSET, 0, 0, 0, I915_REG_BINCTL_MASK},
    /* 0x2430 */ 	{"BMP_BUFFER", 			I915_REG_BMP_BUFFER_OFFSET, 0, 0, 0},
    /* 0x2438 */ 	{"BIN_GET", 			I915_REG_BIN_GET_OFFSET, 0, 0, 0},
    /* 0x2440 */ 	{"BMP_PUT", 			I915_REG_BMP_PUT_OFFSET, 0, 0, 0},
    /* 0x4080 */ 	{"HWS_PGA", 			I915_REG_HWS_PGA_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x4180 */ 	{"VCS_HWS_PGA", 		I915_REG_VCS_HWS_PGA_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x4580 */ 	{"PP_PFD", 			I915_REG_PP_PFD_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x6000 */ 	{"VGA0", 			I915_REG_VGA0_OFFSET, 0, 0, 0},
    /* 0x6004 */ 	{"VGA1", 			I915_REG_VGA1_OFFSET, 0, 0, 0},
    /* 0x6010 */ 	{"VGA_PD", 			I915_REG_VGA_PD_OFFSET, 0, 0, 0},
    /* 0x6014 */ 	{"DPLL_A", 			I915_REG_DPLL_A_OFFSET, 0, 0, 0},
    /* 0x6040 */ 	{"FPA0", 			I915_REG_FPA0_OFFSET, 0, 0, 0},
    /* 0x6044 */ 	{"FPA1", 			I915_REG_FPA1_OFFSET, 0, 0, 0},
    /* 0x6104 */ 	{"D_STATE", 			I915_REG_D_STATE_OFFSET, 0, 0, 0},
    /* 0x6200 */ 	{"TWOD_CG_DIS", 		I915_REG_TWOD_CG_DIS_OFFSET, 0, 0, 0},
    /* 0x6204 */ 	{"THREED_CG_DIS", 		I915_REG_THREED_CG_DIS_OFFSET, 0, 0, 0},
    /* 0xa18c */ 	{"FORCEWAKE", 			I915_REG_FORCEWAKE_OFFSET, 0, 0, I915_REG_FLAG_SW},
    /* 0x12030 */ 	{"GEN6_BSD_RING_TAIL", 		I915_REG_GEN6_BSD_RING_TAIL_OFFSET, INVALID_RB_VALUE, INVALID_RB_VALUE, I915_REG_FLAG_RB | I915_REG_FLAG_RB_TAIL},
    /* 0x12034 */ 	{"GEN6_BSD_RING_HEAD", 		I915_REG_GEN6_BSD_RING_HEAD_OFFSET, INVALID_RB_VALUE, INVALID_RB_VALUE, I915_REG_FLAG_RB},
    /* 0x12038 */ 	{"GEN6_BSD_RING_START", 	I915_REG_GEN6_BSD_RING_START_OFFSET, INVALID_RB_VALUE, INVALID_RB_VALUE, I915_REG_FLAG_RB | I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x1203c */ 	{"GEN6_BSD_RING_CTL", 		I915_REG_GEN6_BSD_RING_CTL_OFFSET, INVALID_RB_VALUE, INVALID_RB_VALUE, I915_REG_FLAG_RB},
    /* 0x22030 */ 	{"BLT_RING_TAIL", 		I915_REG_BLT_RING_TAIL_OFFSET, INVALID_RB_VALUE, INVALID_RB_VALUE, I915_REG_FLAG_RB | I915_REG_FLAG_RB_TAIL},
    /* 0x22034 */ 	{"BLT_RING_HEAD", 		I915_REG_BLT_RING_HEAD_OFFSET, INVALID_RB_VALUE, INVALID_RB_VALUE, I915_REG_FLAG_RB},
    /* 0x22038 */ 	{"BLT_RING_START", 		I915_REG_BLT_RING_START_OFFSET, INVALID_RB_VALUE, INVALID_RB_VALUE, I915_REG_FLAG_RB | I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x2203c */ 	{"BLT_RING_CTL", 		I915_REG_BLT_RING_CTL_OFFSET, INVALID_RB_VALUE, INVALID_RB_VALUE, I915_REG_FLAG_RB},
    /* 0x22134 */ 	{"BCS_UHPTR", 			I915_REG_BCS_UHPTR_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x24080 */ 	{"BCS_HWS_PGA", 		I915_REG_BCS_HWS_PGA_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x30010 */ 	{"GAMC5", 			I915_REG_GAMC5_OFFSET, 0, 0, 0},
    /* 0x30014 */ 	{"GAMC4",         	 	I915_REG_GAMC4_OFFSET, 0, 0, 0},
    /* 0x30018 */ 	{"GAMC3",         	 	I915_REG_GAMC3_OFFSET, 0, 0, 0},
    /* 0x3001C */ 	{"GAMC2",         	 	I915_REG_GAMC2_OFFSET, 0, 0, 0},
    /* 0x30020 */ 	{"GAMC1",          		I915_REG_GAMC1_OFFSET, 0, 0, 0},
    /* 0x30024 */ 	{"GAMC0",          		I915_REG_GAMC0_OFFSET, 0, 0, 0},
    /* 0x45100 */ 	{"WM0_PIPEA_ILK", 		I915_REG_WM0_PIPEA_ILK_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x45104 */ 	{"WM0_PIPEB_ILK", 		I915_REG_WM0_PIPEB_ILK_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0x45108 */ 	{"WM1_LP_ILK", 			I915_REG_WM1_LP_ILK_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x4510c */ 	{"WM2_LP_ILK", 			I915_REG_WM2_LP_ILK_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x45110 */ 	{"WM3_LP_ILK", 			I915_REG_WM3_LP_ILK_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x60000 */ 	{"HTOTAL_A", 			I915_REG_HTOTAL_A_OFFSET, DISPLAY_HTOTAL, 0, I915_REG_FLAG_PIPE_A},
    /* 0x60004 */ 	{"HBLANK_A", 			I915_REG_HBLANK_A_OFFSET, DISPLAY_HBLANK, 0, I915_REG_FLAG_PIPE_A},
    /* 0x60008 */ 	{"HSYNC_A", 			I915_REG_HSYNC_A_OFFSET, DISPLAY_HSYNC, 0, I915_REG_FLAG_PIPE_A},
    /* 0x6000c */ 	{"VTOTAL_A", 			I915_REG_VTOTAL_A_OFFSET, DISPLAY_VTOTAL, 0, I915_REG_FLAG_PIPE_A},
    /* 0x60010 */ 	{"VBLANK_A", 			I915_REG_VBLANK_A_OFFSET, DISPLAY_VBLANK, 0, I915_REG_FLAG_PIPE_A},
    /* 0x60014 */ 	{"VSYNC_A", 			I915_REG_VSYNC_A_OFFSET, DISPLAY_VSYNC, 0, I915_REG_FLAG_PIPE_A},
    /* 0x6001c */ 	{"PIPEASRC", 			I915_REG_PIPEASRC_OFFSET, DISPLAY_PIPESRC, 0, I915_REG_FLAG_PIPE_A},
    /* 0x60020 */ 	{"BCLRPAT_A", 			I915_REG_BCLRPAT_A_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x60030 */ 	{"PIPEA_DATA_M1", 		I915_REG_PIPEA_DATA_M1_OFFSET, DISPLAY_PIPE_DATA_M1, 0, I915_REG_FLAG_PIPE_A},
    /* 0x60034 */ 	{"PIPEA_DATA_N1", 		I915_REG_PIPEA_DATA_N1_OFFSET, DISPLAY_PIPE_DATA_N1, 0, I915_REG_FLAG_PIPE_A},
    /* 0x60040 */ 	{"PIPEA_LINK_M1", 		I915_REG_PIPEA_LINK_M1_OFFSET, DISPLAY_PIPE_LINK_M1, 0, I915_REG_FLAG_PIPE_A},
    /* 0x60044 */ 	{"PIPEA_LINK_N1", 		I915_REG_PIPEA_LINK_N1_OFFSET, DISPLAY_PIPE_LINK_N1, 0, I915_REG_FLAG_PIPE_A},
    /* 0x60050 */ 	{"CRCCTRLREDA", 		I915_REG_CRCCTRLREDA_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x60054 */ 	{"CRCCTRLGREENA", 		I915_REG_CRCCTRLGREENA_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x60100 */ 	{"FDI_TXA_CTL", 		I915_REG_FDI_TXA_CTL_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x61000 */ 	{"HTOTAL_B", 			I915_REG_HTOTAL_B_OFFSET, DISPLAY_HTOTAL, 0, I915_REG_FLAG_PIPE_B},
    /* 0x61004 */ 	{"HBLANK_B", 			I915_REG_HBLANK_B_OFFSET, DISPLAY_HBLANK, 0, I915_REG_FLAG_PIPE_B},
    /* 0x61008 */ 	{"HSYNC_B", 			I915_REG_HSYNC_B_OFFSET, DISPLAY_HSYNC, 0, I915_REG_FLAG_PIPE_B},
    /* 0x6100c */ 	{"VTOTAL_B", 			I915_REG_VTOTAL_B_OFFSET, DISPLAY_VTOTAL, 0, I915_REG_FLAG_PIPE_B},
    /* 0x61010 */ 	{"VBLANK_B", 			I915_REG_VBLANK_B_OFFSET, DISPLAY_VBLANK, 0, I915_REG_FLAG_PIPE_B},
    /* 0x61014 */ 	{"VSYNC_B", 			I915_REG_VSYNC_B_OFFSET, DISPLAY_VSYNC, 0, I915_REG_FLAG_PIPE_B},
    /* 0x6101c */ 	{"PIPEBSRC", 			I915_REG_PIPEBSRC_OFFSET, DISPLAY_PIPESRC, 0, I915_REG_FLAG_PIPE_B},
    /* 0x61020 */ 	{"BCLRPAT_B", 			I915_REG_BCLRPAT_B_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0x61030 */ 	{"PIPEB_DATA_M1", 		I915_REG_PIPEB_DATA_M1_OFFSET, DISPLAY_PIPE_DATA_M1, 0, I915_REG_FLAG_PIPE_B},
    /* 0x61034 */ 	{"PIPEB_DATA_N1", 		I915_REG_PIPEB_DATA_N1_OFFSET, DISPLAY_PIPE_DATA_N1, 0, I915_REG_FLAG_PIPE_B},
    /* 0x61040 */ 	{"PIPEB_LINK_M1", 		I915_REG_PIPEB_LINK_M1_OFFSET, DISPLAY_PIPE_LINK_M1, 0, I915_REG_FLAG_PIPE_B},
    /* 0x61044 */ 	{"PIPEB_LINK_N1", 		I915_REG_PIPEB_LINK_N1_OFFSET, DISPLAY_PIPE_LINK_N1, 0, I915_REG_FLAG_PIPE_B},
    /* 0x61100 */ 	{"FDI_TXB_CTL", 		I915_REG_FDI_TXB_CTL_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0x61140 */ 	{"DVOB", 			I915_REG_DVOB_OFFSET, 0, 0, 0},
    /* 0x61160 */ 	{"DVOC", 			I915_REG_DVOC_OFFSET, 0, 0, 0},
    /* 0x61208 */ 	{"PP_ON_DELAY", 		I915_REG_PP_ON_DELAY_OFFSET, 0, 0, 0},
    /* 0x6120c */ 	{"PP_OFF_DELAY", 		I915_REG_PP_OFF_DELAY_OFFSET, 0, 0, 0},
    /* 0x68074 */ 	{"PFA_WIN_SZ", 			I915_REG_PFA_WIN_SZ_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x68080 */ 	{"PFA_CTL_1", 			I915_REG_PFA_CTL_1_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x68874 */ 	{"PFB_WIN_SZ", 			I915_REG_PFB_WIN_SZ_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0x68880 */ 	{"PFB_CTL_1", 			I915_REG_PFB_CTL_1_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0x70008 */ 	{"PIPEACONF", 			I915_REG_PIPEACONF_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x70024 */ 	{"PIPEASTAT", 			I915_REG_PIPEASTAT_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x70030 */ 	{"DSPARB", 			I915_REG_DSPARB_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x70084 */ 	{"CURABASE", 			I915_REG_CURABASE_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS | I915_REG_FLAG_PIPE_A},
    /* 0x700c4 */ 	{"CURBBASE", 			I915_REG_CURBBASE_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS | I915_REG_FLAG_PIPE_B},
    /* 0x70180 */ 	{"DSPACNTR", 			I915_REG_DSPACNTR_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x70184 */ 	{"DSPABASE", 			I915_REG_DSPABASE_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x70188 */ 	{"DSPASTRIDE", 			I915_REG_DSPASTRIDE_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x7019c */ 	{"DSPASURF", 			I915_REG_DSPASURF_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS | I915_REG_FLAG_PIPE_A},
    /* 0x701a4 */ 	{"DSPATILEOFF", 		I915_REG_DSPATILEOFF_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0x701ac */ 	{"DSPASURFLIVE", 		I915_REG_DSPASURFLIVE_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS| I915_REG_FLAG_PIPE_A},
    /* 0x70400 */ 	{"CHICKEN", 			I915_REG_CHICKEN_OFFSET, 0, 0, 0},
    /* 0x71008 */ 	{"PIPEBCONF", 			I915_REG_PIPEBCONF_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0x71024 */ 	{"PIPEBSTAT", 			I915_REG_PIPEBSTAT_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0x71030 */ 	{"DSPBRB", 			I915_REG_DSPBRB_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0x71180 */ 	{"DSPBCNTR", 			I915_REG_DSPBCNTR_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0x71184 */ 	{"DSPBBASE", 			I915_REG_DSPBBASE_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0x71188 */ 	{"DSPBSTRIDE", 			I915_REG_DSPBSTRIDE_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0x7119c */ 	{"DSPBSURF", 			I915_REG_DSPBSURF_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS| I915_REG_FLAG_PIPE_B},
    /* 0x711a4 */ 	{"DSPBTILEOFF", 		I915_REG_DSPBTILEOFF_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0x711ac */ 	{"DSPBSURFLIVE", 		I915_REG_DSPBSURFLIVE_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS| I915_REG_FLAG_PIPE_B},
    /* 0x71400 */ 	{"VGACNTROL", 			I915_REG_VGACNTROL_OFFSET, 0, 0, 0},
    /* 0x71410 */ 	{"SWF10", 		        I915_REG_SWF10_OFFSET, 0, 0, 0},
    /* 0x71414 */ 	{"SWF11", 		        I915_REG_SWF11_OFFSET, 0, 0, 0},

    /* 0x71418 */ 	{"SWF12", 		        I915_REG_SWF12_OFFSET, 0, 0, 0},

    /* 0x7141C */ 	{"SWF13", 		        I915_REG_SWF13_OFFSET, 0, 0, 0},

    /* 0x71420 */ 	{"SWF14", 		        I915_REG_SWF14_OFFSET, 0, 0, 0},

    /* 0x71424 */ 	{"SWF15", 		        I915_REG_SWF15_OFFSET, 0, 0, 0},

    /* 0x71428 */ 	{"SWF16", 		        I915_REG_SWF16_OFFSET, 0, 0, 0},

    /* 0x7142C */ 	{"SWF17", 		        I915_REG_SWF17_OFFSET, 0, 0, 0},

    /* 0x71430 */ 	{"SWF18", 		        I915_REG_SWF18_OFFSET, 0, 0, 0},

    /* 0x71434 */ 	{"SWF19", 		        I915_REG_SWF19_OFFSET, 0, 0, 0},
    /* 0x71438 */ 	{"SWF1A", 		        I915_REG_SWF1A_OFFSET, 0, 0, 0},
    /* 0x7143C */ 	{"SWF1B", 		        I915_REG_SWF1B_OFFSET, 0, 0, 0},

    /* 0x71440 */ 	{"SWF1C", 		        I915_REG_SWF1C_OFFSET, 0, 0, 0},
    /* 0x71444 */ 	{"SWF1D", 		        I915_REG_SWF1D_OFFSET, 0, 0, 0},
    /* 0x71448 */ 	{"SWF1E", 		        I915_REG_SWF1E_OFFSET, 0, 0, 0},
    /* 0x7144C */ 	{"SWF1F", 		        I915_REG_SWF1F_OFFSET, 0, 0, 0},
    /* 0x721ac */ 	{"DVSASURFLIVE", 		I915_REG_DVSASURFLIVE_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS | I915_REG_FLAG_PIPE_A},

    /* 0x72414 */ 	{"SWF30", 		        I915_REG_SWF30_OFFSET, 0, 0, 0},
    /* 0x72418 */ 	{"SWF31",  		        I915_REG_SWF31_OFFSET, 0, 0, 0},
    /* 0x7241C */ 	{"SWF32",          		I915_REG_SWF32_OFFSET, 0, 0, 0},
    /* 0x7319c */ 	{"DVSBSURF", 			I915_REG_DVSBSURF_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS| I915_REG_FLAG_PIPE_B},
    /* 0x731ac */ 	{"DVBSURFLIVE", 		I915_REG_DVBSURFLIVE_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS | I915_REG_FLAG_PIPE_B},
    /* 0xc6014 */ 	{"PCH_DPLL_A", 			I915_REG_PCH_DPLL_A_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0xc6018 */ 	{"PCH_DPLL_B", 			I915_REG_PCH_DPLL_B_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0xc6040 */ 	{"PCH_FPA0", 			I915_REG_PCH_FPA0_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0xc6044 */ 	{"PCH_FPA1", 			I915_REG_PCH_FPA1_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0xc6048 */ 	{"PCH_FPB0", 			I915_REG_PCH_FPB0_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0xc604c */ 	{"PCH_FPB1", 			I915_REG_PCH_FPB1_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0xc6200 */ 	{"PCH_DREF_CONTROL", 		I915_REG_PCH_DREF_CONTROL_OFFSET, 0, 0, 0},
    /* 0xc7000 */ 	{"PCH_DPLL_SEL", 		I915_REG_PCH_DPLL_SEL_OFFSET, 0, 0, 0}, /* REVISIT */
    /* 0xe0000 */ 	{"TRANS_HTOTAL_A", 		I915_REG_TRANS_HTOTAL_A_OFFSET, DISPLAY_HTOTAL, 0, I915_REG_FLAG_PIPE_A},
    /* 0xe0004 */ 	{"TRANS_HBLANK_A", 		I915_REG_TRANS_HBLANK_A_OFFSET, DISPLAY_HBLANK, 0, I915_REG_FLAG_PIPE_A},
    /* 0xe0008 */ 	{"TRANS_HSYNC_A", 		I915_REG_TRANS_HSYNC_A_OFFSET, DISPLAY_HSYNC, 0, I915_REG_FLAG_PIPE_A},
    /* 0xe000c */ 	{"TRANS_VTOTAL_A", 		I915_REG_TRANS_VTOTAL_A_OFFSET, DISPLAY_VTOTAL, 0, I915_REG_FLAG_PIPE_A},
    /* 0xe0010 */ 	{"TRANS_VBLANK_A", 		I915_REG_TRANS_VBLANK_A_OFFSET, DISPLAY_VBLANK, 0, I915_REG_FLAG_PIPE_A},
    /* 0xe0014 */ 	{"TRANS_VSYNC_A", 		I915_REG_TRANS_VSYNC_A_OFFSET, DISPLAY_VSYNC, 0, I915_REG_FLAG_PIPE_A},
    /* 0xe0030 */ 	{"TRANSA_DATA_M1", 		I915_REG_TRANSA_DATA_M1_OFFSET, DISPLAY_PIPE_DATA_M1, 0, I915_REG_FLAG_PIPE_A},
    /* 0xe0034 */ 	{"TRANSA_DATA_N1", 		I915_REG_TRANSA_DATA_N1_OFFSET, DISPLAY_PIPE_DATA_N1, 0, I915_REG_FLAG_PIPE_A},
    /* 0xe0040 */ 	{"TRANSA_DP_LINK_M1", 		I915_REG_TRANSA_DP_LINK_M1_OFFSET, DISPLAY_PIPE_LINK_M1, 0, I915_REG_FLAG_PIPE_A},
    /* 0xe0044 */ 	{"TRANSA_DP_LINK_N1", 		I915_REG_TRANSA_DP_LINK_N1_OFFSET, DISPLAY_PIPE_LINK_N1, 0, I915_REG_FLAG_PIPE_A},
    /* 0xe0300 */ 	{"TRANS_DP_CTL_A", 		I915_REG_TRANS_DP_CTL_A_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0xe1000 */ 	{"TRANS_HTOTAL_B", 		I915_REG_TRANS_HTOTAL_B_OFFSET, DISPLAY_HTOTAL, 0, I915_REG_FLAG_PIPE_B},
    /* 0xe1004 */ 	{"TRANS_HBLANK_B", 		I915_REG_TRANS_HBLANK_B_OFFSET, DISPLAY_HBLANK, 0, I915_REG_FLAG_PIPE_B},
    /* 0xe1008 */ 	{"TRANS_HSYNC_B", 		I915_REG_TRANS_HSYNC_B_OFFSET, DISPLAY_HSYNC, 0, I915_REG_FLAG_PIPE_B},
    /* 0xe100c */ 	{"TRANS_VTOTAL_B", 		I915_REG_TRANS_VTOTAL_B_OFFSET, DISPLAY_VTOTAL, 0, I915_REG_FLAG_PIPE_B},
    /* 0xe1010 */ 	{"TRANS_VBLANK_B", 		I915_REG_TRANS_VBLANK_B_OFFSET, DISPLAY_VBLANK, 0, I915_REG_FLAG_PIPE_B},
    /* 0xe1014 */ 	{"TRANS_VSYNC_B", 		I915_REG_TRANS_VSYNC_B_OFFSET, DISPLAY_VSYNC, 0, I915_REG_FLAG_PIPE_B},
    /* 0xe1030 */ 	{"TRANSB_DATA_M1", 		I915_REG_TRANSB_DATA_M1_OFFSET, DISPLAY_PIPE_DATA_M1, 0, I915_REG_FLAG_PIPE_B},
    /* 0xe1034 */ 	{"TRANSB_DATA_N1", 		I915_REG_TRANSB_DATA_N1_OFFSET, DISPLAY_PIPE_DATA_N1, 0, I915_REG_FLAG_PIPE_B},
    /* 0xe1040 */ 	{"TRANSB_DP_LINK_M1", 		I915_REG_TRANSB_DP_LINK_M1_OFFSET, DISPLAY_PIPE_LINK_M1, 0, I915_REG_FLAG_PIPE_B},
    /* 0xe1044 */ 	{"TRANSB_DP_LINK_N1", 		I915_REG_TRANSB_DP_LINK_N1_OFFSET, DISPLAY_PIPE_LINK_N1, 0, I915_REG_FLAG_PIPE_B},
    /* 0xe1100 */ 	{"PCH_ADPA", 			I915_REG_PCH_ADPA_OFFSET, 0, 0, I915_REG_FLAG_VGA_DETECT|I915_REG_FLAG_PIPE_A},
    /* 0xe1140 */ 	{"HDMIB", 			I915_REG_HDMIB_OFFSET, 0, 0, I915_REG_FLAG_HDMI_DETECT|I915_REG_FLAG_PIPE_B},
    /* 0xe1150 */ 	{"HDMIC", 			I915_REG_HDMIC_OFFSET, 0, 0, I915_REG_FLAG_HDMI_DETECT|I915_REG_FLAG_PIPE_B},
    /* 0xe1160 */ 	{"HDMID", 			I915_REG_HDMID_OFFSET, 0, 0, I915_REG_FLAG_HDMI_DETECT|I915_REG_FLAG_PIPE_B},
    /* 0xe1300 */ 	{"TRANS_DP_CTL_B", 		I915_REG_TRANS_DP_CTL_B_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0xf0008 */ 	{"TRANSACONF", 			I915_REG_TRANSACONF_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0xf000c */ 	{"FDI_RXA_CTL", 		I915_REG_FDI_RXA_CTL_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0xf0014 */ 	{"FDI_RXA_IIR", 		I915_REG_FDI_RXA_IIR_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0xf0018 */ 	{"FDI_RXA_IMR", 		I915_REG_FDI_RXA_IMR_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0xf0030 */ 	{"FDI_RXA_TUSIZE1", 		I915_REG_FDI_RXA_TUSIZE1_OFFSET, 0, 0, I915_REG_FLAG_PIPE_A},
    /* 0xf1008 */ 	{"TRANSBCONF", 			I915_REG_TRANSBCONF_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0xf100c */ 	{"FDI_RXB_CTL", 		I915_REG_FDI_RXB_CTL_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0xf1014 */ 	{"FDI_RXB_IIR", 		I915_REG_FDI_RXB_IIR_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0xf1018 */ 	{"FDI_RXB_IMR", 		I915_REG_FDI_RXB_IMR_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0xf1030 */ 	{"FDI_RXB_TUSIZE1", 		I915_REG_FDI_RXB_TUSIZE1_OFFSET, 0, 0, I915_REG_FLAG_PIPE_B},
    /* 0x100000 */ 	{"FENCE_0", 			I915_REG_FENCE_0_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100004 */ 	{"FENCE_1", 			I915_REG_FENCE_1_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100008 */ 	{"FENCE_2", 			I915_REG_FENCE_2_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x10000c */ 	{"FENCE_3", 			I915_REG_FENCE_3_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100010 */ 	{"FENCE_4", 			I915_REG_FENCE_4_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100014 */ 	{"FENCE_5", 			I915_REG_FENCE_5_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100018 */ 	{"FENCE_6", 			I915_REG_FENCE_6_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x10001c */ 	{"FENCE_7", 			I915_REG_FENCE_7_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100020 */ 	{"FENCE_8", 			I915_REG_FENCE_8_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100024 */ 	{"FENCE_9", 			I915_REG_FENCE_9_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100028 */ 	{"FENCE_10", 			I915_REG_FENCE_10_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x10002c */ 	{"FENCE_11", 			I915_REG_FENCE_11_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100030 */ 	{"FENCE_12", 			I915_REG_FENCE_12_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100034 */ 	{"FENCE_13", 			I915_REG_FENCE_13_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100038 */ 	{"FENCE_14", 			I915_REG_FENCE_14_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x10003c */ 	{"FENCE_15", 			I915_REG_FENCE_15_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100040 */ 	{"FENCE_16", 			I915_REG_FENCE_16_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100044 */ 	{"FENCE_17", 			I915_REG_FENCE_17_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100048 */ 	{"FENCE_18", 			I915_REG_FENCE_18_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x10004c */ 	{"FENCE_19", 			I915_REG_FENCE_19_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100050 */ 	{"FENCE_20", 			I915_REG_FENCE_20_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100054 */ 	{"FENCE_21", 			I915_REG_FENCE_21_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100058 */ 	{"FENCE_22", 			I915_REG_FENCE_22_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x10005c */ 	{"FENCE_23", 			I915_REG_FENCE_23_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100060 */ 	{"FENCE_24", 			I915_REG_FENCE_24_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100064 */ 	{"FENCE_25", 			I915_REG_FENCE_25_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100068 */ 	{"FENCE_26", 			I915_REG_FENCE_26_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x10006c */ 	{"FENCE_27", 			I915_REG_FENCE_27_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100070 */ 	{"FENCE_28", 			I915_REG_FENCE_28_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100074 */ 	{"FENCE_29", 			I915_REG_FENCE_29_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x100078 */ 	{"FENCE_30", 			I915_REG_FENCE_30_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
    /* 0x10007c */ 	{"FENCE_31", 			I915_REG_FENCE_31_OFFSET, 0, 0, I915_REG_FLAG_GRAPHICS_ADDRESS},
			{"LAST",			0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF}
    };


int gpuRegEntries = ARRAY_NUM(gpuregs);

/*
 * Get the index of gpurges[] per offset.
 */
int gpuRegIndex
    (
    vgt_reg_t reg_off
    )
    {
    int i=0;
    int begin;
    int end;
    int mid = 0;
    int half;
    int found = -1;


    begin = 0;
    end = gpuRegEntries - 1;

    while ((end - begin) > 1)
        {
        half = ((end - begin) >> 1);
        mid = end - half;
        //printk("%s reg_off 0x%x begin %d end %d mid %d mid_off 0x%x\n",
        //              __FUNCTION__, reg_off, begin, end, mid, gpuregs[mid].offset);
        if (reg_off == gpuregs[mid].offset)
            {
            found = mid;
            break;
            }
        else if (reg_off > gpuregs[mid].offset)
            {
            begin += half;
            }
        else
            {
            end -= half;
            }
        i++;
        }

	//printk("reg_off(%x), found(%x)\n", reg_off, found);
    return found;
    }

/*
 * Next Array is from WR.
 * TO CHECK license.
 */
vgt_reg_t rendering_ctx_regs[] =
    {
    I915_REG_FENCE_0_OFFSET,
    I915_REG_FENCE_1_OFFSET,
    I915_REG_FENCE_2_OFFSET,
    I915_REG_FENCE_3_OFFSET,
    I915_REG_FENCE_4_OFFSET,
    I915_REG_FENCE_5_OFFSET,
    I915_REG_FENCE_6_OFFSET,
    I915_REG_FENCE_7_OFFSET,
    I915_REG_FENCE_8_OFFSET,
    I915_REG_FENCE_9_OFFSET,
    I915_REG_FENCE_10_OFFSET,
    I915_REG_FENCE_11_OFFSET,
    I915_REG_FENCE_12_OFFSET,
    I915_REG_FENCE_13_OFFSET,
    I915_REG_FENCE_14_OFFSET,
    I915_REG_FENCE_15_OFFSET,
    I915_REG_FENCE_16_OFFSET,
    I915_REG_FENCE_17_OFFSET,
    I915_REG_FENCE_18_OFFSET,
    I915_REG_FENCE_19_OFFSET,
    I915_REG_FENCE_20_OFFSET,
    I915_REG_FENCE_21_OFFSET,
    I915_REG_FENCE_22_OFFSET,
    I915_REG_FENCE_23_OFFSET,
    I915_REG_FENCE_24_OFFSET,
    I915_REG_FENCE_25_OFFSET,
    I915_REG_FENCE_26_OFFSET,
    I915_REG_FENCE_27_OFFSET,
    I915_REG_FENCE_28_OFFSET,
    I915_REG_FENCE_29_OFFSET,
    I915_REG_FENCE_30_OFFSET,
    I915_REG_FENCE_31_OFFSET,

/*
 * To check for each registers
 */
    I915_REG_HWSTAM_OFFSET,
    //I915_REG_IMR_OFFSET,
    //I915_REG_EMR_OFFSET,
    I915_REG_HSW_PGA_OFFSET,
    I915_REG_INSTPM_OFFSET,
    I915_REG_MEM_MODE_OFFSET,
    I915_REG_MI_ARB_STATE_OFFSET,
    I915_REG_EXCC_OFFSET,

#if 0
    I915_REG_IER_OFFSET,
    I915_REG_IIR_OFFSET,
    I915_REG_EIR_OFFSET,
#endif
    I915_REG_FW_BLC_OFFSET,
    I915_REG_UHPTR_OFFSET,
    I915_REG_HWS_PGA_OFFSET,
    I915_REG_VCS_HWS_PGA_OFFSET,
    I915_REG_BCS_UHPTR_OFFSET,
    I915_REG_BCS_HWS_PGA_OFFSET,
    I915_REG_MMIO_TCNT_OFFSET,


    I915_REG_VGA0_OFFSET,
    I915_REG_VGA1_OFFSET,
    I915_REG_VGA_PD_OFFSET,
    I915_REG_DPLL_A_OFFSET,
    I915_REG_FPA0_OFFSET,
    I915_REG_FPA1_OFFSET,
    I915_REG_D_STATE_OFFSET,

    };
