{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510540102227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510540102250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 21:28:22 2017 " "Processing started: Sun Nov 12 21:28:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510540102250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510540102250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510540102250 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1510540102776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scproc-controller.v 1 1 " "Found 1 design units, including 1 entities, in source file scproc-controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510540102909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510540102909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Found entity 1: Regfile" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510540102912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510540102912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510540102915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510540102915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510540102918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510540102918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510540102921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510540102921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510540102923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510540102923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 1 1 " "Found 1 design units, including 1 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510540102927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510540102927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510540102930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510540102930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510540102933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510540102933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510540102936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510540102936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510540103068 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Project2.v(9) " "Output port \"LEDR\" at Project2.v(9) has no driver" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1510540103083 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Project2.v(10) " "Output port \"HEX0\" at Project2.v(10) has no driver" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1510540103083 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Project2.v(11) " "Output port \"HEX1\" at Project2.v(11) has no driver" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1510540103083 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Project2.v(12) " "Output port \"HEX2\" at Project2.v(12) has no driver" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1510540103083 "|Project2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Project2.v(14) " "Output port \"HEX3\" at Project2.v(14) has no driver" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1510540103083 "|Project2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "Project2.v" "PLL_inst" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "PLL.v" "pll_inst" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103197 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(395) " "Verilog HDL or VHDL warning at altera_pll.v(395): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/quartus/libraries/megafunctions/altera_pll.v" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Quartus II" 0 -1 1510540103203 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(397) " "Verilog HDL or VHDL warning at altera_pll.v(397): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/quartus/libraries/megafunctions/altera_pll.v" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Quartus II" 0 -1 1510540103203 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540103203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.0 MHz " "Parameter \"output_clock_frequency0\" = \"10.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103204 ""}  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510540103204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Project2.v" "pc" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project2.v" "instMem" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103575 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 1 0 "Quartus II" 0 -1 1510540103583 "|Project2|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "Project2.v" "decoder" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SCProc-Controller.v(29) " "Verilog HDL assignment warning at SCProc-Controller.v(29): truncated value with size 32 to match size of target (6)" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510540103631 "|Project2|Decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension Decoder:decoder\|SignExtension:immSext " "Elaborating entity \"SignExtension\" for hierarchy \"Decoder:decoder\|SignExtension:immSext\"" {  } { { "SCProc-Controller.v" "immSext" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile Regfile:regfile " "Elaborating entity \"Regfile\" for hierarchy \"Regfile:regfile\"" {  } { { "Project2.v" "regfile" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu\"" {  } { { "Project2.v" "alu" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510540103725 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[31\] " "Net \"regfileOut1\[31\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[31\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[30\] " "Net \"regfileOut1\[30\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[30\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[29\] " "Net \"regfileOut1\[29\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[29\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[28\] " "Net \"regfileOut1\[28\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[28\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[27\] " "Net \"regfileOut1\[27\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[27\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[26\] " "Net \"regfileOut1\[26\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[26\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[25\] " "Net \"regfileOut1\[25\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[25\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[24\] " "Net \"regfileOut1\[24\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[24\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[23\] " "Net \"regfileOut1\[23\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[23\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[22\] " "Net \"regfileOut1\[22\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[22\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[21\] " "Net \"regfileOut1\[21\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[21\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[20\] " "Net \"regfileOut1\[20\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[20\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[19\] " "Net \"regfileOut1\[19\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[19\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[18\] " "Net \"regfileOut1\[18\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[18\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[17\] " "Net \"regfileOut1\[17\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[17\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[16\] " "Net \"regfileOut1\[16\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[16\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[15\] " "Net \"regfileOut1\[15\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[15\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[14\] " "Net \"regfileOut1\[14\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[14\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[13\] " "Net \"regfileOut1\[13\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[13\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[12\] " "Net \"regfileOut1\[12\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[12\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[11\] " "Net \"regfileOut1\[11\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[11\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[10\] " "Net \"regfileOut1\[10\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[10\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[9\] " "Net \"regfileOut1\[9\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[9\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[8\] " "Net \"regfileOut1\[8\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[8\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[7\] " "Net \"regfileOut1\[7\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[7\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[6\] " "Net \"regfileOut1\[6\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[6\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[5\] " "Net \"regfileOut1\[5\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[5\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[4\] " "Net \"regfileOut1\[4\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[4\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[3\] " "Net \"regfileOut1\[3\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[3\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[2\] " "Net \"regfileOut1\[2\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[2\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[1\] " "Net \"regfileOut1\[1\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[1\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[0\] " "Net \"regfileOut1\[0\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[0\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103823 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[31\] " "Net \"regfileOut1\[31\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[31\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[30\] " "Net \"regfileOut1\[30\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[30\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[29\] " "Net \"regfileOut1\[29\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[29\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[28\] " "Net \"regfileOut1\[28\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[28\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[27\] " "Net \"regfileOut1\[27\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[27\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[26\] " "Net \"regfileOut1\[26\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[26\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[25\] " "Net \"regfileOut1\[25\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[25\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[24\] " "Net \"regfileOut1\[24\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[24\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[23\] " "Net \"regfileOut1\[23\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[23\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[22\] " "Net \"regfileOut1\[22\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[22\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[21\] " "Net \"regfileOut1\[21\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[21\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[20\] " "Net \"regfileOut1\[20\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[20\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[19\] " "Net \"regfileOut1\[19\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[19\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[18\] " "Net \"regfileOut1\[18\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[18\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[17\] " "Net \"regfileOut1\[17\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[17\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[16\] " "Net \"regfileOut1\[16\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[16\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[15\] " "Net \"regfileOut1\[15\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[15\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[14\] " "Net \"regfileOut1\[14\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[14\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[13\] " "Net \"regfileOut1\[13\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[13\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[12\] " "Net \"regfileOut1\[12\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[12\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[11\] " "Net \"regfileOut1\[11\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[11\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[10\] " "Net \"regfileOut1\[10\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[10\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[9\] " "Net \"regfileOut1\[9\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[9\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[8\] " "Net \"regfileOut1\[8\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[8\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[7\] " "Net \"regfileOut1\[7\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[7\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[6\] " "Net \"regfileOut1\[6\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[6\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[5\] " "Net \"regfileOut1\[5\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[5\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[4\] " "Net \"regfileOut1\[4\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[4\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[3\] " "Net \"regfileOut1\[3\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[3\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[2\] " "Net \"regfileOut1\[2\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[2\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[1\] " "Net \"regfileOut1\[1\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[1\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[0\] " "Net \"regfileOut1\[0\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[0\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103826 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[31\] " "Net \"regfileOut1\[31\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[31\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[30\] " "Net \"regfileOut1\[30\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[30\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[29\] " "Net \"regfileOut1\[29\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[29\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[28\] " "Net \"regfileOut1\[28\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[28\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[27\] " "Net \"regfileOut1\[27\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[27\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[26\] " "Net \"regfileOut1\[26\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[26\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[25\] " "Net \"regfileOut1\[25\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[25\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[24\] " "Net \"regfileOut1\[24\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[24\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[23\] " "Net \"regfileOut1\[23\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[23\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[22\] " "Net \"regfileOut1\[22\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[22\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[21\] " "Net \"regfileOut1\[21\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[21\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[20\] " "Net \"regfileOut1\[20\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[20\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[19\] " "Net \"regfileOut1\[19\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[19\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[18\] " "Net \"regfileOut1\[18\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[18\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[17\] " "Net \"regfileOut1\[17\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[17\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[16\] " "Net \"regfileOut1\[16\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[16\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[15\] " "Net \"regfileOut1\[15\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[15\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[14\] " "Net \"regfileOut1\[14\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[14\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[13\] " "Net \"regfileOut1\[13\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[13\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[12\] " "Net \"regfileOut1\[12\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[12\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[11\] " "Net \"regfileOut1\[11\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[11\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[10\] " "Net \"regfileOut1\[10\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[10\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[9\] " "Net \"regfileOut1\[9\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[9\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[8\] " "Net \"regfileOut1\[8\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[8\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[7\] " "Net \"regfileOut1\[7\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[7\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[6\] " "Net \"regfileOut1\[6\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[6\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[5\] " "Net \"regfileOut1\[5\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[5\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[4\] " "Net \"regfileOut1\[4\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[4\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[3\] " "Net \"regfileOut1\[3\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[3\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[2\] " "Net \"regfileOut1\[2\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[2\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[1\] " "Net \"regfileOut1\[1\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[1\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[0\] " "Net \"regfileOut1\[0\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[0\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103828 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[31\] " "Net \"regfileOut1\[31\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[31\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[30\] " "Net \"regfileOut1\[30\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[30\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[29\] " "Net \"regfileOut1\[29\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[29\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[28\] " "Net \"regfileOut1\[28\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[28\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[27\] " "Net \"regfileOut1\[27\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[27\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[26\] " "Net \"regfileOut1\[26\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[26\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[25\] " "Net \"regfileOut1\[25\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[25\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[24\] " "Net \"regfileOut1\[24\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[24\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[23\] " "Net \"regfileOut1\[23\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[23\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[22\] " "Net \"regfileOut1\[22\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[22\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[21\] " "Net \"regfileOut1\[21\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[21\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[20\] " "Net \"regfileOut1\[20\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[20\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[19\] " "Net \"regfileOut1\[19\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[19\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[18\] " "Net \"regfileOut1\[18\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[18\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[17\] " "Net \"regfileOut1\[17\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[17\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[16\] " "Net \"regfileOut1\[16\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[16\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[15\] " "Net \"regfileOut1\[15\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[15\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[14\] " "Net \"regfileOut1\[14\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[14\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[13\] " "Net \"regfileOut1\[13\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[13\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[12\] " "Net \"regfileOut1\[12\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[12\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[11\] " "Net \"regfileOut1\[11\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[11\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[10\] " "Net \"regfileOut1\[10\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[10\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[9\] " "Net \"regfileOut1\[9\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[9\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[8\] " "Net \"regfileOut1\[8\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[8\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[7\] " "Net \"regfileOut1\[7\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[7\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[6\] " "Net \"regfileOut1\[6\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[6\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[5\] " "Net \"regfileOut1\[5\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[5\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[4\] " "Net \"regfileOut1\[4\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[4\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[3\] " "Net \"regfileOut1\[3\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[3\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[2\] " "Net \"regfileOut1\[2\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[2\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[1\] " "Net \"regfileOut1\[1\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[1\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[0\] " "Net \"regfileOut1\[0\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[0\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103830 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[31\] " "Net \"regfileOut1\[31\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[31\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[30\] " "Net \"regfileOut1\[30\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[30\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[29\] " "Net \"regfileOut1\[29\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[29\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[28\] " "Net \"regfileOut1\[28\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[28\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[27\] " "Net \"regfileOut1\[27\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[27\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[26\] " "Net \"regfileOut1\[26\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[26\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[25\] " "Net \"regfileOut1\[25\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[25\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[24\] " "Net \"regfileOut1\[24\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[24\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[23\] " "Net \"regfileOut1\[23\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[23\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[22\] " "Net \"regfileOut1\[22\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[22\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[21\] " "Net \"regfileOut1\[21\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[21\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[20\] " "Net \"regfileOut1\[20\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[20\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[19\] " "Net \"regfileOut1\[19\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[19\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[18\] " "Net \"regfileOut1\[18\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[18\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[17\] " "Net \"regfileOut1\[17\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[17\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[16\] " "Net \"regfileOut1\[16\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[16\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[15\] " "Net \"regfileOut1\[15\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[15\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[14\] " "Net \"regfileOut1\[14\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[14\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[13\] " "Net \"regfileOut1\[13\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[13\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[12\] " "Net \"regfileOut1\[12\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[12\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[11\] " "Net \"regfileOut1\[11\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[11\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[10\] " "Net \"regfileOut1\[10\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[10\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[9\] " "Net \"regfileOut1\[9\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[9\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[8\] " "Net \"regfileOut1\[8\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[8\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[7\] " "Net \"regfileOut1\[7\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[7\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[6\] " "Net \"regfileOut1\[6\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[6\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[5\] " "Net \"regfileOut1\[5\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[5\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[4\] " "Net \"regfileOut1\[4\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[4\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[3\] " "Net \"regfileOut1\[3\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[3\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[2\] " "Net \"regfileOut1\[2\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[2\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[1\] " "Net \"regfileOut1\[1\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[1\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfileOut1\[0\] " "Net \"regfileOut1\[0\]\" is missing source, defaulting to GND" {  } { { "Project2.v" "regfileOut1\[0\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1510540103832 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "d:/altera/quartus/libraries/megafunctions/altera_pll.v" 689 -1 0 } } { "PLL/PLL_0002.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 85 0 0 } } { "PLL.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL.v" 20 0 0 } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540103968 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1510540103968 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 1 0 "Quartus II" 0 -1 1510540103968 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1510540104285 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510540104450 "|Project2|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1510540104450 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1510540105116 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1510540112476 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1510540112482 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1510540112482 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1510540112483 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510540112484 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510540112484 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      Clock10 " " 100.000      Clock10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510540112484 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510540112484 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510540112526 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510540112561 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510540112591 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510540112622 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510540112622 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510540112641 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1510540112642 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.map.smsg " "Generated suppressed messages file C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1510540112865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510540113121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113121 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510540113179 "|Project2|FPGA_RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1510540113179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510540113194 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510540113194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510540113194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 228 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 228 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510540113237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 21:28:33 2017 " "Processing ended: Sun Nov 12 21:28:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510540113237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510540113237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510540113237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510540113237 ""}
