use std::fs;
use std::path::PathBuf;

use clap::Parser;

/// Fast cycle-accurate simulator for Aegis FPGA.
///
/// Reads a device descriptor JSON and a bitstream binary, then
/// simulates the configured fabric cycle-by-cycle.
#[derive(Parser)]
#[command(name = "aegis-sim")]
struct Args {
    /// Path to the device descriptor JSON
    #[arg(short, long)]
    descriptor: PathBuf,

    /// Path to the bitstream binary
    #[arg(short, long)]
    bitstream: PathBuf,

    /// Number of clock cycles to simulate
    #[arg(short, long, default_value = "1000")]
    cycles: u64,

    /// Output VCD waveform file
    #[arg(long)]
    vcd: Option<PathBuf>,

    /// IO pad indices to monitor (comma-separated)
    #[arg(long, value_delimiter = ',')]
    monitor: Vec<usize>,

    /// Monitor IO pads by edge and position: n0=north pad 0, w3=west pad 3, etc.
    #[arg(long, value_delimiter = ',')]
    monitor_pin: Vec<String>,

    /// IO pad index to use as clock (toggled each cycle)
    #[arg(long)]
    clock_pad: Option<usize>,

    /// Clock pad by edge and position (e.g., w0)
    #[arg(long)]
    clock_pin: Option<String>,
}

fn main() {
    let args = Args::parse();

    let desc_json = fs::read_to_string(&args.descriptor)
        .unwrap_or_else(|e| panic!("Failed to read descriptor: {e}"));
    let desc: aegis_desc::AegisFpgaDeviceDescriptor = serde_json::from_str(&desc_json)
        .unwrap_or_else(|e| panic!("Failed to parse descriptor: {e}"));

    let bitstream =
        fs::read(&args.bitstream).unwrap_or_else(|e| panic!("Failed to read bitstream: {e}"));

    eprintln!(
        "Simulating {} ({}x{}) for {} cycles",
        desc.device,
        u64::from(desc.fabric.width),
        u64::from(desc.fabric.height),
        args.cycles,
    );

    let mut sim = aegis_sim::Simulator::new(&desc, &bitstream);

    // Resolve named pins to pad indices
    let fw = u64::from(desc.fabric.width) as usize;
    let fh = u64::from(desc.fabric.height) as usize;
    let mut all_monitors = args.monitor.clone();
    for pin in &args.monitor_pin {
        let (edge, pos) = pin.split_at(1);
        if let Ok(p) = pos.parse::<usize>() {
            let idx = match edge {
                "n" | "N" => p,               // north: 0..fw
                "e" | "E" => fw + p,          // east: fw..fw+fh
                "s" | "S" => fw + fh + p,     // south: fw+fh..2*fw+fh
                "w" | "W" => 2 * fw + fh + p, // west: 2*fw+fh..2*(fw+fh)
                _ => {
                    eprintln!("Unknown edge '{edge}' in pin '{pin}'");
                    continue;
                }
            };
            eprintln!("Pin {pin} -> pad {idx}");
            all_monitors.push(idx);
        }
    }

    // Set up VCD writer if requested
    let mut vcd = args.vcd.as_ref().map(|_| {
        let mut w = aegis_sim::VcdWriter::new("1ns");
        w.add_signal("clk");
        for &pad in &all_monitors {
            w.add_signal(&format!("io_{pad}"));
        }
        w.finish_header();
        w
    });

    // Signal IDs: '!' = clk, '"' = first monitor, '#' = second, etc.
    let monitor_ids: Vec<char> = all_monitors
        .iter()
        .enumerate()
        .map(|(i, _)| (b'"' + i as u8) as char)
        .collect();

    // Resolve clock pad
    let clock_pad = args.clock_pad.or_else(|| {
        args.clock_pin.as_ref().map(|pin| {
            let (edge, pos) = pin.split_at(1);
            let p: usize = pos.parse().expect("Invalid clock pin position");
            match edge {
                "n" | "N" => p,
                "e" | "E" => fw + p,
                "s" | "S" => fw + fh + p,
                "w" | "W" => 2 * fw + fh + p,
                _ => panic!("Unknown edge '{edge}'"),
            }
        })
    });
    if let Some(cp) = clock_pad {
        eprintln!("Clock pad: {cp}");
    }

    for cycle in 0..args.cycles {
        // Toggle clock pad each cycle
        if let Some(cp) = clock_pad {
            sim.set_io(cp, cycle % 2 == 0);
        }
        sim.step();

        if let Some(ref mut w) = vcd {
            w.timestamp(cycle * 2);
            w.set_value('!', true); // clk high
            for (i, &pad) in all_monitors.iter().enumerate() {
                w.set_value(monitor_ids[i], sim.get_io(pad));
            }
            w.timestamp(cycle * 2 + 1);
            w.set_value('!', false); // clk low
        }
    }

    eprintln!("Simulation complete: {} cycles", sim.cycle());

    // Dump internal state summary
    let total_pads = 2 * fw + 2 * fh;
    let active_pads: Vec<usize> = (0..total_pads).filter(|&i| sim.get_io(i)).collect();
    eprintln!(
        "  Active IO pads: {:?} ({}/{})",
        &active_pads[..active_pads.len().min(20)],
        active_pads.len(),
        total_pads
    );

    if let Some(vcd_path) = &args.vcd {
        if let Some(w) = vcd {
            fs::write(vcd_path, w.finish()).unwrap_or_else(|e| panic!("Failed to write VCD: {e}"));
            eprintln!("VCD written to {}", vcd_path.display());
        }
    }

    // Print monitored IO values
    for &pad in &all_monitors {
        eprintln!("  IO pad {}: {}", pad, sim.get_io(pad) as u8);
    }
}
