// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        srcYUV_dout,
        srcYUV_num_data_valid,
        srcYUV_fifo_cap,
        srcYUV_empty_n,
        srcYUV_read,
        outYUV_din,
        outYUV_num_data_valid,
        outYUV_fifo_cap,
        outYUV_full_n,
        outYUV_write,
        pixbuf_y_val_V_4,
        pixbuf_y_val_V_3,
        pixbuf_y_val_V_2,
        pixbuf_y_val_V,
        loopWidth,
        cmp56,
        conv285_cast_cast_cast_cast,
        not_icmp_ln145,
        coefs_0_2_load,
        coefs_1_2_load,
        coefs_0_0_load,
        coefs_1_0_load,
        coefs_0_1_load,
        coefs_1_1_load,
        coefs_0_3_load,
        coefs_1_3_load,
        icmp_ln145,
        cmp394_not,
        cmp425,
        select_ln156,
        width_cast2_cast,
        pixbuf_y_val_V_9_out,
        pixbuf_y_val_V_9_out_ap_vld,
        pixbuf_y_val_V_8_out,
        pixbuf_y_val_V_8_out_ap_vld,
        pixbuf_y_val_V_7_out,
        pixbuf_y_val_V_7_out_ap_vld,
        pixbuf_y_val_V_6_out_i,
        pixbuf_y_val_V_6_out_o,
        pixbuf_y_val_V_6_out_o_ap_vld,
        pixbuf_y_val_V_5_out,
        pixbuf_y_val_V_5_out_ap_vld,
        p_0_0_0_0_0_2467_out_i,
        p_0_0_0_0_0_2467_out_o,
        p_0_0_0_0_0_2467_out_o_ap_vld,
        p_0_0_0_0_0185_2463_out_i,
        p_0_0_0_0_0185_2463_out_o,
        p_0_0_0_0_0185_2463_out_o_ap_vld,
        p_0_0_0_0_0_1460_out_i,
        p_0_0_0_0_0_1460_out_o,
        p_0_0_0_0_0_1460_out_o_ap_vld,
        p_0_0_0_0_0185_1457_out_i,
        p_0_0_0_0_0185_1457_out_o,
        p_0_0_0_0_0185_1457_out_o_ap_vld,
        p_0_0_0_0_0451453_out_i,
        p_0_0_0_0_0451453_out_o,
        p_0_0_0_0_0451453_out_o_ap_vld,
        p_0_0_0_0_0451_out_i,
        p_0_0_0_0_0451_out_o,
        p_0_0_0_0_0451_out_o_ap_vld,
        p_0_0_0_0_0185445447_out_i,
        p_0_0_0_0_0185445447_out_o,
        p_0_0_0_0_0185445447_out_o_ap_vld,
        p_0_0_0_0_0185445_out_i,
        p_0_0_0_0_0185445_out_o,
        p_0_0_0_0_0185445_out_o_ap_vld,
        p_0_1_0_0_0440_out_i,
        p_0_1_0_0_0440_out_o,
        p_0_1_0_0_0440_out_o_ap_vld,
        p_0_1_0_0_0436_out_i,
        p_0_1_0_0_0436_out_o,
        p_0_1_0_0_0436_out_o_ap_vld,
        p_0_2_0_0_0431_out_i,
        p_0_2_0_0_0431_out_o,
        p_0_2_0_0_0431_out_o_ap_vld,
        p_0_1_0_0_0429_out_i,
        p_0_1_0_0_0429_out_o,
        p_0_1_0_0_0429_out_o_ap_vld,
        p_0_0_0_0_0193427_out_i,
        p_0_0_0_0_0193427_out_o,
        p_0_0_0_0_0193427_out_o_ap_vld,
        filt_res1_1_out_i,
        filt_res1_1_out_o,
        filt_res1_1_out_o_ap_vld,
        filt_res0_1_out_i,
        filt_res0_1_out_o,
        filt_res0_1_out_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] srcYUV_dout;
input  [4:0] srcYUV_num_data_valid;
input  [4:0] srcYUV_fifo_cap;
input   srcYUV_empty_n;
output   srcYUV_read;
output  [23:0] outYUV_din;
input  [4:0] outYUV_num_data_valid;
input  [4:0] outYUV_fifo_cap;
input   outYUV_full_n;
output   outYUV_write;
input  [7:0] pixbuf_y_val_V_4;
input  [7:0] pixbuf_y_val_V_3;
input  [7:0] pixbuf_y_val_V_2;
input  [7:0] pixbuf_y_val_V;
input  [10:0] loopWidth;
input  [0:0] cmp56;
input  [0:0] conv285_cast_cast_cast_cast;
input  [0:0] not_icmp_ln145;
input  [15:0] coefs_0_2_load;
input  [15:0] coefs_1_2_load;
input  [15:0] coefs_0_0_load;
input  [15:0] coefs_1_0_load;
input  [15:0] coefs_0_1_load;
input  [15:0] coefs_1_1_load;
input  [15:0] coefs_0_3_load;
input  [15:0] coefs_1_3_load;
input  [0:0] icmp_ln145;
input  [0:0] cmp394_not;
input  [0:0] cmp425;
input  [2:0] select_ln156;
input  [10:0] width_cast2_cast;
output  [7:0] pixbuf_y_val_V_9_out;
output   pixbuf_y_val_V_9_out_ap_vld;
output  [7:0] pixbuf_y_val_V_8_out;
output   pixbuf_y_val_V_8_out_ap_vld;
output  [7:0] pixbuf_y_val_V_7_out;
output   pixbuf_y_val_V_7_out_ap_vld;
input  [7:0] pixbuf_y_val_V_6_out_i;
output  [7:0] pixbuf_y_val_V_6_out_o;
output   pixbuf_y_val_V_6_out_o_ap_vld;
output  [7:0] pixbuf_y_val_V_5_out;
output   pixbuf_y_val_V_5_out_ap_vld;
input  [7:0] p_0_0_0_0_0_2467_out_i;
output  [7:0] p_0_0_0_0_0_2467_out_o;
output   p_0_0_0_0_0_2467_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0185_2463_out_i;
output  [7:0] p_0_0_0_0_0185_2463_out_o;
output   p_0_0_0_0_0185_2463_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0_1460_out_i;
output  [7:0] p_0_0_0_0_0_1460_out_o;
output   p_0_0_0_0_0_1460_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0185_1457_out_i;
output  [7:0] p_0_0_0_0_0185_1457_out_o;
output   p_0_0_0_0_0185_1457_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0451453_out_i;
output  [7:0] p_0_0_0_0_0451453_out_o;
output   p_0_0_0_0_0451453_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0451_out_i;
output  [7:0] p_0_0_0_0_0451_out_o;
output   p_0_0_0_0_0451_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0185445447_out_i;
output  [7:0] p_0_0_0_0_0185445447_out_o;
output   p_0_0_0_0_0185445447_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0185445_out_i;
output  [7:0] p_0_0_0_0_0185445_out_o;
output   p_0_0_0_0_0185445_out_o_ap_vld;
input  [7:0] p_0_1_0_0_0440_out_i;
output  [7:0] p_0_1_0_0_0440_out_o;
output   p_0_1_0_0_0440_out_o_ap_vld;
input  [7:0] p_0_1_0_0_0436_out_i;
output  [7:0] p_0_1_0_0_0436_out_o;
output   p_0_1_0_0_0436_out_o_ap_vld;
input  [7:0] p_0_2_0_0_0431_out_i;
output  [7:0] p_0_2_0_0_0431_out_o;
output   p_0_2_0_0_0431_out_o_ap_vld;
input  [7:0] p_0_1_0_0_0429_out_i;
output  [7:0] p_0_1_0_0_0429_out_o;
output   p_0_1_0_0_0429_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0193427_out_i;
output  [7:0] p_0_0_0_0_0193427_out_o;
output   p_0_0_0_0_0193427_out_o_ap_vld;
input  [63:0] filt_res1_1_out_i;
output  [63:0] filt_res1_1_out_o;
output   filt_res1_1_out_o_ap_vld;
input  [63:0] filt_res0_1_out_i;
output  [63:0] filt_res0_1_out_o;
output   filt_res0_1_out_o_ap_vld;

reg ap_idle;
reg srcYUV_read;
reg[23:0] outYUV_din;
reg outYUV_write;
reg pixbuf_y_val_V_9_out_ap_vld;
reg pixbuf_y_val_V_8_out_ap_vld;
reg pixbuf_y_val_V_7_out_ap_vld;
reg[7:0] pixbuf_y_val_V_6_out_o;
reg pixbuf_y_val_V_6_out_o_ap_vld;
reg pixbuf_y_val_V_5_out_ap_vld;
reg[7:0] p_0_0_0_0_0_2467_out_o;
reg p_0_0_0_0_0_2467_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0185_2463_out_o;
reg p_0_0_0_0_0185_2463_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0_1460_out_o;
reg p_0_0_0_0_0_1460_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0185_1457_out_o;
reg p_0_0_0_0_0185_1457_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0451453_out_o;
reg p_0_0_0_0_0451453_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0451_out_o;
reg p_0_0_0_0_0451_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0185445447_out_o;
reg p_0_0_0_0_0185445447_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0185445_out_o;
reg p_0_0_0_0_0185445_out_o_ap_vld;
reg[7:0] p_0_1_0_0_0440_out_o;
reg p_0_1_0_0_0440_out_o_ap_vld;
reg[7:0] p_0_1_0_0_0436_out_o;
reg p_0_1_0_0_0436_out_o_ap_vld;
reg[7:0] p_0_2_0_0_0431_out_o;
reg p_0_2_0_0_0431_out_o_ap_vld;
reg[7:0] p_0_1_0_0_0429_out_o;
reg p_0_1_0_0_0429_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0193427_out_o;
reg p_0_0_0_0_0193427_out_o_ap_vld;
reg[63:0] filt_res1_1_out_o;
reg filt_res1_1_out_o_ap_vld;
reg[63:0] filt_res0_1_out_o;
reg filt_res0_1_out_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln159_reg_1289;
reg   [0:0] icmp_ln168_reg_1298;
reg    ap_predicate_op76_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
reg   [0:0] tmp_5_reg_1314;
reg   [0:0] tmp_5_reg_1314_pp0_iter13_reg;
reg    ap_predicate_op239_write_state15;
reg   [0:0] icmp_ln168_reg_1298_pp0_iter13_reg;
reg    ap_predicate_op245_write_state15;
reg    ap_block_state15_pp0_stage0_iter14;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln159_fu_381_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    srcYUV_blk_n;
wire    ap_block_pp0_stage0;
reg    outYUV_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] cmp56_read_read_fu_284_p2;
wire   [0:0] trunc_ln159_fu_377_p1;
reg   [0:0] trunc_ln159_reg_1282;
reg   [0:0] trunc_ln159_reg_1282_pp0_iter1_reg;
reg   [0:0] trunc_ln159_reg_1282_pp0_iter2_reg;
reg   [0:0] icmp_ln159_reg_1289_pp0_iter1_reg;
reg   [0:0] icmp_ln159_reg_1289_pp0_iter2_reg;
reg   [0:0] icmp_ln159_reg_1289_pp0_iter3_reg;
reg   [0:0] icmp_ln159_reg_1289_pp0_iter4_reg;
reg   [0:0] icmp_ln159_reg_1289_pp0_iter5_reg;
reg   [0:0] icmp_ln159_reg_1289_pp0_iter6_reg;
reg   [0:0] icmp_ln159_reg_1289_pp0_iter7_reg;
reg   [0:0] icmp_ln159_reg_1289_pp0_iter8_reg;
reg   [0:0] icmp_ln159_reg_1289_pp0_iter9_reg;
reg   [0:0] icmp_ln159_reg_1289_pp0_iter10_reg;
reg   [0:0] icmp_ln159_reg_1289_pp0_iter11_reg;
reg   [0:0] icmp_ln159_reg_1289_pp0_iter12_reg;
wire   [0:0] odd_col_fu_399_p1;
reg   [0:0] odd_col_reg_1293;
reg   [0:0] odd_col_reg_1293_pp0_iter1_reg;
wire   [0:0] icmp_ln168_fu_403_p2;
reg   [0:0] icmp_ln168_reg_1298_pp0_iter1_reg;
reg   [0:0] icmp_ln168_reg_1298_pp0_iter2_reg;
reg   [0:0] icmp_ln168_reg_1298_pp0_iter3_reg;
reg   [0:0] icmp_ln168_reg_1298_pp0_iter4_reg;
reg   [0:0] icmp_ln168_reg_1298_pp0_iter5_reg;
reg   [0:0] icmp_ln168_reg_1298_pp0_iter6_reg;
reg   [0:0] icmp_ln168_reg_1298_pp0_iter7_reg;
reg   [0:0] icmp_ln168_reg_1298_pp0_iter8_reg;
reg   [0:0] icmp_ln168_reg_1298_pp0_iter9_reg;
reg   [0:0] icmp_ln168_reg_1298_pp0_iter10_reg;
reg   [0:0] icmp_ln168_reg_1298_pp0_iter11_reg;
reg   [0:0] icmp_ln168_reg_1298_pp0_iter12_reg;
wire   [0:0] select_ln220_fu_421_p3;
reg   [0:0] select_ln220_reg_1302;
reg   [0:0] select_ln220_reg_1302_pp0_iter1_reg;
reg   [0:0] select_ln220_reg_1302_pp0_iter2_reg;
reg   [0:0] tmp_5_reg_1314_pp0_iter1_reg;
reg   [0:0] tmp_5_reg_1314_pp0_iter2_reg;
reg   [0:0] tmp_5_reg_1314_pp0_iter3_reg;
reg   [0:0] tmp_5_reg_1314_pp0_iter4_reg;
reg   [0:0] tmp_5_reg_1314_pp0_iter5_reg;
reg   [0:0] tmp_5_reg_1314_pp0_iter6_reg;
reg   [0:0] tmp_5_reg_1314_pp0_iter7_reg;
reg   [0:0] tmp_5_reg_1314_pp0_iter8_reg;
reg   [0:0] tmp_5_reg_1314_pp0_iter9_reg;
reg   [0:0] tmp_5_reg_1314_pp0_iter10_reg;
reg   [0:0] tmp_5_reg_1314_pp0_iter11_reg;
reg   [0:0] tmp_5_reg_1314_pp0_iter12_reg;
wire   [7:0] trunc_ln145_fu_442_p1;
reg   [7:0] trunc_ln145_reg_1318;
reg   [7:0] trunc_ln145_reg_1318_pp0_iter2_reg;
reg   [7:0] trunc_ln145_reg_1318_pp0_iter3_reg;
reg   [7:0] trunc_ln145_reg_1318_pp0_iter4_reg;
reg   [7:0] trunc_ln145_reg_1318_pp0_iter5_reg;
reg   [7:0] trunc_ln145_reg_1318_pp0_iter6_reg;
reg   [7:0] trunc_ln145_reg_1318_pp0_iter7_reg;
reg   [7:0] trunc_ln145_reg_1318_pp0_iter8_reg;
reg   [7:0] trunc_ln145_reg_1318_pp0_iter9_reg;
reg   [7:0] trunc_ln145_reg_1318_pp0_iter10_reg;
reg   [7:0] trunc_ln145_reg_1318_pp0_iter11_reg;
reg   [7:0] trunc_ln145_reg_1318_pp0_iter12_reg;
reg   [7:0] trunc_ln145_1_reg_1324;
reg   [7:0] trunc_ln145_1_reg_1324_pp0_iter2_reg;
reg   [7:0] trunc_ln145_1_reg_1324_pp0_iter3_reg;
reg   [7:0] trunc_ln145_1_reg_1324_pp0_iter4_reg;
reg   [7:0] trunc_ln145_1_reg_1324_pp0_iter5_reg;
reg   [7:0] trunc_ln145_1_reg_1324_pp0_iter6_reg;
reg   [7:0] trunc_ln145_1_reg_1324_pp0_iter7_reg;
reg   [7:0] trunc_ln145_1_reg_1324_pp0_iter8_reg;
reg   [7:0] trunc_ln145_1_reg_1324_pp0_iter9_reg;
reg   [7:0] trunc_ln145_1_reg_1324_pp0_iter10_reg;
reg   [7:0] trunc_ln145_1_reg_1324_pp0_iter11_reg;
reg   [7:0] trunc_ln145_1_reg_1324_pp0_iter12_reg;
reg   [7:0] trunc_ln145_2_reg_1332;
reg   [7:0] trunc_ln145_2_reg_1332_pp0_iter2_reg;
reg   [7:0] trunc_ln145_2_reg_1332_pp0_iter3_reg;
reg   [7:0] trunc_ln145_2_reg_1332_pp0_iter4_reg;
reg   [7:0] trunc_ln145_2_reg_1332_pp0_iter5_reg;
reg   [7:0] trunc_ln145_2_reg_1332_pp0_iter6_reg;
reg   [7:0] trunc_ln145_2_reg_1332_pp0_iter7_reg;
reg   [7:0] trunc_ln145_2_reg_1332_pp0_iter8_reg;
reg   [7:0] trunc_ln145_2_reg_1332_pp0_iter9_reg;
reg   [7:0] trunc_ln145_2_reg_1332_pp0_iter10_reg;
reg   [7:0] trunc_ln145_2_reg_1332_pp0_iter11_reg;
reg   [7:0] trunc_ln145_2_reg_1332_pp0_iter12_reg;
wire   [0:0] cmp335_fu_508_p2;
reg   [0:0] cmp335_reg_1338;
reg   [0:0] cmp335_reg_1338_pp0_iter3_reg;
reg   [0:0] cmp335_reg_1338_pp0_iter4_reg;
reg   [0:0] cmp335_reg_1338_pp0_iter5_reg;
reg   [0:0] cmp335_reg_1338_pp0_iter6_reg;
reg   [0:0] cmp335_reg_1338_pp0_iter7_reg;
reg   [0:0] cmp335_reg_1338_pp0_iter8_reg;
reg   [0:0] cmp335_reg_1338_pp0_iter9_reg;
reg   [0:0] cmp335_reg_1338_pp0_iter10_reg;
reg   [0:0] cmp335_reg_1338_pp0_iter11_reg;
reg   [0:0] cmp335_reg_1338_pp0_iter12_reg;
wire   [0:0] or_ln384_fu_513_p2;
reg   [0:0] or_ln384_reg_1344;
reg   [0:0] or_ln384_reg_1344_pp0_iter3_reg;
reg   [0:0] or_ln384_reg_1344_pp0_iter4_reg;
reg   [0:0] or_ln384_reg_1344_pp0_iter5_reg;
reg   [0:0] or_ln384_reg_1344_pp0_iter6_reg;
reg   [0:0] or_ln384_reg_1344_pp0_iter7_reg;
reg   [0:0] or_ln384_reg_1344_pp0_iter8_reg;
reg   [0:0] or_ln384_reg_1344_pp0_iter9_reg;
reg   [0:0] or_ln384_reg_1344_pp0_iter10_reg;
reg   [0:0] or_ln384_reg_1344_pp0_iter11_reg;
reg   [0:0] or_ln384_reg_1344_pp0_iter12_reg;
wire   [7:0] select_ln250_fu_626_p3;
reg   [7:0] select_ln250_reg_1350;
reg   [7:0] select_ln250_reg_1350_pp0_iter4_reg;
reg   [7:0] select_ln250_reg_1350_pp0_iter5_reg;
reg   [7:0] select_ln250_reg_1350_pp0_iter6_reg;
reg   [7:0] select_ln250_reg_1350_pp0_iter7_reg;
reg   [7:0] select_ln250_reg_1350_pp0_iter8_reg;
wire   [7:0] select_ln250_1_fu_633_p3;
reg   [7:0] select_ln250_1_reg_1355;
reg   [7:0] select_ln250_1_reg_1355_pp0_iter4_reg;
reg   [7:0] select_ln250_1_reg_1355_pp0_iter5_reg;
reg   [7:0] select_ln250_1_reg_1355_pp0_iter6_reg;
reg   [7:0] select_ln250_1_reg_1355_pp0_iter7_reg;
reg   [7:0] select_ln250_1_reg_1355_pp0_iter8_reg;
wire   [7:0] select_ln250_2_fu_640_p3;
reg   [7:0] select_ln250_2_reg_1360;
reg   [7:0] select_ln250_2_reg_1360_pp0_iter4_reg;
reg   [7:0] select_ln250_2_reg_1360_pp0_iter5_reg;
reg   [7:0] select_ln250_2_reg_1360_pp0_iter6_reg;
wire   [7:0] select_ln250_3_fu_647_p3;
reg   [7:0] select_ln250_3_reg_1365;
reg   [7:0] select_ln250_3_reg_1365_pp0_iter4_reg;
reg   [7:0] select_ln250_3_reg_1365_pp0_iter5_reg;
reg   [7:0] select_ln250_3_reg_1365_pp0_iter6_reg;
wire   [7:0] select_ln250_5_fu_661_p3;
reg   [7:0] select_ln250_5_reg_1370;
reg   [7:0] select_ln250_5_reg_1370_pp0_iter4_reg;
wire   [7:0] select_ln250_7_fu_675_p3;
reg   [7:0] select_ln250_7_reg_1375;
reg   [7:0] select_ln250_7_reg_1375_pp0_iter4_reg;
wire   [0:0] or_ln350_fu_682_p2;
reg   [0:0] or_ln350_reg_1380;
reg   [0:0] or_ln350_reg_1380_pp0_iter4_reg;
reg   [0:0] or_ln350_reg_1380_pp0_iter5_reg;
reg   [0:0] or_ln350_reg_1380_pp0_iter6_reg;
reg   [0:0] or_ln350_reg_1380_pp0_iter7_reg;
reg   [0:0] or_ln350_reg_1380_pp0_iter8_reg;
wire  signed [23:0] sext_ln1540_fu_692_p1;
wire  signed [23:0] sext_ln1540_1_fu_757_p1;
wire  signed [23:0] grp_fu_1111_p3;
reg  signed [23:0] filt_res0_5_reg_1419;
wire  signed [23:0] grp_fu_1119_p3;
reg  signed [23:0] filt_res1_5_reg_1424;
wire  signed [23:0] sext_ln1540_2_fu_772_p1;
wire  signed [24:0] grp_fu_1127_p3;
reg  signed [24:0] filt_res0_6_reg_1455;
wire  signed [24:0] grp_fu_1135_p3;
reg  signed [24:0] filt_res1_6_reg_1460;
wire  signed [23:0] sext_ln1540_3_fu_793_p1;
wire  signed [25:0] grp_fu_1143_p3;
reg  signed [25:0] filt_res0_7_reg_1491;
wire  signed [25:0] grp_fu_1151_p3;
reg  signed [25:0] filt_res1_7_reg_1496;
wire  signed [25:0] grp_fu_1159_p3;
reg  signed [25:0] filt_res0_reg_1501;
wire  signed [25:0] grp_fu_1168_p3;
reg  signed [25:0] filt_res1_reg_1506;
reg   [0:0] tmp_reg_1511;
wire   [0:0] icmp_ln403_fu_825_p2;
reg   [0:0] icmp_ln403_reg_1517;
reg   [0:0] tmp_3_reg_1522;
wire   [0:0] icmp_ln404_fu_847_p2;
reg   [0:0] icmp_ln404_reg_1528;
reg   [7:0] pixbuf_y_val_V_9_reg_1533;
reg   [7:0] pixbuf_y_val_V_10_reg_1539;
reg   [7:0] pixbuf_y_val_V_11_reg_1544;
wire   [7:0] select_ln408_fu_994_p3;
reg   [7:0] select_ln408_reg_1549;
wire   [7:0] select_ln262_fu_1002_p3;
reg   [7:0] select_ln262_reg_1554;
reg    ap_condition_exit_pp0_iter13_stage0;
wire   [7:0] select_ln250_4_fu_654_p3;
wire   [7:0] select_ln250_6_fu_668_p3;
wire   [7:0] select_ln182_fu_474_p3;
wire   [7:0] select_ln182_1_fu_480_p3;
wire   [63:0] filt_res1_4_fu_975_p3;
wire   [63:0] filt_res0_4_fu_968_p3;
reg   [10:0] x_fu_174;
wire   [10:0] x_2_fu_387_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_x_1;
reg   [7:0] pixbuf_y_val_V_1_fu_178;
reg   [7:0] pixbuf_y_val_V_5_fu_182;
reg   [7:0] pixbuf_y_val_V_6_fu_186;
reg   [7:0] pixbuf_y_val_V_7_fu_190;
wire   [23:0] p_0_fu_1050_p4;
reg    ap_block_pp0_stage0_01001;
wire   [23:0] p_s_fu_1071_p4;
wire   [11:0] zext_ln159_fu_373_p1;
wire   [11:0] select_ln156_cast_fu_333_p1;
wire   [11:0] out_x_fu_393_p2;
wire   [0:0] cmp153_fu_409_p2;
wire   [0:0] cmp155_fu_415_p2;
wire   [0:0] or_ln228_fu_558_p2;
wire   [7:0] select_ln228_fu_562_p3;
wire   [7:0] select_ln228_1_fu_570_p3;
wire   [7:0] select_ln228_2_fu_578_p3;
wire   [7:0] select_ln228_3_fu_586_p3;
wire   [7:0] select_ln228_4_fu_594_p3;
wire   [7:0] select_ln228_5_fu_602_p3;
wire   [7:0] select_ln228_6_fu_610_p3;
wire   [7:0] select_ln228_7_fu_618_p3;
wire   [15:0] filt_fu_686_p3;
wire   [15:0] select_ln350_fu_752_p3;
wire   [15:0] select_ln350_2_fu_767_p3;
wire   [15:0] select_ln350_1_fu_788_p3;
wire   [5:0] tmp_1_fu_816_p4;
wire   [5:0] tmp_4_fu_838_p4;
wire   [0:0] xor_ln403_fu_910_p2;
wire   [0:0] or_ln403_fu_923_p2;
wire   [7:0] select_ln403_fu_915_p3;
wire   [7:0] trunc_ln3_fu_892_p4;
wire   [7:0] filt_res0_3_fu_927_p3;
wire   [0:0] xor_ln404_fu_939_p2;
wire   [0:0] or_ln404_fu_952_p2;
wire   [7:0] select_ln404_fu_944_p3;
wire   [7:0] trunc_ln133_1_fu_901_p4;
wire   [7:0] filt_res1_3_fu_956_p3;
wire   [63:0] zext_ln133_fu_935_p1;
wire   [63:0] zext_ln133_1_fu_964_p1;
wire   [0:0] or_ln408_fu_982_p2;
wire   [7:0] trunc_ln408_fu_986_p1;
wire   [7:0] trunc_ln408_1_fu_990_p1;
wire   [31:0] tmp_2_fu_1040_p5;
wire   [7:0] tmp_2_fu_1040_p6;
wire   [7:0] grp_fu_1111_p0;
wire  signed [15:0] grp_fu_1111_p1;
wire   [11:0] grp_fu_1111_p2;
wire   [7:0] grp_fu_1119_p0;
wire  signed [15:0] grp_fu_1119_p1;
wire   [11:0] grp_fu_1119_p2;
wire   [7:0] grp_fu_1127_p0;
wire  signed [15:0] grp_fu_1127_p1;
wire   [7:0] grp_fu_1135_p0;
wire  signed [15:0] grp_fu_1135_p1;
wire   [7:0] grp_fu_1143_p0;
wire  signed [15:0] grp_fu_1143_p1;
wire   [7:0] grp_fu_1151_p0;
wire  signed [15:0] grp_fu_1151_p1;
wire   [7:0] grp_fu_1159_p0;
wire  signed [15:0] grp_fu_1159_p1;
wire   [7:0] grp_fu_1168_p0;
wire  signed [15:0] grp_fu_1168_p1;
reg    grp_fu_1111_ce;
reg    grp_fu_1119_ce;
reg    grp_fu_1127_ce;
reg    grp_fu_1135_ce;
reg    grp_fu_1143_ce;
reg    grp_fu_1151_ce;
reg    grp_fu_1159_ce;
reg    grp_fu_1168_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [23:0] grp_fu_1111_p00;
wire   [23:0] grp_fu_1119_p00;
wire   [23:0] grp_fu_1127_p00;
wire   [23:0] grp_fu_1135_p00;
wire   [23:0] grp_fu_1143_p00;
wire   [23:0] grp_fu_1151_p00;
wire   [23:0] grp_fu_1159_p00;
wire   [23:0] grp_fu_1168_p00;
reg    ap_condition_1469;
reg    ap_condition_1473;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_done_reg = 1'b0;
end

bd_3a92_hcr_0_mux_432_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 32 ),
    .dout_WIDTH( 8 ))
mux_432_8_1_1_U52(
    .din0(pixbuf_y_val_V_6_out_i),
    .din1(pixbuf_y_val_V_9_reg_1533),
    .din2(pixbuf_y_val_V_10_reg_1539),
    .din3(pixbuf_y_val_V_11_reg_1544),
    .din4(tmp_2_fu_1040_p5),
    .dout(tmp_2_fu_1040_p6)
);

bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_12ns_24_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1111_p0),
    .din1(grp_fu_1111_p1),
    .din2(grp_fu_1111_p2),
    .ce(grp_fu_1111_ce),
    .dout(grp_fu_1111_p3)
);

bd_3a92_hcr_0_mac_muladd_8ns_16s_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_12ns_24_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1119_p0),
    .din1(grp_fu_1119_p1),
    .din2(grp_fu_1119_p2),
    .ce(grp_fu_1119_ce),
    .dout(grp_fu_1119_p3)
);

bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1127_p0),
    .din1(grp_fu_1127_p1),
    .din2(filt_res0_5_reg_1419),
    .ce(grp_fu_1127_ce),
    .dout(grp_fu_1127_p3)
);

bd_3a92_hcr_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1135_p0),
    .din1(grp_fu_1135_p1),
    .din2(filt_res1_5_reg_1424),
    .ce(grp_fu_1135_ce),
    .dout(grp_fu_1135_p3)
);

bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1143_p0),
    .din1(grp_fu_1143_p1),
    .din2(filt_res0_6_reg_1455),
    .ce(grp_fu_1143_ce),
    .dout(grp_fu_1143_p3)
);

bd_3a92_hcr_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1151_p0),
    .din1(grp_fu_1151_p1),
    .din2(filt_res1_6_reg_1460),
    .ce(grp_fu_1151_ce),
    .dout(grp_fu_1151_p3)
);

bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1159_p0),
    .din1(grp_fu_1159_p1),
    .din2(filt_res0_7_reg_1491),
    .ce(grp_fu_1159_ce),
    .dout(grp_fu_1159_p3)
);

bd_3a92_hcr_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1168_p0),
    .din1(grp_fu_1168_p1),
    .din2(filt_res1_7_reg_1496),
    .ce(grp_fu_1168_ce),
    .dout(grp_fu_1168_p3)
);

bd_3a92_hcr_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter13_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter13_stage0)) begin
            ap_enable_reg_pp0_iter14 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixbuf_y_val_V_1_fu_178 <= pixbuf_y_val_V;
        end else if ((1'b1 == ap_condition_1473)) begin
            pixbuf_y_val_V_1_fu_178 <= trunc_ln145_reg_1318_pp0_iter12_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixbuf_y_val_V_5_fu_182 <= pixbuf_y_val_V_2;
        end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0))) begin
            pixbuf_y_val_V_5_fu_182 <= pixbuf_y_val_V_6_fu_186;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixbuf_y_val_V_6_fu_186 <= pixbuf_y_val_V_3;
        end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0))) begin
            pixbuf_y_val_V_6_fu_186 <= pixbuf_y_val_V_7_fu_190;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixbuf_y_val_V_7_fu_190 <= pixbuf_y_val_V_4;
        end else if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0))) begin
            pixbuf_y_val_V_7_fu_190 <= pixbuf_y_val_V_1_fu_178;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln159_fu_381_p2 == 1'd0))) begin
            x_fu_174 <= x_2_fu_387_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_174 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        cmp335_reg_1338_pp0_iter10_reg <= cmp335_reg_1338_pp0_iter9_reg;
        cmp335_reg_1338_pp0_iter11_reg <= cmp335_reg_1338_pp0_iter10_reg;
        cmp335_reg_1338_pp0_iter12_reg <= cmp335_reg_1338_pp0_iter11_reg;
        cmp335_reg_1338_pp0_iter3_reg <= cmp335_reg_1338;
        cmp335_reg_1338_pp0_iter4_reg <= cmp335_reg_1338_pp0_iter3_reg;
        cmp335_reg_1338_pp0_iter5_reg <= cmp335_reg_1338_pp0_iter4_reg;
        cmp335_reg_1338_pp0_iter6_reg <= cmp335_reg_1338_pp0_iter5_reg;
        cmp335_reg_1338_pp0_iter7_reg <= cmp335_reg_1338_pp0_iter6_reg;
        cmp335_reg_1338_pp0_iter8_reg <= cmp335_reg_1338_pp0_iter7_reg;
        cmp335_reg_1338_pp0_iter9_reg <= cmp335_reg_1338_pp0_iter8_reg;
        icmp_ln159_reg_1289_pp0_iter10_reg <= icmp_ln159_reg_1289_pp0_iter9_reg;
        icmp_ln159_reg_1289_pp0_iter11_reg <= icmp_ln159_reg_1289_pp0_iter10_reg;
        icmp_ln159_reg_1289_pp0_iter12_reg <= icmp_ln159_reg_1289_pp0_iter11_reg;
        icmp_ln159_reg_1289_pp0_iter2_reg <= icmp_ln159_reg_1289_pp0_iter1_reg;
        icmp_ln159_reg_1289_pp0_iter3_reg <= icmp_ln159_reg_1289_pp0_iter2_reg;
        icmp_ln159_reg_1289_pp0_iter4_reg <= icmp_ln159_reg_1289_pp0_iter3_reg;
        icmp_ln159_reg_1289_pp0_iter5_reg <= icmp_ln159_reg_1289_pp0_iter4_reg;
        icmp_ln159_reg_1289_pp0_iter6_reg <= icmp_ln159_reg_1289_pp0_iter5_reg;
        icmp_ln159_reg_1289_pp0_iter7_reg <= icmp_ln159_reg_1289_pp0_iter6_reg;
        icmp_ln159_reg_1289_pp0_iter8_reg <= icmp_ln159_reg_1289_pp0_iter7_reg;
        icmp_ln159_reg_1289_pp0_iter9_reg <= icmp_ln159_reg_1289_pp0_iter8_reg;
        icmp_ln168_reg_1298_pp0_iter10_reg <= icmp_ln168_reg_1298_pp0_iter9_reg;
        icmp_ln168_reg_1298_pp0_iter11_reg <= icmp_ln168_reg_1298_pp0_iter10_reg;
        icmp_ln168_reg_1298_pp0_iter12_reg <= icmp_ln168_reg_1298_pp0_iter11_reg;
        icmp_ln168_reg_1298_pp0_iter13_reg <= icmp_ln168_reg_1298_pp0_iter12_reg;
        icmp_ln168_reg_1298_pp0_iter2_reg <= icmp_ln168_reg_1298_pp0_iter1_reg;
        icmp_ln168_reg_1298_pp0_iter3_reg <= icmp_ln168_reg_1298_pp0_iter2_reg;
        icmp_ln168_reg_1298_pp0_iter4_reg <= icmp_ln168_reg_1298_pp0_iter3_reg;
        icmp_ln168_reg_1298_pp0_iter5_reg <= icmp_ln168_reg_1298_pp0_iter4_reg;
        icmp_ln168_reg_1298_pp0_iter6_reg <= icmp_ln168_reg_1298_pp0_iter5_reg;
        icmp_ln168_reg_1298_pp0_iter7_reg <= icmp_ln168_reg_1298_pp0_iter6_reg;
        icmp_ln168_reg_1298_pp0_iter8_reg <= icmp_ln168_reg_1298_pp0_iter7_reg;
        icmp_ln168_reg_1298_pp0_iter9_reg <= icmp_ln168_reg_1298_pp0_iter8_reg;
        or_ln350_reg_1380_pp0_iter4_reg <= or_ln350_reg_1380;
        or_ln350_reg_1380_pp0_iter5_reg <= or_ln350_reg_1380_pp0_iter4_reg;
        or_ln350_reg_1380_pp0_iter6_reg <= or_ln350_reg_1380_pp0_iter5_reg;
        or_ln350_reg_1380_pp0_iter7_reg <= or_ln350_reg_1380_pp0_iter6_reg;
        or_ln350_reg_1380_pp0_iter8_reg <= or_ln350_reg_1380_pp0_iter7_reg;
        or_ln384_reg_1344_pp0_iter10_reg <= or_ln384_reg_1344_pp0_iter9_reg;
        or_ln384_reg_1344_pp0_iter11_reg <= or_ln384_reg_1344_pp0_iter10_reg;
        or_ln384_reg_1344_pp0_iter12_reg <= or_ln384_reg_1344_pp0_iter11_reg;
        or_ln384_reg_1344_pp0_iter3_reg <= or_ln384_reg_1344;
        or_ln384_reg_1344_pp0_iter4_reg <= or_ln384_reg_1344_pp0_iter3_reg;
        or_ln384_reg_1344_pp0_iter5_reg <= or_ln384_reg_1344_pp0_iter4_reg;
        or_ln384_reg_1344_pp0_iter6_reg <= or_ln384_reg_1344_pp0_iter5_reg;
        or_ln384_reg_1344_pp0_iter7_reg <= or_ln384_reg_1344_pp0_iter6_reg;
        or_ln384_reg_1344_pp0_iter8_reg <= or_ln384_reg_1344_pp0_iter7_reg;
        or_ln384_reg_1344_pp0_iter9_reg <= or_ln384_reg_1344_pp0_iter8_reg;
        select_ln220_reg_1302_pp0_iter2_reg <= select_ln220_reg_1302_pp0_iter1_reg;
        select_ln250_1_reg_1355_pp0_iter4_reg <= select_ln250_1_reg_1355;
        select_ln250_1_reg_1355_pp0_iter5_reg <= select_ln250_1_reg_1355_pp0_iter4_reg;
        select_ln250_1_reg_1355_pp0_iter6_reg <= select_ln250_1_reg_1355_pp0_iter5_reg;
        select_ln250_1_reg_1355_pp0_iter7_reg <= select_ln250_1_reg_1355_pp0_iter6_reg;
        select_ln250_1_reg_1355_pp0_iter8_reg <= select_ln250_1_reg_1355_pp0_iter7_reg;
        select_ln250_2_reg_1360_pp0_iter4_reg <= select_ln250_2_reg_1360;
        select_ln250_2_reg_1360_pp0_iter5_reg <= select_ln250_2_reg_1360_pp0_iter4_reg;
        select_ln250_2_reg_1360_pp0_iter6_reg <= select_ln250_2_reg_1360_pp0_iter5_reg;
        select_ln250_3_reg_1365_pp0_iter4_reg <= select_ln250_3_reg_1365;
        select_ln250_3_reg_1365_pp0_iter5_reg <= select_ln250_3_reg_1365_pp0_iter4_reg;
        select_ln250_3_reg_1365_pp0_iter6_reg <= select_ln250_3_reg_1365_pp0_iter5_reg;
        select_ln250_5_reg_1370_pp0_iter4_reg <= select_ln250_5_reg_1370;
        select_ln250_7_reg_1375_pp0_iter4_reg <= select_ln250_7_reg_1375;
        select_ln250_reg_1350_pp0_iter4_reg <= select_ln250_reg_1350;
        select_ln250_reg_1350_pp0_iter5_reg <= select_ln250_reg_1350_pp0_iter4_reg;
        select_ln250_reg_1350_pp0_iter6_reg <= select_ln250_reg_1350_pp0_iter5_reg;
        select_ln250_reg_1350_pp0_iter7_reg <= select_ln250_reg_1350_pp0_iter6_reg;
        select_ln250_reg_1350_pp0_iter8_reg <= select_ln250_reg_1350_pp0_iter7_reg;
        tmp_5_reg_1314_pp0_iter10_reg <= tmp_5_reg_1314_pp0_iter9_reg;
        tmp_5_reg_1314_pp0_iter11_reg <= tmp_5_reg_1314_pp0_iter10_reg;
        tmp_5_reg_1314_pp0_iter12_reg <= tmp_5_reg_1314_pp0_iter11_reg;
        tmp_5_reg_1314_pp0_iter13_reg <= tmp_5_reg_1314_pp0_iter12_reg;
        tmp_5_reg_1314_pp0_iter2_reg <= tmp_5_reg_1314_pp0_iter1_reg;
        tmp_5_reg_1314_pp0_iter3_reg <= tmp_5_reg_1314_pp0_iter2_reg;
        tmp_5_reg_1314_pp0_iter4_reg <= tmp_5_reg_1314_pp0_iter3_reg;
        tmp_5_reg_1314_pp0_iter5_reg <= tmp_5_reg_1314_pp0_iter4_reg;
        tmp_5_reg_1314_pp0_iter6_reg <= tmp_5_reg_1314_pp0_iter5_reg;
        tmp_5_reg_1314_pp0_iter7_reg <= tmp_5_reg_1314_pp0_iter6_reg;
        tmp_5_reg_1314_pp0_iter8_reg <= tmp_5_reg_1314_pp0_iter7_reg;
        tmp_5_reg_1314_pp0_iter9_reg <= tmp_5_reg_1314_pp0_iter8_reg;
        trunc_ln145_1_reg_1324_pp0_iter10_reg <= trunc_ln145_1_reg_1324_pp0_iter9_reg;
        trunc_ln145_1_reg_1324_pp0_iter11_reg <= trunc_ln145_1_reg_1324_pp0_iter10_reg;
        trunc_ln145_1_reg_1324_pp0_iter12_reg <= trunc_ln145_1_reg_1324_pp0_iter11_reg;
        trunc_ln145_1_reg_1324_pp0_iter2_reg <= trunc_ln145_1_reg_1324;
        trunc_ln145_1_reg_1324_pp0_iter3_reg <= trunc_ln145_1_reg_1324_pp0_iter2_reg;
        trunc_ln145_1_reg_1324_pp0_iter4_reg <= trunc_ln145_1_reg_1324_pp0_iter3_reg;
        trunc_ln145_1_reg_1324_pp0_iter5_reg <= trunc_ln145_1_reg_1324_pp0_iter4_reg;
        trunc_ln145_1_reg_1324_pp0_iter6_reg <= trunc_ln145_1_reg_1324_pp0_iter5_reg;
        trunc_ln145_1_reg_1324_pp0_iter7_reg <= trunc_ln145_1_reg_1324_pp0_iter6_reg;
        trunc_ln145_1_reg_1324_pp0_iter8_reg <= trunc_ln145_1_reg_1324_pp0_iter7_reg;
        trunc_ln145_1_reg_1324_pp0_iter9_reg <= trunc_ln145_1_reg_1324_pp0_iter8_reg;
        trunc_ln145_2_reg_1332_pp0_iter10_reg <= trunc_ln145_2_reg_1332_pp0_iter9_reg;
        trunc_ln145_2_reg_1332_pp0_iter11_reg <= trunc_ln145_2_reg_1332_pp0_iter10_reg;
        trunc_ln145_2_reg_1332_pp0_iter12_reg <= trunc_ln145_2_reg_1332_pp0_iter11_reg;
        trunc_ln145_2_reg_1332_pp0_iter2_reg <= trunc_ln145_2_reg_1332;
        trunc_ln145_2_reg_1332_pp0_iter3_reg <= trunc_ln145_2_reg_1332_pp0_iter2_reg;
        trunc_ln145_2_reg_1332_pp0_iter4_reg <= trunc_ln145_2_reg_1332_pp0_iter3_reg;
        trunc_ln145_2_reg_1332_pp0_iter5_reg <= trunc_ln145_2_reg_1332_pp0_iter4_reg;
        trunc_ln145_2_reg_1332_pp0_iter6_reg <= trunc_ln145_2_reg_1332_pp0_iter5_reg;
        trunc_ln145_2_reg_1332_pp0_iter7_reg <= trunc_ln145_2_reg_1332_pp0_iter6_reg;
        trunc_ln145_2_reg_1332_pp0_iter8_reg <= trunc_ln145_2_reg_1332_pp0_iter7_reg;
        trunc_ln145_2_reg_1332_pp0_iter9_reg <= trunc_ln145_2_reg_1332_pp0_iter8_reg;
        trunc_ln145_reg_1318_pp0_iter10_reg <= trunc_ln145_reg_1318_pp0_iter9_reg;
        trunc_ln145_reg_1318_pp0_iter11_reg <= trunc_ln145_reg_1318_pp0_iter10_reg;
        trunc_ln145_reg_1318_pp0_iter12_reg <= trunc_ln145_reg_1318_pp0_iter11_reg;
        trunc_ln145_reg_1318_pp0_iter2_reg <= trunc_ln145_reg_1318;
        trunc_ln145_reg_1318_pp0_iter3_reg <= trunc_ln145_reg_1318_pp0_iter2_reg;
        trunc_ln145_reg_1318_pp0_iter4_reg <= trunc_ln145_reg_1318_pp0_iter3_reg;
        trunc_ln145_reg_1318_pp0_iter5_reg <= trunc_ln145_reg_1318_pp0_iter4_reg;
        trunc_ln145_reg_1318_pp0_iter6_reg <= trunc_ln145_reg_1318_pp0_iter5_reg;
        trunc_ln145_reg_1318_pp0_iter7_reg <= trunc_ln145_reg_1318_pp0_iter6_reg;
        trunc_ln145_reg_1318_pp0_iter8_reg <= trunc_ln145_reg_1318_pp0_iter7_reg;
        trunc_ln145_reg_1318_pp0_iter9_reg <= trunc_ln145_reg_1318_pp0_iter8_reg;
        trunc_ln159_reg_1282_pp0_iter2_reg <= trunc_ln159_reg_1282_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln159_reg_1289 <= icmp_ln159_fu_381_p2;
        icmp_ln159_reg_1289_pp0_iter1_reg <= icmp_ln159_reg_1289;
        icmp_ln168_reg_1298_pp0_iter1_reg <= icmp_ln168_reg_1298;
        odd_col_reg_1293_pp0_iter1_reg <= odd_col_reg_1293;
        select_ln220_reg_1302_pp0_iter1_reg <= select_ln220_reg_1302;
        tmp_5_reg_1314_pp0_iter1_reg <= tmp_5_reg_1314;
        trunc_ln159_reg_1282 <= trunc_ln159_fu_377_p1;
        trunc_ln159_reg_1282_pp0_iter1_reg <= trunc_ln159_reg_1282;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln159_reg_1289_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cmp335_reg_1338 <= cmp335_fu_508_p2;
        or_ln384_reg_1344 <= or_ln384_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln384_reg_1344_pp0_iter5_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        filt_res0_5_reg_1419 <= grp_fu_1111_p3;
        filt_res1_5_reg_1424 <= grp_fu_1119_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln384_reg_1344_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln159_reg_1289_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        filt_res0_6_reg_1455 <= grp_fu_1127_p3;
        filt_res1_6_reg_1460 <= grp_fu_1135_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln384_reg_1344_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln159_reg_1289_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        filt_res0_7_reg_1491 <= grp_fu_1143_p3;
        filt_res1_7_reg_1496 <= grp_fu_1151_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (or_ln384_reg_1344_pp0_iter11_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        filt_res0_reg_1501 <= grp_fu_1159_p3;
        filt_res1_reg_1506 <= grp_fu_1168_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln159_fu_381_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln168_reg_1298 <= icmp_ln168_fu_403_p2;
        odd_col_reg_1293 <= odd_col_fu_399_p1;
        select_ln220_reg_1302 <= select_ln220_fu_421_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln384_reg_1344_pp0_iter11_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln403_reg_1517 <= icmp_ln403_fu_825_p2;
        icmp_ln404_reg_1528 <= icmp_ln404_fu_847_p2;
        tmp_3_reg_1522 <= grp_fu_1168_p3[32'd25];
        tmp_reg_1511 <= grp_fu_1159_p3[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln350_reg_1380 <= or_ln350_fu_682_p2;
        select_ln250_1_reg_1355 <= select_ln250_1_fu_633_p3;
        select_ln250_2_reg_1360 <= select_ln250_2_fu_640_p3;
        select_ln250_3_reg_1365 <= select_ln250_3_fu_647_p3;
        select_ln250_5_reg_1370 <= select_ln250_5_fu_661_p3;
        select_ln250_7_reg_1375 <= select_ln250_7_fu_675_p3;
        select_ln250_reg_1350 <= select_ln250_fu_626_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixbuf_y_val_V_10_reg_1539 <= pixbuf_y_val_V_6_fu_186;
        pixbuf_y_val_V_11_reg_1544 <= pixbuf_y_val_V_7_fu_190;
        pixbuf_y_val_V_9_reg_1533 <= pixbuf_y_val_V_5_fu_182;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln262_reg_1554 <= select_ln262_fu_1002_p3;
        select_ln408_reg_1549 <= select_ln408_fu_994_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln159_fu_381_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp425 == 1'd0))) begin
        tmp_5_reg_1314 <= out_x_fu_393_p2[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln168_reg_1298 == 1'd1) & (icmp_ln159_reg_1289 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln145_1_reg_1324 <= {{srcYUV_dout[15:8]}};
        trunc_ln145_2_reg_1332 <= {{srcYUV_dout[23:16]}};
        trunc_ln145_reg_1318 <= trunc_ln145_fu_442_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln159_fu_381_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter13_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter13_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter13_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_x_1 = x_fu_174;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        filt_res0_1_out_o = filt_res0_4_fu_968_p3;
    end else begin
        filt_res0_1_out_o = filt_res0_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        filt_res0_1_out_o_ap_vld = 1'b1;
    end else begin
        filt_res0_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        filt_res1_1_out_o = filt_res1_4_fu_975_p3;
    end else begin
        filt_res1_1_out_o = filt_res1_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        filt_res1_1_out_o_ap_vld = 1'b1;
    end else begin
        filt_res1_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1111_ce = 1'b1;
    end else begin
        grp_fu_1111_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1119_ce = 1'b1;
    end else begin
        grp_fu_1119_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1127_ce = 1'b1;
    end else begin
        grp_fu_1127_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1135_ce = 1'b1;
    end else begin
        grp_fu_1135_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1143_ce = 1'b1;
    end else begin
        grp_fu_1143_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1151_ce = 1'b1;
    end else begin
        grp_fu_1151_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1159_ce = 1'b1;
    end else begin
        grp_fu_1159_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1168_ce = 1'b1;
    end else begin
        grp_fu_1168_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op245_write_state15 == 1'b1)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op239_write_state15 == 1'b1)))) begin
        outYUV_blk_n = outYUV_full_n;
    end else begin
        outYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op245_write_state15 == 1'b1)) begin
            outYUV_din = p_s_fu_1071_p4;
        end else if ((ap_predicate_op239_write_state15 == 1'b1)) begin
            outYUV_din = p_0_fu_1050_p4;
        end else begin
            outYUV_din = 'bx;
        end
    end else begin
        outYUV_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op245_write_state15 == 1'b1)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op239_write_state15 == 1'b1)))) begin
        outYUV_write = 1'b1;
    end else begin
        outYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0185445447_out_o = select_ln250_6_fu_668_p3;
    end else begin
        p_0_0_0_0_0185445447_out_o = p_0_0_0_0_0185445447_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_0_0185445447_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0185445447_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0185445_out_o = select_ln250_7_fu_675_p3;
    end else begin
        p_0_0_0_0_0185445_out_o = p_0_0_0_0_0185445_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_0_0185445_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0185445_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0185_1457_out_o = select_ln250_3_fu_647_p3;
    end else begin
        p_0_0_0_0_0185_1457_out_o = p_0_0_0_0_0185_1457_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_0_0185_1457_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0185_1457_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0185_2463_out_o = select_ln250_1_fu_633_p3;
    end else begin
        p_0_0_0_0_0185_2463_out_o = p_0_0_0_0_0185_2463_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_0_0185_2463_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0185_2463_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln168_reg_1298_pp0_iter12_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0193427_out_o = trunc_ln145_reg_1318_pp0_iter12_reg;
    end else begin
        p_0_0_0_0_0193427_out_o = p_0_0_0_0_0193427_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln168_reg_1298_pp0_iter12_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_0_0193427_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0193427_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0451453_out_o = select_ln250_4_fu_654_p3;
    end else begin
        p_0_0_0_0_0451453_out_o = p_0_0_0_0_0451453_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_0_0451453_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0451453_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0451_out_o = select_ln250_5_fu_661_p3;
    end else begin
        p_0_0_0_0_0451_out_o = p_0_0_0_0_0451_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_0_0451_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0451_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0_1460_out_o = select_ln250_2_fu_640_p3;
    end else begin
        p_0_0_0_0_0_1460_out_o = p_0_0_0_0_0_1460_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_0_0_1460_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0_1460_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0_2467_out_o = select_ln250_fu_626_p3;
    end else begin
        p_0_0_0_0_0_2467_out_o = p_0_0_0_0_0_2467_out_i;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_0_0_2467_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0_2467_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln168_reg_1298_pp0_iter12_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0429_out_o = trunc_ln145_1_reg_1324_pp0_iter12_reg;
    end else begin
        p_0_1_0_0_0429_out_o = p_0_1_0_0_0429_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln168_reg_1298_pp0_iter12_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_1_0_0_0429_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0429_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1469)) begin
        if ((cmp56_read_read_fu_284_p2 == 1'd1)) begin
            p_0_1_0_0_0436_out_o = trunc_ln145_1_reg_1324;
        end else if ((cmp56_read_read_fu_284_p2 == 1'd0)) begin
            p_0_1_0_0_0436_out_o = select_ln182_1_fu_480_p3;
        end else begin
            p_0_1_0_0_0436_out_o = p_0_1_0_0_0436_out_i;
        end
    end else begin
        p_0_1_0_0_0436_out_o = p_0_1_0_0_0436_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln168_reg_1298_pp0_iter1_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter1_reg == 1'd0) & (cmp56_read_read_fu_284_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln168_reg_1298_pp0_iter1_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter1_reg == 1'd0) & (cmp56_read_read_fu_284_p2 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_1_0_0_0436_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0436_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1469)) begin
        if ((cmp56_read_read_fu_284_p2 == 1'd1)) begin
            p_0_1_0_0_0440_out_o = trunc_ln145_2_reg_1332;
        end else if ((cmp56_read_read_fu_284_p2 == 1'd0)) begin
            p_0_1_0_0_0440_out_o = select_ln182_fu_474_p3;
        end else begin
            p_0_1_0_0_0440_out_o = p_0_1_0_0_0440_out_i;
        end
    end else begin
        p_0_1_0_0_0440_out_o = p_0_1_0_0_0440_out_i;
    end
end

always @ (*) begin
    if ((((icmp_ln168_reg_1298_pp0_iter1_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter1_reg == 1'd0) & (cmp56_read_read_fu_284_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln168_reg_1298_pp0_iter1_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter1_reg == 1'd0) & (cmp56_read_read_fu_284_p2 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_1_0_0_0440_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0440_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln168_reg_1298_pp0_iter12_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0431_out_o = trunc_ln145_2_reg_1332_pp0_iter12_reg;
    end else begin
        p_0_2_0_0_0431_out_o = p_0_2_0_0_0431_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln168_reg_1298_pp0_iter12_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_2_0_0_0431_out_o_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0431_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixbuf_y_val_V_5_out_ap_vld = 1'b1;
    end else begin
        pixbuf_y_val_V_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        pixbuf_y_val_V_6_out_o = pixbuf_y_val_V_9_reg_1533;
    end else begin
        pixbuf_y_val_V_6_out_o = pixbuf_y_val_V_6_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixbuf_y_val_V_6_out_o_ap_vld = 1'b1;
    end else begin
        pixbuf_y_val_V_6_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixbuf_y_val_V_7_out_ap_vld = 1'b1;
    end else begin
        pixbuf_y_val_V_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixbuf_y_val_V_8_out_ap_vld = 1'b1;
    end else begin
        pixbuf_y_val_V_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_1289_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pixbuf_y_val_V_9_out_ap_vld = 1'b1;
    end else begin
        pixbuf_y_val_V_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op76_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        srcYUV_blk_n = srcYUV_empty_n;
    end else begin
        srcYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op76_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        srcYUV_read = 1'b1;
    end else begin
        srcYUV_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_predicate_op76_read_state2 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (((ap_predicate_op245_write_state15 == 1'b1) & (outYUV_full_n == 1'b0)) | ((ap_predicate_op239_write_state15 == 1'b1) & (outYUV_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op76_read_state2 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (((ap_predicate_op245_write_state15 == 1'b1) & (outYUV_full_n == 1'b0)) | ((ap_predicate_op239_write_state15 == 1'b1) & (outYUV_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op76_read_state2 == 1'b1) & (srcYUV_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (((ap_predicate_op245_write_state15 == 1'b1) & (outYUV_full_n == 1'b0)) | ((ap_predicate_op239_write_state15 == 1'b1) & (outYUV_full_n == 1'b0)))));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage0_iter14 = (((ap_predicate_op245_write_state15 == 1'b1) & (outYUV_full_n == 1'b0)) | ((ap_predicate_op239_write_state15 == 1'b1) & (outYUV_full_n == 1'b0)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op76_read_state2 == 1'b1) & (srcYUV_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1469 = ((icmp_ln168_reg_1298_pp0_iter1_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1473 = ((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln168_reg_1298_pp0_iter12_reg == 1'd1) & (icmp_ln159_reg_1289_pp0_iter12_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op239_write_state15 = ((tmp_5_reg_1314_pp0_iter13_reg == 1'd0) & (cmp425 == 1'd0));
end

always @ (*) begin
    ap_predicate_op245_write_state15 = ((icmp_ln168_reg_1298_pp0_iter13_reg == 1'd1) & (cmp425 == 1'd1));
end

always @ (*) begin
    ap_predicate_op76_read_state2 = ((icmp_ln168_reg_1298 == 1'd1) & (icmp_ln159_reg_1289 == 1'd0));
end

assign cmp153_fu_409_p2 = ((ap_sig_allocacmp_x_1 == 11'd0) ? 1'b1 : 1'b0);

assign cmp155_fu_415_p2 = ((ap_sig_allocacmp_x_1 == 11'd1) ? 1'b1 : 1'b0);

assign cmp335_fu_508_p2 = (odd_col_reg_1293_pp0_iter1_reg ^ 1'd1);

assign cmp56_read_read_fu_284_p2 = cmp56;

assign filt_fu_686_p3 = ((or_ln350_fu_682_p2[0:0] == 1'b1) ? coefs_0_3_load : coefs_1_3_load);

assign filt_res0_3_fu_927_p3 = ((or_ln403_fu_923_p2[0:0] == 1'b1) ? select_ln403_fu_915_p3 : trunc_ln3_fu_892_p4);

assign filt_res0_4_fu_968_p3 = ((or_ln384_reg_1344_pp0_iter12_reg[0:0] == 1'b1) ? zext_ln133_fu_935_p1 : filt_res0_1_out_i);

assign filt_res1_3_fu_956_p3 = ((or_ln404_fu_952_p2[0:0] == 1'b1) ? select_ln404_fu_944_p3 : trunc_ln133_1_fu_901_p4);

assign filt_res1_4_fu_975_p3 = ((or_ln384_reg_1344_pp0_iter12_reg[0:0] == 1'b1) ? zext_ln133_1_fu_964_p1 : filt_res1_1_out_i);

assign grp_fu_1111_p0 = grp_fu_1111_p00;

assign grp_fu_1111_p00 = select_ln250_6_fu_668_p3;

assign grp_fu_1111_p1 = sext_ln1540_fu_692_p1;

assign grp_fu_1111_p2 = 24'd2048;

assign grp_fu_1119_p0 = grp_fu_1119_p00;

assign grp_fu_1119_p00 = select_ln250_4_fu_654_p3;

assign grp_fu_1119_p1 = sext_ln1540_fu_692_p1;

assign grp_fu_1119_p2 = 24'd2048;

assign grp_fu_1127_p0 = grp_fu_1127_p00;

assign grp_fu_1127_p00 = select_ln250_7_reg_1375_pp0_iter4_reg;

assign grp_fu_1127_p1 = sext_ln1540_1_fu_757_p1;

assign grp_fu_1135_p0 = grp_fu_1135_p00;

assign grp_fu_1135_p00 = select_ln250_5_reg_1370_pp0_iter4_reg;

assign grp_fu_1135_p1 = sext_ln1540_1_fu_757_p1;

assign grp_fu_1143_p0 = grp_fu_1143_p00;

assign grp_fu_1143_p00 = select_ln250_3_reg_1365_pp0_iter6_reg;

assign grp_fu_1143_p1 = sext_ln1540_2_fu_772_p1;

assign grp_fu_1151_p0 = grp_fu_1151_p00;

assign grp_fu_1151_p00 = select_ln250_2_reg_1360_pp0_iter6_reg;

assign grp_fu_1151_p1 = sext_ln1540_2_fu_772_p1;

assign grp_fu_1159_p0 = grp_fu_1159_p00;

assign grp_fu_1159_p00 = select_ln250_1_reg_1355_pp0_iter8_reg;

assign grp_fu_1159_p1 = sext_ln1540_3_fu_793_p1;

assign grp_fu_1168_p0 = grp_fu_1168_p00;

assign grp_fu_1168_p00 = select_ln250_reg_1350_pp0_iter8_reg;

assign grp_fu_1168_p1 = sext_ln1540_3_fu_793_p1;

assign icmp_ln159_fu_381_p2 = ((ap_sig_allocacmp_x_1 == loopWidth) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_403_p2 = ((ap_sig_allocacmp_x_1 < width_cast2_cast) ? 1'b1 : 1'b0);

assign icmp_ln403_fu_825_p2 = (($signed(tmp_1_fu_816_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign icmp_ln404_fu_847_p2 = (($signed(tmp_4_fu_838_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign odd_col_fu_399_p1 = out_x_fu_393_p2[0:0];

assign or_ln228_fu_558_p2 = (trunc_ln159_reg_1282_pp0_iter2_reg | cmp56);

assign or_ln350_fu_682_p2 = (not_icmp_ln145 | cmp335_reg_1338);

assign or_ln384_fu_513_p2 = (icmp_ln145 | cmp335_fu_508_p2);

assign or_ln403_fu_923_p2 = (tmp_reg_1511 | icmp_ln403_reg_1517);

assign or_ln404_fu_952_p2 = (tmp_3_reg_1522 | icmp_ln404_reg_1528);

assign or_ln408_fu_982_p2 = (cmp394_not | cmp335_reg_1338_pp0_iter12_reg);

assign out_x_fu_393_p2 = (zext_ln159_fu_373_p1 - select_ln156_cast_fu_333_p1);

assign p_0_fu_1050_p4 = {{{select_ln262_reg_1554}, {select_ln408_reg_1549}}, {tmp_2_fu_1040_p6}};

assign p_s_fu_1071_p4 = {{{p_0_2_0_0_0431_out_i}, {p_0_1_0_0_0429_out_i}}, {p_0_0_0_0_0193427_out_i}};

assign pixbuf_y_val_V_5_out = pixbuf_y_val_V_1_fu_178;

assign pixbuf_y_val_V_7_out = pixbuf_y_val_V_5_fu_182;

assign pixbuf_y_val_V_8_out = pixbuf_y_val_V_6_fu_186;

assign pixbuf_y_val_V_9_out = pixbuf_y_val_V_7_fu_190;

assign select_ln156_cast_fu_333_p1 = select_ln156;

assign select_ln182_1_fu_480_p3 = ((trunc_ln159_reg_1282_pp0_iter1_reg[0:0] == 1'b1) ? p_0_1_0_0_0436_out_i : trunc_ln145_1_reg_1324);

assign select_ln182_fu_474_p3 = ((trunc_ln159_reg_1282_pp0_iter1_reg[0:0] == 1'b1) ? trunc_ln145_1_reg_1324 : p_0_1_0_0_0440_out_i);

assign select_ln220_fu_421_p3 = ((cmp56[0:0] == 1'b1) ? cmp153_fu_409_p2 : cmp155_fu_415_p2);

assign select_ln228_1_fu_570_p3 = ((or_ln228_fu_558_p2[0:0] == 1'b1) ? p_0_1_0_0_0436_out_i : p_0_0_0_0_0185_2463_out_i);

assign select_ln228_2_fu_578_p3 = ((or_ln228_fu_558_p2[0:0] == 1'b1) ? p_0_0_0_0_0_2467_out_i : p_0_0_0_0_0_1460_out_i);

assign select_ln228_3_fu_586_p3 = ((or_ln228_fu_558_p2[0:0] == 1'b1) ? p_0_0_0_0_0185_2463_out_i : p_0_0_0_0_0185_1457_out_i);

assign select_ln228_4_fu_594_p3 = ((or_ln228_fu_558_p2[0:0] == 1'b1) ? p_0_0_0_0_0451_out_i : p_0_0_0_0_0451453_out_i);

assign select_ln228_5_fu_602_p3 = ((or_ln228_fu_558_p2[0:0] == 1'b1) ? p_0_0_0_0_0_1460_out_i : p_0_0_0_0_0451_out_i);

assign select_ln228_6_fu_610_p3 = ((or_ln228_fu_558_p2[0:0] == 1'b1) ? p_0_0_0_0_0185445_out_i : p_0_0_0_0_0185445447_out_i);

assign select_ln228_7_fu_618_p3 = ((or_ln228_fu_558_p2[0:0] == 1'b1) ? p_0_0_0_0_0185_1457_out_i : p_0_0_0_0_0185445_out_i);

assign select_ln228_fu_562_p3 = ((or_ln228_fu_558_p2[0:0] == 1'b1) ? p_0_1_0_0_0440_out_i : p_0_0_0_0_0_2467_out_i);

assign select_ln250_1_fu_633_p3 = ((select_ln220_reg_1302_pp0_iter2_reg[0:0] == 1'b1) ? p_0_1_0_0_0436_out_i : select_ln228_1_fu_570_p3);

assign select_ln250_2_fu_640_p3 = ((select_ln220_reg_1302_pp0_iter2_reg[0:0] == 1'b1) ? p_0_1_0_0_0440_out_i : select_ln228_2_fu_578_p3);

assign select_ln250_3_fu_647_p3 = ((select_ln220_reg_1302_pp0_iter2_reg[0:0] == 1'b1) ? p_0_1_0_0_0436_out_i : select_ln228_3_fu_586_p3);

assign select_ln250_4_fu_654_p3 = ((select_ln220_reg_1302_pp0_iter2_reg[0:0] == 1'b1) ? p_0_1_0_0_0440_out_i : select_ln228_4_fu_594_p3);

assign select_ln250_5_fu_661_p3 = ((select_ln220_reg_1302_pp0_iter2_reg[0:0] == 1'b1) ? p_0_1_0_0_0440_out_i : select_ln228_5_fu_602_p3);

assign select_ln250_6_fu_668_p3 = ((select_ln220_reg_1302_pp0_iter2_reg[0:0] == 1'b1) ? p_0_1_0_0_0436_out_i : select_ln228_6_fu_610_p3);

assign select_ln250_7_fu_675_p3 = ((select_ln220_reg_1302_pp0_iter2_reg[0:0] == 1'b1) ? p_0_1_0_0_0436_out_i : select_ln228_7_fu_618_p3);

assign select_ln250_fu_626_p3 = ((select_ln220_reg_1302_pp0_iter2_reg[0:0] == 1'b1) ? p_0_1_0_0_0440_out_i : select_ln228_fu_562_p3);

assign select_ln262_fu_1002_p3 = ((cmp56[0:0] == 1'b1) ? 8'd0 : trunc_ln408_1_fu_990_p1);

assign select_ln350_1_fu_788_p3 = ((or_ln350_reg_1380_pp0_iter8_reg[0:0] == 1'b1) ? coefs_0_0_load : coefs_1_0_load);

assign select_ln350_2_fu_767_p3 = ((or_ln350_reg_1380_pp0_iter6_reg[0:0] == 1'b1) ? coefs_0_1_load : coefs_1_1_load);

assign select_ln350_fu_752_p3 = ((or_ln350_reg_1380_pp0_iter4_reg[0:0] == 1'b1) ? coefs_0_2_load : coefs_1_2_load);

assign select_ln403_fu_915_p3 = ((xor_ln403_fu_910_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln404_fu_944_p3 = ((xor_ln404_fu_939_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln408_fu_994_p3 = ((or_ln408_fu_982_p2[0:0] == 1'b1) ? trunc_ln408_fu_986_p1 : trunc_ln408_1_fu_990_p1);

assign sext_ln1540_1_fu_757_p1 = $signed(select_ln350_fu_752_p3);

assign sext_ln1540_2_fu_772_p1 = $signed(select_ln350_2_fu_767_p3);

assign sext_ln1540_3_fu_793_p1 = $signed(select_ln350_1_fu_788_p3);

assign sext_ln1540_fu_692_p1 = $signed(filt_fu_686_p3);

assign tmp_1_fu_816_p4 = {{grp_fu_1159_p3[25:20]}};

assign tmp_2_fu_1040_p5 = ((conv285_cast_cast_cast_cast[0:0] == 1'b1) ? 32'd3 : 32'd0);

assign tmp_4_fu_838_p4 = {{grp_fu_1168_p3[25:20]}};

assign trunc_ln133_1_fu_901_p4 = {{filt_res1_reg_1506[19:12]}};

assign trunc_ln145_fu_442_p1 = srcYUV_dout[7:0];

assign trunc_ln159_fu_377_p1 = ap_sig_allocacmp_x_1[0:0];

assign trunc_ln3_fu_892_p4 = {{filt_res0_reg_1501[19:12]}};

assign trunc_ln408_1_fu_990_p1 = filt_res1_4_fu_975_p3[7:0];

assign trunc_ln408_fu_986_p1 = filt_res0_4_fu_968_p3[7:0];

assign x_2_fu_387_p2 = (ap_sig_allocacmp_x_1 + 11'd1);

assign xor_ln403_fu_910_p2 = (tmp_reg_1511 ^ 1'd1);

assign xor_ln404_fu_939_p2 = (tmp_3_reg_1522 ^ 1'd1);

assign zext_ln133_1_fu_964_p1 = filt_res1_3_fu_956_p3;

assign zext_ln133_fu_935_p1 = filt_res0_3_fu_927_p3;

assign zext_ln159_fu_373_p1 = ap_sig_allocacmp_x_1;

endmodule //bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2
