WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500380 heartbeat IPC: 3.9994 cumulative IPC: 3.9994 (Simulation time: 0 hr 1 min 54 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2500381 cumulative IPC: 3.9994 (Simulation time: 0 hr 1 min 54 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2500381 (Simulation time: 0 hr 1 min 54 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9421315 heartbeat IPC: 1.4449 cumulative IPC: 1.4449 (Simulation time: 0 hr 6 min 38 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 15000696 heartbeat IPC: 1.79232 cumulative IPC: 1.59996 (Simulation time: 0 hr 10 min 45 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 22053617 heartbeat IPC: 1.41786 cumulative IPC: 1.53428 (Simulation time: 0 hr 15 min 7 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 27489327 heartbeat IPC: 1.83969 cumulative IPC: 1.60071 (Simulation time: 0 hr 17 min 50 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 34544339 heartbeat IPC: 1.41744 cumulative IPC: 1.56036 (Simulation time: 0 hr 20 min 2 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 32043959 cumulative IPC: 1.56036 (Simulation time: 0 hr 20 min 2 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 32043959 (Simulation time: 0 hr 20 min 2 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/654.roms_s-293B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.56036 instructions: 50000000 cycles: 32043959
CPU 0 Branch Prediction Accuracy: 99.7996% MPKI: 0.0260001 Average ROB Occupancy at Mispredict: 343.743
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0260001
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     764947  HIT:     423071  MISS:     341876
LLC LOAD         ACCESS:     261454  HIT:     120572  MISS:     140882
LLC RFO          ACCESS:     249771  HIT:      56072  MISS:     193699
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     246176  HIT:     246169  MISS:          7
LLC TRANSLATION  ACCESS:       7546  HIT:        258  MISS:       7288
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 413.542 cycles
cpu0_DTLB TOTAL       ACCESS:   14824911  HIT:   14508821  MISS:     316090
cpu0_DTLB LOAD         ACCESS:   14824911  HIT:   14508821  MISS:     316090
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 21.9606 cycles
cpu0_ITLB TOTAL       ACCESS:        632  HIT:        632  MISS:          0
cpu0_ITLB LOAD         ACCESS:        632  HIT:        632  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   17764131  HIT:   13421501  MISS:    4342630
cpu0_L1D LOAD         ACCESS:   11635542  HIT:    9889301  MISS:    1746241
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6094512  HIT:    3532102  MISS:    2562410
cpu0_L1D TRANSLATION  ACCESS:      34077  HIT:         98  MISS:      33979
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 36.5804 cycles
cpu0_L1I TOTAL       ACCESS:        856  HIT:        856  MISS:          0
cpu0_L1I LOAD         ACCESS:        856  HIT:        856  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     865942  HIT:     346929  MISS:     519013
cpu0_L2C LOAD         ACCESS:     357833  HIT:      96379  MISS:     261454
cpu0_L2C RFO          ACCESS:     250799  HIT:       1025  MISS:     249774
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     249708  HIT:     249469  MISS:        239
cpu0_L2C TRANSLATION  ACCESS:       7602  HIT:         56  MISS:       7546
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 293.065 cycles
cpu0_STLB TOTAL       ACCESS:      12876  HIT:       7836  MISS:       5040
cpu0_STLB LOAD         ACCESS:      12876  HIT:       7836  MISS:       5040
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1355.71 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      74851
  ROW_BUFFER_MISS:     266701
 AVG DBUS CONGESTED CYCLE:     3.9669
 WQ ROW_BUFFER_HIT:       7265
  ROW_BUFFER_MISS:     180237  FULL:          0

