INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fpga/DSED_G1/P4/lab4_1_1/lab4_1_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fpga/DSED_G1/P4/lab4_1_1/lab4_1_1.srcs/sources_1/new/lab4_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab4_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fpga/DSED_G1/P4/lab4_1_1/lab4_1_1.srcs/sim_1/imports/new/lab3_2_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3_2_1_tb
