# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 4.18.0-553.30.1.el8_10.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2024-12-16 14:53:51 EST
# hostname  : micro06.(none)
# pid       : 325418
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:45009' '-style' 'windows' '-data' 'AAAAfnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZqRNYkxlDDkMxQwxDMUM5QxJDLoAfnJDDlgeQDxagtE' '-proj' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/sessionLogs/session_0' '-init' '-hidden' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/.tmp/.initCmds.tcl' 'top_sva.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/user/stud/fall23/ym3000/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1130)] top_sva.sv(166): 'read_h' is not valid in an expression
[ERROR (VERI-1419)] top_sva.sv(166): illegal operand for operator &&
[ERROR (VERI-1130)] top_sva.sv(183): 'write_h' is not valid in an expression
[ERROR (VERI-1130)] top_sva.sv(188): 'write_h' is not valid in an expression
[ERROR (VERI-1130)] top_sva.sv(188): 'write_h' is not valid in an expression
[ERROR (VERI-1072)] top_sva.sv(204): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1130)] top_sva.sv(166): 'read_h' is not valid in an expression
	[ERROR (VERI-1419)] top_sva.sv(166): illegal operand for operator &&
	[ERROR (VERI-1130)] top_sva.sv(183): 'write_h' is not valid in an expression
	[ERROR (VERI-1130)] top_sva.sv(188): 'write_h' is not valid in an expression
	[ERROR (VERI-1130)] top_sva.sv(188): 'write_h' is not valid in an expression
	[ERROR (VERI-1072)] top_sva.sv(204): module 'top_sva' is ignored due to previous errors
ERROR (ENL034): 6 errors detected in the design file(s).

ERROR: problem encountered at line 3 in file top_sva.tcl

% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1130)] top_sva.sv(183): 'write_h' is not valid in an expression
[ERROR (VERI-1130)] top_sva.sv(188): 'write_h' is not valid in an expression
[ERROR (VERI-1130)] top_sva.sv(188): 'write_h' is not valid in an expression
[ERROR (VERI-1072)] top_sva.sv(204): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1130)] top_sva.sv(183): 'write_h' is not valid in an expression
	[ERROR (VERI-1130)] top_sva.sv(188): 'write_h' is not valid in an expression
	[ERROR (VERI-1130)] top_sva.sv(188): 'write_h' is not valid in an expression
	[ERROR (VERI-1072)] top_sva.sv(204): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 32 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 276 of 309 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.022s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 325835@micro06(local) jg_325418_micro06_1
0.0.N: Proofgrid shell started at 325834@micro06(local) jg_325418_micro06_1
0.0.Ht: Proofgrid shell started at 325868@micro06(local) jg_325418_micro06_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.02 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.02 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.02 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.02 s.
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 3 cycles in 0.20 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.20 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.20 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.20 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.20 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.20 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.20 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.22 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.22 s].
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Write_Penable1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_4:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Write_Penable1:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.Bm: Proofgrid shell started at 325884@micro06(local) jg_325418_micro06_1
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "Bridge_Top.chk_top.Write_Penable3:precondition1" was covered in 3 cycles in 0.30 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.01 s]
0.0.Bm: Trace Attempt  2	[0.02 s]
0.0.Bm: Trace Attempt  3	[0.02 s]
0.0.Bm: Trace Attempt  4	[0.02 s]
0.0.Bm: A trace with 4 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Read_Penable" in 0.00 s.
INFO (IPF047): 0.0.Bm: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Bm: Trace Attempt  5	[0.02 s]
0.0.Bm: Trace Attempt  6	[0.02 s]
0.0.Bm: A trace with 6 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 6 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.02 s.
0.0.Bm: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Bm: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.05 s.
INFO (IPF047): 0.0.Bm: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.05 s.
0.0.Bm: Trace Attempt  7	[0.02 s]
0.0.Bm: A trace with 7 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_Penable1" in 0.07 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: Trace Attempt  9	[0.03 s]
0.0.Bm: A trace with 9 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 9 cycles was found for the property "Bridge_Top.chk_top.Write_Penable3" in 0.10 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: Trace Attempt 10	[0.03 s]
0.0.Mpcustom4: Proofgrid shell started at 325885@micro06(local) jg_325418_micro06_1
0.0.Oh: Proofgrid shell started at 325886@micro06(local) jg_325418_micro06_1
0.0.L: Proofgrid shell started at 325887@micro06(local) jg_325418_micro06_1
0.0.B: Proofgrid shell started at 325899@micro06(local) jg_325418_micro06_1
0.0.AM: Proofgrid shell started at 325908@micro06(local) jg_325418_micro06_1
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  8	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.16 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.16 s].
0.0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.46 s.
0.0.Hp: Trace Attempt  1	[0.09 s]
0.0.Hp: Trace Attempt  2	[0.09 s]
0.0.Hp: Trace Attempt  3	[0.09 s]
0.0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.46 s.
0.0.Hp: Trace Attempt  4	[0.10 s]
0.0.Hp: Trace Attempt  5	[0.12 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.54 s]
0.0.Hp: Trace Attempt  6	[0.13 s]
0.0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.46 s.
0.0.Hp: Trace Attempt  7	[0.14 s]
0.0.Hp: Trace Attempt  9	[0.16 s]
0.0.Hp: All properties determined. [0.16 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.54 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 141	[0.45 s]
0.0.Ht: All properties determined. [0.45 s]
0.0.Mpcustom4: All properties determined. [0.00 s]
0.0.AM: All properties determined. [0.00 s]
0.0.L: All properties determined. [0.00 s]
0.0.B: All properties determined. [0.00 s]
0.0.N: All properties determined. [0.41 s]
0.0.Oh: All properties determined. [0.00 s]
0.0.Oh: Exited with Success (@ 0.54 s)
0.0.AM: Exited with Success (@ 0.54 s)
0.0.Mpcustom4: Exited with Success (@ 0.54 s)
0.0.L: Exited with Success (@ 0.54 s)
0.0.B: Exited with Success (@ 0.54 s)
0.0.N: Exited with Success (@ 0.54 s)
0.0.Ht: Exited with Success (@ 0.55 s)
0.0.Bm: Trace Attempt 156	[0.41 s]
0.0.Bm: All properties determined. [0.45 s]
0.0.Bm: Exited with Success (@ 0.58 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 35.51 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.40        0.48        0.00       54.39 %
     Hp        0.39        0.48        0.00       55.12 %
     Ht        0.08        0.45        0.00       84.45 %
     Bm        0.07        0.41        0.00       84.55 %
    Mpcustom4        0.49        0.00        0.00        0.00 %
     Oh        0.48        0.00        0.00        0.00 %
      L        0.48        0.00        0.00        0.00 %
      B        0.46        0.00        0.00        0.00 %
     AM        0.45        0.00        0.00        0.00 %
    all        0.37        0.20        0.00       35.51 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.31        1.82        0.00

    Data read    : 98.69 kiB
    Data written : 10.71 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.406 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 32
                 assertions                   : 11
                  - proven                    : 7 (63.6364%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 4 (36.3636%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 21
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 21 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_Penable -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_Penable".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Penable1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Penable1".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 32 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 276 of 309 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 326162@micro06(local) jg_325418_micro06_2
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.14 s.
0: ProofGrid usable level: 22
0.0.N: Proofgrid shell started at 326161@micro06(local) jg_325418_micro06_2
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 2 cycles in 0.17 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.19 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.21 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 2 cycles in 0.25 s.
0.0.Ht: Proofgrid shell started at 326194@micro06(local) jg_325418_micro06_2
0.0.Bm: Proofgrid shell started at 326195@micro06(local) jg_325418_micro06_2
0.0.Mpcustom4: Proofgrid shell started at 326196@micro06(local) jg_325418_micro06_2
0.0.Oh: Proofgrid shell started at 326197@micro06(local) jg_325418_micro06_2
0.0.L: Proofgrid shell started at 326198@micro06(local) jg_325418_micro06_2
0.0.B: Proofgrid shell started at 326199@micro06(local) jg_325418_micro06_2
0.0.AM: Proofgrid shell started at 326200@micro06(local) jg_325418_micro06_2
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.28 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.28 s.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 3 cycles in 0.30 s.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable3:precondition1" was covered in 3 cycles in 0.32 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.34 s.
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: Trace Attempt  5	[0.06 s]
0.0.Hp: Trace Attempt  6	[0.07 s]
0.0.Hp: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.34 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 6 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 6 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.37 s.
0.0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.40 s.
0.0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.40 s.
0.0.Hp: Trace Attempt  7	[0.09 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 7 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_Penable1" in 0.40 s.
0.0.Hp: Trace Attempt  8	[0.09 s]
0.0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.42 s.
0.0.Hp: Trace Attempt  9	[0.10 s]
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.38 s]
0.0.Hp: A trace with 9 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 9 cycles was found for the property "Bridge_Top.chk_top.Write_Penable3" in 0.42 s.
0.0.Hp: All properties determined. [0.10 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.38 s)
0: ProofGrid usable level: 0
0.0.Ht: All properties determined. [0.20 s]
0.0.Bm: All properties determined. [0.20 s]
0.0.Mpcustom4: All properties determined. [0.20 s]
0.0.N: All properties determined. [0.20 s]
0.0.Ht: Exited with Success (@ 0.38 s)
0.0.AM: All properties determined. [0.20 s]
0.0.Oh: All properties determined. [0.20 s]
0.0.L: All properties determined. [0.20 s]
0.0.B: All properties determined. [0.20 s]
0.0.Bm: Exited with Success (@ 0.38 s)
0.0.AM: Exited with Success (@ 0.38 s)
0.0.N: Exited with Success (@ 0.38 s)
0.0.Mpcustom4: Exited with Success (@ 0.38 s)
0.0.Oh: Exited with Success (@ 0.38 s)
0.0.B: Exited with Success (@ 0.38 s)
0.0.L: Exited with Success (@ 0.38 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.83 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.08        0.00        0.00        0.00 %
     Hp        0.06        0.37        0.00       86.40 %
     Ht        0.18        0.00        0.00        0.00 %
     Bm        0.17        0.00        0.00        0.00 %
    Mpcustom4        0.17        0.00        0.00        0.00 %
     Oh        0.17        0.00        0.00        0.00 %
      L        0.17        0.00        0.00        0.00 %
      B        0.17        0.00        0.00        0.00 %
     AM        0.17        0.00        0.00        0.00 %
    all        0.15        0.04        0.00       21.83 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.34        0.37        0.00

    Data read    : 40.92 kiB
    Data written : 3.75 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.363 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 32
                 assertions                   : 11
                  - proven                    : 8 (72.7273%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (27.2727%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 21
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 21 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 32 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 277 of 310 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 5 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 24
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 326418@micro06(local) jg_325418_micro06_3
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 326417@micro06(local) jg_325418_micro06_3
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.20 s.
0: ProofGrid usable level: 23
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.24 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.28 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 2 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 2 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.33 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.36 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 2 cycles in 0.39 s.
0.0.Ht: Proofgrid shell started at 326449@micro06(local) jg_325418_micro06_3
0.0.Bm: Proofgrid shell started at 326450@micro06(local) jg_325418_micro06_3
0.0.Mpcustom4: Proofgrid shell started at 326451@micro06(local) jg_325418_micro06_3
0.0.Oh: Proofgrid shell started at 326452@micro06(local) jg_325418_micro06_3
0.0.L: Proofgrid shell started at 326453@micro06(local) jg_325418_micro06_3
0.0.B: Proofgrid shell started at 326454@micro06(local) jg_325418_micro06_3
0.0.AM: Proofgrid shell started at 326455@micro06(local) jg_325418_micro06_3
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.04 s].
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.47 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 3 cycles in 0.47 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.47 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 3 cycles in 0.47 s.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.50 s.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable3:precondition1" was covered in 3 cycles in 0.54 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.58 s.
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: Trace Attempt  5	[0.06 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.07 s]
0.0.Hp: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.58 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 6 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 6 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.62 s.
0.0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.65 s.
0.0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.65 s.
0.0.Hp: Trace Attempt  7	[0.09 s]
0.0.Hp: A trace with 7 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_Penable1" in 0.65 s.
0.0.Hp: Trace Attempt  8	[0.10 s]
0.0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.68 s.
0.0.Hp: Trace Attempt  9	[0.10 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.59 s]
0.0.Hp: A trace with 9 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 9 cycles was found for the property "Bridge_Top.chk_top.Write_Penable3" in 0.68 s.
0.0.Hp: All properties determined. [0.10 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  8	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.59 s)
0: ProofGrid usable level: 0
0.0.Mpcustom4: All properties determined. [0.34 s]
0.0.B: All properties determined. [0.34 s]
0.0.Bm: All properties determined. [0.34 s]
0.0.Ht: All properties determined. [0.34 s]
0.0.AM: All properties determined. [0.34 s]
0.0.N: All properties determined. [0.18 s]
0.0.Oh: All properties determined. [0.34 s]
0.0.L: All properties determined. [0.34 s]
0.0.AM: Exited with Success (@ 0.59 s)
0.0.Ht: Exited with Success (@ 0.59 s)
0.0.Mpcustom4: Exited with Success (@ 0.59 s)
0.0.B: Exited with Success (@ 0.59 s)
0.0.N: Exited with Success (@ 0.59 s)
0.0.Bm: Exited with Success (@ 0.59 s)
0.0.L: Exited with Success (@ 0.59 s)
0.0.Oh: Exited with Success (@ 0.59 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 38.05 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.57        0.00       83.17 %
     Hp        0.10        0.59        0.00       85.78 %
     Ht        0.25        0.00        0.00        0.00 %
     Bm        0.24        0.00        0.00        0.00 %
    Mpcustom4        0.24        0.00        0.00        0.00 %
     Oh        0.24        0.00        0.00        0.00 %
      L        0.24        0.00        0.00        0.00 %
      B        0.23        0.00        0.00        0.00 %
     AM        0.23        0.00        0.00        0.00 %
    all        0.21        0.13        0.00       38.05 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.88        1.16        0.00

    Data read    : 51.69 kiB
    Data written : 4.16 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.564 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 32
                 assertions                   : 11
                  - proven                    : 8 (72.7273%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (27.2727%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 21
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 21 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Penable1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Penable1".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 32 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 277 of 310 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 5 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 24
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 326800@micro06(local) jg_325418_micro06_4
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 3 cycles in 0.13 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.13 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.13 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.13 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.13 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.13 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.13 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.15 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.15 s].
0.0.Hp: Proofgrid shell started at 326801@micro06(local) jg_325418_micro06_4
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_4:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.02 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  8	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.05 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Proofgrid shell started at 326832@micro06(local) jg_325418_micro06_4
0.0.Bm: Proofgrid shell started at 326833@micro06(local) jg_325418_micro06_4
0.0.Mpcustom4: Proofgrid shell started at 326834@micro06(local) jg_325418_micro06_4
0.0.Oh: Proofgrid shell started at 326835@micro06(local) jg_325418_micro06_4
0.0.L: Proofgrid shell started at 326836@micro06(local) jg_325418_micro06_4
0.0.B: Proofgrid shell started at 326837@micro06(local) jg_325418_micro06_4
0.0.AM: Proofgrid shell started at 326838@micro06(local) jg_325418_micro06_4
0.0.N: Trace Attempt 16	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable3:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.02 s].
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable3:precondition1" was covered in 3 cycles in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.12 s.
0.0.Hp: Trace Attempt  4	[0.03 s]
0.0.Hp: Trace Attempt  5	[0.04 s]
0.0.Hp: Trace Attempt  6	[0.06 s]
0.0.Hp: A trace with 6 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 6 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.15 s.
0.0.Hp: Trace Attempt  7	[0.07 s]
0.0.Hp: A trace with 7 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_Penable1" in 0.15 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.25 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  9	[0.07 s]
0.0.Hp: A trace with 9 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 9 cycles was found for the property "Bridge_Top.chk_top.Write_Penable3" in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: All properties determined. [0.07 s]
0.0.Ht: Requesting engine job to terminate
0.0.Ht: All properties determined. [0.00 s]
0.0.Bm: Requesting engine job to terminate
0.0.Bm: All properties determined. [0.00 s]
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: All properties determined. [0.00 s]
0.0.Oh: Requesting engine job to terminate
0.0.Oh: All properties determined. [0.00 s]
0.0.L: Requesting engine job to terminate
0.0.L: All properties determined. [0.00 s]
0.0.B: Requesting engine job to terminate
0.0.B: All properties determined. [0.00 s]
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.00 s]
0.0.N: All properties determined. [0.22 s]
0.0.Hp: Exited with Success (@ 0.37 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.37 s)
0.0.Bm: Exited with Success (@ 0.37 s)
0.0.Mpcustom4: Exited with Success (@ 0.37 s)
0.0.Oh: Exited with Success (@ 0.37 s)
0.0.L: Exited with Success (@ 0.37 s)
0.0.B: Exited with Success (@ 0.37 s)
0.0.AM: Exited with Success (@ 0.37 s)
0.0.N: Exited with Success (@ 0.37 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 20.83 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.06        0.25        0.00       80.14 %
     Hp        0.07        0.24        0.00       78.25 %
     Ht        0.25        0.00        0.00        0.00 %
     Bm        0.25        0.00        0.00        0.00 %
    Mpcustom4        0.25        0.00        0.00        0.00 %
     Oh        0.25        0.00        0.00        0.00 %
      L        0.24        0.00        0.00        0.00 %
      B        0.24        0.00        0.00        0.00 %
     AM        0.24        0.00        0.00        0.00 %
    all        0.20        0.05        0.00       20.83 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.84        0.49        0.00

    Data read    : 45.67 kiB
    Data written : 7.22 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.337 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 32
                 assertions                   : 11
                  - proven                    : 8 (72.7273%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (27.2727%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 21
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 21 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Penable1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Penable1".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 32 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 277 of 310 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 5 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 24
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 327057@micro06(local) jg_325418_micro06_5
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 3 cycles in 0.12 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.12 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.12 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.12 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.12 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.12 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.12 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.14 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.14 s].
0.0.Hp: Proofgrid shell started at 327058@micro06(local) jg_325418_micro06_5
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_4:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.03 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  8	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.04 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.04 s.
0.0.Ht: Proofgrid shell started at 327089@micro06(local) jg_325418_micro06_5
0.0.Bm: Proofgrid shell started at 327090@micro06(local) jg_325418_micro06_5
0.0.Mpcustom4: Proofgrid shell started at 327091@micro06(local) jg_325418_micro06_5
0.0.Oh: Proofgrid shell started at 327092@micro06(local) jg_325418_micro06_5
0.0.L: Proofgrid shell started at 327093@micro06(local) jg_325418_micro06_5
0.0.B: Proofgrid shell started at 327094@micro06(local) jg_325418_micro06_5
0.0.AM: Proofgrid shell started at 327095@micro06(local) jg_325418_micro06_5
0.0.N: Trace Attempt  8	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Penable3:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1"	[0.03 s].
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable3:precondition1" was covered in 3 cycles in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.11 s.
0.0.Hp: Trace Attempt  4	[0.03 s]
0.0.Hp: Trace Attempt  5	[0.04 s]
0.0.Hp: Trace Attempt  6	[0.06 s]
0.0.Hp: A trace with 6 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 6 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.13 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.13 s.
0.0.Hp: Trace Attempt  7	[0.07 s]
0.0.Hp: A trace with 7 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_Penable1" in 0.13 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.25 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  9	[0.07 s]
0.0.Hp: A trace with 9 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 9 cycles was found for the property "Bridge_Top.chk_top.Write_Penable3" in 0.15 s.
0.0.Hp: All properties determined. [0.07 s]
0.0.Ht: Requesting engine job to terminate
0.0.Ht: All properties determined. [0.10 s]
0.0.Bm: Requesting engine job to terminate
0.0.Bm: All properties determined. [0.10 s]
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: All properties determined. [0.10 s]
0.0.Oh: Requesting engine job to terminate
0.0.Oh: All properties determined. [0.10 s]
0.0.L: Requesting engine job to terminate
0.0.L: All properties determined. [0.10 s]
0.0.B: Requesting engine job to terminate
0.0.B: All properties determined. [0.10 s]
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.10 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: All properties determined. [0.10 s]
0.0.Hp: Exited with Success (@ 0.27 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.27 s)
0.0.Bm: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.L: Exited with Success (@ 0.27 s)
0.0.B: Exited with Success (@ 0.27 s)
0.0.AM: Exited with Success (@ 0.27 s)
0.0.N: Exited with Success (@ 0.27 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 29.93 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.06        0.25        0.00       80.06 %
     Hp        0.06        0.24        0.00       78.82 %
     Ht        0.15        0.00        0.00        0.00 %
     Bm        0.15        0.00        0.00        0.00 %
    Mpcustom4        0.14        0.00        0.00        0.00 %
     Oh        0.14        0.00        0.00        0.00 %
      L        0.14        0.00        0.00        0.00 %
      B        0.14        0.00        0.00        0.00 %
     AM        0.14        0.00        0.00        0.00 %
    all        0.13        0.05        0.00       29.93 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.13        0.48        0.00

    Data read    : 47.18 kiB
    Data written : 7.22 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 3 times for a total of 0.238 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 32
                 assertions                   : 11
                  - proven                    : 8 (72.7273%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (27.2727%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 21
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 21 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Penable1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Penable1".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Penable1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Penable1".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(185): syntax error near 'property'
[ERROR (VERI-2344)] top_sva.sv(185): SystemVerilog 2009 keyword 'property' used in incorrect context
[ERROR (VERI-1137)] top_sva.sv(186): syntax error near 'disable'
[ERROR (VERI-2344)] top_sva.sv(186): SystemVerilog 2009 keyword 'disable' used in incorrect context
[ERROR (VERI-1137)] top_sva.sv(187): syntax error near 'write_h'
[ERROR (VERI-1137)] top_sva.sv(188): syntax error near 'endproperty'
[ERROR (VERI-2344)] top_sva.sv(188): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
[ERROR (VERI-1137)] top_sva.sv(191): syntax error near 'disable'
[ERROR (VERI-2344)] top_sva.sv(191): SystemVerilog 2009 keyword 'disable' used in incorrect context
[ERROR (VERI-1137)] top_sva.sv(192): syntax error near 'Hwrite'
[ERROR (VERI-1137)] top_sva.sv(193): syntax error near 'endproperty'
[ERROR (VERI-2344)] top_sva.sv(193): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
[ERROR (VERI-1137)] top_sva.sv(196): syntax error near 'disable'
[ERROR (VERI-2344)] top_sva.sv(196): SystemVerilog 2009 keyword 'disable' used in incorrect context
[ERROR (VERI-1137)] top_sva.sv(197): syntax error near 'Hwrite'
[ERROR (VERI-1137)] top_sva.sv(198): syntax error near 'endproperty'
[ERROR (VERI-2344)] top_sva.sv(198): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
[ERROR (VERI-1137)] top_sva.sv(202): syntax error near 'Reset_check_Penable'
[ERROR (VERI-1137)] top_sva.sv(203): syntax error near 'Back_to_back_Penable'
[-- (SYS-1004)] Too many errors. Further error messages will be suppressed.
[INFO (VMSG-1000)] Too many errors. Further error messages will be suppressed.
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(185): syntax error near 'property'
	[ERROR (VERI-2344)] top_sva.sv(185): SystemVerilog 2009 keyword 'property' used in incorrect context
	[ERROR (VERI-1137)] top_sva.sv(186): syntax error near 'disable'
	[ERROR (VERI-2344)] top_sva.sv(186): SystemVerilog 2009 keyword 'disable' used in incorrect context
	[ERROR (VERI-1137)] top_sva.sv(187): syntax error near 'write_h'
	[ERROR (VERI-1137)] top_sva.sv(188): syntax error near 'endproperty'
	[ERROR (VERI-2344)] top_sva.sv(188): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
	[ERROR (VERI-1137)] top_sva.sv(191): syntax error near 'disable'
	[ERROR (VERI-2344)] top_sva.sv(191): SystemVerilog 2009 keyword 'disable' used in incorrect context
	[ERROR (VERI-1137)] top_sva.sv(192): syntax error near 'Hwrite'
	[ERROR (VERI-1137)] top_sva.sv(193): syntax error near 'endproperty'
	[ERROR (VERI-2344)] top_sva.sv(193): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
	[ERROR (VERI-1137)] top_sva.sv(196): syntax error near 'disable'
	[ERROR (VERI-2344)] top_sva.sv(196): SystemVerilog 2009 keyword 'disable' used in incorrect context
	[ERROR (VERI-1137)] top_sva.sv(197): syntax error near 'Hwrite'
	[ERROR (VERI-1137)] top_sva.sv(198): syntax error near 'endproperty'
	[ERROR (VERI-2344)] top_sva.sv(198): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
	[ERROR (VERI-1137)] top_sva.sv(202): syntax error near 'Reset_check_Penable'
	[ERROR (VERI-1137)] top_sva.sv(203): syntax error near 'Back_to_back_Penable'
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 19 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 33 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 284 of 326 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 24
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 328420@micro06(local) jg_325418_micro06_6
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.16 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.16 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.16 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.16 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.16 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.19 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.19 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.19 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.02 s].
0.0.Hp: Proofgrid shell started at 328421@micro06(local) jg_325418_micro06_6
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.02 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_13:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.02 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 3 cycles in 0.02 s.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.04 s.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable3:precondition1" was covered in 3 cycles in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.09 s.
0.0.Hp: Trace Attempt  4	[0.03 s]
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.09 s.
0.0.Hp: Trace Attempt  6	[0.06 s]
0.0.Hp: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.09 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 6 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 6 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.11 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.13 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.13 s.
0.0.Hp: Trace Attempt  7	[0.07 s]
0.0.Hp: Trace Attempt  8	[0.08 s]
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.13 s.
0.0.Hp: Trace Attempt  9	[0.08 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.39 s]
0.0.Hp: A trace with 9 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 9 cycles was found for the property "Bridge_Top.chk_top.Write_Penable3" in 0.13 s.
0.0.Hp: All properties determined. [0.08 s]
0.0.Ht: Proofgrid shell started at 328452@micro06(local) jg_325418_micro06_6
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 328453@micro06(local) jg_325418_micro06_6
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 328454@micro06(local) jg_325418_micro06_6
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 328455@micro06(local) jg_325418_micro06_6
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 328456@micro06(local) jg_325418_micro06_6
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 328457@micro06(local) jg_325418_micro06_6
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 328458@micro06(local) jg_325418_micro06_6
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.16 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.16 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.39 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: All properties determined. [0.11 s]
0.0.Ht: Exited with Success (@ 0.39 s)
0.0.Bm: Exited with Success (@ 0.39 s)
0.0.Mpcustom4: Exited with Success (@ 0.39 s)
0.0.Oh: Exited with Success (@ 0.39 s)
0.0.B: Exited with Success (@ 0.39 s)
0.0.AM: Exited with Success (@ 0.39 s)
0.0.N: Exited with Success (@ 0.39 s)
0.0.L: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.32 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.39        0.00       87.67 %
     Hp        0.06        0.38        0.00       86.11 %
     Ht        0.39        0.00        0.00        0.00 %
     Bm        0.39        0.00        0.00        0.00 %
    Mpcustom4        0.39        0.00        0.00        0.00 %
     Oh        0.39        0.00        0.00        0.00 %
      L        0.39        0.00        0.00        0.00 %
      B        0.39        0.00        0.00        0.00 %
     AM        0.39        0.00        0.00        0.00 %
    all        0.32        0.09        0.00       21.32 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.84        0.77        0.00

    Data read    : 45.95 kiB
    Data written : 3.00 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.376 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 33
                 assertions                   : 11
                  - proven                    : 9 (81.8182%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (18.1818%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Penable2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Penable2".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1128)] top_sva.sv(206): 'write_Penable2' is not declared
[WARN (VERI-1763)] top_sva.sv(206): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(209): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] top_sva.sv(206): 'write_Penable2' is not declared
	[ERROR (VERI-1072)] top_sva.sv(209): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 31 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 274 of 316 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 22
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 328750@micro06(local) jg_325418_micro06_7
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.14 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.14 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0: ProofGrid usable level: 20
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.17 s].
0.0.Hp: Proofgrid shell started at 328751@micro06(local) jg_325418_micro06_7
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_13:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.08 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.08 s.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.10 s.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable3:precondition1" was covered in 3 cycles in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.15 s.
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.15 s.
0.0.Hp: Trace Attempt  6	[0.06 s]
0.0.Hp: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.17 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.17 s.
0.0.Hp: Trace Attempt  7	[0.07 s]
0.0.Hp: Trace Attempt  8	[0.08 s]
0.0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.17 s.
0.0.Hp: Trace Attempt  9	[0.09 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.27 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 9 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 9 cycles was found for the property "Bridge_Top.chk_top.Write_Penable3" in 0.17 s.
0.0.Hp: All properties determined. [0.09 s]
0.0.Ht: Proofgrid shell started at 328782@micro06(local) jg_325418_micro06_7
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 328783@micro06(local) jg_325418_micro06_7
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 328784@micro06(local) jg_325418_micro06_7
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 328785@micro06(local) jg_325418_micro06_7
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 328786@micro06(local) jg_325418_micro06_7
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 328787@micro06(local) jg_325418_micro06_7
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 328788@micro06(local) jg_325418_micro06_7
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.14 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.14 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.30 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: All properties determined. [0.09 s]
0.0.Ht: Exited with Success (@ 0.30 s)
0.0.Bm: Exited with Success (@ 0.30 s)
0.0.Mpcustom4: Exited with Success (@ 0.30 s)
0.0.Oh: Exited with Success (@ 0.30 s)
0.0.L: Exited with Success (@ 0.30 s)
0.0.B: Exited with Success (@ 0.30 s)
0.0.AM: Exited with Success (@ 0.30 s)
0.0.N: Exited with Success (@ 0.30 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 19.14 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.07        0.27        0.00       79.29 %
     Hp        0.07        0.26        0.00       78.02 %
     Ht        0.30        0.00        0.00        0.00 %
     Bm        0.30        0.00        0.00        0.00 %
    Mpcustom4        0.30        0.00        0.00        0.00 %
     Oh        0.30        0.00        0.00        0.00 %
      L        0.30        0.00        0.00        0.00 %
      B        0.30        0.00        0.00        0.00 %
     AM        0.30        0.00        0.00        0.00 %
    all        0.25        0.06        0.00       19.14 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.24        0.53        0.00

    Data read    : 43.16 kiB
    Data written : 2.80 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 3 times for a total of 0.285 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 31
                 assertions                   : 10
                  - proven                    : 9 (90%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (10%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 21
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 21 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Penable3 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Penable3".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1128)] top_sva.sv(207): 'write_Penable3' is not declared
[WARN (VERI-1763)] top_sva.sv(207): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(209): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] top_sva.sv(207): 'write_Penable3' is not declared
	[ERROR (VERI-1072)] top_sva.sv(209): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 31 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 275 of 317 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 7 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 21
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 329732@micro06(local) jg_325418_micro06_8
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.12 s.
0.0.N: Proofgrid shell started at 329731@micro06(local) jg_325418_micro06_8
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.15 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.19 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.22 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 2 cycles in 0.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Proofgrid shell started at 329763@micro06(local) jg_325418_micro06_8
0.0.Bm: Proofgrid shell started at 329764@micro06(local) jg_325418_micro06_8
0.0.Mpcustom4: Proofgrid shell started at 329765@micro06(local) jg_325418_micro06_8
0.0.Oh: Proofgrid shell started at 329766@micro06(local) jg_325418_micro06_8
0.0.L: Proofgrid shell started at 329767@micro06(local) jg_325418_micro06_8
0.0.B: Proofgrid shell started at 329768@micro06(local) jg_325418_micro06_8
0.0.AM: Proofgrid shell started at 329769@micro06(local) jg_325418_micro06_8
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.32 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.32 s.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.35 s.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 3 cycles in 0.37 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.39 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.42 s.
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.42 s.
0.0.Hp: Trace Attempt  6	[0.07 s]
0.0.Hp: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.42 s.
0.0.Hp: A trace with 6 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 6 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.44 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.46 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.46 s.
0.0.Hp: Trace Attempt  7	[0.07 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.40 s]
0.0.Hp: Trace Attempt  8	[0.07 s]
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.46 s.
0.0.Hp: All properties determined. [0.08 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.40 s)
0: ProofGrid usable level: 0
0.0.Ht: All properties determined. [0.13 s]
0.0.Oh: All properties determined. [0.13 s]
0.0.Mpcustom4: All properties determined. [0.13 s]
0.0.L: All properties determined. [0.13 s]
0.0.B: All properties determined. [0.13 s]
0.0.AM: All properties determined. [0.13 s]
0.0.Bm: All properties determined. [0.13 s]
0.0.N: All properties determined. [0.13 s]
0.0.Ht: Exited with Success (@ 0.40 s)
0.0.Mpcustom4: Exited with Success (@ 0.40 s)
0.0.Oh: Exited with Success (@ 0.40 s)
0.0.L: Exited with Success (@ 0.40 s)
0.0.AM: Exited with Success (@ 0.40 s)
0.0.Bm: Exited with Success (@ 0.40 s)
0.0.B: Exited with Success (@ 0.40 s)
0.0.N: Exited with Success (@ 0.41 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 28.30 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.08        0.39        0.00       83.64 %
     Hp        0.06        0.40        0.00       87.53 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.27        0.00        0.00        0.00 %
    Mpcustom4        0.27        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.27        0.00        0.00        0.00 %
      B        0.26        0.00        0.00        0.00 %
     AM        0.26        0.00        0.00        0.00 %
    all        0.22        0.09        0.00       28.30 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.00        0.79        0.00

    Data read    : 44.60 kiB
    Data written : 4.04 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.387 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 31
                 assertions                   : 10
                  - proven                    : 9 (90%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (10%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 21
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 21 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -property <embedded>::Bridge_Top.chk_top.Write_Penable2:precondition1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Penable2:precondition1".
covered
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Penable2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Penable2".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 31 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 277 of 319 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 22
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 329996@micro06(local) jg_325418_micro06_9
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.14 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.14 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0: ProofGrid usable level: 20
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.17 s].
0.0.Hp: Proofgrid shell started at 329997@micro06(local) jg_325418_micro06_9
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.04 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_13:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.09 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.09 s.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.13 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.16 s.
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.19 s.
0.0.Hp: Trace Attempt  6	[0.06 s]
0.0.Hp: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.21 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.21 s.
0.0.Hp: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 7 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_Penable2" in 0.21 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.34 s]
0.0.Hp: Trace Attempt  8	[0.08 s]
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.24 s.
0.0.Hp: All properties determined. [0.08 s]
0.0.Ht: Proofgrid shell started at 330028@micro06(local) jg_325418_micro06_9
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 330029@micro06(local) jg_325418_micro06_9
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 330030@micro06(local) jg_325418_micro06_9
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 330031@micro06(local) jg_325418_micro06_9
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 330032@micro06(local) jg_325418_micro06_9
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 330033@micro06(local) jg_325418_micro06_9
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 330034@micro06(local) jg_325418_micro06_9
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.18 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.18 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.34 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.B: Exited with Success (@ 0.34 s)
0.0.L: Exited with Success (@ 0.34 s)
0.0.AM: Exited with Success (@ 0.34 s)
0.0.Oh: Exited with Success (@ 0.34 s)
0.0.Mpcustom4: Exited with Success (@ 0.34 s)
0.0.N: All properties determined. [0.16 s]
0.0.Ht: Exited with Success (@ 0.34 s)
0.0.Bm: Exited with Success (@ 0.34 s)
0.0.N: Exited with Success (@ 0.34 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.06 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.07        0.33        0.00       83.36 %
     Hp        0.07        0.32        0.00       81.69 %
     Ht        0.34        0.00        0.00        0.00 %
     Bm        0.34        0.00        0.00        0.00 %
    Mpcustom4        0.33        0.00        0.00        0.00 %
     Oh        0.33        0.00        0.00        0.00 %
      L        0.33        0.00        0.00        0.00 %
      B        0.33        0.00        0.00        0.00 %
     AM        0.33        0.00        0.00        0.00 %
    all        0.27        0.07        0.00       21.06 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.47        0.66        0.00

    Data read    : 43.29 kiB
    Data written : 2.80 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 3 times for a total of 0.317 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 31
                 assertions                   : 10
                  - proven                    : 9 (90%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (10%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 21
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 21 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Penable2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Penable2".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 31 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 279 of 321 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 22
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 330364@micro06(local) jg_325418_micro06_10
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.11 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.11 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.13 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.13 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.13 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.02 s].
0.0.Hp: Proofgrid shell started at 330365@micro06(local) jg_325418_micro06_10
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_13:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.05 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.05 s.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.09 s.
0.0.Hp: Trace Attempt  4	[0.03 s]
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.Hp: A trace with 5 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.12 s.
0.0.Hp: Trace Attempt  6	[0.06 s]
0.0.Hp: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.15 s.
0.0.Hp: Trace Attempt  7	[0.07 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.23 s]
0.0.Hp: Trace Attempt  8	[0.07 s]
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.15 s.
0.0.Hp: All properties determined. [0.07 s]
0.0.Ht: Proofgrid shell started at 330396@micro06(local) jg_325418_micro06_10
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 330397@micro06(local) jg_325418_micro06_10
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 330398@micro06(local) jg_325418_micro06_10
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 330399@micro06(local) jg_325418_micro06_10
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 330400@micro06(local) jg_325418_micro06_10
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 330401@micro06(local) jg_325418_micro06_10
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 330402@micro06(local) jg_325418_micro06_10
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.13 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.13 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.23 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.09 s]
0.0.Ht: Exited with Success (@ 0.23 s)
0.0.Bm: Exited with Success (@ 0.23 s)
0.0.B: Exited with Success (@ 0.23 s)
0.0.L: Exited with Success (@ 0.23 s)
0.0.Oh: Exited with Success (@ 0.23 s)
0.0.Mpcustom4: Exited with Success (@ 0.23 s)
0.0.AM: Exited with Success (@ 0.23 s)
0.0.N: Exited with Success (@ 0.23 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 20.62 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.06        0.23        0.00       78.31 %
     Hp        0.07        0.22        0.00       76.91 %
     Ht        0.23        0.00        0.00        0.00 %
     Bm        0.23        0.00        0.00        0.00 %
    Mpcustom4        0.23        0.00        0.00        0.00 %
     Oh        0.23        0.00        0.00        0.00 %
      L        0.22        0.00        0.00        0.00 %
      B        0.22        0.00        0.00        0.00 %
     AM        0.22        0.00        0.00        0.00 %
    all        0.19        0.05        0.00       20.62 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.71        0.44        0.00

    Data read    : 40.17 kiB
    Data written : 2.80 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.212 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 31
                 assertions                   : 10
                  - proven                    : 10 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 21
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 21 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 33 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 286 of 330 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 24
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 331794@micro06(local) jg_325418_micro06_11
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_addr0:precondition1" was covered in 1 cycles in 0.17 s.
0.0.N: Proofgrid shell started at 331793@micro06(local) jg_325418_micro06_11
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.20 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.23 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.26 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.30 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Proofgrid shell started at 331825@micro06(local) jg_325418_micro06_11
0.0.Bm: Proofgrid shell started at 331826@micro06(local) jg_325418_micro06_11
0.0.Mpcustom4: Proofgrid shell started at 331827@micro06(local) jg_325418_micro06_11
0.0.Oh: Proofgrid shell started at 331828@micro06(local) jg_325418_micro06_11
0.0.L: Proofgrid shell started at 331829@micro06(local) jg_325418_micro06_11
0.0.B: Proofgrid shell started at 331830@micro06(local) jg_325418_micro06_11
0.0.AM: Proofgrid shell started at 331831@micro06(local) jg_325418_micro06_11
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.02 s].
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 2 cycles in 0.34 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.37 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.37 s.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.39 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.42 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.44 s.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Read_addr0" in 0.47 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.50 s.
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: Trace Attempt  5	[0.06 s]
0.0.Hp: A trace with 5 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.50 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.52 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.52 s.
0.0.Hp: Trace Attempt  6	[0.07 s]
0.0.Hp: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.52 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.55 s.
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.55 s.
0.0.Hp: Trace Attempt  7	[0.08 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.43 s]
0.0.Hp: Trace Attempt  8	[0.08 s]
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.55 s.
0.0.Hp: All properties determined. [0.08 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.43 s)
0: ProofGrid usable level: 0
0.0.Oh: All properties determined. [0.12 s]
0.0.Mpcustom4: All properties determined. [0.12 s]
0.0.Ht: All properties determined. [0.12 s]
0.0.Bm: All properties determined. [0.12 s]
0.0.L: All properties determined. [0.12 s]
0.0.B: All properties determined. [0.12 s]
0.0.AM: All properties determined. [0.12 s]
0.0.N: All properties determined. [0.12 s]
0.0.Mpcustom4: Exited with Success (@ 0.43 s)
0.0.L: Exited with Success (@ 0.43 s)
0.0.AM: Exited with Success (@ 0.43 s)
0.0.Ht: Exited with Success (@ 0.43 s)
0.0.Oh: Exited with Success (@ 0.43 s)
0.0.B: Exited with Success (@ 0.43 s)
0.0.N: Exited with Success (@ 0.43 s)
0.0.Bm: Exited with Success (@ 0.43 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 27.35 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.07        0.42        0.00       85.60 %
     Hp        0.05        0.43        0.00       88.57 %
     Ht        0.31        0.00        0.00        0.00 %
     Bm        0.30        0.00        0.00        0.00 %
    Mpcustom4        0.30        0.00        0.00        0.00 %
     Oh        0.30        0.00        0.00        0.00 %
      L        0.30        0.00        0.00        0.00 %
      B        0.30        0.00        0.00        0.00 %
     AM        0.30        0.00        0.00        0.00 %
    all        0.25        0.09        0.00       27.35 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.24        0.84        0.00

    Data read    : 49.78 kiB
    Data written : 4.22 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.414 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 33
                 assertions                   : 11
                  - proven                    : 10 (90.9091%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (9.09091%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_addr0".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_addr0".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 31 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 281 of 323 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 7 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 21
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 334290@micro06(local) jg_325418_micro06_12
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 334289@micro06(local) jg_325418_micro06_12
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.13 s.
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.15 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.17 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.19 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.21 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.27 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.27 s.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.29 s.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.33 s.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.36 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.39 s.
0.0.Hp: Trace Attempt  4	[0.04 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Read_Penable" in 0.39 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.Hp: A trace with 5 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.41 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.43 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.43 s.
0.0.Hp: Trace Attempt  6	[0.06 s]
0.0.Hp: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.43 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.46 s.
0.0.Hp: Trace Attempt  7	[0.07 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.40 s]
0.0.Hp: Trace Attempt  8	[0.07 s]
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.46 s.
0.0.Hp: All properties determined. [0.07 s]
0.0.Ht: Proofgrid shell started at 334321@micro06(local) jg_325418_micro06_12
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 334322@micro06(local) jg_325418_micro06_12
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 334323@micro06(local) jg_325418_micro06_12
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 334324@micro06(local) jg_325418_micro06_12
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 334325@micro06(local) jg_325418_micro06_12
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 334326@micro06(local) jg_325418_micro06_12
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 334327@micro06(local) jg_325418_micro06_12
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.22 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.40 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  9	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: All properties determined. [0.15 s]
0.0.AM: Exited with Success (@ 0.40 s)
0.0.Oh: Exited with Success (@ 0.40 s)
0.0.Ht: Exited with Success (@ 0.40 s)
0.0.Bm: Exited with Success (@ 0.40 s)
0.0.L: Exited with Success (@ 0.40 s)
0.0.Mpcustom4: Exited with Success (@ 0.40 s)
0.0.B: Exited with Success (@ 0.40 s)
0.0.N: Exited with Success (@ 0.40 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.28 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.08        0.39        0.00       83.68 %
     Hp        0.06        0.40        0.00       86.99 %
     Ht        0.40        0.00        0.00        0.00 %
     Bm        0.40        0.00        0.00        0.00 %
    Mpcustom4        0.40        0.00        0.00        0.00 %
     Oh        0.40        0.00        0.00        0.00 %
      L        0.39        0.00        0.00        0.00 %
      B        0.39        0.00        0.00        0.00 %
     AM        0.39        0.00        0.00        0.00 %
    all        0.32        0.09        0.00       21.28 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.90        0.78        0.00

    Data read    : 45.25 kiB
    Data written : 2.52 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 3 times for a total of 0.383 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 31
                 assertions                   : 10
                  - proven                    : 9 (90%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (10%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 21
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 21 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_Penable -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_Penable".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 31 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 281 of 323 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 22
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 334551@micro06(local) jg_325418_micro06_13
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.14 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.14 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.16 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.16 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1"	[0.16 s].
0.0.Hp: Proofgrid shell started at 334552@micro06(local) jg_325418_micro06_13
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_8:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_9:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_13:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_10:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_13:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.11 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.11 s.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.13 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.16 s.
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: A trace with 4 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Read_Penable" in 0.16 s.
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.Hp: A trace with 5 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.18 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.21 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.06 s]
0.0.Hp: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.21 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.23 s.
0.0.Hp: Trace Attempt  7	[0.07 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.31 s]
0.0.Hp: Trace Attempt  8	[0.07 s]
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.23 s.
0.0.Hp: All properties determined. [0.07 s]
0.0.Ht: Proofgrid shell started at 334583@micro06(local) jg_325418_micro06_13
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 334584@micro06(local) jg_325418_micro06_13
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 334585@micro06(local) jg_325418_micro06_13
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 334586@micro06(local) jg_325418_micro06_13
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 334587@micro06(local) jg_325418_micro06_13
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 334588@micro06(local) jg_325418_micro06_13
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 334589@micro06(local) jg_325418_micro06_13
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_10:precondition1"	[0.16 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_13:precondition1"	[0.16 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_11:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.31 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  9	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.L: Exited with Success (@ 0.31 s)
0.0.B: Exited with Success (@ 0.31 s)
0.0.Ht: Exited with Success (@ 0.31 s)
0.0.Bm: Exited with Success (@ 0.31 s)
0.0.Mpcustom4: Exited with Success (@ 0.31 s)
0.0.AM: Exited with Success (@ 0.31 s)
0.0.Oh: Exited with Success (@ 0.31 s)
0.0.N: All properties determined. [0.13 s]
0.0.N: Exited with Success (@ 0.31 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.01 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.06        0.30        0.00       82.82 %
     Hp        0.07        0.29        0.00       81.00 %
     Ht        0.31        0.00        0.00        0.00 %
     Bm        0.30        0.00        0.00        0.00 %
    Mpcustom4        0.30        0.00        0.00        0.00 %
     Oh        0.30        0.00        0.00        0.00 %
      L        0.30        0.00        0.00        0.00 %
      B        0.30        0.00        0.00        0.00 %
     AM        0.30        0.00        0.00        0.00 %
    all        0.25        0.07        0.00       21.01 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.25        0.60        0.00

    Data read    : 42.79 kiB
    Data written : 2.88 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 3 times for a total of 0.286 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 31
                 assertions                   : 10
                  - proven                    : 9 (90%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (10%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 21
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 21 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_Penable -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_Penable".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(71): syntax error near '##'
[ERROR (VERI-1137)] top_sva.sv(71): syntax error near ')'
[WARN (VERI-1763)] top_sva.sv(73): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(226): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(71): syntax error near '##'
	[ERROR (VERI-1137)] top_sva.sv(71): syntax error near ')'
	[ERROR (VERI-1072)] top_sva.sv(226): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 31 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 281 of 326 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 22
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 335125@micro06(local) jg_325418_micro06_14
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.13 s.
0: ProofGrid usable level: 21
0.0.N: Proofgrid shell started at 335124@micro06(local) jg_325418_micro06_14
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Penable:precondition1" was covered in 2 cycles in 0.15 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.18 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_13:precondition1" was covered in 2 cycles in 0.21 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 2 cycles in 0.23 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Paddr" was proven in 0.28 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.28 s.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Penable:precondition1" was covered in 3 cycles in 0.30 s.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.33 s.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable1:precondition1" was covered in 3 cycles in 0.36 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.39 s.
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: Trace Attempt  5	[0.05 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Penable2:precondition1" was covered in 5 cycles in 0.39 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.42 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable1" was proven in 0.42 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Penable2" was proven in 0.42 s.
0.0.Hp: Trace Attempt  6	[0.07 s]
0.0.Hp: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Back_to_back_Paddr:precondition1" was covered in 6 cycles in 0.42 s.
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Penable" was proven in 0.46 s.
0.0.Hp: Trace Attempt  7	[0.07 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.41 s]
0.0.Hp: Trace Attempt  8	[0.07 s]
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Back_to_back_Penable" was proven in 0.46 s.
0.0.Hp: All properties determined. [0.07 s]
0.0.Ht: Proofgrid shell started at 335176@micro06(local) jg_325418_micro06_14
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 335177@micro06(local) jg_325418_micro06_14
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 335178@micro06(local) jg_325418_micro06_14
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 335179@micro06(local) jg_325418_micro06_14
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 335180@micro06(local) jg_325418_micro06_14
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 335181@micro06(local) jg_325418_micro06_14
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 335182@micro06(local) jg_325418_micro06_14
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.20 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.41 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Back_to_back_Penable"	[0.00 s].
0.0.N: All properties determined. [0.14 s]
0.0.Bm: Exited with Success (@ 0.41 s)
0.0.Ht: Exited with Success (@ 0.41 s)
0.0.Mpcustom4: Exited with Success (@ 0.41 s)
0.0.Oh: Exited with Success (@ 0.41 s)
0.0.L: Exited with Success (@ 0.41 s)
0.0.B: Exited with Success (@ 0.41 s)
0.0.AM: Exited with Success (@ 0.41 s)
0.0.N: Exited with Success (@ 0.41 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.27 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.08        0.39        0.00       83.70 %
     Hp        0.06        0.40        0.00       87.53 %
     Ht        0.41        0.00        0.00        0.00 %
     Bm        0.40        0.00        0.00        0.00 %
    Mpcustom4        0.40        0.00        0.00        0.00 %
     Oh        0.40        0.00        0.00        0.00 %
      L        0.40        0.00        0.00        0.00 %
      B        0.40        0.00        0.00        0.00 %
     AM        0.40        0.00        0.00        0.00 %
    all        0.33        0.09        0.00       21.27 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.93        0.79        0.00

    Data read    : 43.29 kiB
    Data written : 2.50 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 4 times for a total of 0.386 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 31
                 assertions                   : 10
                  - proven                    : 10 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 21
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 21 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.507 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
