// Seed: 99469190
module module_0 (
    input  tri0  id_0,
    input  wor   id_1,
    output uwire id_2,
    output wand  id_3
);
  logic id_5 = id_1#(.id_1(-1'h0));
  initial $unsigned(3);
  ;
  assign module_1.id_27 = 0;
  localparam id_6 = 1;
  assign id_5 = id_5;
  localparam id_7 = id_6 - 1;
endmodule
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wire id_5,
    input tri id_6,
    input tri1 id_7,
    output tri0 id_8,
    input wire id_9,
    output supply0 id_10,
    input tri1 id_11,
    input wand id_12,
    output supply1 id_13,
    input tri1 id_14,
    output supply0 id_15,
    input wor id_16,
    output supply1 id_17,
    output wor id_18,
    input tri id_19,
    input uwire id_20,
    input tri0 module_1,
    input wand id_22,
    output tri0 id_23
    , id_35,
    input wand id_24,
    input wire id_25,
    input wor id_26,
    input tri0 id_27,
    input supply1 id_28,
    input tri1 id_29,
    input uwire id_30,
    output tri id_31,
    input tri0 id_32,
    input tri id_33
);
  assign id_18 = -1;
  wire id_36;
  assign id_3 = -1;
  localparam time id_37 = 1, id_38 = id_29, id_39 = id_2;
  xor primCall (
      id_31,
      id_11,
      id_36,
      id_20,
      id_37,
      id_1,
      id_33,
      id_5,
      id_38,
      id_30,
      id_9,
      id_26,
      id_12,
      id_29,
      id_32,
      id_14,
      id_35,
      id_6,
      id_39,
      id_24,
      id_25,
      id_19,
      id_16,
      id_28,
      id_2,
      id_27,
      id_40,
      id_0,
      id_7
  );
  wire [-1 : -1 'b0] id_40;
  module_0 modCall_1 (
      id_6,
      id_16,
      id_17,
      id_31
  );
  logic id_41;
endmodule
