GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_alu.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_inst.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_mcode.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_reg.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\micom_connect\micom_connect.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\sdram\ip_sdram_tangnano20k.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_color_bus.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_color_decoder.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_double_buffer.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_graphic123m.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_inst.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_interrupt.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_lcd.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ram_256byte.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ram_line_buffer.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_register.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_spinforam.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_sprite.v'
Undeclared symbol 'p_s5_reset_ack', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_sprite.v":189)
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ssg.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_text12.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_wait_control.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\ram\ip_ram.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\rom\ip_hello_world_rom.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\uart\ip_uart.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\uart\ip_uart_inst.v'
Compiling module 'tangnano20k_step4'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":24)
Compiling module 'Gowin_PLL'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\gowin_pll\gowin_pll.v":10)
Compiling module 'micom_connect'("D:\github\HRA_product\TangCartMSX\RTL\modules\micom_connect\micom_connect.v":60)
Extracting RAM for identifier 'ff_key_matrix'("D:\github\HRA_product\TangCartMSX\RTL\modules\micom_connect\micom_connect.v":104)
Compiling module 'cz80_inst'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_inst.v":63)
Compiling module 'cz80'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":63)
Compiling module 'cz80_mcode'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_mcode.v":63)
Compiling module 'cz80_alu'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_alu.v":63)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":382)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":527)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":530)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":543)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":546)
Compiling module 'cz80_registers'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_reg.v":63)
Extracting RAM for identifier 'register_h'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_reg.v":80)
Extracting RAM for identifier 'register_l'("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_reg.v":81)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v":1014)
Compiling module 'ip_uart_inst(clk_freq=43200000)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\uart\ip_uart_inst.v":27)
Compiling module 'ip_uart(clk_freq=43200000)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\uart\ip_uart.v":27)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\uart\ip_uart.v":68)
Compiling module 'ip_hello_world_rom'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\rom\ip_hello_world_rom.v":5)
Compiling module 'ip_ram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\ram\ip_ram.v":5)
Extracting RAM for identifier 'ff_ram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\ram\ip_ram.v":15)
Compiling module 'vdp_inst'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_inst.v":58)
Compiling module 'vdp'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp.v":58)
Compiling module 'vdp_color_bus'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_color_bus.v":56)
Compiling module 'vdp_interrupt'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_interrupt.v":57)
Compiling module 'vdp_ssg'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ssg.v":58)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ssg.v":146)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ssg.v":188)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ssg.v":340)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ssg.v":359)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ssg.v":379)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ssg.v":467)
Compiling module 'vdp_color_decoder'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_color_decoder.v":56)
Compiling module 'vdp_text12'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_text12.v":58)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_text12.v":146)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_text12.v":150)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_text12.v":226)
Compiling module 'vdp_graphic123m'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_graphic123m.v":62)
Compiling module 'vdp_sprite'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_sprite.v":58)
Compiling module 'vdp_spinforam'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_spinforam.v":58)
Extracting RAM for identifier 'ff_memory'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_spinforam.v":66)
Compiling module 'vdp_ram_256byte'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ram_256byte.v":32)
Extracting RAM for identifier 'ff_block_ram'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ram_256byte.v":43)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_sprite.v":450)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_sprite.v":474)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_sprite.v":774)
Compiling module 'vdp_register'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_register.v":56)
Compiling module 'vdp_lcd'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_lcd.v":60)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_lcd.v":173)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_lcd.v":245)
Compiling module 'vdp_double_buffer'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_double_buffer.v":58)
Compiling module 'vdp_ram_line_buffer'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ram_line_buffer.v":58)
Extracting RAM for identifier 'ff_imem'("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_ram_line_buffer.v":69)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp_lcd.v":293)
WARN  (EX1998) : Net 'w_sdram_busy' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":91)
NOTE  (EX0101) : Current top module is "tangnano20k_step4"
WARN  (EX0211) : The output port "O_sdram_clk" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":46)
WARN  (EX0211) : The output port "O_sdram_cke" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":47)
WARN  (EX0211) : The output port "O_sdram_cas_n" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":49)
WARN  (EX0211) : The output port "O_sdram_ras_n" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":50)
WARN  (EX0211) : The output port "O_sdram_wen_n" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":51)
WARN  (EX0211) : The output port "O_sdram_addr[10]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":53)
WARN  (EX0211) : The output port "O_sdram_addr[9]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":53)
WARN  (EX0211) : The output port "O_sdram_addr[8]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":53)
WARN  (EX0211) : The output port "O_sdram_addr[7]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":53)
WARN  (EX0211) : The output port "O_sdram_addr[6]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":53)
WARN  (EX0211) : The output port "O_sdram_addr[5]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":53)
WARN  (EX0211) : The output port "O_sdram_addr[4]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":53)
WARN  (EX0211) : The output port "O_sdram_addr[3]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":53)
WARN  (EX0211) : The output port "O_sdram_addr[2]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":53)
WARN  (EX0211) : The output port "O_sdram_addr[1]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":53)
WARN  (EX0211) : The output port "O_sdram_addr[0]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":53)
WARN  (EX0211) : The output port "O_sdram_ba[1]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":54)
WARN  (EX0211) : The output port "O_sdram_ba[0]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":54)
WARN  (EX0211) : The output port "O_sdram_dqm[3]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":55)
WARN  (EX0211) : The output port "O_sdram_dqm[2]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":55)
WARN  (EX0211) : The output port "O_sdram_dqm[1]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":55)
WARN  (EX0211) : The output port "O_sdram_dqm[0]" of module "tangnano20k_step4" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":55)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clk27m is unused("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":25)
WARN  (CV0017) : Inout IO_sdram_dq is unused("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\src\tangnano20k_step4.v":52)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "vdp_interrupt" instantiated to "u_vdp_interrupt" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\modules\v9918\vdp.v":385)
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\impl\gwsynthesis\tangnano20k_step4.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step4\impl\gwsynthesis\tangnano20k_step4_syn.rpt.html" completed
GowinSynthesis finish
