# Lyte

A sand simulation running a P5 64 x 32 LED Matrix from a Spartan 6 FPGA. Heavily WIP.

### Plan

* Finish the VHDL LED Driver code (semi-working!)
* Get a RISC-V core onto the FPGA
* Write the sand simulation and push it to some EEPROM
* Run the sand simulation on the RISC-V core to generate an array of LED Matrix State
* Read that with the LED driver! 

### Current Status

![Screenshot](../master/doc/progress.jpeg)
