Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Nov 30 15:59:37 2025
| Host         : Edidiongs-Asus-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file BallBeamTop_timing_summary_routed.rpt -pb BallBeamTop_timing_summary_routed.pb -rpx BallBeamTop_timing_summary_routed.rpx -warn_on_violation
| Design       : BallBeamTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  234         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (234)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (457)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (234)
--------------------------
 There are 218 register/latch pins with no clock driven by root clock pin: clk100 (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: display/divider/New_Clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (457)
--------------------------------------------------
 There are 457 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  475          inf        0.000                      0                  475           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           475 Endpoints
Min Delay           475 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reader/echo_period_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/servo_smooth_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.219ns  (logic 18.360ns (42.481%)  route 24.859ns (57.519%))
  Logic Levels:           50  (CARRY4=30 DSP48E1=1 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  reader/echo_period_reg[13]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[13]/Q
                         net (fo=33, routed)          3.345     3.801    reader/Q[12]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.925 r  reader/Digit[1]_i_391/O
                         net (fo=1, routed)           0.000     3.925    ruler/Digit[1]_i_298_0[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.458 r  ruler/Digit_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000     4.458    ruler/Digit_reg[1]_i_306_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  ruler/Digit_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.575    ruler/Digit_reg[1]_i_206_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 r  ruler/Digit_reg[1]_i_236/CO[3]
                         net (fo=1, routed)           0.000     4.692    ruler/Digit_reg[1]_i_236_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.015 r  ruler/Digit_reg[1]_i_235/O[1]
                         net (fo=3, routed)           1.286     6.302    reader/Digit_reg[1]_i_51[1]
    SLICE_X13Y78         LUT3 (Prop_lut3_I1_O)        0.306     6.608 r  reader/Digit[1]_i_144/O
                         net (fo=1, routed)           0.635     7.242    ruler/Digit[1]_i_46_0[3]
    SLICE_X11Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.627 r  ruler/Digit_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.627    ruler/Digit_reg[1]_i_57_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  ruler/Digit_reg[1]_i_51/O[2]
                         net (fo=3, routed)           0.865     8.731    ruler/Digit_reg[1]_i_51_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I1_O)        0.302     9.033 r  ruler/Digit[1]_i_52/O
                         net (fo=2, routed)           1.362    10.395    ruler/Digit[1]_i_52_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.519 r  ruler/Digit[1]_i_22/O
                         net (fo=2, routed)           1.229    11.748    ruler/Digit[1]_i_22_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    11.872 r  ruler/Digit[1]_i_26/O
                         net (fo=1, routed)           0.000    11.872    ruler/Digit[1]_i_26_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.270 r  ruler/Digit_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.270    ruler/Digit_reg[1]_i_10_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.583 r  ruler/Digit_reg[3]_i_49/O[3]
                         net (fo=10, routed)          1.652    14.235    ruler/Digit_reg[3]_i_49_n_4
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.306    14.541 r  ruler/Digit[1]_i_352/O
                         net (fo=2, routed)           0.903    15.444    ruler/Digit[1]_i_352_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.124    15.568 r  ruler/Digit[1]_i_356/O
                         net (fo=1, routed)           0.000    15.568    ruler/Digit[1]_i_356_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.948 r  ruler/Digit_reg[1]_i_246/CO[3]
                         net (fo=1, routed)           0.000    15.948    ruler/Digit_reg[1]_i_246_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.065 r  ruler/Digit_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000    16.065    ruler/Digit_reg[1]_i_169_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.182 r  ruler/Digit_reg[1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.182    ruler/Digit_reg[1]_i_69_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.505 r  ruler/Digit_reg[1]_i_32/O[1]
                         net (fo=3, routed)           1.102    17.607    reader/Digit_reg[1]_i_29[1]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.306    17.913 r  reader/Digit[1]_i_68/O
                         net (fo=1, routed)           0.000    17.913    ruler/Digit_reg[1]_i_11_0[0]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.426 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.426    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.680 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          1.345    20.024    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.367    20.391 r  ruler/servo_offset_i_40/O
                         net (fo=1, routed)           0.000    20.391    control/servo_offset_2[3]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.767 r  control/servo_offset_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.767    control/servo_offset_i_22_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.884 r  control/servo_offset_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.884    control/servo_offset_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.207 f  control/servo_offset_i_20/O[1]
                         net (fo=3, routed)           1.227    22.435    control/error_raw[9]
    SLICE_X7Y90          LUT1 (Prop_lut1_I0_O)        0.306    22.741 r  control/servo_offset_i_65/O
                         net (fo=1, routed)           0.000    22.741    control/p_0_in[9]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.273 r  control/servo_offset_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.273    ruler/servo_offset_i_47_0[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.495 r  ruler/servo_offset_i_55/O[0]
                         net (fo=1, routed)           0.873    24.367    ruler/abs_error0[13]
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.299    24.666 r  ruler/servo_offset_i_47/O
                         net (fo=1, routed)           0.830    25.497    control/servo_offset_1
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124    25.621 r  control/servo_offset_i_23/O
                         net (fo=2, routed)           0.918    26.539    control/servo_offset_i_23_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    26.663 r  control/servo_offset_i_17/O
                         net (fo=2, routed)           1.155    27.817    control/servo_offset1
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_INMODE[2]_P[14])
                                                      5.283    33.100 r  control/servo_offset/P[14]
                         net (fo=1, routed)           1.154    34.254    control/servo_offset_n_91
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    34.891 r  control/servo_raw_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.891    control/servo_raw_carry__1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.110 r  control/servo_raw_carry__2/O[0]
                         net (fo=2, routed)           0.824    35.934    control/servo_raw[18]
    SLICE_X13Y96         LUT4 (Prop_lut4_I2_O)        0.295    36.229 r  control/servo_smooth2_carry__3_i_9/O
                         net (fo=1, routed)           0.573    36.802    control/servo_smooth2_carry__3_i_9_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I4_O)        0.124    36.926 r  control/servo_smooth2_carry__3_i_8/O
                         net (fo=3, routed)           1.150    38.076    control/servo_smooth2_carry__3_i_8_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.124    38.200 r  control/servo_smooth2_carry_i_9/O
                         net (fo=26, routed)          1.279    39.478    control/servo_smooth2_carry_i_9_n_0
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.124    39.602 r  control/servo_smooth2_carry_i_7/O
                         net (fo=1, routed)           0.000    39.602    control/servo_smooth2_carry_i_7_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.135 r  control/servo_smooth2_carry/CO[3]
                         net (fo=1, routed)           0.000    40.135    control/servo_smooth2_carry_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.252 r  control/servo_smooth2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.252    control/servo_smooth2_carry__0_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.369 r  control/servo_smooth2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.369    control/servo_smooth2_carry__1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.486 r  control/servo_smooth2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.486    control/servo_smooth2_carry__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.603 r  control/servo_smooth2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.603    control/servo_smooth2_carry__3_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.720 r  control/servo_smooth2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.720    control/servo_smooth2_carry__4_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.837 r  control/servo_smooth2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.837    control/servo_smooth2_carry__5_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.152 r  control/servo_smooth2_carry__6/O[3]
                         net (fo=9, routed)           1.154    42.306    control/in0
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.307    42.613 r  control/servo_smooth[28]_i_5/O
                         net (fo=1, routed)           0.000    42.613    control/servo_smooth[28]_i_5_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    43.219 r  control/servo_smooth_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    43.219    control/servo_smooth_reg[28]_i_1_n_4
    SLICE_X11Y100        FDRE                                         r  control/servo_smooth_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/servo_smooth_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.160ns  (logic 18.301ns (42.402%)  route 24.859ns (57.598%))
  Logic Levels:           50  (CARRY4=30 DSP48E1=1 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  reader/echo_period_reg[13]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[13]/Q
                         net (fo=33, routed)          3.345     3.801    reader/Q[12]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.925 r  reader/Digit[1]_i_391/O
                         net (fo=1, routed)           0.000     3.925    ruler/Digit[1]_i_298_0[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.458 r  ruler/Digit_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000     4.458    ruler/Digit_reg[1]_i_306_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  ruler/Digit_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.575    ruler/Digit_reg[1]_i_206_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 r  ruler/Digit_reg[1]_i_236/CO[3]
                         net (fo=1, routed)           0.000     4.692    ruler/Digit_reg[1]_i_236_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.015 r  ruler/Digit_reg[1]_i_235/O[1]
                         net (fo=3, routed)           1.286     6.302    reader/Digit_reg[1]_i_51[1]
    SLICE_X13Y78         LUT3 (Prop_lut3_I1_O)        0.306     6.608 r  reader/Digit[1]_i_144/O
                         net (fo=1, routed)           0.635     7.242    ruler/Digit[1]_i_46_0[3]
    SLICE_X11Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.627 r  ruler/Digit_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.627    ruler/Digit_reg[1]_i_57_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  ruler/Digit_reg[1]_i_51/O[2]
                         net (fo=3, routed)           0.865     8.731    ruler/Digit_reg[1]_i_51_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I1_O)        0.302     9.033 r  ruler/Digit[1]_i_52/O
                         net (fo=2, routed)           1.362    10.395    ruler/Digit[1]_i_52_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.519 r  ruler/Digit[1]_i_22/O
                         net (fo=2, routed)           1.229    11.748    ruler/Digit[1]_i_22_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    11.872 r  ruler/Digit[1]_i_26/O
                         net (fo=1, routed)           0.000    11.872    ruler/Digit[1]_i_26_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.270 r  ruler/Digit_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.270    ruler/Digit_reg[1]_i_10_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.583 r  ruler/Digit_reg[3]_i_49/O[3]
                         net (fo=10, routed)          1.652    14.235    ruler/Digit_reg[3]_i_49_n_4
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.306    14.541 r  ruler/Digit[1]_i_352/O
                         net (fo=2, routed)           0.903    15.444    ruler/Digit[1]_i_352_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.124    15.568 r  ruler/Digit[1]_i_356/O
                         net (fo=1, routed)           0.000    15.568    ruler/Digit[1]_i_356_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.948 r  ruler/Digit_reg[1]_i_246/CO[3]
                         net (fo=1, routed)           0.000    15.948    ruler/Digit_reg[1]_i_246_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.065 r  ruler/Digit_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000    16.065    ruler/Digit_reg[1]_i_169_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.182 r  ruler/Digit_reg[1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.182    ruler/Digit_reg[1]_i_69_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.505 r  ruler/Digit_reg[1]_i_32/O[1]
                         net (fo=3, routed)           1.102    17.607    reader/Digit_reg[1]_i_29[1]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.306    17.913 r  reader/Digit[1]_i_68/O
                         net (fo=1, routed)           0.000    17.913    ruler/Digit_reg[1]_i_11_0[0]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.426 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.426    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.680 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          1.345    20.024    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.367    20.391 r  ruler/servo_offset_i_40/O
                         net (fo=1, routed)           0.000    20.391    control/servo_offset_2[3]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.767 r  control/servo_offset_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.767    control/servo_offset_i_22_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.884 r  control/servo_offset_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.884    control/servo_offset_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.207 f  control/servo_offset_i_20/O[1]
                         net (fo=3, routed)           1.227    22.435    control/error_raw[9]
    SLICE_X7Y90          LUT1 (Prop_lut1_I0_O)        0.306    22.741 r  control/servo_offset_i_65/O
                         net (fo=1, routed)           0.000    22.741    control/p_0_in[9]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.273 r  control/servo_offset_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.273    ruler/servo_offset_i_47_0[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.495 r  ruler/servo_offset_i_55/O[0]
                         net (fo=1, routed)           0.873    24.367    ruler/abs_error0[13]
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.299    24.666 r  ruler/servo_offset_i_47/O
                         net (fo=1, routed)           0.830    25.497    control/servo_offset_1
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124    25.621 r  control/servo_offset_i_23/O
                         net (fo=2, routed)           0.918    26.539    control/servo_offset_i_23_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    26.663 r  control/servo_offset_i_17/O
                         net (fo=2, routed)           1.155    27.817    control/servo_offset1
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_INMODE[2]_P[14])
                                                      5.283    33.100 r  control/servo_offset/P[14]
                         net (fo=1, routed)           1.154    34.254    control/servo_offset_n_91
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    34.891 r  control/servo_raw_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.891    control/servo_raw_carry__1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.110 r  control/servo_raw_carry__2/O[0]
                         net (fo=2, routed)           0.824    35.934    control/servo_raw[18]
    SLICE_X13Y96         LUT4 (Prop_lut4_I2_O)        0.295    36.229 r  control/servo_smooth2_carry__3_i_9/O
                         net (fo=1, routed)           0.573    36.802    control/servo_smooth2_carry__3_i_9_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I4_O)        0.124    36.926 r  control/servo_smooth2_carry__3_i_8/O
                         net (fo=3, routed)           1.150    38.076    control/servo_smooth2_carry__3_i_8_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.124    38.200 r  control/servo_smooth2_carry_i_9/O
                         net (fo=26, routed)          1.279    39.478    control/servo_smooth2_carry_i_9_n_0
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.124    39.602 r  control/servo_smooth2_carry_i_7/O
                         net (fo=1, routed)           0.000    39.602    control/servo_smooth2_carry_i_7_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.135 r  control/servo_smooth2_carry/CO[3]
                         net (fo=1, routed)           0.000    40.135    control/servo_smooth2_carry_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.252 r  control/servo_smooth2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.252    control/servo_smooth2_carry__0_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.369 r  control/servo_smooth2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.369    control/servo_smooth2_carry__1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.486 r  control/servo_smooth2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.486    control/servo_smooth2_carry__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.603 r  control/servo_smooth2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.603    control/servo_smooth2_carry__3_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.720 r  control/servo_smooth2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.720    control/servo_smooth2_carry__4_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.837 r  control/servo_smooth2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.837    control/servo_smooth2_carry__5_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.152 r  control/servo_smooth2_carry__6/O[3]
                         net (fo=9, routed)           1.154    42.306    control/in0
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.307    42.613 r  control/servo_smooth[28]_i_5/O
                         net (fo=1, routed)           0.000    42.613    control/servo_smooth[28]_i_5_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    43.160 r  control/servo_smooth_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    43.160    control/servo_smooth_reg[28]_i_1_n_5
    SLICE_X11Y100        FDRE                                         r  control/servo_smooth_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/servo_smooth_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.075ns  (logic 18.489ns (42.923%)  route 24.586ns (57.077%))
  Logic Levels:           51  (CARRY4=31 DSP48E1=1 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  reader/echo_period_reg[13]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[13]/Q
                         net (fo=33, routed)          3.345     3.801    reader/Q[12]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.925 r  reader/Digit[1]_i_391/O
                         net (fo=1, routed)           0.000     3.925    ruler/Digit[1]_i_298_0[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.458 r  ruler/Digit_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000     4.458    ruler/Digit_reg[1]_i_306_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  ruler/Digit_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.575    ruler/Digit_reg[1]_i_206_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 r  ruler/Digit_reg[1]_i_236/CO[3]
                         net (fo=1, routed)           0.000     4.692    ruler/Digit_reg[1]_i_236_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.015 r  ruler/Digit_reg[1]_i_235/O[1]
                         net (fo=3, routed)           1.286     6.302    reader/Digit_reg[1]_i_51[1]
    SLICE_X13Y78         LUT3 (Prop_lut3_I1_O)        0.306     6.608 r  reader/Digit[1]_i_144/O
                         net (fo=1, routed)           0.635     7.242    ruler/Digit[1]_i_46_0[3]
    SLICE_X11Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.627 r  ruler/Digit_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.627    ruler/Digit_reg[1]_i_57_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  ruler/Digit_reg[1]_i_51/O[2]
                         net (fo=3, routed)           0.865     8.731    ruler/Digit_reg[1]_i_51_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I1_O)        0.302     9.033 r  ruler/Digit[1]_i_52/O
                         net (fo=2, routed)           1.362    10.395    ruler/Digit[1]_i_52_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.519 r  ruler/Digit[1]_i_22/O
                         net (fo=2, routed)           1.229    11.748    ruler/Digit[1]_i_22_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    11.872 r  ruler/Digit[1]_i_26/O
                         net (fo=1, routed)           0.000    11.872    ruler/Digit[1]_i_26_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.270 r  ruler/Digit_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.270    ruler/Digit_reg[1]_i_10_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.583 r  ruler/Digit_reg[3]_i_49/O[3]
                         net (fo=10, routed)          1.652    14.235    ruler/Digit_reg[3]_i_49_n_4
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.306    14.541 r  ruler/Digit[1]_i_352/O
                         net (fo=2, routed)           0.903    15.444    ruler/Digit[1]_i_352_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.124    15.568 r  ruler/Digit[1]_i_356/O
                         net (fo=1, routed)           0.000    15.568    ruler/Digit[1]_i_356_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.948 r  ruler/Digit_reg[1]_i_246/CO[3]
                         net (fo=1, routed)           0.000    15.948    ruler/Digit_reg[1]_i_246_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.065 r  ruler/Digit_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000    16.065    ruler/Digit_reg[1]_i_169_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.182 r  ruler/Digit_reg[1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.182    ruler/Digit_reg[1]_i_69_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.505 r  ruler/Digit_reg[1]_i_32/O[1]
                         net (fo=3, routed)           1.102    17.607    reader/Digit_reg[1]_i_29[1]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.306    17.913 r  reader/Digit[1]_i_68/O
                         net (fo=1, routed)           0.000    17.913    ruler/Digit_reg[1]_i_11_0[0]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.426 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.426    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.680 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          1.345    20.024    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.367    20.391 r  ruler/servo_offset_i_40/O
                         net (fo=1, routed)           0.000    20.391    control/servo_offset_2[3]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.767 r  control/servo_offset_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.767    control/servo_offset_i_22_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.884 r  control/servo_offset_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.884    control/servo_offset_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.207 f  control/servo_offset_i_20/O[1]
                         net (fo=3, routed)           1.227    22.435    control/error_raw[9]
    SLICE_X7Y90          LUT1 (Prop_lut1_I0_O)        0.306    22.741 r  control/servo_offset_i_65/O
                         net (fo=1, routed)           0.000    22.741    control/p_0_in[9]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.273 r  control/servo_offset_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.273    ruler/servo_offset_i_47_0[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.495 r  ruler/servo_offset_i_55/O[0]
                         net (fo=1, routed)           0.873    24.367    ruler/abs_error0[13]
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.299    24.666 r  ruler/servo_offset_i_47/O
                         net (fo=1, routed)           0.830    25.497    control/servo_offset_1
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124    25.621 r  control/servo_offset_i_23/O
                         net (fo=2, routed)           0.918    26.539    control/servo_offset_i_23_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    26.663 r  control/servo_offset_i_17/O
                         net (fo=2, routed)           1.155    27.817    control/servo_offset1
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_INMODE[2]_P[14])
                                                      5.283    33.100 r  control/servo_offset/P[14]
                         net (fo=1, routed)           1.154    34.254    control/servo_offset_n_91
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    34.891 r  control/servo_raw_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.891    control/servo_raw_carry__1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.110 r  control/servo_raw_carry__2/O[0]
                         net (fo=2, routed)           0.824    35.934    control/servo_raw[18]
    SLICE_X13Y96         LUT4 (Prop_lut4_I2_O)        0.295    36.229 r  control/servo_smooth2_carry__3_i_9/O
                         net (fo=1, routed)           0.573    36.802    control/servo_smooth2_carry__3_i_9_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I4_O)        0.124    36.926 r  control/servo_smooth2_carry__3_i_8/O
                         net (fo=3, routed)           1.150    38.076    control/servo_smooth2_carry__3_i_8_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.124    38.200 r  control/servo_smooth2_carry_i_9/O
                         net (fo=26, routed)          1.279    39.478    control/servo_smooth2_carry_i_9_n_0
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.124    39.602 r  control/servo_smooth2_carry_i_7/O
                         net (fo=1, routed)           0.000    39.602    control/servo_smooth2_carry_i_7_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.135 r  control/servo_smooth2_carry/CO[3]
                         net (fo=1, routed)           0.000    40.135    control/servo_smooth2_carry_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.252 r  control/servo_smooth2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.252    control/servo_smooth2_carry__0_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.369 r  control/servo_smooth2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.369    control/servo_smooth2_carry__1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.486 r  control/servo_smooth2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.486    control/servo_smooth2_carry__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.603 r  control/servo_smooth2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.603    control/servo_smooth2_carry__3_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.720 r  control/servo_smooth2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.720    control/servo_smooth2_carry__4_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.837 r  control/servo_smooth2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.837    control/servo_smooth2_carry__5_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.152 r  control/servo_smooth2_carry__6/O[3]
                         net (fo=9, routed)           0.880    42.032    control/in0
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.307    42.339 r  control/servo_smooth[24]_i_2/O
                         net (fo=1, routed)           0.000    42.339    control/servo_smooth[24]_i_2_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.740 r  control/servo_smooth_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    42.741    control/servo_smooth_reg[24]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.075 r  control/servo_smooth_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    43.075    control/servo_smooth_reg[28]_i_1_n_6
    SLICE_X11Y100        FDRE                                         r  control/servo_smooth_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/servo_smooth_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.964ns  (logic 18.378ns (42.776%)  route 24.586ns (57.224%))
  Logic Levels:           51  (CARRY4=31 DSP48E1=1 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  reader/echo_period_reg[13]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[13]/Q
                         net (fo=33, routed)          3.345     3.801    reader/Q[12]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.925 r  reader/Digit[1]_i_391/O
                         net (fo=1, routed)           0.000     3.925    ruler/Digit[1]_i_298_0[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.458 r  ruler/Digit_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000     4.458    ruler/Digit_reg[1]_i_306_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  ruler/Digit_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.575    ruler/Digit_reg[1]_i_206_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 r  ruler/Digit_reg[1]_i_236/CO[3]
                         net (fo=1, routed)           0.000     4.692    ruler/Digit_reg[1]_i_236_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.015 r  ruler/Digit_reg[1]_i_235/O[1]
                         net (fo=3, routed)           1.286     6.302    reader/Digit_reg[1]_i_51[1]
    SLICE_X13Y78         LUT3 (Prop_lut3_I1_O)        0.306     6.608 r  reader/Digit[1]_i_144/O
                         net (fo=1, routed)           0.635     7.242    ruler/Digit[1]_i_46_0[3]
    SLICE_X11Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.627 r  ruler/Digit_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.627    ruler/Digit_reg[1]_i_57_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  ruler/Digit_reg[1]_i_51/O[2]
                         net (fo=3, routed)           0.865     8.731    ruler/Digit_reg[1]_i_51_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I1_O)        0.302     9.033 r  ruler/Digit[1]_i_52/O
                         net (fo=2, routed)           1.362    10.395    ruler/Digit[1]_i_52_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.519 r  ruler/Digit[1]_i_22/O
                         net (fo=2, routed)           1.229    11.748    ruler/Digit[1]_i_22_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    11.872 r  ruler/Digit[1]_i_26/O
                         net (fo=1, routed)           0.000    11.872    ruler/Digit[1]_i_26_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.270 r  ruler/Digit_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.270    ruler/Digit_reg[1]_i_10_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.583 r  ruler/Digit_reg[3]_i_49/O[3]
                         net (fo=10, routed)          1.652    14.235    ruler/Digit_reg[3]_i_49_n_4
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.306    14.541 r  ruler/Digit[1]_i_352/O
                         net (fo=2, routed)           0.903    15.444    ruler/Digit[1]_i_352_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.124    15.568 r  ruler/Digit[1]_i_356/O
                         net (fo=1, routed)           0.000    15.568    ruler/Digit[1]_i_356_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.948 r  ruler/Digit_reg[1]_i_246/CO[3]
                         net (fo=1, routed)           0.000    15.948    ruler/Digit_reg[1]_i_246_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.065 r  ruler/Digit_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000    16.065    ruler/Digit_reg[1]_i_169_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.182 r  ruler/Digit_reg[1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.182    ruler/Digit_reg[1]_i_69_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.505 r  ruler/Digit_reg[1]_i_32/O[1]
                         net (fo=3, routed)           1.102    17.607    reader/Digit_reg[1]_i_29[1]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.306    17.913 r  reader/Digit[1]_i_68/O
                         net (fo=1, routed)           0.000    17.913    ruler/Digit_reg[1]_i_11_0[0]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.426 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.426    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.680 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          1.345    20.024    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.367    20.391 r  ruler/servo_offset_i_40/O
                         net (fo=1, routed)           0.000    20.391    control/servo_offset_2[3]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.767 r  control/servo_offset_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.767    control/servo_offset_i_22_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.884 r  control/servo_offset_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.884    control/servo_offset_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.207 f  control/servo_offset_i_20/O[1]
                         net (fo=3, routed)           1.227    22.435    control/error_raw[9]
    SLICE_X7Y90          LUT1 (Prop_lut1_I0_O)        0.306    22.741 r  control/servo_offset_i_65/O
                         net (fo=1, routed)           0.000    22.741    control/p_0_in[9]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.273 r  control/servo_offset_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.273    ruler/servo_offset_i_47_0[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.495 r  ruler/servo_offset_i_55/O[0]
                         net (fo=1, routed)           0.873    24.367    ruler/abs_error0[13]
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.299    24.666 r  ruler/servo_offset_i_47/O
                         net (fo=1, routed)           0.830    25.497    control/servo_offset_1
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124    25.621 r  control/servo_offset_i_23/O
                         net (fo=2, routed)           0.918    26.539    control/servo_offset_i_23_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    26.663 r  control/servo_offset_i_17/O
                         net (fo=2, routed)           1.155    27.817    control/servo_offset1
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_INMODE[2]_P[14])
                                                      5.283    33.100 r  control/servo_offset/P[14]
                         net (fo=1, routed)           1.154    34.254    control/servo_offset_n_91
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    34.891 r  control/servo_raw_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.891    control/servo_raw_carry__1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.110 r  control/servo_raw_carry__2/O[0]
                         net (fo=2, routed)           0.824    35.934    control/servo_raw[18]
    SLICE_X13Y96         LUT4 (Prop_lut4_I2_O)        0.295    36.229 r  control/servo_smooth2_carry__3_i_9/O
                         net (fo=1, routed)           0.573    36.802    control/servo_smooth2_carry__3_i_9_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I4_O)        0.124    36.926 r  control/servo_smooth2_carry__3_i_8/O
                         net (fo=3, routed)           1.150    38.076    control/servo_smooth2_carry__3_i_8_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.124    38.200 r  control/servo_smooth2_carry_i_9/O
                         net (fo=26, routed)          1.279    39.478    control/servo_smooth2_carry_i_9_n_0
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.124    39.602 r  control/servo_smooth2_carry_i_7/O
                         net (fo=1, routed)           0.000    39.602    control/servo_smooth2_carry_i_7_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.135 r  control/servo_smooth2_carry/CO[3]
                         net (fo=1, routed)           0.000    40.135    control/servo_smooth2_carry_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.252 r  control/servo_smooth2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.252    control/servo_smooth2_carry__0_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.369 r  control/servo_smooth2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.369    control/servo_smooth2_carry__1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.486 r  control/servo_smooth2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.486    control/servo_smooth2_carry__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.603 r  control/servo_smooth2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.603    control/servo_smooth2_carry__3_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.720 r  control/servo_smooth2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.720    control/servo_smooth2_carry__4_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.837 r  control/servo_smooth2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    40.837    control/servo_smooth2_carry__5_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.152 r  control/servo_smooth2_carry__6/O[3]
                         net (fo=9, routed)           0.880    42.032    control/in0
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.307    42.339 r  control/servo_smooth[24]_i_2/O
                         net (fo=1, routed)           0.000    42.339    control/servo_smooth[24]_i_2_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.740 r  control/servo_smooth_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    42.741    control/servo_smooth_reg[24]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    42.964 r  control/servo_smooth_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    42.964    control/servo_smooth_reg[28]_i_1_n_7
    SLICE_X11Y100        FDRE                                         r  control/servo_smooth_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/servo_smooth_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.957ns  (logic 18.372ns (42.769%)  route 24.585ns (57.231%))
  Logic Levels:           50  (CARRY4=30 DSP48E1=1 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  reader/echo_period_reg[13]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[13]/Q
                         net (fo=33, routed)          3.345     3.801    reader/Q[12]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.925 r  reader/Digit[1]_i_391/O
                         net (fo=1, routed)           0.000     3.925    ruler/Digit[1]_i_298_0[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.458 r  ruler/Digit_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000     4.458    ruler/Digit_reg[1]_i_306_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  ruler/Digit_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.575    ruler/Digit_reg[1]_i_206_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 r  ruler/Digit_reg[1]_i_236/CO[3]
                         net (fo=1, routed)           0.000     4.692    ruler/Digit_reg[1]_i_236_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.015 r  ruler/Digit_reg[1]_i_235/O[1]
                         net (fo=3, routed)           1.286     6.302    reader/Digit_reg[1]_i_51[1]
    SLICE_X13Y78         LUT3 (Prop_lut3_I1_O)        0.306     6.608 r  reader/Digit[1]_i_144/O
                         net (fo=1, routed)           0.635     7.242    ruler/Digit[1]_i_46_0[3]
    SLICE_X11Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.627 r  ruler/Digit_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.627    ruler/Digit_reg[1]_i_57_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  ruler/Digit_reg[1]_i_51/O[2]
                         net (fo=3, routed)           0.865     8.731    ruler/Digit_reg[1]_i_51_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I1_O)        0.302     9.033 r  ruler/Digit[1]_i_52/O
                         net (fo=2, routed)           1.362    10.395    ruler/Digit[1]_i_52_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.519 r  ruler/Digit[1]_i_22/O
                         net (fo=2, routed)           1.229    11.748    ruler/Digit[1]_i_22_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    11.872 r  ruler/Digit[1]_i_26/O
                         net (fo=1, routed)           0.000    11.872    ruler/Digit[1]_i_26_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.270 r  ruler/Digit_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.270    ruler/Digit_reg[1]_i_10_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.583 r  ruler/Digit_reg[3]_i_49/O[3]
                         net (fo=10, routed)          1.652    14.235    ruler/Digit_reg[3]_i_49_n_4
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.306    14.541 r  ruler/Digit[1]_i_352/O
                         net (fo=2, routed)           0.903    15.444    ruler/Digit[1]_i_352_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.124    15.568 r  ruler/Digit[1]_i_356/O
                         net (fo=1, routed)           0.000    15.568    ruler/Digit[1]_i_356_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.948 r  ruler/Digit_reg[1]_i_246/CO[3]
                         net (fo=1, routed)           0.000    15.948    ruler/Digit_reg[1]_i_246_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.065 r  ruler/Digit_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000    16.065    ruler/Digit_reg[1]_i_169_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.182 r  ruler/Digit_reg[1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.182    ruler/Digit_reg[1]_i_69_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.505 r  ruler/Digit_reg[1]_i_32/O[1]
                         net (fo=3, routed)           1.102    17.607    reader/Digit_reg[1]_i_29[1]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.306    17.913 r  reader/Digit[1]_i_68/O
                         net (fo=1, routed)           0.000    17.913    ruler/Digit_reg[1]_i_11_0[0]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.426 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.426    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.680 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          1.345    20.024    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.367    20.391 r  ruler/servo_offset_i_40/O
                         net (fo=1, routed)           0.000    20.391    control/servo_offset_2[3]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.767 r  control/servo_offset_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.767    control/servo_offset_i_22_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.884 r  control/servo_offset_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.884    control/servo_offset_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.207 f  control/servo_offset_i_20/O[1]
                         net (fo=3, routed)           1.227    22.435    control/error_raw[9]
    SLICE_X7Y90          LUT1 (Prop_lut1_I0_O)        0.306    22.741 r  control/servo_offset_i_65/O
                         net (fo=1, routed)           0.000    22.741    control/p_0_in[9]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.273 r  control/servo_offset_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.273    ruler/servo_offset_i_47_0[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.495 r  ruler/servo_offset_i_55/O[0]
                         net (fo=1, routed)           0.873    24.367    ruler/abs_error0[13]
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.299    24.666 r  ruler/servo_offset_i_47/O
                         net (fo=1, routed)           0.830    25.497    control/servo_offset_1
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124    25.621 r  control/servo_offset_i_23/O
                         net (fo=2, routed)           0.918    26.539    control/servo_offset_i_23_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    26.663 r  control/servo_offset_i_17/O
                         net (fo=2, routed)           1.155    27.817    control/servo_offset1
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_INMODE[2]_P[14])
                                                      5.283    33.100 r  control/servo_offset/P[14]
                         net (fo=1, routed)           1.154    34.254    control/servo_offset_n_91
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    34.891 r  control/servo_raw_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.891    control/servo_raw_carry__1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.110 r  control/servo_raw_carry__2/O[0]
                         net (fo=2, routed)           0.824    35.934    control/servo_raw[18]
    SLICE_X13Y96         LUT4 (Prop_lut4_I2_O)        0.295    36.229 r  control/servo_smooth2_carry__3_i_9/O
                         net (fo=1, routed)           0.573    36.802    control/servo_smooth2_carry__3_i_9_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I4_O)        0.124    36.926 r  control/servo_smooth2_carry__3_i_8/O
                         net (fo=3, routed)           1.150    38.076    control/servo_smooth2_carry__3_i_8_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.124    38.200 r  control/servo_smooth2_carry_i_9/O
                         net (fo=26, routed)          1.279    39.478    control/servo_smooth2_carry_i_9_n_0
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.124    39.602 r  control/servo_smooth2_carry_i_7/O
                         net (fo=1, routed)           0.000    39.602    control/servo_smooth2_carry_i_7_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.135 r  control/servo_smooth2_carry/CO[3]
                         net (fo=1, routed)           0.000    40.135    control/servo_smooth2_carry_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.252 r  control/servo_smooth2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.252    control/servo_smooth2_carry__0_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.369 r  control/servo_smooth2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.369    control/servo_smooth2_carry__1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.486 r  control/servo_smooth2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.486    control/servo_smooth2_carry__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.603 r  control/servo_smooth2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.603    control/servo_smooth2_carry__3_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.720 r  control/servo_smooth2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.720    control/servo_smooth2_carry__4_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.035 r  control/servo_smooth2_carry__5/O[3]
                         net (fo=2, routed)           0.879    41.915    control/servo_smooth2_carry__5_n_4
    SLICE_X11Y98         LUT2 (Prop_lut2_I0_O)        0.307    42.222 r  control/servo_smooth[20]_i_2/O
                         net (fo=1, routed)           0.000    42.222    control/servo_smooth[20]_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.623 r  control/servo_smooth_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.623    control/servo_smooth_reg[20]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.957 r  control/servo_smooth_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    42.957    control/servo_smooth_reg[24]_i_1_n_6
    SLICE_X11Y99         FDRE                                         r  control/servo_smooth_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/servo_smooth_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.936ns  (logic 18.351ns (42.741%)  route 24.585ns (57.259%))
  Logic Levels:           50  (CARRY4=30 DSP48E1=1 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  reader/echo_period_reg[13]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[13]/Q
                         net (fo=33, routed)          3.345     3.801    reader/Q[12]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.925 r  reader/Digit[1]_i_391/O
                         net (fo=1, routed)           0.000     3.925    ruler/Digit[1]_i_298_0[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.458 r  ruler/Digit_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000     4.458    ruler/Digit_reg[1]_i_306_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  ruler/Digit_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.575    ruler/Digit_reg[1]_i_206_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 r  ruler/Digit_reg[1]_i_236/CO[3]
                         net (fo=1, routed)           0.000     4.692    ruler/Digit_reg[1]_i_236_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.015 r  ruler/Digit_reg[1]_i_235/O[1]
                         net (fo=3, routed)           1.286     6.302    reader/Digit_reg[1]_i_51[1]
    SLICE_X13Y78         LUT3 (Prop_lut3_I1_O)        0.306     6.608 r  reader/Digit[1]_i_144/O
                         net (fo=1, routed)           0.635     7.242    ruler/Digit[1]_i_46_0[3]
    SLICE_X11Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.627 r  ruler/Digit_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.627    ruler/Digit_reg[1]_i_57_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  ruler/Digit_reg[1]_i_51/O[2]
                         net (fo=3, routed)           0.865     8.731    ruler/Digit_reg[1]_i_51_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I1_O)        0.302     9.033 r  ruler/Digit[1]_i_52/O
                         net (fo=2, routed)           1.362    10.395    ruler/Digit[1]_i_52_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.519 r  ruler/Digit[1]_i_22/O
                         net (fo=2, routed)           1.229    11.748    ruler/Digit[1]_i_22_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    11.872 r  ruler/Digit[1]_i_26/O
                         net (fo=1, routed)           0.000    11.872    ruler/Digit[1]_i_26_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.270 r  ruler/Digit_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.270    ruler/Digit_reg[1]_i_10_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.583 r  ruler/Digit_reg[3]_i_49/O[3]
                         net (fo=10, routed)          1.652    14.235    ruler/Digit_reg[3]_i_49_n_4
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.306    14.541 r  ruler/Digit[1]_i_352/O
                         net (fo=2, routed)           0.903    15.444    ruler/Digit[1]_i_352_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.124    15.568 r  ruler/Digit[1]_i_356/O
                         net (fo=1, routed)           0.000    15.568    ruler/Digit[1]_i_356_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.948 r  ruler/Digit_reg[1]_i_246/CO[3]
                         net (fo=1, routed)           0.000    15.948    ruler/Digit_reg[1]_i_246_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.065 r  ruler/Digit_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000    16.065    ruler/Digit_reg[1]_i_169_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.182 r  ruler/Digit_reg[1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.182    ruler/Digit_reg[1]_i_69_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.505 r  ruler/Digit_reg[1]_i_32/O[1]
                         net (fo=3, routed)           1.102    17.607    reader/Digit_reg[1]_i_29[1]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.306    17.913 r  reader/Digit[1]_i_68/O
                         net (fo=1, routed)           0.000    17.913    ruler/Digit_reg[1]_i_11_0[0]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.426 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.426    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.680 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          1.345    20.024    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.367    20.391 r  ruler/servo_offset_i_40/O
                         net (fo=1, routed)           0.000    20.391    control/servo_offset_2[3]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.767 r  control/servo_offset_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.767    control/servo_offset_i_22_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.884 r  control/servo_offset_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.884    control/servo_offset_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.207 f  control/servo_offset_i_20/O[1]
                         net (fo=3, routed)           1.227    22.435    control/error_raw[9]
    SLICE_X7Y90          LUT1 (Prop_lut1_I0_O)        0.306    22.741 r  control/servo_offset_i_65/O
                         net (fo=1, routed)           0.000    22.741    control/p_0_in[9]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.273 r  control/servo_offset_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.273    ruler/servo_offset_i_47_0[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.495 r  ruler/servo_offset_i_55/O[0]
                         net (fo=1, routed)           0.873    24.367    ruler/abs_error0[13]
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.299    24.666 r  ruler/servo_offset_i_47/O
                         net (fo=1, routed)           0.830    25.497    control/servo_offset_1
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124    25.621 r  control/servo_offset_i_23/O
                         net (fo=2, routed)           0.918    26.539    control/servo_offset_i_23_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    26.663 r  control/servo_offset_i_17/O
                         net (fo=2, routed)           1.155    27.817    control/servo_offset1
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_INMODE[2]_P[14])
                                                      5.283    33.100 r  control/servo_offset/P[14]
                         net (fo=1, routed)           1.154    34.254    control/servo_offset_n_91
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    34.891 r  control/servo_raw_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.891    control/servo_raw_carry__1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.110 r  control/servo_raw_carry__2/O[0]
                         net (fo=2, routed)           0.824    35.934    control/servo_raw[18]
    SLICE_X13Y96         LUT4 (Prop_lut4_I2_O)        0.295    36.229 r  control/servo_smooth2_carry__3_i_9/O
                         net (fo=1, routed)           0.573    36.802    control/servo_smooth2_carry__3_i_9_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I4_O)        0.124    36.926 r  control/servo_smooth2_carry__3_i_8/O
                         net (fo=3, routed)           1.150    38.076    control/servo_smooth2_carry__3_i_8_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.124    38.200 r  control/servo_smooth2_carry_i_9/O
                         net (fo=26, routed)          1.279    39.478    control/servo_smooth2_carry_i_9_n_0
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.124    39.602 r  control/servo_smooth2_carry_i_7/O
                         net (fo=1, routed)           0.000    39.602    control/servo_smooth2_carry_i_7_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.135 r  control/servo_smooth2_carry/CO[3]
                         net (fo=1, routed)           0.000    40.135    control/servo_smooth2_carry_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.252 r  control/servo_smooth2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.252    control/servo_smooth2_carry__0_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.369 r  control/servo_smooth2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.369    control/servo_smooth2_carry__1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.486 r  control/servo_smooth2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.486    control/servo_smooth2_carry__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.603 r  control/servo_smooth2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.603    control/servo_smooth2_carry__3_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.720 r  control/servo_smooth2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.720    control/servo_smooth2_carry__4_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.035 r  control/servo_smooth2_carry__5/O[3]
                         net (fo=2, routed)           0.879    41.915    control/servo_smooth2_carry__5_n_4
    SLICE_X11Y98         LUT2 (Prop_lut2_I0_O)        0.307    42.222 r  control/servo_smooth[20]_i_2/O
                         net (fo=1, routed)           0.000    42.222    control/servo_smooth[20]_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.623 r  control/servo_smooth_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.623    control/servo_smooth_reg[20]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.936 r  control/servo_smooth_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    42.936    control/servo_smooth_reg[24]_i_1_n_4
    SLICE_X11Y99         FDRE                                         r  control/servo_smooth_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/servo_smooth_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.862ns  (logic 18.277ns (42.642%)  route 24.585ns (57.358%))
  Logic Levels:           50  (CARRY4=30 DSP48E1=1 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  reader/echo_period_reg[13]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[13]/Q
                         net (fo=33, routed)          3.345     3.801    reader/Q[12]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.925 r  reader/Digit[1]_i_391/O
                         net (fo=1, routed)           0.000     3.925    ruler/Digit[1]_i_298_0[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.458 r  ruler/Digit_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000     4.458    ruler/Digit_reg[1]_i_306_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  ruler/Digit_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.575    ruler/Digit_reg[1]_i_206_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 r  ruler/Digit_reg[1]_i_236/CO[3]
                         net (fo=1, routed)           0.000     4.692    ruler/Digit_reg[1]_i_236_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.015 r  ruler/Digit_reg[1]_i_235/O[1]
                         net (fo=3, routed)           1.286     6.302    reader/Digit_reg[1]_i_51[1]
    SLICE_X13Y78         LUT3 (Prop_lut3_I1_O)        0.306     6.608 r  reader/Digit[1]_i_144/O
                         net (fo=1, routed)           0.635     7.242    ruler/Digit[1]_i_46_0[3]
    SLICE_X11Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.627 r  ruler/Digit_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.627    ruler/Digit_reg[1]_i_57_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  ruler/Digit_reg[1]_i_51/O[2]
                         net (fo=3, routed)           0.865     8.731    ruler/Digit_reg[1]_i_51_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I1_O)        0.302     9.033 r  ruler/Digit[1]_i_52/O
                         net (fo=2, routed)           1.362    10.395    ruler/Digit[1]_i_52_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.519 r  ruler/Digit[1]_i_22/O
                         net (fo=2, routed)           1.229    11.748    ruler/Digit[1]_i_22_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    11.872 r  ruler/Digit[1]_i_26/O
                         net (fo=1, routed)           0.000    11.872    ruler/Digit[1]_i_26_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.270 r  ruler/Digit_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.270    ruler/Digit_reg[1]_i_10_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.583 r  ruler/Digit_reg[3]_i_49/O[3]
                         net (fo=10, routed)          1.652    14.235    ruler/Digit_reg[3]_i_49_n_4
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.306    14.541 r  ruler/Digit[1]_i_352/O
                         net (fo=2, routed)           0.903    15.444    ruler/Digit[1]_i_352_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.124    15.568 r  ruler/Digit[1]_i_356/O
                         net (fo=1, routed)           0.000    15.568    ruler/Digit[1]_i_356_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.948 r  ruler/Digit_reg[1]_i_246/CO[3]
                         net (fo=1, routed)           0.000    15.948    ruler/Digit_reg[1]_i_246_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.065 r  ruler/Digit_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000    16.065    ruler/Digit_reg[1]_i_169_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.182 r  ruler/Digit_reg[1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.182    ruler/Digit_reg[1]_i_69_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.505 r  ruler/Digit_reg[1]_i_32/O[1]
                         net (fo=3, routed)           1.102    17.607    reader/Digit_reg[1]_i_29[1]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.306    17.913 r  reader/Digit[1]_i_68/O
                         net (fo=1, routed)           0.000    17.913    ruler/Digit_reg[1]_i_11_0[0]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.426 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.426    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.680 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          1.345    20.024    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.367    20.391 r  ruler/servo_offset_i_40/O
                         net (fo=1, routed)           0.000    20.391    control/servo_offset_2[3]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.767 r  control/servo_offset_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.767    control/servo_offset_i_22_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.884 r  control/servo_offset_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.884    control/servo_offset_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.207 f  control/servo_offset_i_20/O[1]
                         net (fo=3, routed)           1.227    22.435    control/error_raw[9]
    SLICE_X7Y90          LUT1 (Prop_lut1_I0_O)        0.306    22.741 r  control/servo_offset_i_65/O
                         net (fo=1, routed)           0.000    22.741    control/p_0_in[9]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.273 r  control/servo_offset_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.273    ruler/servo_offset_i_47_0[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.495 r  ruler/servo_offset_i_55/O[0]
                         net (fo=1, routed)           0.873    24.367    ruler/abs_error0[13]
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.299    24.666 r  ruler/servo_offset_i_47/O
                         net (fo=1, routed)           0.830    25.497    control/servo_offset_1
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124    25.621 r  control/servo_offset_i_23/O
                         net (fo=2, routed)           0.918    26.539    control/servo_offset_i_23_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    26.663 r  control/servo_offset_i_17/O
                         net (fo=2, routed)           1.155    27.817    control/servo_offset1
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_INMODE[2]_P[14])
                                                      5.283    33.100 r  control/servo_offset/P[14]
                         net (fo=1, routed)           1.154    34.254    control/servo_offset_n_91
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    34.891 r  control/servo_raw_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.891    control/servo_raw_carry__1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.110 r  control/servo_raw_carry__2/O[0]
                         net (fo=2, routed)           0.824    35.934    control/servo_raw[18]
    SLICE_X13Y96         LUT4 (Prop_lut4_I2_O)        0.295    36.229 r  control/servo_smooth2_carry__3_i_9/O
                         net (fo=1, routed)           0.573    36.802    control/servo_smooth2_carry__3_i_9_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I4_O)        0.124    36.926 r  control/servo_smooth2_carry__3_i_8/O
                         net (fo=3, routed)           1.150    38.076    control/servo_smooth2_carry__3_i_8_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.124    38.200 r  control/servo_smooth2_carry_i_9/O
                         net (fo=26, routed)          1.279    39.478    control/servo_smooth2_carry_i_9_n_0
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.124    39.602 r  control/servo_smooth2_carry_i_7/O
                         net (fo=1, routed)           0.000    39.602    control/servo_smooth2_carry_i_7_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.135 r  control/servo_smooth2_carry/CO[3]
                         net (fo=1, routed)           0.000    40.135    control/servo_smooth2_carry_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.252 r  control/servo_smooth2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.252    control/servo_smooth2_carry__0_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.369 r  control/servo_smooth2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.369    control/servo_smooth2_carry__1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.486 r  control/servo_smooth2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.486    control/servo_smooth2_carry__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.603 r  control/servo_smooth2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.603    control/servo_smooth2_carry__3_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.720 r  control/servo_smooth2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.720    control/servo_smooth2_carry__4_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.035 r  control/servo_smooth2_carry__5/O[3]
                         net (fo=2, routed)           0.879    41.915    control/servo_smooth2_carry__5_n_4
    SLICE_X11Y98         LUT2 (Prop_lut2_I0_O)        0.307    42.222 r  control/servo_smooth[20]_i_2/O
                         net (fo=1, routed)           0.000    42.222    control/servo_smooth[20]_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.623 r  control/servo_smooth_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.623    control/servo_smooth_reg[20]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.862 r  control/servo_smooth_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    42.862    control/servo_smooth_reg[24]_i_1_n_5
    SLICE_X11Y99         FDRE                                         r  control/servo_smooth_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/servo_smooth_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.846ns  (logic 18.261ns (42.620%)  route 24.585ns (57.380%))
  Logic Levels:           50  (CARRY4=30 DSP48E1=1 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  reader/echo_period_reg[13]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[13]/Q
                         net (fo=33, routed)          3.345     3.801    reader/Q[12]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.925 r  reader/Digit[1]_i_391/O
                         net (fo=1, routed)           0.000     3.925    ruler/Digit[1]_i_298_0[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.458 r  ruler/Digit_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000     4.458    ruler/Digit_reg[1]_i_306_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  ruler/Digit_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.575    ruler/Digit_reg[1]_i_206_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 r  ruler/Digit_reg[1]_i_236/CO[3]
                         net (fo=1, routed)           0.000     4.692    ruler/Digit_reg[1]_i_236_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.015 r  ruler/Digit_reg[1]_i_235/O[1]
                         net (fo=3, routed)           1.286     6.302    reader/Digit_reg[1]_i_51[1]
    SLICE_X13Y78         LUT3 (Prop_lut3_I1_O)        0.306     6.608 r  reader/Digit[1]_i_144/O
                         net (fo=1, routed)           0.635     7.242    ruler/Digit[1]_i_46_0[3]
    SLICE_X11Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.627 r  ruler/Digit_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.627    ruler/Digit_reg[1]_i_57_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  ruler/Digit_reg[1]_i_51/O[2]
                         net (fo=3, routed)           0.865     8.731    ruler/Digit_reg[1]_i_51_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I1_O)        0.302     9.033 r  ruler/Digit[1]_i_52/O
                         net (fo=2, routed)           1.362    10.395    ruler/Digit[1]_i_52_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.519 r  ruler/Digit[1]_i_22/O
                         net (fo=2, routed)           1.229    11.748    ruler/Digit[1]_i_22_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    11.872 r  ruler/Digit[1]_i_26/O
                         net (fo=1, routed)           0.000    11.872    ruler/Digit[1]_i_26_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.270 r  ruler/Digit_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.270    ruler/Digit_reg[1]_i_10_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.583 r  ruler/Digit_reg[3]_i_49/O[3]
                         net (fo=10, routed)          1.652    14.235    ruler/Digit_reg[3]_i_49_n_4
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.306    14.541 r  ruler/Digit[1]_i_352/O
                         net (fo=2, routed)           0.903    15.444    ruler/Digit[1]_i_352_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.124    15.568 r  ruler/Digit[1]_i_356/O
                         net (fo=1, routed)           0.000    15.568    ruler/Digit[1]_i_356_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.948 r  ruler/Digit_reg[1]_i_246/CO[3]
                         net (fo=1, routed)           0.000    15.948    ruler/Digit_reg[1]_i_246_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.065 r  ruler/Digit_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000    16.065    ruler/Digit_reg[1]_i_169_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.182 r  ruler/Digit_reg[1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.182    ruler/Digit_reg[1]_i_69_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.505 r  ruler/Digit_reg[1]_i_32/O[1]
                         net (fo=3, routed)           1.102    17.607    reader/Digit_reg[1]_i_29[1]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.306    17.913 r  reader/Digit[1]_i_68/O
                         net (fo=1, routed)           0.000    17.913    ruler/Digit_reg[1]_i_11_0[0]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.426 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.426    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.680 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          1.345    20.024    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.367    20.391 r  ruler/servo_offset_i_40/O
                         net (fo=1, routed)           0.000    20.391    control/servo_offset_2[3]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.767 r  control/servo_offset_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.767    control/servo_offset_i_22_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.884 r  control/servo_offset_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.884    control/servo_offset_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.207 f  control/servo_offset_i_20/O[1]
                         net (fo=3, routed)           1.227    22.435    control/error_raw[9]
    SLICE_X7Y90          LUT1 (Prop_lut1_I0_O)        0.306    22.741 r  control/servo_offset_i_65/O
                         net (fo=1, routed)           0.000    22.741    control/p_0_in[9]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.273 r  control/servo_offset_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.273    ruler/servo_offset_i_47_0[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.495 r  ruler/servo_offset_i_55/O[0]
                         net (fo=1, routed)           0.873    24.367    ruler/abs_error0[13]
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.299    24.666 r  ruler/servo_offset_i_47/O
                         net (fo=1, routed)           0.830    25.497    control/servo_offset_1
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124    25.621 r  control/servo_offset_i_23/O
                         net (fo=2, routed)           0.918    26.539    control/servo_offset_i_23_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    26.663 r  control/servo_offset_i_17/O
                         net (fo=2, routed)           1.155    27.817    control/servo_offset1
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_INMODE[2]_P[14])
                                                      5.283    33.100 r  control/servo_offset/P[14]
                         net (fo=1, routed)           1.154    34.254    control/servo_offset_n_91
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    34.891 r  control/servo_raw_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.891    control/servo_raw_carry__1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.110 r  control/servo_raw_carry__2/O[0]
                         net (fo=2, routed)           0.824    35.934    control/servo_raw[18]
    SLICE_X13Y96         LUT4 (Prop_lut4_I2_O)        0.295    36.229 r  control/servo_smooth2_carry__3_i_9/O
                         net (fo=1, routed)           0.573    36.802    control/servo_smooth2_carry__3_i_9_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I4_O)        0.124    36.926 r  control/servo_smooth2_carry__3_i_8/O
                         net (fo=3, routed)           1.150    38.076    control/servo_smooth2_carry__3_i_8_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.124    38.200 r  control/servo_smooth2_carry_i_9/O
                         net (fo=26, routed)          1.279    39.478    control/servo_smooth2_carry_i_9_n_0
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.124    39.602 r  control/servo_smooth2_carry_i_7/O
                         net (fo=1, routed)           0.000    39.602    control/servo_smooth2_carry_i_7_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.135 r  control/servo_smooth2_carry/CO[3]
                         net (fo=1, routed)           0.000    40.135    control/servo_smooth2_carry_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.252 r  control/servo_smooth2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.252    control/servo_smooth2_carry__0_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.369 r  control/servo_smooth2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.369    control/servo_smooth2_carry__1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.486 r  control/servo_smooth2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.486    control/servo_smooth2_carry__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.603 r  control/servo_smooth2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.603    control/servo_smooth2_carry__3_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.720 r  control/servo_smooth2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.720    control/servo_smooth2_carry__4_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.035 r  control/servo_smooth2_carry__5/O[3]
                         net (fo=2, routed)           0.879    41.915    control/servo_smooth2_carry__5_n_4
    SLICE_X11Y98         LUT2 (Prop_lut2_I0_O)        0.307    42.222 r  control/servo_smooth[20]_i_2/O
                         net (fo=1, routed)           0.000    42.222    control/servo_smooth[20]_i_2_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.623 r  control/servo_smooth_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.623    control/servo_smooth_reg[20]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    42.846 r  control/servo_smooth_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    42.846    control/servo_smooth_reg[24]_i_1_n_7
    SLICE_X11Y99         FDRE                                         r  control/servo_smooth_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/servo_smooth_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.840ns  (logic 18.255ns (42.612%)  route 24.585ns (57.388%))
  Logic Levels:           49  (CARRY4=29 DSP48E1=1 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  reader/echo_period_reg[13]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[13]/Q
                         net (fo=33, routed)          3.345     3.801    reader/Q[12]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.925 r  reader/Digit[1]_i_391/O
                         net (fo=1, routed)           0.000     3.925    ruler/Digit[1]_i_298_0[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.458 r  ruler/Digit_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000     4.458    ruler/Digit_reg[1]_i_306_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  ruler/Digit_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.575    ruler/Digit_reg[1]_i_206_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 r  ruler/Digit_reg[1]_i_236/CO[3]
                         net (fo=1, routed)           0.000     4.692    ruler/Digit_reg[1]_i_236_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.015 r  ruler/Digit_reg[1]_i_235/O[1]
                         net (fo=3, routed)           1.286     6.302    reader/Digit_reg[1]_i_51[1]
    SLICE_X13Y78         LUT3 (Prop_lut3_I1_O)        0.306     6.608 r  reader/Digit[1]_i_144/O
                         net (fo=1, routed)           0.635     7.242    ruler/Digit[1]_i_46_0[3]
    SLICE_X11Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.627 r  ruler/Digit_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.627    ruler/Digit_reg[1]_i_57_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  ruler/Digit_reg[1]_i_51/O[2]
                         net (fo=3, routed)           0.865     8.731    ruler/Digit_reg[1]_i_51_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I1_O)        0.302     9.033 r  ruler/Digit[1]_i_52/O
                         net (fo=2, routed)           1.362    10.395    ruler/Digit[1]_i_52_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.519 r  ruler/Digit[1]_i_22/O
                         net (fo=2, routed)           1.229    11.748    ruler/Digit[1]_i_22_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    11.872 r  ruler/Digit[1]_i_26/O
                         net (fo=1, routed)           0.000    11.872    ruler/Digit[1]_i_26_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.270 r  ruler/Digit_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.270    ruler/Digit_reg[1]_i_10_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.583 r  ruler/Digit_reg[3]_i_49/O[3]
                         net (fo=10, routed)          1.652    14.235    ruler/Digit_reg[3]_i_49_n_4
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.306    14.541 r  ruler/Digit[1]_i_352/O
                         net (fo=2, routed)           0.903    15.444    ruler/Digit[1]_i_352_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.124    15.568 r  ruler/Digit[1]_i_356/O
                         net (fo=1, routed)           0.000    15.568    ruler/Digit[1]_i_356_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.948 r  ruler/Digit_reg[1]_i_246/CO[3]
                         net (fo=1, routed)           0.000    15.948    ruler/Digit_reg[1]_i_246_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.065 r  ruler/Digit_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000    16.065    ruler/Digit_reg[1]_i_169_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.182 r  ruler/Digit_reg[1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.182    ruler/Digit_reg[1]_i_69_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.505 r  ruler/Digit_reg[1]_i_32/O[1]
                         net (fo=3, routed)           1.102    17.607    reader/Digit_reg[1]_i_29[1]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.306    17.913 r  reader/Digit[1]_i_68/O
                         net (fo=1, routed)           0.000    17.913    ruler/Digit_reg[1]_i_11_0[0]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.426 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.426    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.680 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          1.345    20.024    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.367    20.391 r  ruler/servo_offset_i_40/O
                         net (fo=1, routed)           0.000    20.391    control/servo_offset_2[3]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.767 r  control/servo_offset_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.767    control/servo_offset_i_22_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.884 r  control/servo_offset_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.884    control/servo_offset_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.207 f  control/servo_offset_i_20/O[1]
                         net (fo=3, routed)           1.227    22.435    control/error_raw[9]
    SLICE_X7Y90          LUT1 (Prop_lut1_I0_O)        0.306    22.741 r  control/servo_offset_i_65/O
                         net (fo=1, routed)           0.000    22.741    control/p_0_in[9]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.273 r  control/servo_offset_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.273    ruler/servo_offset_i_47_0[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.495 r  ruler/servo_offset_i_55/O[0]
                         net (fo=1, routed)           0.873    24.367    ruler/abs_error0[13]
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.299    24.666 r  ruler/servo_offset_i_47/O
                         net (fo=1, routed)           0.830    25.497    control/servo_offset_1
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124    25.621 r  control/servo_offset_i_23/O
                         net (fo=2, routed)           0.918    26.539    control/servo_offset_i_23_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    26.663 r  control/servo_offset_i_17/O
                         net (fo=2, routed)           1.155    27.817    control/servo_offset1
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_INMODE[2]_P[14])
                                                      5.283    33.100 r  control/servo_offset/P[14]
                         net (fo=1, routed)           1.154    34.254    control/servo_offset_n_91
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    34.891 r  control/servo_raw_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.891    control/servo_raw_carry__1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.110 r  control/servo_raw_carry__2/O[0]
                         net (fo=2, routed)           0.824    35.934    control/servo_raw[18]
    SLICE_X13Y96         LUT4 (Prop_lut4_I2_O)        0.295    36.229 r  control/servo_smooth2_carry__3_i_9/O
                         net (fo=1, routed)           0.573    36.802    control/servo_smooth2_carry__3_i_9_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I4_O)        0.124    36.926 r  control/servo_smooth2_carry__3_i_8/O
                         net (fo=3, routed)           1.150    38.076    control/servo_smooth2_carry__3_i_8_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.124    38.200 r  control/servo_smooth2_carry_i_9/O
                         net (fo=26, routed)          1.279    39.478    control/servo_smooth2_carry_i_9_n_0
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.124    39.602 r  control/servo_smooth2_carry_i_7/O
                         net (fo=1, routed)           0.000    39.602    control/servo_smooth2_carry_i_7_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.135 r  control/servo_smooth2_carry/CO[3]
                         net (fo=1, routed)           0.000    40.135    control/servo_smooth2_carry_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.252 r  control/servo_smooth2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.252    control/servo_smooth2_carry__0_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.369 r  control/servo_smooth2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.369    control/servo_smooth2_carry__1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.486 r  control/servo_smooth2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.486    control/servo_smooth2_carry__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.603 r  control/servo_smooth2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.603    control/servo_smooth2_carry__3_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.918 r  control/servo_smooth2_carry__4/O[3]
                         net (fo=2, routed)           0.879    41.798    control/servo_smooth2_carry__4_n_4
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.307    42.105 r  control/servo_smooth[16]_i_2/O
                         net (fo=1, routed)           0.000    42.105    control/servo_smooth[16]_i_2_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.506 r  control/servo_smooth_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.506    control/servo_smooth_reg[16]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.840 r  control/servo_smooth_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    42.840    control/servo_smooth_reg[20]_i_1_n_6
    SLICE_X11Y98         FDRE                                         r  control/servo_smooth_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/servo_smooth_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.819ns  (logic 18.234ns (42.584%)  route 24.585ns (57.416%))
  Logic Levels:           49  (CARRY4=29 DSP48E1=1 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=5 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  reader/echo_period_reg[13]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[13]/Q
                         net (fo=33, routed)          3.345     3.801    reader/Q[12]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.124     3.925 r  reader/Digit[1]_i_391/O
                         net (fo=1, routed)           0.000     3.925    ruler/Digit[1]_i_298_0[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.458 r  ruler/Digit_reg[1]_i_306/CO[3]
                         net (fo=1, routed)           0.000     4.458    ruler/Digit_reg[1]_i_306_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.575 r  ruler/Digit_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.000     4.575    ruler/Digit_reg[1]_i_206_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.692 r  ruler/Digit_reg[1]_i_236/CO[3]
                         net (fo=1, routed)           0.000     4.692    ruler/Digit_reg[1]_i_236_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.015 r  ruler/Digit_reg[1]_i_235/O[1]
                         net (fo=3, routed)           1.286     6.302    reader/Digit_reg[1]_i_51[1]
    SLICE_X13Y78         LUT3 (Prop_lut3_I1_O)        0.306     6.608 r  reader/Digit[1]_i_144/O
                         net (fo=1, routed)           0.635     7.242    ruler/Digit[1]_i_46_0[3]
    SLICE_X11Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.627 r  ruler/Digit_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     7.627    ruler/Digit_reg[1]_i_57_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  ruler/Digit_reg[1]_i_51/O[2]
                         net (fo=3, routed)           0.865     8.731    ruler/Digit_reg[1]_i_51_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I1_O)        0.302     9.033 r  ruler/Digit[1]_i_52/O
                         net (fo=2, routed)           1.362    10.395    ruler/Digit[1]_i_52_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.519 r  ruler/Digit[1]_i_22/O
                         net (fo=2, routed)           1.229    11.748    ruler/Digit[1]_i_22_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    11.872 r  ruler/Digit[1]_i_26/O
                         net (fo=1, routed)           0.000    11.872    ruler/Digit[1]_i_26_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.270 r  ruler/Digit_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.270    ruler/Digit_reg[1]_i_10_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.583 r  ruler/Digit_reg[3]_i_49/O[3]
                         net (fo=10, routed)          1.652    14.235    ruler/Digit_reg[3]_i_49_n_4
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.306    14.541 r  ruler/Digit[1]_i_352/O
                         net (fo=2, routed)           0.903    15.444    ruler/Digit[1]_i_352_n_0
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.124    15.568 r  ruler/Digit[1]_i_356/O
                         net (fo=1, routed)           0.000    15.568    ruler/Digit[1]_i_356_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.948 r  ruler/Digit_reg[1]_i_246/CO[3]
                         net (fo=1, routed)           0.000    15.948    ruler/Digit_reg[1]_i_246_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.065 r  ruler/Digit_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000    16.065    ruler/Digit_reg[1]_i_169_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.182 r  ruler/Digit_reg[1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.182    ruler/Digit_reg[1]_i_69_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.505 r  ruler/Digit_reg[1]_i_32/O[1]
                         net (fo=3, routed)           1.102    17.607    reader/Digit_reg[1]_i_29[1]
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.306    17.913 r  reader/Digit[1]_i_68/O
                         net (fo=1, routed)           0.000    17.913    ruler/Digit_reg[1]_i_11_0[0]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.426 r  ruler/Digit_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.426    ruler/Digit_reg[1]_i_29_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.680 r  ruler/Digit_reg[1]_i_11/CO[0]
                         net (fo=32, routed)          1.345    20.024    ruler/Digit_reg[1]_i_11_n_3
    SLICE_X6Y83          LUT6 (Prop_lut6_I4_O)        0.367    20.391 r  ruler/servo_offset_i_40/O
                         net (fo=1, routed)           0.000    20.391    control/servo_offset_2[3]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.767 r  control/servo_offset_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.767    control/servo_offset_i_22_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.884 r  control/servo_offset_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.884    control/servo_offset_i_21_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.207 f  control/servo_offset_i_20/O[1]
                         net (fo=3, routed)           1.227    22.435    control/error_raw[9]
    SLICE_X7Y90          LUT1 (Prop_lut1_I0_O)        0.306    22.741 r  control/servo_offset_i_65/O
                         net (fo=1, routed)           0.000    22.741    control/p_0_in[9]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.273 r  control/servo_offset_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.273    ruler/servo_offset_i_47_0[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.495 r  ruler/servo_offset_i_55/O[0]
                         net (fo=1, routed)           0.873    24.367    ruler/abs_error0[13]
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.299    24.666 r  ruler/servo_offset_i_47/O
                         net (fo=1, routed)           0.830    25.497    control/servo_offset_1
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.124    25.621 r  control/servo_offset_i_23/O
                         net (fo=2, routed)           0.918    26.539    control/servo_offset_i_23_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    26.663 r  control/servo_offset_i_17/O
                         net (fo=2, routed)           1.155    27.817    control/servo_offset1
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_INMODE[2]_P[14])
                                                      5.283    33.100 r  control/servo_offset/P[14]
                         net (fo=1, routed)           1.154    34.254    control/servo_offset_n_91
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    34.891 r  control/servo_raw_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.891    control/servo_raw_carry__1_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.110 r  control/servo_raw_carry__2/O[0]
                         net (fo=2, routed)           0.824    35.934    control/servo_raw[18]
    SLICE_X13Y96         LUT4 (Prop_lut4_I2_O)        0.295    36.229 r  control/servo_smooth2_carry__3_i_9/O
                         net (fo=1, routed)           0.573    36.802    control/servo_smooth2_carry__3_i_9_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I4_O)        0.124    36.926 r  control/servo_smooth2_carry__3_i_8/O
                         net (fo=3, routed)           1.150    38.076    control/servo_smooth2_carry__3_i_8_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.124    38.200 r  control/servo_smooth2_carry_i_9/O
                         net (fo=26, routed)          1.279    39.478    control/servo_smooth2_carry_i_9_n_0
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.124    39.602 r  control/servo_smooth2_carry_i_7/O
                         net (fo=1, routed)           0.000    39.602    control/servo_smooth2_carry_i_7_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.135 r  control/servo_smooth2_carry/CO[3]
                         net (fo=1, routed)           0.000    40.135    control/servo_smooth2_carry_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.252 r  control/servo_smooth2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.252    control/servo_smooth2_carry__0_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.369 r  control/servo_smooth2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.369    control/servo_smooth2_carry__1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.486 r  control/servo_smooth2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.486    control/servo_smooth2_carry__2_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.603 r  control/servo_smooth2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.603    control/servo_smooth2_carry__3_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.918 r  control/servo_smooth2_carry__4/O[3]
                         net (fo=2, routed)           0.879    41.798    control/servo_smooth2_carry__4_n_4
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.307    42.105 r  control/servo_smooth[16]_i_2/O
                         net (fo=1, routed)           0.000    42.105    control/servo_smooth[16]_i_2_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.506 r  control/servo_smooth_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.506    control/servo_smooth_reg[16]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.819 r  control/servo_smooth_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    42.819    control/servo_smooth_reg[20]_i_1_n_4
    SLICE_X11Y98         FDRE                                         r  control/servo_smooth_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reader/FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/FSM_onehot_State_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE                         0.000     0.000 r  reader/FSM_onehot_State_reg[2]/C
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  reader/FSM_onehot_State_reg[2]/Q
                         net (fo=3, routed)           0.131     0.259    reader/FSM_onehot_State_reg_n_0_[2]
    SLICE_X4Y93          FDRE                                         r  reader/FSM_onehot_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.206%)  route 0.124ns (46.794%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[2]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[2]/Q
                         net (fo=2, routed)           0.124     0.265    reader/echo_pulse_time_reg[2]
    SLICE_X4Y82          FDRE                                         r  reader/echo_period_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[24]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[24]/Q
                         net (fo=2, routed)           0.127     0.268    reader/echo_pulse_time_reg[24]
    SLICE_X6Y88          FDRE                                         r  reader/echo_period_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[25]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[25]/Q
                         net (fo=2, routed)           0.127     0.268    reader/echo_pulse_time_reg[25]
    SLICE_X6Y88          FDRE                                         r  reader/echo_period_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[26]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[26]/Q
                         net (fo=2, routed)           0.127     0.268    reader/echo_pulse_time_reg[26]
    SLICE_X6Y88          FDRE                                         r  reader/echo_period_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.446%)  route 0.128ns (47.554%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[8]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[8]/Q
                         net (fo=2, routed)           0.128     0.269    reader/echo_pulse_time_reg[8]
    SLICE_X5Y84          FDRE                                         r  reader/echo_period_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.446%)  route 0.128ns (47.554%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[9]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[9]/Q
                         net (fo=2, routed)           0.128     0.269    reader/echo_pulse_time_reg[9]
    SLICE_X5Y84          FDRE                                         r  reader/echo_period_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/servo_smooth_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/servo_input_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.276%)  route 0.134ns (48.725%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE                         0.000     0.000 r  control/servo_smooth_reg[13]/C
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/servo_smooth_reg[13]/Q
                         net (fo=5, routed)           0.134     0.275    control/servo_smooth_reg[13]
    SLICE_X10Y95         FDRE                                         r  control/servo_input_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/servo_smooth_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/servo_input_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.643%)  route 0.137ns (49.357%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE                         0.000     0.000 r  control/servo_smooth_reg[0]/C
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/servo_smooth_reg[0]/Q
                         net (fo=4, routed)           0.137     0.278    control/servo_smooth_reg[0]
    SLICE_X11Y91         FDRE                                         r  control/servo_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/servo_smooth_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/servo_input_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.351%)  route 0.151ns (51.649%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE                         0.000     0.000 r  control/servo_smooth_reg[2]/C
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/servo_smooth_reg[2]/Q
                         net (fo=4, routed)           0.151     0.292    control/servo_smooth_reg[2]
    SLICE_X11Y91         FDRE                                         r  control/servo_input_reg[2]/D
  -------------------------------------------------------------------    -------------------





