OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0223]     Created 24 technology layers
[INFO ODB-0224]     Created 9 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef
[INFO ODB-0225]     Created 212 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef
[INFO ODB-0222] Reading LEF file: ./designs/asap7/swerv_wrapper/lef/fakeram7_2048x39.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/asap7/swerv_wrapper/lef/fakeram7_2048x39.lef
[INFO ODB-0222] Reading LEF file: ./designs/asap7/swerv_wrapper/lef/fakeram7_256x34.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/asap7/swerv_wrapper/lef/fakeram7_256x34.lef
[INFO ODB-0222] Reading LEF file: ./designs/asap7/swerv_wrapper/lef/fakeram7_64x21.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/asap7/swerv_wrapper/lef/fakeram7_64x21.lef

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 92 unclocked register/latch pins.
Warning: There are 492 unconstrained endpoints.
number instances in verilog is 102459
[WARNING IFP-0028] Core area lower left (5.000, 5.000) snapped to (5.022, 5.130).
[INFO IFP-0001] Added 2184 rows of 9999 site asap7sc7p5t with height 1.
[INFO RSZ-0026] Removed 10674 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Warning: There are 92 unclocked register/latch pins.
Warning: There are 492 unconstrained endpoints.

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 46133 u^2 14% utilization.
Elapsed time: 0:18.66[h:]min:sec. CPU time: user 18.52 sys 0.13 (99%). Peak memory: 629396KB.
