/// Auto-generated bit field definitions for TCC0
/// Family: samd21
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samd21::tcc0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// TCC0 Bit Field Definitions
// ============================================================================

/// CTRLA - Control A
namespace ctrla {
    /// Software Reset
    /// Position: 0, Width: 1
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Enhanced Resolution
    /// Position: 5, Width: 2
    using RESOLUTION = BitField<5, 2>;
    constexpr uint32_t RESOLUTION_Pos = 5;
    constexpr uint32_t RESOLUTION_Msk = RESOLUTION::mask;
    /// Enumerated values for RESOLUTION
    namespace resolution {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t DITH4 = 1;
        constexpr uint32_t DITH5 = 2;
        constexpr uint32_t DITH6 = 3;
    }

    /// Prescaler
    /// Position: 8, Width: 3
    using PRESCALER = BitField<8, 3>;
    constexpr uint32_t PRESCALER_Pos = 8;
    constexpr uint32_t PRESCALER_Msk = PRESCALER::mask;
    /// Enumerated values for PRESCALER
    namespace prescaler {
        constexpr uint32_t DIV1 = 0;
        constexpr uint32_t DIV2 = 1;
        constexpr uint32_t DIV4 = 2;
        constexpr uint32_t DIV8 = 3;
        constexpr uint32_t DIV16 = 4;
        constexpr uint32_t DIV64 = 5;
        constexpr uint32_t DIV256 = 6;
        constexpr uint32_t DIV1024 = 7;
    }

    /// Run in Standby
    /// Position: 11, Width: 1
    using RUNSTDBY = BitField<11, 1>;
    constexpr uint32_t RUNSTDBY_Pos = 11;
    constexpr uint32_t RUNSTDBY_Msk = RUNSTDBY::mask;

    /// Prescaler and Counter Synchronization Selection
    /// Position: 12, Width: 2
    using PRESCSYNC = BitField<12, 2>;
    constexpr uint32_t PRESCSYNC_Pos = 12;
    constexpr uint32_t PRESCSYNC_Msk = PRESCSYNC::mask;
    /// Enumerated values for PRESCSYNC
    namespace prescsync {
        constexpr uint32_t GCLK = 0;
        constexpr uint32_t PRESC = 1;
        constexpr uint32_t RESYNC = 2;
    }

    /// Auto Lock
    /// Position: 14, Width: 1
    using ALOCK = BitField<14, 1>;
    constexpr uint32_t ALOCK_Pos = 14;
    constexpr uint32_t ALOCK_Msk = ALOCK::mask;

    /// Capture Channel 0 Enable
    /// Position: 24, Width: 1
    using CPTEN0 = BitField<24, 1>;
    constexpr uint32_t CPTEN0_Pos = 24;
    constexpr uint32_t CPTEN0_Msk = CPTEN0::mask;

    /// Capture Channel 1 Enable
    /// Position: 25, Width: 1
    using CPTEN1 = BitField<25, 1>;
    constexpr uint32_t CPTEN1_Pos = 25;
    constexpr uint32_t CPTEN1_Msk = CPTEN1::mask;

    /// Capture Channel 2 Enable
    /// Position: 26, Width: 1
    using CPTEN2 = BitField<26, 1>;
    constexpr uint32_t CPTEN2_Pos = 26;
    constexpr uint32_t CPTEN2_Msk = CPTEN2::mask;

    /// Capture Channel 3 Enable
    /// Position: 27, Width: 1
    using CPTEN3 = BitField<27, 1>;
    constexpr uint32_t CPTEN3_Pos = 27;
    constexpr uint32_t CPTEN3_Msk = CPTEN3::mask;

}  // namespace ctrla

/// CTRLBCLR - Control B Clear
namespace ctrlbclr {
    /// Counter Direction
    /// Position: 0, Width: 1
    using DIR = BitField<0, 1>;
    constexpr uint32_t DIR_Pos = 0;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// Lock Update
    /// Position: 1, Width: 1
    using LUPD = BitField<1, 1>;
    constexpr uint32_t LUPD_Pos = 1;
    constexpr uint32_t LUPD_Msk = LUPD::mask;

    /// One-Shot
    /// Position: 2, Width: 1
    using ONESHOT = BitField<2, 1>;
    constexpr uint32_t ONESHOT_Pos = 2;
    constexpr uint32_t ONESHOT_Msk = ONESHOT::mask;

    /// Ramp Index Command
    /// Position: 3, Width: 2
    using IDXCMD = BitField<3, 2>;
    constexpr uint32_t IDXCMD_Pos = 3;
    constexpr uint32_t IDXCMD_Msk = IDXCMD::mask;
    /// Enumerated values for IDXCMD
    namespace idxcmd {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t HOLD = 3;
    }

    /// TCC Command
    /// Position: 5, Width: 3
    using CMD = BitField<5, 3>;
    constexpr uint32_t CMD_Pos = 5;
    constexpr uint32_t CMD_Msk = CMD::mask;
    /// Enumerated values for CMD
    namespace cmd {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RETRIGGER = 1;
        constexpr uint32_t STOP = 2;
        constexpr uint32_t UPDATE = 3;
        constexpr uint32_t READSYNC = 4;
    }

}  // namespace ctrlbclr

/// CTRLBSET - Control B Set
namespace ctrlbset {
    /// Counter Direction
    /// Position: 0, Width: 1
    using DIR = BitField<0, 1>;
    constexpr uint32_t DIR_Pos = 0;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// Lock Update
    /// Position: 1, Width: 1
    using LUPD = BitField<1, 1>;
    constexpr uint32_t LUPD_Pos = 1;
    constexpr uint32_t LUPD_Msk = LUPD::mask;

    /// One-Shot
    /// Position: 2, Width: 1
    using ONESHOT = BitField<2, 1>;
    constexpr uint32_t ONESHOT_Pos = 2;
    constexpr uint32_t ONESHOT_Msk = ONESHOT::mask;

    /// Ramp Index Command
    /// Position: 3, Width: 2
    using IDXCMD = BitField<3, 2>;
    constexpr uint32_t IDXCMD_Pos = 3;
    constexpr uint32_t IDXCMD_Msk = IDXCMD::mask;
    /// Enumerated values for IDXCMD
    namespace idxcmd {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t HOLD = 3;
    }

    /// TCC Command
    /// Position: 5, Width: 3
    using CMD = BitField<5, 3>;
    constexpr uint32_t CMD_Pos = 5;
    constexpr uint32_t CMD_Msk = CMD::mask;
    /// Enumerated values for CMD
    namespace cmd {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RETRIGGER = 1;
        constexpr uint32_t STOP = 2;
        constexpr uint32_t UPDATE = 3;
        constexpr uint32_t READSYNC = 4;
    }

}  // namespace ctrlbset

/// SYNCBUSY - Synchronization Busy
namespace syncbusy {
    /// Swrst Busy
    /// Position: 0, Width: 1
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Enable Busy
    /// Position: 1, Width: 1
    using ENABLE = BitField<1, 1>;
    constexpr uint32_t ENABLE_Pos = 1;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Ctrlb Busy
    /// Position: 2, Width: 1
    using CTRLB = BitField<2, 1>;
    constexpr uint32_t CTRLB_Pos = 2;
    constexpr uint32_t CTRLB_Msk = CTRLB::mask;

    /// Status Busy
    /// Position: 3, Width: 1
    using STATUS = BitField<3, 1>;
    constexpr uint32_t STATUS_Pos = 3;
    constexpr uint32_t STATUS_Msk = STATUS::mask;

    /// Count Busy
    /// Position: 4, Width: 1
    using COUNT = BitField<4, 1>;
    constexpr uint32_t COUNT_Pos = 4;
    constexpr uint32_t COUNT_Msk = COUNT::mask;

    /// Pattern Busy
    /// Position: 5, Width: 1
    using PATT = BitField<5, 1>;
    constexpr uint32_t PATT_Pos = 5;
    constexpr uint32_t PATT_Msk = PATT::mask;

    /// Wave Busy
    /// Position: 6, Width: 1
    using WAVE = BitField<6, 1>;
    constexpr uint32_t WAVE_Pos = 6;
    constexpr uint32_t WAVE_Msk = WAVE::mask;

    /// Period busy
    /// Position: 7, Width: 1
    using PER = BitField<7, 1>;
    constexpr uint32_t PER_Pos = 7;
    constexpr uint32_t PER_Msk = PER::mask;

    /// Compare Channel 0 Busy
    /// Position: 8, Width: 1
    using CC0 = BitField<8, 1>;
    constexpr uint32_t CC0_Pos = 8;
    constexpr uint32_t CC0_Msk = CC0::mask;

    /// Compare Channel 1 Busy
    /// Position: 9, Width: 1
    using CC1 = BitField<9, 1>;
    constexpr uint32_t CC1_Pos = 9;
    constexpr uint32_t CC1_Msk = CC1::mask;

    /// Compare Channel 2 Busy
    /// Position: 10, Width: 1
    using CC2 = BitField<10, 1>;
    constexpr uint32_t CC2_Pos = 10;
    constexpr uint32_t CC2_Msk = CC2::mask;

    /// Compare Channel 3 Busy
    /// Position: 11, Width: 1
    using CC3 = BitField<11, 1>;
    constexpr uint32_t CC3_Pos = 11;
    constexpr uint32_t CC3_Msk = CC3::mask;

    /// Pattern Buffer Busy
    /// Position: 16, Width: 1
    using PATTB = BitField<16, 1>;
    constexpr uint32_t PATTB_Pos = 16;
    constexpr uint32_t PATTB_Msk = PATTB::mask;

    /// Wave Buffer Busy
    /// Position: 17, Width: 1
    using WAVEB = BitField<17, 1>;
    constexpr uint32_t WAVEB_Pos = 17;
    constexpr uint32_t WAVEB_Msk = WAVEB::mask;

    /// Period Buffer Busy
    /// Position: 18, Width: 1
    using PERB = BitField<18, 1>;
    constexpr uint32_t PERB_Pos = 18;
    constexpr uint32_t PERB_Msk = PERB::mask;

    /// Compare Channel Buffer 0 Busy
    /// Position: 19, Width: 1
    using CCB0 = BitField<19, 1>;
    constexpr uint32_t CCB0_Pos = 19;
    constexpr uint32_t CCB0_Msk = CCB0::mask;

    /// Compare Channel Buffer 1 Busy
    /// Position: 20, Width: 1
    using CCB1 = BitField<20, 1>;
    constexpr uint32_t CCB1_Pos = 20;
    constexpr uint32_t CCB1_Msk = CCB1::mask;

    /// Compare Channel Buffer 2 Busy
    /// Position: 21, Width: 1
    using CCB2 = BitField<21, 1>;
    constexpr uint32_t CCB2_Pos = 21;
    constexpr uint32_t CCB2_Msk = CCB2::mask;

    /// Compare Channel Buffer 3 Busy
    /// Position: 22, Width: 1
    using CCB3 = BitField<22, 1>;
    constexpr uint32_t CCB3_Pos = 22;
    constexpr uint32_t CCB3_Msk = CCB3::mask;

}  // namespace syncbusy

/// FCTRLA - Recoverable Fault A Configuration
namespace fctrla {
    /// Fault A Source
    /// Position: 0, Width: 2
    using SRC = BitField<0, 2>;
    constexpr uint32_t SRC_Pos = 0;
    constexpr uint32_t SRC_Msk = SRC::mask;
    /// Enumerated values for SRC
    namespace src {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
        constexpr uint32_t INVERT = 2;
        constexpr uint32_t ALTFAULT = 3;
    }

    /// Fault A Keeper
    /// Position: 3, Width: 1
    using KEEP = BitField<3, 1>;
    constexpr uint32_t KEEP_Pos = 3;
    constexpr uint32_t KEEP_Msk = KEEP::mask;

    /// Fault A Qualification
    /// Position: 4, Width: 1
    using QUAL = BitField<4, 1>;
    constexpr uint32_t QUAL_Pos = 4;
    constexpr uint32_t QUAL_Msk = QUAL::mask;

    /// Fault A Blanking Mode
    /// Position: 5, Width: 2
    using BLANK = BitField<5, 2>;
    constexpr uint32_t BLANK_Pos = 5;
    constexpr uint32_t BLANK_Msk = BLANK::mask;
    /// Enumerated values for BLANK
    namespace blank {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISE = 1;
        constexpr uint32_t FALL = 2;
        constexpr uint32_t BOTH = 3;
    }

    /// Fault A Restart
    /// Position: 7, Width: 1
    using RESTART = BitField<7, 1>;
    constexpr uint32_t RESTART_Pos = 7;
    constexpr uint32_t RESTART_Msk = RESTART::mask;

    /// Fault A Halt Mode
    /// Position: 8, Width: 2
    using HALT = BitField<8, 2>;
    constexpr uint32_t HALT_Pos = 8;
    constexpr uint32_t HALT_Msk = HALT::mask;
    /// Enumerated values for HALT
    namespace halt {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t HW = 1;
        constexpr uint32_t SW = 2;
        constexpr uint32_t NR = 3;
    }

    /// Fault A Capture Channel
    /// Position: 10, Width: 2
    using CHSEL = BitField<10, 2>;
    constexpr uint32_t CHSEL_Pos = 10;
    constexpr uint32_t CHSEL_Msk = CHSEL::mask;
    /// Enumerated values for CHSEL
    namespace chsel {
        constexpr uint32_t CC0 = 0;
        constexpr uint32_t CC1 = 1;
        constexpr uint32_t CC2 = 2;
        constexpr uint32_t CC3 = 3;
    }

    /// Fault A Capture Action
    /// Position: 12, Width: 3
    using CAPTURE = BitField<12, 3>;
    constexpr uint32_t CAPTURE_Pos = 12;
    constexpr uint32_t CAPTURE_Msk = CAPTURE::mask;
    /// Enumerated values for CAPTURE
    namespace capture {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t CAPT = 1;
        constexpr uint32_t CAPTMIN = 2;
        constexpr uint32_t CAPTMAX = 3;
        constexpr uint32_t LOCMIN = 4;
        constexpr uint32_t LOCMAX = 5;
        constexpr uint32_t DERIV0 = 6;
    }

    /// Fault A Blanking Time
    /// Position: 16, Width: 8
    using BLANKVAL = BitField<16, 8>;
    constexpr uint32_t BLANKVAL_Pos = 16;
    constexpr uint32_t BLANKVAL_Msk = BLANKVAL::mask;

    /// Fault A Filter Value
    /// Position: 24, Width: 4
    using FILTERVAL = BitField<24, 4>;
    constexpr uint32_t FILTERVAL_Pos = 24;
    constexpr uint32_t FILTERVAL_Msk = FILTERVAL::mask;

}  // namespace fctrla

/// FCTRLB - Recoverable Fault B Configuration
namespace fctrlb {
    /// Fault B Source
    /// Position: 0, Width: 2
    using SRC = BitField<0, 2>;
    constexpr uint32_t SRC_Pos = 0;
    constexpr uint32_t SRC_Msk = SRC::mask;
    /// Enumerated values for SRC
    namespace src {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
        constexpr uint32_t INVERT = 2;
        constexpr uint32_t ALTFAULT = 3;
    }

    /// Fault B Keeper
    /// Position: 3, Width: 1
    using KEEP = BitField<3, 1>;
    constexpr uint32_t KEEP_Pos = 3;
    constexpr uint32_t KEEP_Msk = KEEP::mask;

    /// Fault B Qualification
    /// Position: 4, Width: 1
    using QUAL = BitField<4, 1>;
    constexpr uint32_t QUAL_Pos = 4;
    constexpr uint32_t QUAL_Msk = QUAL::mask;

    /// Fault B Blanking Mode
    /// Position: 5, Width: 2
    using BLANK = BitField<5, 2>;
    constexpr uint32_t BLANK_Pos = 5;
    constexpr uint32_t BLANK_Msk = BLANK::mask;
    /// Enumerated values for BLANK
    namespace blank {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISE = 1;
        constexpr uint32_t FALL = 2;
        constexpr uint32_t BOTH = 3;
    }

    /// Fault B Restart
    /// Position: 7, Width: 1
    using RESTART = BitField<7, 1>;
    constexpr uint32_t RESTART_Pos = 7;
    constexpr uint32_t RESTART_Msk = RESTART::mask;

    /// Fault B Halt Mode
    /// Position: 8, Width: 2
    using HALT = BitField<8, 2>;
    constexpr uint32_t HALT_Pos = 8;
    constexpr uint32_t HALT_Msk = HALT::mask;
    /// Enumerated values for HALT
    namespace halt {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t HW = 1;
        constexpr uint32_t SW = 2;
        constexpr uint32_t NR = 3;
    }

    /// Fault B Capture Channel
    /// Position: 10, Width: 2
    using CHSEL = BitField<10, 2>;
    constexpr uint32_t CHSEL_Pos = 10;
    constexpr uint32_t CHSEL_Msk = CHSEL::mask;
    /// Enumerated values for CHSEL
    namespace chsel {
        constexpr uint32_t CC0 = 0;
        constexpr uint32_t CC1 = 1;
        constexpr uint32_t CC2 = 2;
        constexpr uint32_t CC3 = 3;
    }

    /// Fault B Capture Action
    /// Position: 12, Width: 3
    using CAPTURE = BitField<12, 3>;
    constexpr uint32_t CAPTURE_Pos = 12;
    constexpr uint32_t CAPTURE_Msk = CAPTURE::mask;
    /// Enumerated values for CAPTURE
    namespace capture {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t CAPT = 1;
        constexpr uint32_t CAPTMIN = 2;
        constexpr uint32_t CAPTMAX = 3;
        constexpr uint32_t LOCMIN = 4;
        constexpr uint32_t LOCMAX = 5;
        constexpr uint32_t DERIV0 = 6;
    }

    /// Fault B Blanking Time
    /// Position: 16, Width: 8
    using BLANKVAL = BitField<16, 8>;
    constexpr uint32_t BLANKVAL_Pos = 16;
    constexpr uint32_t BLANKVAL_Msk = BLANKVAL::mask;

    /// Fault B Filter Value
    /// Position: 24, Width: 4
    using FILTERVAL = BitField<24, 4>;
    constexpr uint32_t FILTERVAL_Pos = 24;
    constexpr uint32_t FILTERVAL_Msk = FILTERVAL::mask;

}  // namespace fctrlb

/// WEXCTRL - Waveform Extension Configuration
namespace wexctrl {
    /// Output Matrix
    /// Position: 0, Width: 2
    using OTMX = BitField<0, 2>;
    constexpr uint32_t OTMX_Pos = 0;
    constexpr uint32_t OTMX_Msk = OTMX::mask;

    /// Dead-time Insertion Generator 0 Enable
    /// Position: 8, Width: 1
    using DTIEN0 = BitField<8, 1>;
    constexpr uint32_t DTIEN0_Pos = 8;
    constexpr uint32_t DTIEN0_Msk = DTIEN0::mask;

    /// Dead-time Insertion Generator 1 Enable
    /// Position: 9, Width: 1
    using DTIEN1 = BitField<9, 1>;
    constexpr uint32_t DTIEN1_Pos = 9;
    constexpr uint32_t DTIEN1_Msk = DTIEN1::mask;

    /// Dead-time Insertion Generator 2 Enable
    /// Position: 10, Width: 1
    using DTIEN2 = BitField<10, 1>;
    constexpr uint32_t DTIEN2_Pos = 10;
    constexpr uint32_t DTIEN2_Msk = DTIEN2::mask;

    /// Dead-time Insertion Generator 3 Enable
    /// Position: 11, Width: 1
    using DTIEN3 = BitField<11, 1>;
    constexpr uint32_t DTIEN3_Pos = 11;
    constexpr uint32_t DTIEN3_Msk = DTIEN3::mask;

    /// Dead-time Low Side Outputs Value
    /// Position: 16, Width: 8
    using DTLS = BitField<16, 8>;
    constexpr uint32_t DTLS_Pos = 16;
    constexpr uint32_t DTLS_Msk = DTLS::mask;

    /// Dead-time High Side Outputs Value
    /// Position: 24, Width: 8
    using DTHS = BitField<24, 8>;
    constexpr uint32_t DTHS_Pos = 24;
    constexpr uint32_t DTHS_Msk = DTHS::mask;

}  // namespace wexctrl

/// DRVCTRL - Driver Control
namespace drvctrl {
    /// Non-Recoverable State 0 Output Enable
    /// Position: 0, Width: 1
    using NRE0 = BitField<0, 1>;
    constexpr uint32_t NRE0_Pos = 0;
    constexpr uint32_t NRE0_Msk = NRE0::mask;

    /// Non-Recoverable State 1 Output Enable
    /// Position: 1, Width: 1
    using NRE1 = BitField<1, 1>;
    constexpr uint32_t NRE1_Pos = 1;
    constexpr uint32_t NRE1_Msk = NRE1::mask;

    /// Non-Recoverable State 2 Output Enable
    /// Position: 2, Width: 1
    using NRE2 = BitField<2, 1>;
    constexpr uint32_t NRE2_Pos = 2;
    constexpr uint32_t NRE2_Msk = NRE2::mask;

    /// Non-Recoverable State 3 Output Enable
    /// Position: 3, Width: 1
    using NRE3 = BitField<3, 1>;
    constexpr uint32_t NRE3_Pos = 3;
    constexpr uint32_t NRE3_Msk = NRE3::mask;

    /// Non-Recoverable State 4 Output Enable
    /// Position: 4, Width: 1
    using NRE4 = BitField<4, 1>;
    constexpr uint32_t NRE4_Pos = 4;
    constexpr uint32_t NRE4_Msk = NRE4::mask;

    /// Non-Recoverable State 5 Output Enable
    /// Position: 5, Width: 1
    using NRE5 = BitField<5, 1>;
    constexpr uint32_t NRE5_Pos = 5;
    constexpr uint32_t NRE5_Msk = NRE5::mask;

    /// Non-Recoverable State 6 Output Enable
    /// Position: 6, Width: 1
    using NRE6 = BitField<6, 1>;
    constexpr uint32_t NRE6_Pos = 6;
    constexpr uint32_t NRE6_Msk = NRE6::mask;

    /// Non-Recoverable State 7 Output Enable
    /// Position: 7, Width: 1
    using NRE7 = BitField<7, 1>;
    constexpr uint32_t NRE7_Pos = 7;
    constexpr uint32_t NRE7_Msk = NRE7::mask;

    /// Non-Recoverable State 0 Output Value
    /// Position: 8, Width: 1
    using NRV0 = BitField<8, 1>;
    constexpr uint32_t NRV0_Pos = 8;
    constexpr uint32_t NRV0_Msk = NRV0::mask;

    /// Non-Recoverable State 1 Output Value
    /// Position: 9, Width: 1
    using NRV1 = BitField<9, 1>;
    constexpr uint32_t NRV1_Pos = 9;
    constexpr uint32_t NRV1_Msk = NRV1::mask;

    /// Non-Recoverable State 2 Output Value
    /// Position: 10, Width: 1
    using NRV2 = BitField<10, 1>;
    constexpr uint32_t NRV2_Pos = 10;
    constexpr uint32_t NRV2_Msk = NRV2::mask;

    /// Non-Recoverable State 3 Output Value
    /// Position: 11, Width: 1
    using NRV3 = BitField<11, 1>;
    constexpr uint32_t NRV3_Pos = 11;
    constexpr uint32_t NRV3_Msk = NRV3::mask;

    /// Non-Recoverable State 4 Output Value
    /// Position: 12, Width: 1
    using NRV4 = BitField<12, 1>;
    constexpr uint32_t NRV4_Pos = 12;
    constexpr uint32_t NRV4_Msk = NRV4::mask;

    /// Non-Recoverable State 5 Output Value
    /// Position: 13, Width: 1
    using NRV5 = BitField<13, 1>;
    constexpr uint32_t NRV5_Pos = 13;
    constexpr uint32_t NRV5_Msk = NRV5::mask;

    /// Non-Recoverable State 6 Output Value
    /// Position: 14, Width: 1
    using NRV6 = BitField<14, 1>;
    constexpr uint32_t NRV6_Pos = 14;
    constexpr uint32_t NRV6_Msk = NRV6::mask;

    /// Non-Recoverable State 7 Output Value
    /// Position: 15, Width: 1
    using NRV7 = BitField<15, 1>;
    constexpr uint32_t NRV7_Pos = 15;
    constexpr uint32_t NRV7_Msk = NRV7::mask;

    /// Output Waveform 0 Inversion
    /// Position: 16, Width: 1
    using INVEN0 = BitField<16, 1>;
    constexpr uint32_t INVEN0_Pos = 16;
    constexpr uint32_t INVEN0_Msk = INVEN0::mask;

    /// Output Waveform 1 Inversion
    /// Position: 17, Width: 1
    using INVEN1 = BitField<17, 1>;
    constexpr uint32_t INVEN1_Pos = 17;
    constexpr uint32_t INVEN1_Msk = INVEN1::mask;

    /// Output Waveform 2 Inversion
    /// Position: 18, Width: 1
    using INVEN2 = BitField<18, 1>;
    constexpr uint32_t INVEN2_Pos = 18;
    constexpr uint32_t INVEN2_Msk = INVEN2::mask;

    /// Output Waveform 3 Inversion
    /// Position: 19, Width: 1
    using INVEN3 = BitField<19, 1>;
    constexpr uint32_t INVEN3_Pos = 19;
    constexpr uint32_t INVEN3_Msk = INVEN3::mask;

    /// Output Waveform 4 Inversion
    /// Position: 20, Width: 1
    using INVEN4 = BitField<20, 1>;
    constexpr uint32_t INVEN4_Pos = 20;
    constexpr uint32_t INVEN4_Msk = INVEN4::mask;

    /// Output Waveform 5 Inversion
    /// Position: 21, Width: 1
    using INVEN5 = BitField<21, 1>;
    constexpr uint32_t INVEN5_Pos = 21;
    constexpr uint32_t INVEN5_Msk = INVEN5::mask;

    /// Output Waveform 6 Inversion
    /// Position: 22, Width: 1
    using INVEN6 = BitField<22, 1>;
    constexpr uint32_t INVEN6_Pos = 22;
    constexpr uint32_t INVEN6_Msk = INVEN6::mask;

    /// Output Waveform 7 Inversion
    /// Position: 23, Width: 1
    using INVEN7 = BitField<23, 1>;
    constexpr uint32_t INVEN7_Pos = 23;
    constexpr uint32_t INVEN7_Msk = INVEN7::mask;

    /// Non-Recoverable Fault Input 0 Filter Value
    /// Position: 24, Width: 4
    using FILTERVAL0 = BitField<24, 4>;
    constexpr uint32_t FILTERVAL0_Pos = 24;
    constexpr uint32_t FILTERVAL0_Msk = FILTERVAL0::mask;

    /// Non-Recoverable Fault Input 1 Filter Value
    /// Position: 28, Width: 4
    using FILTERVAL1 = BitField<28, 4>;
    constexpr uint32_t FILTERVAL1_Pos = 28;
    constexpr uint32_t FILTERVAL1_Msk = FILTERVAL1::mask;

}  // namespace drvctrl

/// DBGCTRL - Debug Control
namespace dbgctrl {
    /// Debug Running Mode
    /// Position: 0, Width: 1
    using DBGRUN = BitField<0, 1>;
    constexpr uint32_t DBGRUN_Pos = 0;
    constexpr uint32_t DBGRUN_Msk = DBGRUN::mask;

    /// Fault Detection on Debug Break Detection
    /// Position: 2, Width: 1
    using FDDBD = BitField<2, 1>;
    constexpr uint32_t FDDBD_Pos = 2;
    constexpr uint32_t FDDBD_Msk = FDDBD::mask;

}  // namespace dbgctrl

/// EVCTRL - Event Control
namespace evctrl {
    /// Timer/counter Input Event0 Action
    /// Position: 0, Width: 3
    using EVACT0 = BitField<0, 3>;
    constexpr uint32_t EVACT0_Pos = 0;
    constexpr uint32_t EVACT0_Msk = EVACT0::mask;
    /// Enumerated values for EVACT0
    namespace evact0 {
        constexpr uint32_t OFF = 0;
        constexpr uint32_t RETRIGGER = 1;
        constexpr uint32_t COUNTEV = 2;
        constexpr uint32_t START = 3;
        constexpr uint32_t INC = 4;
        constexpr uint32_t COUNT = 5;
        constexpr uint32_t FAULT = 7;
    }

    /// Timer/counter Input Event1 Action
    /// Position: 3, Width: 3
    using EVACT1 = BitField<3, 3>;
    constexpr uint32_t EVACT1_Pos = 3;
    constexpr uint32_t EVACT1_Msk = EVACT1::mask;
    /// Enumerated values for EVACT1
    namespace evact1 {
        constexpr uint32_t OFF = 0;
        constexpr uint32_t RETRIGGER = 1;
        constexpr uint32_t DIR = 2;
        constexpr uint32_t STOP = 3;
        constexpr uint32_t DEC = 4;
        constexpr uint32_t PPW = 5;
        constexpr uint32_t PWP = 6;
        constexpr uint32_t FAULT = 7;
    }

    /// Timer/counter Output Event Mode
    /// Position: 6, Width: 2
    using CNTSEL = BitField<6, 2>;
    constexpr uint32_t CNTSEL_Pos = 6;
    constexpr uint32_t CNTSEL_Msk = CNTSEL::mask;
    /// Enumerated values for CNTSEL
    namespace cntsel {
        constexpr uint32_t START = 0;
        constexpr uint32_t END = 1;
        constexpr uint32_t BETWEEN = 2;
        constexpr uint32_t BOUNDARY = 3;
    }

    /// Overflow/Underflow Output Event Enable
    /// Position: 8, Width: 1
    using OVFEO = BitField<8, 1>;
    constexpr uint32_t OVFEO_Pos = 8;
    constexpr uint32_t OVFEO_Msk = OVFEO::mask;

    /// Retrigger Output Event Enable
    /// Position: 9, Width: 1
    using TRGEO = BitField<9, 1>;
    constexpr uint32_t TRGEO_Pos = 9;
    constexpr uint32_t TRGEO_Msk = TRGEO::mask;

    /// Timer/counter Output Event Enable
    /// Position: 10, Width: 1
    using CNTEO = BitField<10, 1>;
    constexpr uint32_t CNTEO_Pos = 10;
    constexpr uint32_t CNTEO_Msk = CNTEO::mask;

    /// Inverted Event 0 Input Enable
    /// Position: 12, Width: 1
    using TCINV0 = BitField<12, 1>;
    constexpr uint32_t TCINV0_Pos = 12;
    constexpr uint32_t TCINV0_Msk = TCINV0::mask;

    /// Inverted Event 1 Input Enable
    /// Position: 13, Width: 1
    using TCINV1 = BitField<13, 1>;
    constexpr uint32_t TCINV1_Pos = 13;
    constexpr uint32_t TCINV1_Msk = TCINV1::mask;

    /// Timer/counter Event 0 Input Enable
    /// Position: 14, Width: 1
    using TCEI0 = BitField<14, 1>;
    constexpr uint32_t TCEI0_Pos = 14;
    constexpr uint32_t TCEI0_Msk = TCEI0::mask;

    /// Timer/counter Event 1 Input Enable
    /// Position: 15, Width: 1
    using TCEI1 = BitField<15, 1>;
    constexpr uint32_t TCEI1_Pos = 15;
    constexpr uint32_t TCEI1_Msk = TCEI1::mask;

    /// Match or Capture Channel 0 Event Input Enable
    /// Position: 16, Width: 1
    using MCEI0 = BitField<16, 1>;
    constexpr uint32_t MCEI0_Pos = 16;
    constexpr uint32_t MCEI0_Msk = MCEI0::mask;

    /// Match or Capture Channel 1 Event Input Enable
    /// Position: 17, Width: 1
    using MCEI1 = BitField<17, 1>;
    constexpr uint32_t MCEI1_Pos = 17;
    constexpr uint32_t MCEI1_Msk = MCEI1::mask;

    /// Match or Capture Channel 2 Event Input Enable
    /// Position: 18, Width: 1
    using MCEI2 = BitField<18, 1>;
    constexpr uint32_t MCEI2_Pos = 18;
    constexpr uint32_t MCEI2_Msk = MCEI2::mask;

    /// Match or Capture Channel 3 Event Input Enable
    /// Position: 19, Width: 1
    using MCEI3 = BitField<19, 1>;
    constexpr uint32_t MCEI3_Pos = 19;
    constexpr uint32_t MCEI3_Msk = MCEI3::mask;

    /// Match or Capture Channel 0 Event Output Enable
    /// Position: 24, Width: 1
    using MCEO0 = BitField<24, 1>;
    constexpr uint32_t MCEO0_Pos = 24;
    constexpr uint32_t MCEO0_Msk = MCEO0::mask;

    /// Match or Capture Channel 1 Event Output Enable
    /// Position: 25, Width: 1
    using MCEO1 = BitField<25, 1>;
    constexpr uint32_t MCEO1_Pos = 25;
    constexpr uint32_t MCEO1_Msk = MCEO1::mask;

    /// Match or Capture Channel 2 Event Output Enable
    /// Position: 26, Width: 1
    using MCEO2 = BitField<26, 1>;
    constexpr uint32_t MCEO2_Pos = 26;
    constexpr uint32_t MCEO2_Msk = MCEO2::mask;

    /// Match or Capture Channel 3 Event Output Enable
    /// Position: 27, Width: 1
    using MCEO3 = BitField<27, 1>;
    constexpr uint32_t MCEO3_Pos = 27;
    constexpr uint32_t MCEO3_Msk = MCEO3::mask;

}  // namespace evctrl

/// INTENCLR - Interrupt Enable Clear
namespace intenclr {
    /// Overflow Interrupt Enable
    /// Position: 0, Width: 1
    using OVF = BitField<0, 1>;
    constexpr uint32_t OVF_Pos = 0;
    constexpr uint32_t OVF_Msk = OVF::mask;

    /// Retrigger Interrupt Enable
    /// Position: 1, Width: 1
    using TRG = BitField<1, 1>;
    constexpr uint32_t TRG_Pos = 1;
    constexpr uint32_t TRG_Msk = TRG::mask;

    /// Counter Interrupt Enable
    /// Position: 2, Width: 1
    using CNT = BitField<2, 1>;
    constexpr uint32_t CNT_Pos = 2;
    constexpr uint32_t CNT_Msk = CNT::mask;

    /// Error Interrupt Enable
    /// Position: 3, Width: 1
    using ERR = BitField<3, 1>;
    constexpr uint32_t ERR_Pos = 3;
    constexpr uint32_t ERR_Msk = ERR::mask;

    /// Non-Recoverable Debug Fault Interrupt Enable
    /// Position: 11, Width: 1
    using DFS = BitField<11, 1>;
    constexpr uint32_t DFS_Pos = 11;
    constexpr uint32_t DFS_Msk = DFS::mask;

    /// Recoverable Fault A Interrupt Enable
    /// Position: 12, Width: 1
    using FAULTA = BitField<12, 1>;
    constexpr uint32_t FAULTA_Pos = 12;
    constexpr uint32_t FAULTA_Msk = FAULTA::mask;

    /// Recoverable Fault B Interrupt Enable
    /// Position: 13, Width: 1
    using FAULTB = BitField<13, 1>;
    constexpr uint32_t FAULTB_Pos = 13;
    constexpr uint32_t FAULTB_Msk = FAULTB::mask;

    /// Non-Recoverable Fault 0 Interrupt Enable
    /// Position: 14, Width: 1
    using FAULT0 = BitField<14, 1>;
    constexpr uint32_t FAULT0_Pos = 14;
    constexpr uint32_t FAULT0_Msk = FAULT0::mask;

    /// Non-Recoverable Fault 1 Interrupt Enable
    /// Position: 15, Width: 1
    using FAULT1 = BitField<15, 1>;
    constexpr uint32_t FAULT1_Pos = 15;
    constexpr uint32_t FAULT1_Msk = FAULT1::mask;

    /// Match or Capture Channel 0 Interrupt Enable
    /// Position: 16, Width: 1
    using MC0 = BitField<16, 1>;
    constexpr uint32_t MC0_Pos = 16;
    constexpr uint32_t MC0_Msk = MC0::mask;

    /// Match or Capture Channel 1 Interrupt Enable
    /// Position: 17, Width: 1
    using MC1 = BitField<17, 1>;
    constexpr uint32_t MC1_Pos = 17;
    constexpr uint32_t MC1_Msk = MC1::mask;

    /// Match or Capture Channel 2 Interrupt Enable
    /// Position: 18, Width: 1
    using MC2 = BitField<18, 1>;
    constexpr uint32_t MC2_Pos = 18;
    constexpr uint32_t MC2_Msk = MC2::mask;

    /// Match or Capture Channel 3 Interrupt Enable
    /// Position: 19, Width: 1
    using MC3 = BitField<19, 1>;
    constexpr uint32_t MC3_Pos = 19;
    constexpr uint32_t MC3_Msk = MC3::mask;

}  // namespace intenclr

/// INTENSET - Interrupt Enable Set
namespace intenset {
    /// Overflow Interrupt Enable
    /// Position: 0, Width: 1
    using OVF = BitField<0, 1>;
    constexpr uint32_t OVF_Pos = 0;
    constexpr uint32_t OVF_Msk = OVF::mask;

    /// Retrigger Interrupt Enable
    /// Position: 1, Width: 1
    using TRG = BitField<1, 1>;
    constexpr uint32_t TRG_Pos = 1;
    constexpr uint32_t TRG_Msk = TRG::mask;

    /// Counter Interrupt Enable
    /// Position: 2, Width: 1
    using CNT = BitField<2, 1>;
    constexpr uint32_t CNT_Pos = 2;
    constexpr uint32_t CNT_Msk = CNT::mask;

    /// Error Interrupt Enable
    /// Position: 3, Width: 1
    using ERR = BitField<3, 1>;
    constexpr uint32_t ERR_Pos = 3;
    constexpr uint32_t ERR_Msk = ERR::mask;

    /// Non-Recoverable Debug Fault Interrupt Enable
    /// Position: 11, Width: 1
    using DFS = BitField<11, 1>;
    constexpr uint32_t DFS_Pos = 11;
    constexpr uint32_t DFS_Msk = DFS::mask;

    /// Recoverable Fault A Interrupt Enable
    /// Position: 12, Width: 1
    using FAULTA = BitField<12, 1>;
    constexpr uint32_t FAULTA_Pos = 12;
    constexpr uint32_t FAULTA_Msk = FAULTA::mask;

    /// Recoverable Fault B Interrupt Enable
    /// Position: 13, Width: 1
    using FAULTB = BitField<13, 1>;
    constexpr uint32_t FAULTB_Pos = 13;
    constexpr uint32_t FAULTB_Msk = FAULTB::mask;

    /// Non-Recoverable Fault 0 Interrupt Enable
    /// Position: 14, Width: 1
    using FAULT0 = BitField<14, 1>;
    constexpr uint32_t FAULT0_Pos = 14;
    constexpr uint32_t FAULT0_Msk = FAULT0::mask;

    /// Non-Recoverable Fault 1 Interrupt Enable
    /// Position: 15, Width: 1
    using FAULT1 = BitField<15, 1>;
    constexpr uint32_t FAULT1_Pos = 15;
    constexpr uint32_t FAULT1_Msk = FAULT1::mask;

    /// Match or Capture Channel 0 Interrupt Enable
    /// Position: 16, Width: 1
    using MC0 = BitField<16, 1>;
    constexpr uint32_t MC0_Pos = 16;
    constexpr uint32_t MC0_Msk = MC0::mask;

    /// Match or Capture Channel 1 Interrupt Enable
    /// Position: 17, Width: 1
    using MC1 = BitField<17, 1>;
    constexpr uint32_t MC1_Pos = 17;
    constexpr uint32_t MC1_Msk = MC1::mask;

    /// Match or Capture Channel 2 Interrupt Enable
    /// Position: 18, Width: 1
    using MC2 = BitField<18, 1>;
    constexpr uint32_t MC2_Pos = 18;
    constexpr uint32_t MC2_Msk = MC2::mask;

    /// Match or Capture Channel 3 Interrupt Enable
    /// Position: 19, Width: 1
    using MC3 = BitField<19, 1>;
    constexpr uint32_t MC3_Pos = 19;
    constexpr uint32_t MC3_Msk = MC3::mask;

}  // namespace intenset

/// INTFLAG - Interrupt Flag Status and Clear
namespace intflag {
    /// Overflow
    /// Position: 0, Width: 1
    using OVF = BitField<0, 1>;
    constexpr uint32_t OVF_Pos = 0;
    constexpr uint32_t OVF_Msk = OVF::mask;

    /// Retrigger
    /// Position: 1, Width: 1
    using TRG = BitField<1, 1>;
    constexpr uint32_t TRG_Pos = 1;
    constexpr uint32_t TRG_Msk = TRG::mask;

    /// Counter
    /// Position: 2, Width: 1
    using CNT = BitField<2, 1>;
    constexpr uint32_t CNT_Pos = 2;
    constexpr uint32_t CNT_Msk = CNT::mask;

    /// Error
    /// Position: 3, Width: 1
    using ERR = BitField<3, 1>;
    constexpr uint32_t ERR_Pos = 3;
    constexpr uint32_t ERR_Msk = ERR::mask;

    /// Non-Recoverable Debug Fault
    /// Position: 11, Width: 1
    using DFS = BitField<11, 1>;
    constexpr uint32_t DFS_Pos = 11;
    constexpr uint32_t DFS_Msk = DFS::mask;

    /// Recoverable Fault A
    /// Position: 12, Width: 1
    using FAULTA = BitField<12, 1>;
    constexpr uint32_t FAULTA_Pos = 12;
    constexpr uint32_t FAULTA_Msk = FAULTA::mask;

    /// Recoverable Fault B
    /// Position: 13, Width: 1
    using FAULTB = BitField<13, 1>;
    constexpr uint32_t FAULTB_Pos = 13;
    constexpr uint32_t FAULTB_Msk = FAULTB::mask;

    /// Non-Recoverable Fault 0
    /// Position: 14, Width: 1
    using FAULT0 = BitField<14, 1>;
    constexpr uint32_t FAULT0_Pos = 14;
    constexpr uint32_t FAULT0_Msk = FAULT0::mask;

    /// Non-Recoverable Fault 1
    /// Position: 15, Width: 1
    using FAULT1 = BitField<15, 1>;
    constexpr uint32_t FAULT1_Pos = 15;
    constexpr uint32_t FAULT1_Msk = FAULT1::mask;

    /// Match or Capture 0
    /// Position: 16, Width: 1
    using MC0 = BitField<16, 1>;
    constexpr uint32_t MC0_Pos = 16;
    constexpr uint32_t MC0_Msk = MC0::mask;

    /// Match or Capture 1
    /// Position: 17, Width: 1
    using MC1 = BitField<17, 1>;
    constexpr uint32_t MC1_Pos = 17;
    constexpr uint32_t MC1_Msk = MC1::mask;

    /// Match or Capture 2
    /// Position: 18, Width: 1
    using MC2 = BitField<18, 1>;
    constexpr uint32_t MC2_Pos = 18;
    constexpr uint32_t MC2_Msk = MC2::mask;

    /// Match or Capture 3
    /// Position: 19, Width: 1
    using MC3 = BitField<19, 1>;
    constexpr uint32_t MC3_Pos = 19;
    constexpr uint32_t MC3_Msk = MC3::mask;

}  // namespace intflag

/// STATUS - Status
namespace status {
    /// Stop
    /// Position: 0, Width: 1
    /// Access: read-only
    using STOP = BitField<0, 1>;
    constexpr uint32_t STOP_Pos = 0;
    constexpr uint32_t STOP_Msk = STOP::mask;

    /// Ramp
    /// Position: 1, Width: 1
    /// Access: read-only
    using IDX = BitField<1, 1>;
    constexpr uint32_t IDX_Pos = 1;
    constexpr uint32_t IDX_Msk = IDX::mask;

    /// Non-Recoverable Debug Fault State
    /// Position: 3, Width: 1
    using DFS = BitField<3, 1>;
    constexpr uint32_t DFS_Pos = 3;
    constexpr uint32_t DFS_Msk = DFS::mask;

    /// Slave
    /// Position: 4, Width: 1
    /// Access: read-only
    using SLAVE = BitField<4, 1>;
    constexpr uint32_t SLAVE_Pos = 4;
    constexpr uint32_t SLAVE_Msk = SLAVE::mask;

    /// Pattern Buffer Valid
    /// Position: 5, Width: 1
    using PATTBV = BitField<5, 1>;
    constexpr uint32_t PATTBV_Pos = 5;
    constexpr uint32_t PATTBV_Msk = PATTBV::mask;

    /// Wave Buffer Valid
    /// Position: 6, Width: 1
    using WAVEBV = BitField<6, 1>;
    constexpr uint32_t WAVEBV_Pos = 6;
    constexpr uint32_t WAVEBV_Msk = WAVEBV::mask;

    /// Period Buffer Valid
    /// Position: 7, Width: 1
    using PERBV = BitField<7, 1>;
    constexpr uint32_t PERBV_Pos = 7;
    constexpr uint32_t PERBV_Msk = PERBV::mask;

    /// Recoverable Fault A Input
    /// Position: 8, Width: 1
    /// Access: read-only
    using FAULTAIN = BitField<8, 1>;
    constexpr uint32_t FAULTAIN_Pos = 8;
    constexpr uint32_t FAULTAIN_Msk = FAULTAIN::mask;

    /// Recoverable Fault B Input
    /// Position: 9, Width: 1
    /// Access: read-only
    using FAULTBIN = BitField<9, 1>;
    constexpr uint32_t FAULTBIN_Pos = 9;
    constexpr uint32_t FAULTBIN_Msk = FAULTBIN::mask;

    /// Non-Recoverable Fault0 Input
    /// Position: 10, Width: 1
    /// Access: read-only
    using FAULT0IN = BitField<10, 1>;
    constexpr uint32_t FAULT0IN_Pos = 10;
    constexpr uint32_t FAULT0IN_Msk = FAULT0IN::mask;

    /// Non-Recoverable Fault1 Input
    /// Position: 11, Width: 1
    /// Access: read-only
    using FAULT1IN = BitField<11, 1>;
    constexpr uint32_t FAULT1IN_Pos = 11;
    constexpr uint32_t FAULT1IN_Msk = FAULT1IN::mask;

    /// Recoverable Fault A State
    /// Position: 12, Width: 1
    using FAULTA = BitField<12, 1>;
    constexpr uint32_t FAULTA_Pos = 12;
    constexpr uint32_t FAULTA_Msk = FAULTA::mask;

    /// Recoverable Fault B State
    /// Position: 13, Width: 1
    using FAULTB = BitField<13, 1>;
    constexpr uint32_t FAULTB_Pos = 13;
    constexpr uint32_t FAULTB_Msk = FAULTB::mask;

    /// Non-Recoverable Fault 0 State
    /// Position: 14, Width: 1
    using FAULT0 = BitField<14, 1>;
    constexpr uint32_t FAULT0_Pos = 14;
    constexpr uint32_t FAULT0_Msk = FAULT0::mask;

    /// Non-Recoverable Fault 1 State
    /// Position: 15, Width: 1
    using FAULT1 = BitField<15, 1>;
    constexpr uint32_t FAULT1_Pos = 15;
    constexpr uint32_t FAULT1_Msk = FAULT1::mask;

    /// Compare Channel 0 Buffer Valid
    /// Position: 16, Width: 1
    using CCBV0 = BitField<16, 1>;
    constexpr uint32_t CCBV0_Pos = 16;
    constexpr uint32_t CCBV0_Msk = CCBV0::mask;

    /// Compare Channel 1 Buffer Valid
    /// Position: 17, Width: 1
    using CCBV1 = BitField<17, 1>;
    constexpr uint32_t CCBV1_Pos = 17;
    constexpr uint32_t CCBV1_Msk = CCBV1::mask;

    /// Compare Channel 2 Buffer Valid
    /// Position: 18, Width: 1
    using CCBV2 = BitField<18, 1>;
    constexpr uint32_t CCBV2_Pos = 18;
    constexpr uint32_t CCBV2_Msk = CCBV2::mask;

    /// Compare Channel 3 Buffer Valid
    /// Position: 19, Width: 1
    using CCBV3 = BitField<19, 1>;
    constexpr uint32_t CCBV3_Pos = 19;
    constexpr uint32_t CCBV3_Msk = CCBV3::mask;

    /// Compare Channel 0 Value
    /// Position: 24, Width: 1
    /// Access: read-only
    using CMP0 = BitField<24, 1>;
    constexpr uint32_t CMP0_Pos = 24;
    constexpr uint32_t CMP0_Msk = CMP0::mask;

    /// Compare Channel 1 Value
    /// Position: 25, Width: 1
    /// Access: read-only
    using CMP1 = BitField<25, 1>;
    constexpr uint32_t CMP1_Pos = 25;
    constexpr uint32_t CMP1_Msk = CMP1::mask;

    /// Compare Channel 2 Value
    /// Position: 26, Width: 1
    /// Access: read-only
    using CMP2 = BitField<26, 1>;
    constexpr uint32_t CMP2_Pos = 26;
    constexpr uint32_t CMP2_Msk = CMP2::mask;

    /// Compare Channel 3 Value
    /// Position: 27, Width: 1
    /// Access: read-only
    using CMP3 = BitField<27, 1>;
    constexpr uint32_t CMP3_Pos = 27;
    constexpr uint32_t CMP3_Msk = CMP3::mask;

}  // namespace status

/// COUNT - Count
namespace count {
    /// Counter Value
    /// Position: 0, Width: 24
    using COUNT = BitField<0, 24>;
    constexpr uint32_t COUNT_Pos = 0;
    constexpr uint32_t COUNT_Msk = COUNT::mask;

}  // namespace count

/// COUNT_DITH4 - Count
namespace count_dith4 {
    /// Counter Value
    /// Position: 4, Width: 20
    using COUNT = BitField<4, 20>;
    constexpr uint32_t COUNT_Pos = 4;
    constexpr uint32_t COUNT_Msk = COUNT::mask;

}  // namespace count_dith4

/// COUNT_DITH5 - Count
namespace count_dith5 {
    /// Counter Value
    /// Position: 5, Width: 19
    using COUNT = BitField<5, 19>;
    constexpr uint32_t COUNT_Pos = 5;
    constexpr uint32_t COUNT_Msk = COUNT::mask;

}  // namespace count_dith5

/// COUNT_DITH6 - Count
namespace count_dith6 {
    /// Counter Value
    /// Position: 6, Width: 18
    using COUNT = BitField<6, 18>;
    constexpr uint32_t COUNT_Pos = 6;
    constexpr uint32_t COUNT_Msk = COUNT::mask;

}  // namespace count_dith6

/// PATT - Pattern
namespace patt {
    /// Pattern Generator 0 Output Enable
    /// Position: 0, Width: 1
    using PGE0 = BitField<0, 1>;
    constexpr uint32_t PGE0_Pos = 0;
    constexpr uint32_t PGE0_Msk = PGE0::mask;

    /// Pattern Generator 1 Output Enable
    /// Position: 1, Width: 1
    using PGE1 = BitField<1, 1>;
    constexpr uint32_t PGE1_Pos = 1;
    constexpr uint32_t PGE1_Msk = PGE1::mask;

    /// Pattern Generator 2 Output Enable
    /// Position: 2, Width: 1
    using PGE2 = BitField<2, 1>;
    constexpr uint32_t PGE2_Pos = 2;
    constexpr uint32_t PGE2_Msk = PGE2::mask;

    /// Pattern Generator 3 Output Enable
    /// Position: 3, Width: 1
    using PGE3 = BitField<3, 1>;
    constexpr uint32_t PGE3_Pos = 3;
    constexpr uint32_t PGE3_Msk = PGE3::mask;

    /// Pattern Generator 4 Output Enable
    /// Position: 4, Width: 1
    using PGE4 = BitField<4, 1>;
    constexpr uint32_t PGE4_Pos = 4;
    constexpr uint32_t PGE4_Msk = PGE4::mask;

    /// Pattern Generator 5 Output Enable
    /// Position: 5, Width: 1
    using PGE5 = BitField<5, 1>;
    constexpr uint32_t PGE5_Pos = 5;
    constexpr uint32_t PGE5_Msk = PGE5::mask;

    /// Pattern Generator 6 Output Enable
    /// Position: 6, Width: 1
    using PGE6 = BitField<6, 1>;
    constexpr uint32_t PGE6_Pos = 6;
    constexpr uint32_t PGE6_Msk = PGE6::mask;

    /// Pattern Generator 7 Output Enable
    /// Position: 7, Width: 1
    using PGE7 = BitField<7, 1>;
    constexpr uint32_t PGE7_Pos = 7;
    constexpr uint32_t PGE7_Msk = PGE7::mask;

    /// Pattern Generator 0 Output Value
    /// Position: 8, Width: 1
    using PGV0 = BitField<8, 1>;
    constexpr uint32_t PGV0_Pos = 8;
    constexpr uint32_t PGV0_Msk = PGV0::mask;

    /// Pattern Generator 1 Output Value
    /// Position: 9, Width: 1
    using PGV1 = BitField<9, 1>;
    constexpr uint32_t PGV1_Pos = 9;
    constexpr uint32_t PGV1_Msk = PGV1::mask;

    /// Pattern Generator 2 Output Value
    /// Position: 10, Width: 1
    using PGV2 = BitField<10, 1>;
    constexpr uint32_t PGV2_Pos = 10;
    constexpr uint32_t PGV2_Msk = PGV2::mask;

    /// Pattern Generator 3 Output Value
    /// Position: 11, Width: 1
    using PGV3 = BitField<11, 1>;
    constexpr uint32_t PGV3_Pos = 11;
    constexpr uint32_t PGV3_Msk = PGV3::mask;

    /// Pattern Generator 4 Output Value
    /// Position: 12, Width: 1
    using PGV4 = BitField<12, 1>;
    constexpr uint32_t PGV4_Pos = 12;
    constexpr uint32_t PGV4_Msk = PGV4::mask;

    /// Pattern Generator 5 Output Value
    /// Position: 13, Width: 1
    using PGV5 = BitField<13, 1>;
    constexpr uint32_t PGV5_Pos = 13;
    constexpr uint32_t PGV5_Msk = PGV5::mask;

    /// Pattern Generator 6 Output Value
    /// Position: 14, Width: 1
    using PGV6 = BitField<14, 1>;
    constexpr uint32_t PGV6_Pos = 14;
    constexpr uint32_t PGV6_Msk = PGV6::mask;

    /// Pattern Generator 7 Output Value
    /// Position: 15, Width: 1
    using PGV7 = BitField<15, 1>;
    constexpr uint32_t PGV7_Pos = 15;
    constexpr uint32_t PGV7_Msk = PGV7::mask;

}  // namespace patt

/// WAVE - Waveform Control
namespace wave {
    /// Waveform Generation
    /// Position: 0, Width: 3
    using WAVEGEN = BitField<0, 3>;
    constexpr uint32_t WAVEGEN_Pos = 0;
    constexpr uint32_t WAVEGEN_Msk = WAVEGEN::mask;
    /// Enumerated values for WAVEGEN
    namespace wavegen {
        constexpr uint32_t NFRQ = 0;
        constexpr uint32_t MFRQ = 1;
        constexpr uint32_t NPWM = 2;
        constexpr uint32_t DSCRITICAL = 4;
        constexpr uint32_t DSBOTTOM = 5;
        constexpr uint32_t DSBOTH = 6;
        constexpr uint32_t DSTOP = 7;
    }

    /// Ramp Mode
    /// Position: 4, Width: 2
    using RAMP = BitField<4, 2>;
    constexpr uint32_t RAMP_Pos = 4;
    constexpr uint32_t RAMP_Msk = RAMP::mask;
    /// Enumerated values for RAMP
    namespace ramp {
        constexpr uint32_t RAMP1 = 0;
        constexpr uint32_t RAMP2A = 1;
        constexpr uint32_t RAMP2 = 2;
    }

    /// Circular period Enable
    /// Position: 7, Width: 1
    using CIPEREN = BitField<7, 1>;
    constexpr uint32_t CIPEREN_Pos = 7;
    constexpr uint32_t CIPEREN_Msk = CIPEREN::mask;

    /// Circular Channel 0 Enable
    /// Position: 8, Width: 1
    using CICCEN0 = BitField<8, 1>;
    constexpr uint32_t CICCEN0_Pos = 8;
    constexpr uint32_t CICCEN0_Msk = CICCEN0::mask;

    /// Circular Channel 1 Enable
    /// Position: 9, Width: 1
    using CICCEN1 = BitField<9, 1>;
    constexpr uint32_t CICCEN1_Pos = 9;
    constexpr uint32_t CICCEN1_Msk = CICCEN1::mask;

    /// Circular Channel 2 Enable
    /// Position: 10, Width: 1
    using CICCEN2 = BitField<10, 1>;
    constexpr uint32_t CICCEN2_Pos = 10;
    constexpr uint32_t CICCEN2_Msk = CICCEN2::mask;

    /// Circular Channel 3 Enable
    /// Position: 11, Width: 1
    using CICCEN3 = BitField<11, 1>;
    constexpr uint32_t CICCEN3_Pos = 11;
    constexpr uint32_t CICCEN3_Msk = CICCEN3::mask;

    /// Channel 0 Polarity
    /// Position: 16, Width: 1
    using POL0 = BitField<16, 1>;
    constexpr uint32_t POL0_Pos = 16;
    constexpr uint32_t POL0_Msk = POL0::mask;

    /// Channel 1 Polarity
    /// Position: 17, Width: 1
    using POL1 = BitField<17, 1>;
    constexpr uint32_t POL1_Pos = 17;
    constexpr uint32_t POL1_Msk = POL1::mask;

    /// Channel 2 Polarity
    /// Position: 18, Width: 1
    using POL2 = BitField<18, 1>;
    constexpr uint32_t POL2_Pos = 18;
    constexpr uint32_t POL2_Msk = POL2::mask;

    /// Channel 3 Polarity
    /// Position: 19, Width: 1
    using POL3 = BitField<19, 1>;
    constexpr uint32_t POL3_Pos = 19;
    constexpr uint32_t POL3_Msk = POL3::mask;

    /// Swap DTI Output Pair 0
    /// Position: 24, Width: 1
    using SWAP0 = BitField<24, 1>;
    constexpr uint32_t SWAP0_Pos = 24;
    constexpr uint32_t SWAP0_Msk = SWAP0::mask;

    /// Swap DTI Output Pair 1
    /// Position: 25, Width: 1
    using SWAP1 = BitField<25, 1>;
    constexpr uint32_t SWAP1_Pos = 25;
    constexpr uint32_t SWAP1_Msk = SWAP1::mask;

    /// Swap DTI Output Pair 2
    /// Position: 26, Width: 1
    using SWAP2 = BitField<26, 1>;
    constexpr uint32_t SWAP2_Pos = 26;
    constexpr uint32_t SWAP2_Msk = SWAP2::mask;

    /// Swap DTI Output Pair 3
    /// Position: 27, Width: 1
    using SWAP3 = BitField<27, 1>;
    constexpr uint32_t SWAP3_Pos = 27;
    constexpr uint32_t SWAP3_Msk = SWAP3::mask;

}  // namespace wave

/// PER - Period
namespace per {
    /// Period Value
    /// Position: 0, Width: 24
    using PER = BitField<0, 24>;
    constexpr uint32_t PER_Pos = 0;
    constexpr uint32_t PER_Msk = PER::mask;

}  // namespace per

/// PER_DITH4 - Period
namespace per_dith4 {
    /// Dithering Cycle Number
    /// Position: 0, Width: 4
    using DITHERCY = BitField<0, 4>;
    constexpr uint32_t DITHERCY_Pos = 0;
    constexpr uint32_t DITHERCY_Msk = DITHERCY::mask;

    /// Period Value
    /// Position: 4, Width: 20
    using PER = BitField<4, 20>;
    constexpr uint32_t PER_Pos = 4;
    constexpr uint32_t PER_Msk = PER::mask;

}  // namespace per_dith4

/// PER_DITH5 - Period
namespace per_dith5 {
    /// Dithering Cycle Number
    /// Position: 0, Width: 5
    using DITHERCY = BitField<0, 5>;
    constexpr uint32_t DITHERCY_Pos = 0;
    constexpr uint32_t DITHERCY_Msk = DITHERCY::mask;

    /// Period Value
    /// Position: 5, Width: 19
    using PER = BitField<5, 19>;
    constexpr uint32_t PER_Pos = 5;
    constexpr uint32_t PER_Msk = PER::mask;

}  // namespace per_dith5

/// PER_DITH6 - Period
namespace per_dith6 {
    /// Dithering Cycle Number
    /// Position: 0, Width: 6
    using DITHERCY = BitField<0, 6>;
    constexpr uint32_t DITHERCY_Pos = 0;
    constexpr uint32_t DITHERCY_Msk = DITHERCY::mask;

    /// Period Value
    /// Position: 6, Width: 18
    using PER = BitField<6, 18>;
    constexpr uint32_t PER_Pos = 6;
    constexpr uint32_t PER_Msk = PER::mask;

}  // namespace per_dith6

/// CC[4] - Compare and Capture
namespace cc {
    /// Channel Compare/Capture Value
    /// Position: 0, Width: 24
    using CC = BitField<0, 24>;
    constexpr uint32_t CC_Pos = 0;
    constexpr uint32_t CC_Msk = CC::mask;

}  // namespace cc

/// CC[4]_DITH4 - Compare and Capture
namespace cc_dith4 {
    /// Dithering Cycle Number
    /// Position: 0, Width: 4
    using DITHERCY = BitField<0, 4>;
    constexpr uint32_t DITHERCY_Pos = 0;
    constexpr uint32_t DITHERCY_Msk = DITHERCY::mask;

    /// Channel Compare/Capture Value
    /// Position: 4, Width: 20
    using CC = BitField<4, 20>;
    constexpr uint32_t CC_Pos = 4;
    constexpr uint32_t CC_Msk = CC::mask;

}  // namespace cc_dith4

/// CC[4]_DITH5 - Compare and Capture
namespace cc_dith5 {
    /// Dithering Cycle Number
    /// Position: 0, Width: 5
    using DITHERCY = BitField<0, 5>;
    constexpr uint32_t DITHERCY_Pos = 0;
    constexpr uint32_t DITHERCY_Msk = DITHERCY::mask;

    /// Channel Compare/Capture Value
    /// Position: 5, Width: 19
    using CC = BitField<5, 19>;
    constexpr uint32_t CC_Pos = 5;
    constexpr uint32_t CC_Msk = CC::mask;

}  // namespace cc_dith5

/// CC[4]_DITH6 - Compare and Capture
namespace cc_dith6 {
    /// Dithering Cycle Number
    /// Position: 0, Width: 6
    using DITHERCY = BitField<0, 6>;
    constexpr uint32_t DITHERCY_Pos = 0;
    constexpr uint32_t DITHERCY_Msk = DITHERCY::mask;

    /// Channel Compare/Capture Value
    /// Position: 6, Width: 18
    using CC = BitField<6, 18>;
    constexpr uint32_t CC_Pos = 6;
    constexpr uint32_t CC_Msk = CC::mask;

}  // namespace cc_dith6

/// PATTB - Pattern Buffer
namespace pattb {
    /// Pattern Generator 0 Output Enable Buffer
    /// Position: 0, Width: 1
    using PGEB0 = BitField<0, 1>;
    constexpr uint32_t PGEB0_Pos = 0;
    constexpr uint32_t PGEB0_Msk = PGEB0::mask;

    /// Pattern Generator 1 Output Enable Buffer
    /// Position: 1, Width: 1
    using PGEB1 = BitField<1, 1>;
    constexpr uint32_t PGEB1_Pos = 1;
    constexpr uint32_t PGEB1_Msk = PGEB1::mask;

    /// Pattern Generator 2 Output Enable Buffer
    /// Position: 2, Width: 1
    using PGEB2 = BitField<2, 1>;
    constexpr uint32_t PGEB2_Pos = 2;
    constexpr uint32_t PGEB2_Msk = PGEB2::mask;

    /// Pattern Generator 3 Output Enable Buffer
    /// Position: 3, Width: 1
    using PGEB3 = BitField<3, 1>;
    constexpr uint32_t PGEB3_Pos = 3;
    constexpr uint32_t PGEB3_Msk = PGEB3::mask;

    /// Pattern Generator 4 Output Enable Buffer
    /// Position: 4, Width: 1
    using PGEB4 = BitField<4, 1>;
    constexpr uint32_t PGEB4_Pos = 4;
    constexpr uint32_t PGEB4_Msk = PGEB4::mask;

    /// Pattern Generator 5 Output Enable Buffer
    /// Position: 5, Width: 1
    using PGEB5 = BitField<5, 1>;
    constexpr uint32_t PGEB5_Pos = 5;
    constexpr uint32_t PGEB5_Msk = PGEB5::mask;

    /// Pattern Generator 6 Output Enable Buffer
    /// Position: 6, Width: 1
    using PGEB6 = BitField<6, 1>;
    constexpr uint32_t PGEB6_Pos = 6;
    constexpr uint32_t PGEB6_Msk = PGEB6::mask;

    /// Pattern Generator 7 Output Enable Buffer
    /// Position: 7, Width: 1
    using PGEB7 = BitField<7, 1>;
    constexpr uint32_t PGEB7_Pos = 7;
    constexpr uint32_t PGEB7_Msk = PGEB7::mask;

    /// Pattern Generator 0 Output Enable
    /// Position: 8, Width: 1
    using PGVB0 = BitField<8, 1>;
    constexpr uint32_t PGVB0_Pos = 8;
    constexpr uint32_t PGVB0_Msk = PGVB0::mask;

    /// Pattern Generator 1 Output Enable
    /// Position: 9, Width: 1
    using PGVB1 = BitField<9, 1>;
    constexpr uint32_t PGVB1_Pos = 9;
    constexpr uint32_t PGVB1_Msk = PGVB1::mask;

    /// Pattern Generator 2 Output Enable
    /// Position: 10, Width: 1
    using PGVB2 = BitField<10, 1>;
    constexpr uint32_t PGVB2_Pos = 10;
    constexpr uint32_t PGVB2_Msk = PGVB2::mask;

    /// Pattern Generator 3 Output Enable
    /// Position: 11, Width: 1
    using PGVB3 = BitField<11, 1>;
    constexpr uint32_t PGVB3_Pos = 11;
    constexpr uint32_t PGVB3_Msk = PGVB3::mask;

    /// Pattern Generator 4 Output Enable
    /// Position: 12, Width: 1
    using PGVB4 = BitField<12, 1>;
    constexpr uint32_t PGVB4_Pos = 12;
    constexpr uint32_t PGVB4_Msk = PGVB4::mask;

    /// Pattern Generator 5 Output Enable
    /// Position: 13, Width: 1
    using PGVB5 = BitField<13, 1>;
    constexpr uint32_t PGVB5_Pos = 13;
    constexpr uint32_t PGVB5_Msk = PGVB5::mask;

    /// Pattern Generator 6 Output Enable
    /// Position: 14, Width: 1
    using PGVB6 = BitField<14, 1>;
    constexpr uint32_t PGVB6_Pos = 14;
    constexpr uint32_t PGVB6_Msk = PGVB6::mask;

    /// Pattern Generator 7 Output Enable
    /// Position: 15, Width: 1
    using PGVB7 = BitField<15, 1>;
    constexpr uint32_t PGVB7_Pos = 15;
    constexpr uint32_t PGVB7_Msk = PGVB7::mask;

}  // namespace pattb

/// WAVEB - Waveform Control Buffer
namespace waveb {
    /// Waveform Generation Buffer
    /// Position: 0, Width: 3
    using WAVEGENB = BitField<0, 3>;
    constexpr uint32_t WAVEGENB_Pos = 0;
    constexpr uint32_t WAVEGENB_Msk = WAVEGENB::mask;
    /// Enumerated values for WAVEGENB
    namespace wavegenb {
        constexpr uint32_t NFRQ = 0;
        constexpr uint32_t MFRQ = 1;
        constexpr uint32_t NPWM = 2;
        constexpr uint32_t DSCRITICAL = 4;
        constexpr uint32_t DSBOTTOM = 5;
        constexpr uint32_t DSBOTH = 6;
        constexpr uint32_t DSTOP = 7;
    }

    /// Ramp Mode Buffer
    /// Position: 4, Width: 2
    using RAMPB = BitField<4, 2>;
    constexpr uint32_t RAMPB_Pos = 4;
    constexpr uint32_t RAMPB_Msk = RAMPB::mask;
    /// Enumerated values for RAMPB
    namespace rampb {
        constexpr uint32_t RAMP1 = 0;
        constexpr uint32_t RAMP2A = 1;
        constexpr uint32_t RAMP2 = 2;
    }

    /// Circular Period Enable Buffer
    /// Position: 7, Width: 1
    using CIPERENB = BitField<7, 1>;
    constexpr uint32_t CIPERENB_Pos = 7;
    constexpr uint32_t CIPERENB_Msk = CIPERENB::mask;

    /// Circular Channel 0 Enable Buffer
    /// Position: 8, Width: 1
    using CICCENB0 = BitField<8, 1>;
    constexpr uint32_t CICCENB0_Pos = 8;
    constexpr uint32_t CICCENB0_Msk = CICCENB0::mask;

    /// Circular Channel 1 Enable Buffer
    /// Position: 9, Width: 1
    using CICCENB1 = BitField<9, 1>;
    constexpr uint32_t CICCENB1_Pos = 9;
    constexpr uint32_t CICCENB1_Msk = CICCENB1::mask;

    /// Circular Channel 2 Enable Buffer
    /// Position: 10, Width: 1
    using CICCENB2 = BitField<10, 1>;
    constexpr uint32_t CICCENB2_Pos = 10;
    constexpr uint32_t CICCENB2_Msk = CICCENB2::mask;

    /// Circular Channel 3 Enable Buffer
    /// Position: 11, Width: 1
    using CICCENB3 = BitField<11, 1>;
    constexpr uint32_t CICCENB3_Pos = 11;
    constexpr uint32_t CICCENB3_Msk = CICCENB3::mask;

    /// Channel 0 Polarity Buffer
    /// Position: 16, Width: 1
    using POLB0 = BitField<16, 1>;
    constexpr uint32_t POLB0_Pos = 16;
    constexpr uint32_t POLB0_Msk = POLB0::mask;

    /// Channel 1 Polarity Buffer
    /// Position: 17, Width: 1
    using POLB1 = BitField<17, 1>;
    constexpr uint32_t POLB1_Pos = 17;
    constexpr uint32_t POLB1_Msk = POLB1::mask;

    /// Channel 2 Polarity Buffer
    /// Position: 18, Width: 1
    using POLB2 = BitField<18, 1>;
    constexpr uint32_t POLB2_Pos = 18;
    constexpr uint32_t POLB2_Msk = POLB2::mask;

    /// Channel 3 Polarity Buffer
    /// Position: 19, Width: 1
    using POLB3 = BitField<19, 1>;
    constexpr uint32_t POLB3_Pos = 19;
    constexpr uint32_t POLB3_Msk = POLB3::mask;

    /// Swap DTI Output Pair 0 Buffer
    /// Position: 24, Width: 1
    using SWAPB0 = BitField<24, 1>;
    constexpr uint32_t SWAPB0_Pos = 24;
    constexpr uint32_t SWAPB0_Msk = SWAPB0::mask;

    /// Swap DTI Output Pair 1 Buffer
    /// Position: 25, Width: 1
    using SWAPB1 = BitField<25, 1>;
    constexpr uint32_t SWAPB1_Pos = 25;
    constexpr uint32_t SWAPB1_Msk = SWAPB1::mask;

    /// Swap DTI Output Pair 2 Buffer
    /// Position: 26, Width: 1
    using SWAPB2 = BitField<26, 1>;
    constexpr uint32_t SWAPB2_Pos = 26;
    constexpr uint32_t SWAPB2_Msk = SWAPB2::mask;

    /// Swap DTI Output Pair 3 Buffer
    /// Position: 27, Width: 1
    using SWAPB3 = BitField<27, 1>;
    constexpr uint32_t SWAPB3_Pos = 27;
    constexpr uint32_t SWAPB3_Msk = SWAPB3::mask;

}  // namespace waveb

/// PERB - Period Buffer
namespace perb {
    /// Period Buffer Value
    /// Position: 0, Width: 24
    using PERB = BitField<0, 24>;
    constexpr uint32_t PERB_Pos = 0;
    constexpr uint32_t PERB_Msk = PERB::mask;

}  // namespace perb

/// PERB_DITH4 - Period Buffer
namespace perb_dith4 {
    /// Dithering Buffer Cycle Number
    /// Position: 0, Width: 4
    using DITHERCYB = BitField<0, 4>;
    constexpr uint32_t DITHERCYB_Pos = 0;
    constexpr uint32_t DITHERCYB_Msk = DITHERCYB::mask;

    /// Period Buffer Value
    /// Position: 4, Width: 20
    using PERB = BitField<4, 20>;
    constexpr uint32_t PERB_Pos = 4;
    constexpr uint32_t PERB_Msk = PERB::mask;

}  // namespace perb_dith4

/// PERB_DITH5 - Period Buffer
namespace perb_dith5 {
    /// Dithering Buffer Cycle Number
    /// Position: 0, Width: 5
    using DITHERCYB = BitField<0, 5>;
    constexpr uint32_t DITHERCYB_Pos = 0;
    constexpr uint32_t DITHERCYB_Msk = DITHERCYB::mask;

    /// Period Buffer Value
    /// Position: 5, Width: 19
    using PERB = BitField<5, 19>;
    constexpr uint32_t PERB_Pos = 5;
    constexpr uint32_t PERB_Msk = PERB::mask;

}  // namespace perb_dith5

/// PERB_DITH6 - Period Buffer
namespace perb_dith6 {
    /// Dithering Buffer Cycle Number
    /// Position: 0, Width: 6
    using DITHERCYB = BitField<0, 6>;
    constexpr uint32_t DITHERCYB_Pos = 0;
    constexpr uint32_t DITHERCYB_Msk = DITHERCYB::mask;

    /// Period Buffer Value
    /// Position: 6, Width: 18
    using PERB = BitField<6, 18>;
    constexpr uint32_t PERB_Pos = 6;
    constexpr uint32_t PERB_Msk = PERB::mask;

}  // namespace perb_dith6

/// CCB[4] - Compare and Capture Buffer
namespace ccb {
    /// Channel Compare/Capture Buffer Value
    /// Position: 0, Width: 24
    using CCB = BitField<0, 24>;
    constexpr uint32_t CCB_Pos = 0;
    constexpr uint32_t CCB_Msk = CCB::mask;

}  // namespace ccb

/// CCB[4]_DITH4 - Compare and Capture Buffer
namespace ccb_dith4 {
    /// Dithering Buffer Cycle Number
    /// Position: 0, Width: 4
    using DITHERCYB = BitField<0, 4>;
    constexpr uint32_t DITHERCYB_Pos = 0;
    constexpr uint32_t DITHERCYB_Msk = DITHERCYB::mask;

    /// Channel Compare/Capture Buffer Value
    /// Position: 4, Width: 20
    using CCB = BitField<4, 20>;
    constexpr uint32_t CCB_Pos = 4;
    constexpr uint32_t CCB_Msk = CCB::mask;

}  // namespace ccb_dith4

/// CCB[4]_DITH5 - Compare and Capture Buffer
namespace ccb_dith5 {
    /// Dithering Buffer Cycle Number
    /// Position: 0, Width: 5
    using DITHERCYB = BitField<0, 5>;
    constexpr uint32_t DITHERCYB_Pos = 0;
    constexpr uint32_t DITHERCYB_Msk = DITHERCYB::mask;

    /// Channel Compare/Capture Buffer Value
    /// Position: 5, Width: 19
    using CCB = BitField<5, 19>;
    constexpr uint32_t CCB_Pos = 5;
    constexpr uint32_t CCB_Msk = CCB::mask;

}  // namespace ccb_dith5

/// CCB[4]_DITH6 - Compare and Capture Buffer
namespace ccb_dith6 {
    /// Dithering Buffer Cycle Number
    /// Position: 0, Width: 6
    using DITHERCYB = BitField<0, 6>;
    constexpr uint32_t DITHERCYB_Pos = 0;
    constexpr uint32_t DITHERCYB_Msk = DITHERCYB::mask;

    /// Channel Compare/Capture Buffer Value
    /// Position: 6, Width: 18
    using CCB = BitField<6, 18>;
    constexpr uint32_t CCB_Pos = 6;
    constexpr uint32_t CCB_Msk = CCB::mask;

}  // namespace ccb_dith6

}  // namespace alloy::hal::atmel::samd21::tcc0
