/* 
 * Do not edit this file, it was generated by gen_pll.sh
 * 
 *   FPGA kind      : TANGNANO9K
 *   Input frequency: 27 MHz
 */

 module femtoPLL  #(
    parameter freq = 40
 ) (
    input wire pclk,
    output wire clk
 );
   rPLL #(
      .DEVICE("GW1NR-9C"),
      .FCLKIN("27")
 ) pll (
      .CLKOUT(clk),
      .RESET(1'b0),
      .RESET_P(1'b0),
      .CLKIN(pclk),
      .CLKFB(1'b0),
      .FBDSEL(6'b0),
      .IDSEL(6'b0),
      .ODSEL(6'b0),
      .PSDA(4'b0),
      .DUTYDA(4'b0),
      .FDLY(4'b0)
   );
   generate
     case(freq)
     16: begin
      defparam pll.IDIV_SEL = 4;
      defparam pll.FBDIV_SEL = 2;
      defparam pll.ODIV_SEL = 32;
     end
     20: begin
      defparam pll.IDIV_SEL = 3;
      defparam pll.FBDIV_SEL = 2;
      defparam pll.ODIV_SEL = 32;
     end
     24: begin
      defparam pll.IDIV_SEL = 7;
      defparam pll.FBDIV_SEL = 6;
      defparam pll.ODIV_SEL = 32;
     end
     25: begin
      defparam pll.IDIV_SEL = 7;
      defparam pll.FBDIV_SEL = 6;
      defparam pll.ODIV_SEL = 32;
     end
     30: begin
      defparam pll.IDIV_SEL = 7;
      defparam pll.FBDIV_SEL = 8;
      defparam pll.ODIV_SEL = 16;
     end
     35: begin
      defparam pll.IDIV_SEL = 6;
      defparam pll.FBDIV_SEL = 8;
      defparam pll.ODIV_SEL = 16;
     end
     40: begin
      defparam pll.IDIV_SEL = 1;
      defparam pll.FBDIV_SEL = 2;
      defparam pll.ODIV_SEL = 16;
     end
     45: begin
      defparam pll.IDIV_SEL = 2;
      defparam pll.FBDIV_SEL = 4;
      defparam pll.ODIV_SEL = 16;
     end
     48: begin
      defparam pll.IDIV_SEL = 4;
      defparam pll.FBDIV_SEL = 8;
      defparam pll.ODIV_SEL = 16;
     end
     50: begin
      defparam pll.IDIV_SEL = 6;
      defparam pll.FBDIV_SEL = 12;
      defparam pll.ODIV_SEL = 8;
     end
     55: begin
      defparam pll.IDIV_SEL = 0;
      defparam pll.FBDIV_SEL = 1;
      defparam pll.ODIV_SEL = 8;
     end
     60: begin
      defparam pll.IDIV_SEL = 4;
      defparam pll.FBDIV_SEL = 10;
      defparam pll.ODIV_SEL = 8;
     end
     65: begin
      defparam pll.IDIV_SEL = 4;
      defparam pll.FBDIV_SEL = 11;
      defparam pll.ODIV_SEL = 8;
     end
     66: begin
      defparam pll.IDIV_SEL = 6;
      defparam pll.FBDIV_SEL = 16;
      defparam pll.ODIV_SEL = 8;
     end
     70: begin
      defparam pll.IDIV_SEL = 4;
      defparam pll.FBDIV_SEL = 12;
      defparam pll.ODIV_SEL = 8;
     end
     75: begin
      defparam pll.IDIV_SEL = 4;
      defparam pll.FBDIV_SEL = 13;
      defparam pll.ODIV_SEL = 8;
     end
     80: begin
      defparam pll.IDIV_SEL = 0;
      defparam pll.FBDIV_SEL = 2;
      defparam pll.ODIV_SEL = 8;
     end
     85: begin
      defparam pll.IDIV_SEL = 6;
      defparam pll.FBDIV_SEL = 21;
      defparam pll.ODIV_SEL = 8;
     end
     90: begin
      defparam pll.IDIV_SEL = 2;
      defparam pll.FBDIV_SEL = 9;
      defparam pll.ODIV_SEL = 8;
     end
     95: begin
      defparam pll.IDIV_SEL = 1;
      defparam pll.FBDIV_SEL = 6;
      defparam pll.ODIV_SEL = 8;
     end
     100: begin
      defparam pll.IDIV_SEL = 6;
      defparam pll.FBDIV_SEL = 25;
      defparam pll.ODIV_SEL = 4;
     end
     105: begin
      defparam pll.IDIV_SEL = 7;
      defparam pll.FBDIV_SEL = 30;
      defparam pll.ODIV_SEL = 4;
     end
     110: begin
      defparam pll.IDIV_SEL = 7;
      defparam pll.FBDIV_SEL = 32;
      defparam pll.ODIV_SEL = 4;
     end
     115: begin
      defparam pll.IDIV_SEL = 3;
      defparam pll.FBDIV_SEL = 16;
      defparam pll.ODIV_SEL = 4;
     end
     120: begin
      defparam pll.IDIV_SEL = 6;
      defparam pll.FBDIV_SEL = 30;
      defparam pll.ODIV_SEL = 4;
     end
     125: begin
      defparam pll.IDIV_SEL = 7;
      defparam pll.FBDIV_SEL = 36;
      defparam pll.ODIV_SEL = 4;
     end
     130: begin
      defparam pll.IDIV_SEL = 4;
      defparam pll.FBDIV_SEL = 23;
      defparam pll.ODIV_SEL = 4;
     end
     135: begin
      defparam pll.IDIV_SEL = 0;
      defparam pll.FBDIV_SEL = 4;
      defparam pll.ODIV_SEL = 4;
     end
     140: begin
      defparam pll.IDIV_SEL = 4;
      defparam pll.FBDIV_SEL = 25;
      defparam pll.ODIV_SEL = 4;
     end
     150: begin
      defparam pll.IDIV_SEL = 6;
      defparam pll.FBDIV_SEL = 38;
      defparam pll.ODIV_SEL = 4;
     end
     160: begin
      defparam pll.IDIV_SEL = 7;
      defparam pll.FBDIV_SEL = 46;
      defparam pll.ODIV_SEL = 4;
     end
     170: begin
      defparam pll.IDIV_SEL = 6;
      defparam pll.FBDIV_SEL = 43;
      defparam pll.ODIV_SEL = 4;
     end
     180: begin
      defparam pll.IDIV_SEL = 2;
      defparam pll.FBDIV_SEL = 19;
      defparam pll.ODIV_SEL = 4;
     end
     190: begin
      defparam pll.IDIV_SEL = 0;
      defparam pll.FBDIV_SEL = 6;
      defparam pll.ODIV_SEL = 4;
     end
     200: begin
      defparam pll.IDIV_SEL = 4;
      defparam pll.FBDIV_SEL = 36;
      defparam pll.ODIV_SEL = 4;
     end
     default: UNKNOWN_FREQUENCY unknown_frequency();
     endcase
  endgenerate   

endmodule  
