#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x127e380 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x127e510 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1266d50 .functor NOT 1, L_0x12c0c60, C4<0>, C4<0>, C4<0>;
L_0x12c0a40 .functor XOR 10, L_0x12c0840, L_0x12c0970, C4<0000000000>, C4<0000000000>;
L_0x12c0b50 .functor XOR 10, L_0x12c0a40, L_0x12c0ab0, C4<0000000000>, C4<0000000000>;
v0x12bc3d0_0 .net *"_ivl_10", 9 0, L_0x12c0a40;  1 drivers
v0x12bc4d0_0 .net *"_ivl_12", 9 0, L_0x12c0ab0;  1 drivers
v0x12bc5b0_0 .net *"_ivl_14", 9 0, L_0x12c0b50;  1 drivers
v0x12bc670_0 .net *"_ivl_4", 9 0, L_0x12c07a0;  1 drivers
v0x12bc750_0 .net *"_ivl_6", 9 0, L_0x12c0840;  1 drivers
v0x12bc880_0 .net *"_ivl_8", 9 0, L_0x12c0970;  1 drivers
v0x12bc960_0 .var "clk", 0 0;
v0x12bca00_0 .net "in", 3 0, v0x12b98e0_0;  1 drivers
v0x12bcaa0_0 .net "out_any_dut", 3 1, L_0x12c06b0;  1 drivers
v0x12bcb80_0 .net "out_any_ref", 3 1, L_0x1267310;  1 drivers
v0x12bcc40_0 .net "out_both_dut", 2 0, L_0x12be130;  1 drivers
v0x12bcd10_0 .net "out_both_ref", 2 0, L_0x1267040;  1 drivers
v0x12bcde0_0 .net "out_different_dut", 3 0, L_0x12bfda0;  1 drivers
v0x12bceb0_0 .net "out_different_ref", 3 0, L_0x1267560;  1 drivers
v0x12bcf80_0 .var/2u "stats1", 287 0;
v0x12bd040_0 .var/2u "strobe", 0 0;
v0x12bd100_0 .net "tb_match", 0 0, L_0x12c0c60;  1 drivers
v0x12bd1d0_0 .net "tb_mismatch", 0 0, L_0x1266d50;  1 drivers
v0x12bd270_0 .net "wavedrom_enable", 0 0, v0x12b9a40_0;  1 drivers
v0x12bd340_0 .net "wavedrom_title", 511 0, v0x12b9ae0_0;  1 drivers
E_0x1278060/0 .event negedge, v0x12b9820_0;
E_0x1278060/1 .event posedge, v0x12b9820_0;
E_0x1278060 .event/or E_0x1278060/0, E_0x1278060/1;
L_0x12c06b0 .part L_0x12bef70, 0, 3;
L_0x12c07a0 .concat [ 4 3 3 0], L_0x1267560, L_0x1267310, L_0x1267040;
L_0x12c0840 .concat [ 4 3 3 0], L_0x1267560, L_0x1267310, L_0x1267040;
L_0x12c0970 .concat [ 4 3 3 0], L_0x12bfda0, L_0x12c06b0, L_0x12be130;
L_0x12c0ab0 .concat [ 4 3 3 0], L_0x1267560, L_0x1267310, L_0x1267040;
L_0x12c0c60 .cmp/eeq 10, L_0x12c07a0, L_0x12c0b50;
S_0x127e6a0 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x127e510;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1267040 .functor AND 3, L_0x12bd440, L_0x12bd4e0, C4<111>, C4<111>;
L_0x1267310 .functor OR 3, L_0x12bd670, L_0x12bd710, C4<000>, C4<000>;
L_0x1267560 .functor XOR 4, v0x12b98e0_0, L_0x12bdb60, C4<0000>, C4<0000>;
v0x1266540_0 .net *"_ivl_1", 2 0, L_0x12bd440;  1 drivers
v0x1266880_0 .net *"_ivl_13", 0 0, L_0x12bd8d0;  1 drivers
v0x1266b50_0 .net *"_ivl_15", 2 0, L_0x12bda80;  1 drivers
v0x1266e60_0 .net *"_ivl_16", 3 0, L_0x12bdb60;  1 drivers
v0x1267150_0 .net *"_ivl_3", 2 0, L_0x12bd4e0;  1 drivers
v0x1267420_0 .net *"_ivl_7", 2 0, L_0x12bd670;  1 drivers
v0x1267630_0 .net *"_ivl_9", 2 0, L_0x12bd710;  1 drivers
v0x12b8bf0_0 .net "in", 3 0, v0x12b98e0_0;  alias, 1 drivers
v0x12b8cd0_0 .net "out_any", 3 1, L_0x1267310;  alias, 1 drivers
v0x12b8e40_0 .net "out_both", 2 0, L_0x1267040;  alias, 1 drivers
v0x12b8f20_0 .net "out_different", 3 0, L_0x1267560;  alias, 1 drivers
L_0x12bd440 .part v0x12b98e0_0, 0, 3;
L_0x12bd4e0 .part v0x12b98e0_0, 1, 3;
L_0x12bd670 .part v0x12b98e0_0, 0, 3;
L_0x12bd710 .part v0x12b98e0_0, 1, 3;
L_0x12bd8d0 .part v0x12b98e0_0, 0, 1;
L_0x12bda80 .part v0x12b98e0_0, 1, 3;
L_0x12bdb60 .concat [ 3 1 0 0], L_0x12bda80, L_0x12bd8d0;
S_0x12b9080 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x127e510;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x12b9820_0 .net "clk", 0 0, v0x12bc960_0;  1 drivers
v0x12b98e0_0 .var "in", 3 0;
v0x12b99a0_0 .net "tb_match", 0 0, L_0x12c0c60;  alias, 1 drivers
v0x12b9a40_0 .var "wavedrom_enable", 0 0;
v0x12b9ae0_0 .var "wavedrom_title", 511 0;
E_0x1277bf0 .event posedge, v0x12b9820_0;
E_0x12784e0 .event negedge, v0x12b9820_0;
S_0x12b9320 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x12b9080;
 .timescale -12 -12;
v0x12b9520_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12b9620 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x12b9080;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12b9cb0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x127e510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 5 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x127f2e0 .functor AND 1, L_0x12bdd40, L_0x12bdde0, C4<1>, C4<1>;
L_0x12918e0 .functor AND 1, L_0x12bdf20, L_0x12bdfc0, C4<1>, C4<1>;
L_0x1291950 .functor AND 1, L_0x12be2c0, L_0x12be3a0, C4<1>, C4<1>;
L_0x12be8d0 .functor OR 1, L_0x12be740, L_0x12be830, C4<0>, C4<0>;
L_0x12bebb0 .functor OR 1, L_0x12bea10, L_0x12beb10, C4<0>, C4<0>;
L_0x12bee20 .functor OR 1, L_0x12bec70, L_0x12bed80, C4<0>, C4<0>;
L_0x12bed10 .functor OR 1, L_0x12bf1d0, L_0x12bf270, C4<0>, C4<0>;
L_0x12bf670 .functor XOR 1, L_0x12bf490, L_0x12bf530, C4<0>, C4<0>;
L_0x12bf9c0 .functor XOR 1, L_0x12bf7d0, L_0x12bf870, C4<0>, C4<0>;
L_0x12bfc30 .functor XOR 1, L_0x12bf5d0, L_0x12bfad0, C4<0>, C4<0>;
L_0x12c0550 .functor XOR 1, L_0x12bff30, L_0x12c00a0, C4<0>, C4<0>;
v0x12b9f20_0 .net *"_ivl_11", 0 0, L_0x12bdf20;  1 drivers
v0x12ba000_0 .net *"_ivl_13", 0 0, L_0x12bdfc0;  1 drivers
v0x12ba0e0_0 .net *"_ivl_14", 0 0, L_0x12918e0;  1 drivers
v0x12ba1d0_0 .net *"_ivl_20", 0 0, L_0x12be2c0;  1 drivers
v0x12ba2b0_0 .net *"_ivl_22", 0 0, L_0x12be3a0;  1 drivers
v0x12ba3e0_0 .net *"_ivl_23", 0 0, L_0x1291950;  1 drivers
L_0x7f4a3e9d6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba4c0_0 .net/2u *"_ivl_27", 0 0, L_0x7f4a3e9d6018;  1 drivers
v0x12ba5a0_0 .net *"_ivl_3", 0 0, L_0x12bdd40;  1 drivers
v0x12ba680_0 .net *"_ivl_32", 0 0, L_0x12be740;  1 drivers
v0x12ba7f0_0 .net *"_ivl_34", 0 0, L_0x12be830;  1 drivers
v0x12ba8d0_0 .net *"_ivl_35", 0 0, L_0x12be8d0;  1 drivers
v0x12ba9b0_0 .net *"_ivl_40", 0 0, L_0x12bea10;  1 drivers
v0x12baa90_0 .net *"_ivl_42", 0 0, L_0x12beb10;  1 drivers
v0x12bab70_0 .net *"_ivl_43", 0 0, L_0x12bebb0;  1 drivers
v0x12bac50_0 .net *"_ivl_48", 0 0, L_0x12bec70;  1 drivers
v0x12bad30_0 .net *"_ivl_5", 0 0, L_0x12bdde0;  1 drivers
v0x12bae10_0 .net *"_ivl_50", 0 0, L_0x12bed80;  1 drivers
v0x12baef0_0 .net *"_ivl_51", 0 0, L_0x12bee20;  1 drivers
v0x12bafd0_0 .net *"_ivl_57", 0 0, L_0x12bf1d0;  1 drivers
v0x12bb0b0_0 .net *"_ivl_59", 0 0, L_0x12bf270;  1 drivers
v0x12bb190_0 .net *"_ivl_6", 0 0, L_0x127f2e0;  1 drivers
v0x12bb270_0 .net *"_ivl_60", 0 0, L_0x12bed10;  1 drivers
v0x12bb350_0 .net *"_ivl_65", 0 0, L_0x12bf490;  1 drivers
v0x12bb430_0 .net *"_ivl_67", 0 0, L_0x12bf530;  1 drivers
v0x12bb510_0 .net *"_ivl_68", 0 0, L_0x12bf670;  1 drivers
v0x12bb5f0_0 .net *"_ivl_73", 0 0, L_0x12bf7d0;  1 drivers
v0x12bb6d0_0 .net *"_ivl_75", 0 0, L_0x12bf870;  1 drivers
v0x12bb7b0_0 .net *"_ivl_76", 0 0, L_0x12bf9c0;  1 drivers
v0x12bb890_0 .net *"_ivl_81", 0 0, L_0x12bf5d0;  1 drivers
v0x12bb970_0 .net *"_ivl_83", 0 0, L_0x12bfad0;  1 drivers
v0x12bba50_0 .net *"_ivl_84", 0 0, L_0x12bfc30;  1 drivers
v0x12bbb30_0 .net *"_ivl_90", 0 0, L_0x12bff30;  1 drivers
v0x12bbc10_0 .net *"_ivl_92", 0 0, L_0x12c00a0;  1 drivers
v0x12bbcf0_0 .net *"_ivl_93", 0 0, L_0x12c0550;  1 drivers
v0x12bbdd0_0 .net "in", 3 0, v0x12b98e0_0;  alias, 1 drivers
v0x12bbe90_0 .net "out_any", 4 0, L_0x12bef70;  1 drivers
v0x12bbf70_0 .net "out_both", 2 0, L_0x12be130;  alias, 1 drivers
v0x12bc050_0 .net "out_different", 3 0, L_0x12bfda0;  alias, 1 drivers
L_0x12bdd40 .part v0x12b98e0_0, 0, 1;
L_0x12bdde0 .part v0x12b98e0_0, 3, 1;
L_0x12bdf20 .part v0x12b98e0_0, 1, 1;
L_0x12bdfc0 .part v0x12b98e0_0, 0, 1;
L_0x12be130 .concat8 [ 1 1 1 0], L_0x127f2e0, L_0x12918e0, L_0x1291950;
L_0x12be2c0 .part v0x12b98e0_0, 2, 1;
L_0x12be3a0 .part v0x12b98e0_0, 1, 1;
L_0x12be740 .part v0x12b98e0_0, 0, 1;
L_0x12be830 .part v0x12b98e0_0, 1, 1;
L_0x12bea10 .part v0x12b98e0_0, 1, 1;
L_0x12beb10 .part v0x12b98e0_0, 2, 1;
L_0x12bec70 .part v0x12b98e0_0, 2, 1;
L_0x12bed80 .part v0x12b98e0_0, 3, 1;
LS_0x12bef70_0_0 .concat8 [ 1 1 1 1], L_0x7f4a3e9d6018, L_0x12be8d0, L_0x12bebb0, L_0x12bee20;
LS_0x12bef70_0_4 .concat8 [ 1 0 0 0], L_0x12bed10;
L_0x12bef70 .concat8 [ 4 1 0 0], LS_0x12bef70_0_0, LS_0x12bef70_0_4;
L_0x12bf1d0 .part v0x12b98e0_0, 3, 1;
L_0x12bf270 .part v0x12b98e0_0, 0, 1;
L_0x12bf490 .part v0x12b98e0_0, 0, 1;
L_0x12bf530 .part v0x12b98e0_0, 3, 1;
L_0x12bf7d0 .part v0x12b98e0_0, 1, 1;
L_0x12bf870 .part v0x12b98e0_0, 0, 1;
L_0x12bf5d0 .part v0x12b98e0_0, 2, 1;
L_0x12bfad0 .part v0x12b98e0_0, 1, 1;
L_0x12bfda0 .concat8 [ 1 1 1 1], L_0x12bf670, L_0x12bf9c0, L_0x12bfc30, L_0x12c0550;
L_0x12bff30 .part v0x12b98e0_0, 3, 1;
L_0x12c00a0 .part v0x12b98e0_0, 2, 1;
S_0x12bc1b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x127e510;
 .timescale -12 -12;
E_0x125fa20 .event anyedge, v0x12bd040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12bd040_0;
    %nor/r;
    %assign/vec4 v0x12bd040_0, 0;
    %wait E_0x125fa20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12b9080;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x12b98e0_0, 0;
    %wait E_0x12784e0;
    %wait E_0x1277bf0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x12b98e0_0, 0;
    %wait E_0x1277bf0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x12b98e0_0, 0;
    %wait E_0x1277bf0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x12b98e0_0, 0;
    %wait E_0x1277bf0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x12b98e0_0, 0;
    %wait E_0x1277bf0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x12b98e0_0, 0;
    %wait E_0x12784e0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12b9620;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x12b98e0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12784e0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x12b98e0_0, 0;
    %wait E_0x1277bf0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x12b98e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x127e510;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bc960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bd040_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x127e510;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12bc960_0;
    %inv;
    %store/vec4 v0x12bc960_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x127e510;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12b9820_0, v0x12bd1d0_0, v0x12bca00_0, v0x12bcd10_0, v0x12bcc40_0, v0x12bcb80_0, v0x12bcaa0_0, v0x12bceb0_0, v0x12bcde0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x127e510;
T_7 ;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x127e510;
T_8 ;
    %wait E_0x1278060;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12bcf80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bcf80_0, 4, 32;
    %load/vec4 v0x12bd100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bcf80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12bcf80_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bcf80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12bcd10_0;
    %load/vec4 v0x12bcd10_0;
    %load/vec4 v0x12bcc40_0;
    %xor;
    %load/vec4 v0x12bcd10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bcf80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bcf80_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x12bcb80_0;
    %load/vec4 v0x12bcb80_0;
    %load/vec4 v0x12bcaa0_0;
    %xor;
    %load/vec4 v0x12bcb80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bcf80_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bcf80_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x12bceb0_0;
    %load/vec4 v0x12bceb0_0;
    %load/vec4 v0x12bcde0_0;
    %xor;
    %load/vec4 v0x12bceb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bcf80_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x12bcf80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12bcf80_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/gatesv/iter7/response0/top_module.sv";
