<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="SPI control register"><title>esp32s2::spi0::ctrl - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ac92e1bbe349e143.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32s2" data-themes="" data-resource-suffix="" data-rustdoc-version="1.76.0-nightly (88269fa9e 2024-02-09) (1.76.0.1)" data-channel="nightly" data-search-js="search-2b6ce74ff89ae146.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-f2adc0d6ca4d09fb.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-305769736d49e732.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-feafe1bb7466e4bd.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../../../esp32s2/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32s2/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32s2/index.html">esp32s2</a><span class="version">0.20.0</span></h2></div><h2 class="location"><a href="#">Module ctrl</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#structs">Structs</a></li><li><a href="#types">Type Aliases</a></li></ul></section><h2><a href="../index.html">In esp32s2::spi0</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32s2/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">esp32s2</a>::<wbr><a href="../index.html">spi0</a>::<wbr><a class="mod" href="#">ctrl</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32s2/spi0/ctrl.rs.html#1-309">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>SPI control register</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.CTRL_SPEC.html" title="struct esp32s2::spi0::ctrl::CTRL_SPEC">CTRL_SPEC</a></div><div class="desc docblock-short">SPI control register</div></li></ul><h2 id="types" class="section-header"><a href="#types">Type Aliases</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.DUMMY_OUT_R.html" title="type esp32s2::spi0::ctrl::DUMMY_OUT_R">DUMMY_OUT_R</a></div><div class="desc docblock-short">Field <code>DUMMY_OUT</code> reader - In the dummy phase the signal level of spi is output by the spi controller. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.DUMMY_OUT_W.html" title="type esp32s2::spi0::ctrl::DUMMY_OUT_W">DUMMY_OUT_W</a></div><div class="desc docblock-short">Field <code>DUMMY_OUT</code> writer - In the dummy phase the signal level of spi is output by the spi controller. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.D_POL_R.html" title="type esp32s2::spi0::ctrl::D_POL_R">D_POL_R</a></div><div class="desc docblock-short">Field <code>D_POL</code> reader - The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.D_POL_W.html" title="type esp32s2::spi0::ctrl::D_POL_W">D_POL_W</a></div><div class="desc docblock-short">Field <code>D_POL</code> writer - The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.EXT_HOLD_EN_R.html" title="type esp32s2::spi0::ctrl::EXT_HOLD_EN_R">EXT_HOLD_EN_R</a></div><div class="desc docblock-short">Field <code>EXT_HOLD_EN</code> reader - Set the bit to hold spi. The bit is combined with SPI_USR_PREP_HOLD,SPI_USR_CMD_HOLD,SPI_USR_ADDR_HOLD,SPI_USR_DUMMY_HOLD,SPI_USR_DIN_HOLD,SPI_USR_DOUT_HOLD and SPI_USR_HOLD_POL. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.EXT_HOLD_EN_W.html" title="type esp32s2::spi0::ctrl::EXT_HOLD_EN_W">EXT_HOLD_EN_W</a></div><div class="desc docblock-short">Field <code>EXT_HOLD_EN</code> writer - Set the bit to hold spi. The bit is combined with SPI_USR_PREP_HOLD,SPI_USR_CMD_HOLD,SPI_USR_ADDR_HOLD,SPI_USR_DUMMY_HOLD,SPI_USR_DIN_HOLD,SPI_USR_DOUT_HOLD and SPI_USR_HOLD_POL. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FADDR_DUAL_R.html" title="type esp32s2::spi0::ctrl::FADDR_DUAL_R">FADDR_DUAL_R</a></div><div class="desc docblock-short">Field <code>FADDR_DUAL</code> reader - Apply 2-bit mode during addr phase 1:enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FADDR_DUAL_W.html" title="type esp32s2::spi0::ctrl::FADDR_DUAL_W">FADDR_DUAL_W</a></div><div class="desc docblock-short">Field <code>FADDR_DUAL</code> writer - Apply 2-bit mode during addr phase 1:enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FADDR_OCT_R.html" title="type esp32s2::spi0::ctrl::FADDR_OCT_R">FADDR_OCT_R</a></div><div class="desc docblock-short">Field <code>FADDR_OCT</code> reader - Apply 8-bit mode during addr phase 1:enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FADDR_OCT_W.html" title="type esp32s2::spi0::ctrl::FADDR_OCT_W">FADDR_OCT_W</a></div><div class="desc docblock-short">Field <code>FADDR_OCT</code> writer - Apply 8-bit mode during addr phase 1:enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FADDR_QUAD_R.html" title="type esp32s2::spi0::ctrl::FADDR_QUAD_R">FADDR_QUAD_R</a></div><div class="desc docblock-short">Field <code>FADDR_QUAD</code> reader - Apply 4-bit mode during addr phase 1:enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FADDR_QUAD_W.html" title="type esp32s2::spi0::ctrl::FADDR_QUAD_W">FADDR_QUAD_W</a></div><div class="desc docblock-short">Field <code>FADDR_QUAD</code> writer - Apply 4-bit mode during addr phase 1:enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FCMD_DUAL_R.html" title="type esp32s2::spi0::ctrl::FCMD_DUAL_R">FCMD_DUAL_R</a></div><div class="desc docblock-short">Field <code>FCMD_DUAL</code> reader - Apply 2-bit mode during command phase 1:enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FCMD_DUAL_W.html" title="type esp32s2::spi0::ctrl::FCMD_DUAL_W">FCMD_DUAL_W</a></div><div class="desc docblock-short">Field <code>FCMD_DUAL</code> writer - Apply 2-bit mode during command phase 1:enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FCMD_OCT_R.html" title="type esp32s2::spi0::ctrl::FCMD_OCT_R">FCMD_OCT_R</a></div><div class="desc docblock-short">Field <code>FCMD_OCT</code> reader - Apply 8-bit mode during command phase 1:enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FCMD_OCT_W.html" title="type esp32s2::spi0::ctrl::FCMD_OCT_W">FCMD_OCT_W</a></div><div class="desc docblock-short">Field <code>FCMD_OCT</code> writer - Apply 8-bit mode during command phase 1:enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FCMD_QUAD_R.html" title="type esp32s2::spi0::ctrl::FCMD_QUAD_R">FCMD_QUAD_R</a></div><div class="desc docblock-short">Field <code>FCMD_QUAD</code> reader - Apply 4-bit mode during command phase 1:enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FCMD_QUAD_W.html" title="type esp32s2::spi0::ctrl::FCMD_QUAD_W">FCMD_QUAD_W</a></div><div class="desc docblock-short">Field <code>FCMD_QUAD</code> writer - Apply 4-bit mode during command phase 1:enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FREAD_DUAL_R.html" title="type esp32s2::spi0::ctrl::FREAD_DUAL_R">FREAD_DUAL_R</a></div><div class="desc docblock-short">Field <code>FREAD_DUAL</code> reader - In the read operations, read-data phase is in 2-bit mode. 1: enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FREAD_DUAL_W.html" title="type esp32s2::spi0::ctrl::FREAD_DUAL_W">FREAD_DUAL_W</a></div><div class="desc docblock-short">Field <code>FREAD_DUAL</code> writer - In the read operations, read-data phase is in 2-bit mode. 1: enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FREAD_OCT_R.html" title="type esp32s2::spi0::ctrl::FREAD_OCT_R">FREAD_OCT_R</a></div><div class="desc docblock-short">Field <code>FREAD_OCT</code> reader - In the read operations read-data phase is in 8-bit mode. 1: enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FREAD_OCT_W.html" title="type esp32s2::spi0::ctrl::FREAD_OCT_W">FREAD_OCT_W</a></div><div class="desc docblock-short">Field <code>FREAD_OCT</code> writer - In the read operations read-data phase is in 8-bit mode. 1: enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FREAD_QUAD_R.html" title="type esp32s2::spi0::ctrl::FREAD_QUAD_R">FREAD_QUAD_R</a></div><div class="desc docblock-short">Field <code>FREAD_QUAD</code> reader - In the read operations read-data phase is in 4-bit mode. 1: enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.FREAD_QUAD_W.html" title="type esp32s2::spi0::ctrl::FREAD_QUAD_W">FREAD_QUAD_W</a></div><div class="desc docblock-short">Field <code>FREAD_QUAD</code> writer - In the read operations read-data phase is in 4-bit mode. 1: enable 0: disable. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.Q_POL_R.html" title="type esp32s2::spi0::ctrl::Q_POL_R">Q_POL_R</a></div><div class="desc docblock-short">Field <code>Q_POL</code> reader - The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.Q_POL_W.html" title="type esp32s2::spi0::ctrl::Q_POL_W">Q_POL_W</a></div><div class="desc docblock-short">Field <code>Q_POL</code> writer - The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.R.html" title="type esp32s2::spi0::ctrl::R">R</a></div><div class="desc docblock-short">Register <code>CTRL</code> reader</div></li><li><div class="item-name"><a class="type" href="type.RD_BIT_ORDER_R.html" title="type esp32s2::spi0::ctrl::RD_BIT_ORDER_R">RD_BIT_ORDER_R</a></div><div class="desc docblock-short">Field <code>RD_BIT_ORDER</code> reader - In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.RD_BIT_ORDER_W.html" title="type esp32s2::spi0::ctrl::RD_BIT_ORDER_W">RD_BIT_ORDER_W</a></div><div class="desc docblock-short">Field <code>RD_BIT_ORDER</code> writer - In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.W.html" title="type esp32s2::spi0::ctrl::W">W</a></div><div class="desc docblock-short">Register <code>CTRL</code> writer</div></li><li><div class="item-name"><a class="type" href="type.WP_R.html" title="type esp32s2::spi0::ctrl::WP_R">WP_R</a></div><div class="desc docblock-short">Field <code>WP</code> reader - Write protect signal output when SPI is idle. 1: output high, 0: output low. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.WP_W.html" title="type esp32s2::spi0::ctrl::WP_W">WP_W</a></div><div class="desc docblock-short">Field <code>WP</code> writer - Write protect signal output when SPI is idle. 1: output high, 0: output low. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.WR_BIT_ORDER_R.html" title="type esp32s2::spi0::ctrl::WR_BIT_ORDER_R">WR_BIT_ORDER_R</a></div><div class="desc docblock-short">Field <code>WR_BIT_ORDER</code> reader - In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be configured in CONF state.</div></li><li><div class="item-name"><a class="type" href="type.WR_BIT_ORDER_W.html" title="type esp32s2::spi0::ctrl::WR_BIT_ORDER_W">WR_BIT_ORDER_W</a></div><div class="desc docblock-short">Field <code>WR_BIT_ORDER</code> writer - In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be configured in CONF state.</div></li></ul></section></div></main></body></html>