<family name="STM32WL">
	<CPUcore>ARM Cortex-M4</CPUcore>
	<header>Device\ST\STM32WLxx\Include\stm32wlxx.h</header>
	
	<!-- WLE4 Single Core -->
	<subFamily name="STM32WLE4" fpu="None" clock="12000000">
		<device>
			<PN>STM32WLE4C8,STM32WLE4C8,STM32WLE4C8,STM32WLE4x8,STM32WLE4C8,STM32WLE4C8</PN>
			<variants>Ux</variants>
			<memories>
				<memory name="SRAM" access="xrw" start="0x20000000" size="20"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle4xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle4xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_sram.icf</linker>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLExx_64.FLM -FS08000000 -FL010000 -FP0($$Device:STM32WLE4C8$Flash\STM32WLExx_64.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle4xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle4xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle4xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE4XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE4xx</define>
		</device>
		<device>
			<PN>STM32WLE4J8,STM32WLE4J8,STM32WLE4J8,STM32WLE4x8,STM32WLE4J8,STM32WLE4J8</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="SRAM" access="xrw" start="0x20000000" size="20"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle4xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle4xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLExx_64.FLM -FS08000000 -FL010000 -FP0($$Device:STM32WLE4J8$Flash\STM32WLExx_64.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle4xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle4xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle4xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE4XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE4xx</define>
		</device>
		<device>
			<PN>STM32WLE4JB,STM32WLE4JB,STM32WLE4JB,STM32WLE4xB,STM32WLE4JB,STM32WLE4JB</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="SRAM" access="xrw" start="0x20000000" size="48"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle4xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle4xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLExx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32WLE4JB$Flash\STM32WLExx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle4xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle4xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle4xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE4XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE4xx</define>
		</device>
		<device>
			<PN>STM32WLE4JC,STM32WLE4JC,STM32WLE4JC,STM32WLE4xC,STM32WLE4JC,STM32WLE4JC</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="SRAM" access="xrw" start="0x20000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle4xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle4xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLxx_CM4.FLM -FS08000000 -FL040000 -FP0($$Device:STM32WLE4JC$Flash\STM32WLxx_CM4.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle4xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle4xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle4xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE4XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE4xx</define>
		</device>
		<device>
			<PN>STM32WLE4CB,STM32WLE4CB,STM32WLE4CB,STM32WLE4xB,STM32WLE4CB,STM32WLE4CB</PN>
			<variants>Ux</variants>
			<memories>
				<memory name="SRAM" access="xrw" start="0x20000000" size="48"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle4xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle4xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLExx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32WLE4CB$Flash\STM32WLExx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle4xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle4xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle4xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE4XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE4xx</define>
		</device>
		<device>
			<PN>STM32WLE4CC,STM32WLE4CC,STM32WLE4CC,STM32WLE4xC,STM32WLE4CC,STM32WLE4CC</PN>
			<variants>Ux</variants>
			<memories>
				<memory name="SRAM" access="xrw" start="0x20000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle4xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle4xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLxx_CM4.FLM -FS08000000 -FL040000 -FP0($$Device:STM32WLE4CC$Flash\STM32WLxx_CM4.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle4xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle4xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle4xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE4XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE4xx</define>
		</device>
	</subFamily>
	
	<!-- WLE5 Single Core -->
	<subFamily name="STM32WLE5" fpu="None" clock="12000000">
		<device>
			<PN>STM32WLE5C8,STM32WLE5C8,STM32WLE5C8,STM32WLE5x8,STM32WLE5C8,STM32WLE5C8</PN>
			<variants>Ux</variants>
			<memories>
				<memory name="SRAM" access="xrw" start="0x20000000" size="20"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle5xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle5xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLExx_64.FLM -FS08000000 -FL010000 -FP0($$Device:STM32WLE5C8$Flash\STM32WLExx_64.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle5xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle5xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle5xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE5XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE5xx</define>
		</device>
		<device>
			<PN>STM32WLE5J8,STM32WLE5J8,STM32WLE5J8,STM32WLE5x8,STM32WLE5J8,STM32WLE5J8</PN>
			<variants>Ux,Ix</variants>
			<memories>
				<memory name="SRAM" access="xrw" start="0x20000000" size="20"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle5xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle5xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLExx_64.FLM -FS08000000 -FL010000 -FP0($$Device:STM32WLE5J8$Flash\STM32WLExx_64.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle5xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle5xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle5xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE5XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE5xx</define>
		</device>
		<device>
			<PN>STM32WLE5U8,STM32WLE5U8,STM32WLE5U8,STM32WLE5x8,STM32WLE5U8,STM32WLE5U8</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="SRAM" access="xrw" start="0x20000000" size="20"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="64"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle5xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle5xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLExx_64.FLM -FS08000000 -FL010000 -FP0($$Device:STM32WLE5U8$Flash\STM32WLExx_64.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle5xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle5xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle5xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE5XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE5xx</define>
		</device>
		<device>
			<PN>STM32WLE5CB,STM32WLE5CB,STM32WLE5CB,STM32WLE5xB,STM32WLE5CB,STM32WLE5CB</PN>
			<variants>Ux</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="48"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle5xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle5xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_sram.icf</linker>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLExx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32WLE5CB$Flash\STM32WLExx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle5xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle5xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle5xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE5XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE5xx</define>
		</device>
		<device>
			<PN>STM32WLE5CC,STM32WLE5CC,STM32WLE5CC,STM32WLE5xC,STM32WLE5CC,STM32WLE5CC</PN>
			<variants>Ux</variants>
			<memories>
				<memory name="SRAM" access="xrw" start="0x20000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle5xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle5xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLxx_CM4.FLM -FS08000000 -FL040000 -FP0($$Device:STM32WLE5CC$Flash\STM32WLxx_CM4.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle5xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle5xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle5xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE5XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE5xx</define>
		</device>
		<device>
			<PN>STM32WLE5JB,STM32WLE5JB,STM32WLE5JB,STM32WLE5xB,STM32WLE5JB,STM32WLE5JB</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="DTCMRAM" access="xrw" start="0x20000000" size="48"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle5xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle5xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_sram.icf</linker>
                </linkers>
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLExx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32WLE5JB$Flash\STM32WLExx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle5xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle5xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle5xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE5XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE5xx</define>
		</device>
		<device>
			<PN>STM32WLE5JC,STM32WLE5JC,STM32WLE5JC,STM32WLE5xC,STM32WLE5JC,STM32WLE5JC</PN>
			<variants>Ix</variants>
			<memories>
				<memory name="SRAM" access="xrw" start="0x20000000" size="64"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="256"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle5xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle5xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLxx_CM4.FLM -FS08000000 -FL040000 -FP0($$Device:STM32WLE5JC$Flash\STM32WLxx_CM4.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle5xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle5xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle5xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE5XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE5xx</define>
		</device>
		<device>
			<PN>STM32WLE5UB,STM32WLE5UB,STM32WLE5UB,STM32WLE5xB,STM32WLE5UB,STM32WLE5UB</PN>
			<variants>Yx</variants>
			<memories>
				<memory name="SRAM" access="xrw" start="0x20000000" size="48"/>
				<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wle5xx.h</header>
			<EWARM>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wle5xx.s</startup>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_flash.icf</linker>
					<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_sram.icf</linker>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLExx_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32WLE5UB$Flash\STM32WLExx_128.FLM)</flashv5>
				<!--startup file -->
				<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wle5xx.s</startup>
				<!--scatter files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle5xx_flash.sct</linker>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wle5xx.s</startup>
				<!-- Linker files -->
				<linkers>
					<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE5XX_FLASH.ld</linker>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WLE5xx</define>
		</device>
	</subFamily>
	
	<!-- WL54 Dual Core -->
	<subFamily name="STM32WL54" fpu="None" clock="12000000">
		<device>
			<PN>STM32WL54CC,STM32WL54CC,STM32WL54CC,STM32WL54xC,STM32WL54CC,STM32WL54CC</PN>
			<variants>Ux</variants>
			<memories>
				<CM4>
					<memory name="SRAM1" access="xrw" start="0x20000000" size="16"/>
					<memory name="SRAM2" access="xrw" start="0x20008000" size="16"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
				</CM4>
				<CM0PLUS>
					<memory name="SRAM1" access="xrw" start="0x20004000" size="16"/>
					<memory name="SRAM2" access="xrw" start="0x2000C000" size="16"/>
					<memory name="FLASH" access="rx" start="0x8020000" size="128"/>
				</CM0PLUS>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wl54xx.h</header>
			<EWARM>
				<!--startup file -->
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wl54xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wl54xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<ThreadSafeSupport>
					<IDELockFiles>
						<cFile></cFile>
						<hFile></hFile>
					</IDELockFiles>
					<UserLockFiles>
						<Inc>
							<hFile></hFile>
						</Inc>
					</UserLockFiles>
				</ThreadSafeSupport>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl54xx_flash_cm4.icf</linker>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl54xx_sram_cm4.icf</linker>
						<dualAsSingle>
							<linker name="stm32wl54xx_flash_cm4.icf">Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_flash.icf</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl54xx_flash_cm0plus.icf</linker>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl54xx_sram_cm0plus.icf</linker>
					</CM0PLUS>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLxx_CM4.FLM -FS08000000 -FL040000 -FP0($$Device:STM32WL54CC$Flash\STM32WLxx_CM4.FLM)</flashv5>
				</CM4>
				<CM0PLUS>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20004000 -FC1000 -FN1 -FF0STM32WLxx_CM0+.FLM -FS08020000 -FL040000 -FP0($$Device:STM32WL54CC$Flash\STM32WLxx_CM0+.FLM)</flashv5>
				</CM0PLUS>
				<!--startup file -->
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wl54xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wl54xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!--scatter files -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wl54xx_flash_cm4.sct</linker>
						<dualAsSingle>
							<linker name="stm32wl54xx_flash_cm4.sct">Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle4xx_flash.sct</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wl54xx_flash_cm0plus.sct</linker>
					</CM0PLUS>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wl54xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wl54xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!-- Linker files -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WL54XX_FLASH_CM4.ld</linker>
						<dualAsSingle>
							<linker name="STM32WL54XX_FLASH_CM4.ld">Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE4XX_FLASH.ld</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WL54XX_FLASH_CM0PLUS.ld</linker>
					</CM0PLUS>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WL54xx</define>
		</device>
		<device>
			<PN>STM32WL54JC,STM32WL54JC,STM32WL54JC,STM32WL54xC,STM32WL54JC,STM32WL54JC</PN>
			<variants>Ix</variants>
			<memories>
				<CM4>
					<memory name="SRAM1" access="xrw" start="0x20000000" size="16"/>
					<memory name="SRAM2" access="xrw" start="0x20008000" size="16"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
				</CM4>
				<CM0PLUS>
					<memory name="SRAM1" access="xrw" start="0x20004000" size="16"/>
					<memory name="SRAM2" access="xrw" start="0x2000C000" size="16"/>
					<memory name="FLASH" access="rx" start="0x8020000" size="128"/>
				</CM0PLUS>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wl54xx.h</header>
			<EWARM>
				<!--startup file -->
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wl54xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wl54xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl54xx_flash_cm4.icf</linker>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl54xx_sram_cm4.icf</linker>
						<dualAsSingle>
							<linker name="stm32wl54xx_flash_cm4.icf">Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle4xx_flash.icf</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl54xx_flash_cm0plus.icf</linker>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl54xx_sram_cm0plus.icf</linker>
					</CM0PLUS>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLxx_CM4.FLM -FS08000000 -FL040000 -FP0($$Device:STM32WL54JC$Flash\STM32WLxx_CM4.FLM)</flashv5>
				</CM4>
				<CM0PLUS>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20004000 -FC1000 -FN1 -FF0STM32WLxx_CM0+.FLM -FS08020000 -FL040000 -FP0($$Device:STM32WL54JC$Flash\STM32WLxx_CM0+.FLM)</flashv5>
				</CM0PLUS>
				<!--startup file -->
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wl54xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wl54xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!--scatter files -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wl54xx_flash_cm4.sct</linker>
						<dualAsSingle>
							<linker name="stm32wl54xx_flash_cm4.sct">Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle4xx_flash.sct</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wl54xx_flash_cm0plus.sct</linker>
					</CM0PLUS>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wl54xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wl54xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!-- Linker files -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WL54XX_FLASH_CM4.ld</linker>
						<dualAsSingle>
							<linker name="STM32WL54XX_FLASH_CM4.ld">Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE4XX_FLASH.ld</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WL54XX_FLASH_CM0PLUS.ld</linker>
					</CM0PLUS>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WL54xx</define>
		</device>
	</subFamily>
	
	<!-- WL55 Dual Core -->
	<subFamily name="STM32WL55" fpu="None" clock="12000000">
		<device>
			<PN>STM32WL55CC,STM32WL55CC,STM32WL55CC,STM32WL55xC,STM32WL55CC,STM32WL55CC</PN>
			<variants>Ux</variants>
			<memories>
				<CM4>
					<memory name="SRAM1" access="xrw" start="0x20000000" size="16"/>
					<memory name="SRAM2" access="xrw" start="0x20008000" size="16"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
				</CM4>
				<CM0PLUS>
					<memory name="SRAM1" access="xrw" start="0x20004000" size="16"/>
					<memory name="SRAM2" access="xrw" start="0x2000C000" size="16"/>
					<memory name="FLASH" access="rx" start="0x8020000" size="128"/>
				</CM0PLUS>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wl55xx.h</header>
			<EWARM>
				<!--startup file -->
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wl55xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wl55xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl55xx_flash_cm4.icf</linker>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl55xx_sram_cm4.icf</linker>
						<dualAsSingle>
							<linker name="stm32wl55xx_flash_cm4.icf">Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_flash.icf</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl55xx_flash_cm0plus.icf</linker>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl55xx_sram_cm0plus.icf</linker>
					</CM0PLUS>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLxx_CM4.FLM -FS08000000 -FL040000 -FP0($$Device:STM32WL55CC$Flash\STM32WLxx_CM4.FLM)</flashv5>
				</CM4>
				<CM0PLUS>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20004000 -FC1000 -FN1 -FF0STM32WLxx_CM0+.FLM -FS08020000 -FL040000 -FP0($$Device:STM32WL55CC$Flash\STM32WLxx_CM0+.FLM)</flashv5>
				</CM0PLUS>
				<!--startup file -->
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wl55xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wl55xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!--scatter files -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wl55xx_flash_cm4.sct</linker>
						<dualAsSingle>
							<linker name="stm32wl55xx_flash_cm4.sct">Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle5xx_flash.sct</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wl55xx_flash_cm0plus.sct</linker>
					</CM0PLUS>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wl55xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wl55xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!-- Linker files -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WL55XX_FLASH_CM4.ld</linker>
						<dualAsSingle>
							<linker name="STM32WL55XX_FLASH_CM4.ld">Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE5XX_FLASH.ld</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WL55XX_FLASH_CM0PLUS.ld</linker>
					</CM0PLUS>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WL55xx</define>
		</device>
		<device>
			<PN>STM32WL55JC,STM32WL55JC,STM32WL55JC,STM32WL55xC,STM32WL55JC,STM32WL55JC</PN>
			<variants>Ix</variants>
			<memories>
				<CM4>
					<memory name="SRAM1" access="xrw" start="0x20000000" size="16"/>
					<memory name="SRAM2" access="xrw" start="0x20008000" size="16"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
				</CM4>
				<CM0PLUS>
					<memory name="SRAM1" access="xrw" start="0x20004000" size="16"/>
					<memory name="SRAM2" access="xrw" start="0x2000C000" size="16"/>
					<memory name="FLASH" access="rx" start="0x8020000" size="128"/>
				</CM0PLUS>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wl55xx.h</header>
			<EWARM>
				<!--startup file -->
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wl55xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wl55xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl55xx_flash_cm4.icf</linker>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl55xx_sram_cm4.icf</linker>
						<dualAsSingle>
							<linker name="stm32wl55xx_flash_cm4.icf">Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_flash.icf</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl55xx_flash_cm0plus.icf</linker>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl55xx_sram_cm0plus.icf</linker>
					</CM0PLUS>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLxx_CM4.FLM -FS08000000 -FL040000 -FP0($$Device:STM32WL55JC$Flash\STM32WLxx_CM4.FLM)</flashv5>
				</CM4>
				<CM0PLUS>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20004000 -FC1000 -FN1 -FF0STM32WLxx_CM0+.FLM -FS08020000 -FL040000 -FP0($$Device:STM32WL55JC$Flash\STM32WLxx_CM0+.FLM)</flashv5>
				</CM0PLUS>
				<!--startup file -->
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wl55xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wl55xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!--scatter files -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wl55xx_flash_cm4.sct</linker>
						<dualAsSingle>
							<linker name="stm32wl55xx_flash_cm4.sct">Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle5xx_flash.sct</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wl55xx_flash_cm0plus.sct</linker>
					</CM0PLUS>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wl55xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wl55xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!-- Linker files -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WL55XX_FLASH_CM4.ld</linker>
						<dualAsSingle>
							<linker name="STM32WL55XX_FLASH_CM4.ld">Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE5XX_FLASH.ld</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WL55XX_FLASH_CM0PLUS.ld</linker>
					</CM0PLUS>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WL55xx</define>
		</device>
		<device>
			<PN>STM32WL55UC,STM32WL55UC,STM32WL55UC,STM32WL55xC,STM32WL55UC,STM32WL55UC</PN>
			<variants>Yx</variants>
			<memories>
				<CM4>
					<memory name="SRAM1" access="xrw" start="0x20000000" size="16"/>
					<memory name="SRAM2" access="xrw" start="0x20008000" size="16"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
				</CM4>
				<CM0PLUS>
					<memory name="SRAM1" access="xrw" start="0x20004000" size="16"/>
					<memory name="SRAM2" access="xrw" start="0x2000C000" size="16"/>
					<memory name="FLASH" access="rx" start="0x8020000" size="128"/>
				</CM0PLUS>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wl55xx.h</header>
			<EWARM>
				<!--startup file -->
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wl55xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wl55xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl55xx_flash_cm4.icf</linker>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl55xx_sram_cm4.icf</linker>
						<dualAsSingle>
							<linker name="stm32wl55xx_flash_cm4.icf">Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_flash.icf</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl55xx_flash_cm0plus.icf</linker>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl55xx_sram_cm0plus.icf</linker>
					</CM0PLUS>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLxx_CM4.FLM -FS08000000 -FL040000 -FP0($$Device:STM32WL55UC$Flash\STM32WLxx_CM4.FLM)</flashv5>
				</CM4>
				<CM0PLUS>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20004000 -FC1000 -FN1 -FF0STM32WLxx_CM0+.FLM -FS08020000 -FL040000 -FP0($$Device:STM32WL55UC$Flash\STM32WLxx_CM0+.FLM)</flashv5>
				</CM0PLUS>
				<!--startup file -->
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wl55xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wl55xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!--scatter files -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wl55xx_flash_cm4.sct</linker>
						<dualAsSingle>
							<linker name="stm32wl55xx_flash_cm4.sct">Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle5xx_flash.sct</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wl55xx_flash_cm0plus.sct</linker>
					</CM0PLUS>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wl55xx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wl55xx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!-- Linker files -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WL55XX_FLASH_CM4.ld</linker>
						<dualAsSingle>
							<linker name="STM32WL55XX_FLASH_CM4.ld">Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE5XX_FLASH.ld</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WL55XX_FLASH_CM0PLUS.ld</linker>
					</CM0PLUS>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WL55xx</define>
		</device>
	</subFamily>
	
	<!-- WL5M BEE MODULE -->
	<subFamily name="STM32WL5M" fpu="None" clock="12000000">
		<device>
			<PN>STM32WL5MOC,STM32WL5MOC,STM32WL5MOC,STM32WL5MxC,STM32WL5MOC,STM32WL5MOC</PN>
			<variants>Hx</variants>
		<memories>
				<CM4>
					<memory name="SRAM1" access="xrw" start="0x20000000" size="16"/>
					<memory name="SRAM2" access="xrw" start="0x20008000" size="16"/>
					<memory name="FLASH" access="rx" start="0x8000000" size="128"/>
				</CM4>
				<CM0PLUS>
					<memory name="SRAM1" access="xrw" start="0x20004000" size="16"/>
					<memory name="SRAM2" access="xrw" start="0x2000C000" size="16"/>
					<memory name="FLASH" access="rx" start="0x8020000" size="128"/>
				</CM0PLUS>
			</memories>
			<header>Device\ST\STM32WLxx\Include\stm32wl5mxx.h</header>
			<EWARM>
				<!--startup file -->
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wl5mxx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\iar\startup_stm32wl5mxx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!--source files depending on the toolchain: ex port.c -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl5mxx_flash_cm4.icf</linker>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl5mxx_sram_cm4.icf</linker>
						<dualAsSingle>
							<linker name="stm32wl5mxx_flash_cm4.icf">Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wle5xx_flash.icf</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl5mxx_flash_cm0plus.icf</linker>
						<linker>Device\ST\STM32WLxx\Source\Templates\iar\linker\stm32wl5mxx_sram_cm0plus.icf</linker>
					</CM0PLUS>
                </linkers>   
			</EWARM>
			<MDK-ARM>
				<CM4>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WLxx_CM4.FLM -FS08000000 -FL040000 -FP0($$Device:STM32WL5MOC$Flash\STM32WLxx_CM4.FLM)</flashv5>
				</CM4>
				<CM0PLUS>
					<flashv5>-U-O142 -O2254 -S0 -C0 -N00("ARM CoreSight SW-DP") -D00(5BA02477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20004000 -FC1000 -FN1 -FF0STM32WLxx_CM0+.FLM -FS08020000 -FL040000 -FP0($$Device:STM32WL5MOC$Flash\STM32WLxx_CM0+.FLM)</flashv5>
				</CM0PLUS>
				<!--startup file -->
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wl5mxx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\arm\startup_stm32wl5mxx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!--scatter files -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wl5mxx_flash_cm4.sct</linker>
						<dualAsSingle>
							<linker name="stm32wl5mxx_flash_cm4.sct">Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wle5xx_flash.sct</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\arm\linker\stm32wl5mxx_flash_cm0plus.sct</linker>
					</CM0PLUS>
                </linkers>
			</MDK-ARM>
			<SW4STM32>
				<startups>
					<CM4>
						<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wl5mxx_cm4.s</startup>
					</CM4>
					<CM0PLUS>
						<startup>Device\ST\STM32WLxx\Source\Templates\gcc\startup_stm32wl5mxx_cm0plus.s</startup>
					</CM0PLUS>
				</startups>
				<!-- Linker files -->
				<linkers>
					<CM4>
						<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WL5MXX_FLASH_CM4.ld</linker>
						<dualAsSingle>
							<linker name="STM32WL5MXX_FLASH_CM4.ld">Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WLE5XX_FLASH.ld</linker>
						</dualAsSingle>
					</CM4>
					<CM0PLUS>
						<linker>Device\ST\STM32WLxx\Source\Templates\gcc\linker\STM32WL5MXX_FLASH_CM0PLUS.ld</linker>
					</CM0PLUS>
                </linkers>
			</SW4STM32>
			<!--defines depending on the device family -->
			<define>STM32WL5Mxx</define>
		</device>
		
						
	
	</subFamily>
	
	<define>USE_HAL_DRIVER</define>
	<file>Device\ST\STM32WLxx\Source\Templates\system_stm32wlxx.c</file>
</family>