=====
SETUP
2.915
8.945
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n162_s1
8.483
8.945
uart_rx_inst/cycle_cnt_6_s0
8.945
=====
SETUP
2.992
8.869
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n163_s3
8.498
8.869
uart_rx_inst/cycle_cnt_5_s0
8.869
=====
SETUP
2.992
8.869
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n157_s1
8.498
8.869
uart_rx_inst/cycle_cnt_11_s0
8.869
=====
SETUP
3.001
8.860
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n160_s1
8.489
8.860
uart_rx_inst/cycle_cnt_8_s0
8.860
=====
SETUP
3.001
8.860
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n154_s1
8.489
8.860
uart_rx_inst/cycle_cnt_14_s0
8.860
=====
SETUP
3.012
8.848
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n161_s1
8.299
8.848
uart_rx_inst/cycle_cnt_7_s0
8.848
=====
SETUP
3.062
8.799
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n155_s1
8.250
8.799
uart_rx_inst/cycle_cnt_13_s0
8.799
=====
SETUP
3.149
8.712
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n166_s1
8.250
8.712
uart_rx_inst/cycle_cnt_2_s0
8.712
=====
SETUP
3.149
8.712
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n156_s1
8.250
8.712
uart_rx_inst/cycle_cnt_12_s0
8.712
=====
SETUP
3.178
8.682
11.861
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_3_s0
1.896
2.128
uart_tx_inst/tx_data_ready_s6
2.549
3.119
uart_tx_inst/tx_data_ready_s4
3.291
3.744
uart_tx_inst/next_state_1_s7
4.431
4.980
uart_tx_inst/next_state_0_s7
4.983
5.354
uart_tx_inst/n138_s0
5.755
6.304
uart_tx_inst/n139_s0
6.304
6.339
uart_tx_inst/n140_s0
6.339
6.374
uart_tx_inst/n174_s2
7.100
7.655
uart_tx_inst/n161_s1
8.112
8.682
uart_tx_inst/cycle_cnt_14_s0
8.682
=====
SETUP
3.219
8.642
11.861
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_3_s0
1.896
2.128
uart_tx_inst/tx_data_ready_s6
2.549
3.119
uart_tx_inst/tx_data_ready_s4
3.291
3.744
uart_tx_inst/next_state_1_s7
4.431
4.980
uart_tx_inst/next_state_0_s7
4.983
5.354
uart_tx_inst/n138_s0
5.755
6.304
uart_tx_inst/n139_s0
6.304
6.339
uart_tx_inst/n140_s0
6.339
6.374
uart_tx_inst/n174_s2
7.100
7.655
uart_tx_inst/n173_s1
8.093
8.642
uart_tx_inst/cycle_cnt_2_s0
8.642
=====
SETUP
3.239
8.621
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n76_s2
7.471
8.041
uart_rx_inst/rx_data_1_s0
8.621
=====
SETUP
3.239
8.621
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n76_s2
7.471
8.041
uart_rx_inst/rx_data_2_s0
8.621
=====
SETUP
3.239
8.621
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n76_s2
7.471
8.041
uart_rx_inst/rx_data_3_s0
8.621
=====
SETUP
3.239
8.621
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n76_s2
7.471
8.041
uart_rx_inst/rx_data_4_s0
8.621
=====
SETUP
3.239
8.621
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n76_s2
7.471
8.041
uart_rx_inst/rx_data_5_s0
8.621
=====
SETUP
3.239
8.621
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n76_s2
7.471
8.041
uart_rx_inst/rx_data_6_s0
8.621
=====
SETUP
3.249
8.612
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n167_s1
8.241
8.612
uart_rx_inst/cycle_cnt_1_s0
8.612
=====
SETUP
3.255
8.606
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n165_s1
8.057
8.606
uart_rx_inst/cycle_cnt_3_s0
8.606
=====
SETUP
3.255
8.606
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n164_s1
8.057
8.606
uart_rx_inst/cycle_cnt_4_s0
8.606
=====
SETUP
3.255
8.606
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n159_s1
8.057
8.606
uart_rx_inst/cycle_cnt_9_s0
8.606
=====
SETUP
3.255
8.606
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n168_s2
7.471
8.026
uart_rx_inst/n158_s1
8.057
8.606
uart_rx_inst/cycle_cnt_10_s0
8.606
=====
SETUP
3.289
8.572
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n76_s2
7.471
8.026
uart_rx_inst/rx_data_valid_s1
8.572
=====
SETUP
3.320
8.541
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n76_s2
7.471
8.041
uart_rx_inst/rx_data_0_s0
8.541
=====
SETUP
3.320
8.541
11.861
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_3_s0
1.896
2.128
uart_rx_inst/bit_cnt_2_s6
2.550
3.105
uart_rx_inst/bit_cnt_2_s4
3.502
4.019
uart_rx_inst/next_state_1_s12
4.526
5.075
uart_rx_inst/next_state_1_s10
5.076
5.593
uart_rx_inst/n56_s0
5.995
6.544
uart_rx_inst/n57_s0
6.544
6.579
uart_rx_inst/n76_s2
7.471
8.041
uart_rx_inst/rx_data_7_s0
8.541
=====
HOLD
0.425
1.976
1.550
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_12_s0
1.539
1.741
uart_tx_inst/n163_s1
1.744
1.976
uart_tx_inst/cycle_cnt_12_s0
1.976
=====
HOLD
0.425
1.976
1.550
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_15_s0
1.539
1.741
uart_rx_inst/n153_s1
1.744
1.976
uart_rx_inst/cycle_cnt_15_s0
1.976
=====
HOLD
0.425
1.976
1.550
clk_ibuf
0.000
0.675
wait_cnt_19_s2
1.539
1.741
n148_s8
1.744
1.976
wait_cnt_19_s2
1.976
=====
HOLD
0.425
1.976
1.550
clk_ibuf
0.000
0.675
wait_cnt_31_s1
1.539
1.741
n124_s5
1.744
1.976
wait_cnt_31_s1
1.976
=====
HOLD
0.425
1.976
1.550
clk_ibuf
0.000
0.675
wait_cnt_16_s1
1.539
1.741
n154_s5
1.744
1.976
wait_cnt_16_s1
1.976
=====
HOLD
0.425
1.976
1.550
clk_ibuf
0.000
0.675
wait_cnt_24_s1
1.539
1.741
n138_s5
1.744
1.976
wait_cnt_24_s1
1.976
=====
HOLD
0.427
1.977
1.550
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_4_s0
1.539
1.741
uart_tx_inst/n171_s1
1.745
1.977
uart_tx_inst/cycle_cnt_4_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_ibuf
0.000
0.675
wait_cnt_10_s2
1.539
1.741
n166_s10
1.745
1.977
wait_cnt_10_s2
1.977
=====
HOLD
0.427
1.977
1.550
clk_ibuf
0.000
0.675
wait_cnt_18_s2
1.539
1.741
n150_s8
1.745
1.977
wait_cnt_18_s2
1.977
=====
HOLD
0.427
1.977
1.550
clk_ibuf
0.000
0.675
wait_cnt_23_s2
1.539
1.741
n140_s8
1.745
1.977
wait_cnt_23_s2
1.977
=====
HOLD
0.427
1.977
1.550
clk_ibuf
0.000
0.675
wait_cnt_30_s2
1.539
1.741
n126_s15
1.745
1.977
wait_cnt_30_s2
1.977
=====
HOLD
0.427
1.977
1.550
clk_ibuf
0.000
0.675
wait_cnt_21_s1
1.539
1.741
n144_s5
1.745
1.977
wait_cnt_21_s1
1.977
=====
HOLD
0.428
1.978
1.550
clk_ibuf
0.000
0.675
uart_tx_inst/bit_cnt_2_s1
1.539
1.741
uart_tx_inst/n116_s3
1.746
1.978
uart_tx_inst/bit_cnt_2_s1
1.978
=====
HOLD
0.428
1.978
1.550
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_8_s0
1.539
1.741
uart_tx_inst/n167_s1
1.746
1.978
uart_tx_inst/cycle_cnt_8_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_10_s0
1.539
1.741
uart_tx_inst/n165_s1
1.746
1.978
uart_tx_inst/cycle_cnt_10_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_11_s0
1.539
1.741
uart_tx_inst/n164_s1
1.746
1.978
uart_tx_inst/cycle_cnt_11_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_ibuf
0.000
0.675
uart_rx_inst/bit_cnt_2_s1
1.539
1.741
uart_rx_inst/n109_s1
1.746
1.978
uart_rx_inst/bit_cnt_2_s1
1.978
=====
HOLD
0.428
1.978
1.550
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_2_s0
1.539
1.741
uart_rx_inst/n166_s1
1.746
1.978
uart_rx_inst/cycle_cnt_2_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_3_s0
1.539
1.741
uart_rx_inst/n165_s1
1.746
1.978
uart_rx_inst/cycle_cnt_3_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_10_s0
1.539
1.741
uart_rx_inst/n158_s1
1.746
1.978
uart_rx_inst/cycle_cnt_10_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_ibuf
0.000
0.675
wait_cnt_1_s2
1.539
1.741
n184_s8
1.746
1.978
wait_cnt_1_s2
1.978
=====
HOLD
0.428
1.978
1.550
clk_ibuf
0.000
0.675
wait_cnt_22_s1
1.539
1.741
n142_s5
1.746
1.978
wait_cnt_22_s1
1.978
=====
HOLD
0.428
1.978
1.550
clk_ibuf
0.000
0.675
tx_cnt_4_s0
1.539
1.741
n29_s1
1.746
1.978
tx_cnt_4_s0
1.978
=====
HOLD
0.429
1.980
1.550
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_7_s0
1.539
1.741
uart_tx_inst/n168_s1
1.748
1.980
uart_tx_inst/cycle_cnt_7_s0
1.980
=====
HOLD
0.429
1.980
1.550
clk_ibuf
0.000
0.675
uart_rx_inst/bit_cnt_0_s1
1.539
1.741
uart_rx_inst/n111_s2
1.748
1.980
uart_rx_inst/bit_cnt_0_s1
1.980
