

================================================================
== Vitis HLS Report for 'FFT_Pipeline_FFT_label1'
================================================================
* Date:           Fri Feb  4 03:54:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        fft_32
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.721 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_label1  |       20|       20|         6|          1|          1|    16|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%index = alloca i32 1"   --->   Operation 9 'alloca' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 10 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i_3"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %index"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.83>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i5 %i_3" [../vhls/fixed/fft.cpp:26->../vhls/fixed/fft.cpp:66]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp_eq  i5 %i, i5 16" [../vhls/fixed/fft.cpp:26->../vhls/fixed/fft.cpp:66]   --->   Operation 16 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%i_4 = add i5 %i, i5 1" [../vhls/fixed/fft.cpp:26->../vhls/fixed/fft.cpp:66]   --->   Operation 18 'add' 'i_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv.i, void %FFT0.exit.preheader.exitStub" [../vhls/fixed/fft.cpp:26->../vhls/fixed/fft.cpp:66]   --->   Operation 19 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%index_load = load i32 %index"   --->   Operation 20 'load' 'index_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%Ulimit = trunc i32 %index_load"   --->   Operation 21 'trunc' 'Ulimit' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.78ns)   --->   "%Llimit = xor i5 %Ulimit, i5 16" [../vhls/fixed/fft.cpp:29->../vhls/fixed/fft.cpp:66]   --->   Operation 22 'xor' 'Llimit' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %index_load" [../vhls/fixed/fft.cpp:30->../vhls/fixed/fft.cpp:66]   --->   Operation 23 'zext' 'zext_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_x_M_real_V = getelementptr i10 %W_M_real_V, i64 0, i64 %zext_ln30" [../vhls/fixed/fft.cpp:30->../vhls/fixed/fft.cpp:66]   --->   Operation 24 'getelementptr' 'p_x_M_real_V' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_x_M_imag_V = getelementptr i9 %W_M_imag_V, i64 0, i64 %zext_ln30" [../vhls/fixed/fft.cpp:30->../vhls/fixed/fft.cpp:66]   --->   Operation 25 'getelementptr' 'p_x_M_imag_V' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %Llimit" [../vhls/fixed/fft.cpp:30->../vhls/fixed/fft.cpp:66]   --->   Operation 26 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%r_V = load i4 %p_x_M_real_V"   --->   Operation 27 'load' 'r_V' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%r_V_1 = load i4 %p_x_M_imag_V"   --->   Operation 28 'load' 'r_V_1' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_OUT4_M_real_V_addr = getelementptr i16 %data_OUT4_M_real_V, i64 0, i64 %zext_ln30_1"   --->   Operation 29 'getelementptr' 'data_OUT4_M_real_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%data_OUT4_M_real_V_load = load i5 %data_OUT4_M_real_V_addr"   --->   Operation 30 'load' 'data_OUT4_M_real_V_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data_OUT4_M_imag_V_addr = getelementptr i16 %data_OUT4_M_imag_V, i64 0, i64 %zext_ln30_1"   --->   Operation 31 'getelementptr' 'data_OUT4_M_imag_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%data_OUT4_M_imag_V_load = load i5 %data_OUT4_M_imag_V_addr"   --->   Operation 32 'load' 'data_OUT4_M_imag_V_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 33 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_slt  i32 %index_load, i32 15" [../vhls/fixed/fft.cpp:33->../vhls/fixed/fft.cpp:66]   --->   Operation 33 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln26)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.55ns)   --->   "%butterfly_span = add i32 %index_load, i32 1" [../vhls/fixed/fft.cpp:34->../vhls/fixed/fft.cpp:66]   --->   Operation 34 'add' 'butterfly_span' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.69ns)   --->   "%butterfly_span_1 = select i1 %icmp_ln33, i32 %butterfly_span, i32 0" [../vhls/fixed/fft.cpp:33->../vhls/fixed/fft.cpp:66]   --->   Operation 35 'select' 'butterfly_span_1' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln26 = store i5 %i_4, i5 %i_3" [../vhls/fixed/fft.cpp:26->../vhls/fixed/fft.cpp:66]   --->   Operation 36 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %butterfly_span_1, i32 %index" [../vhls/fixed/fft.cpp:33->../vhls/fixed/fft.cpp:66]   --->   Operation 37 'store' 'store_ln33' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.47>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%r_V = load i4 %p_x_M_real_V"   --->   Operation 38 'load' 'r_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%r_V_1 = load i4 %p_x_M_imag_V"   --->   Operation 39 'load' 'r_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_3 : Operation 40 [1/2] (2.32ns)   --->   "%data_OUT4_M_real_V_load = load i5 %data_OUT4_M_real_V_addr"   --->   Operation 40 'load' 'data_OUT4_M_real_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i16 %data_OUT4_M_real_V_load"   --->   Operation 41 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i10 %r_V"   --->   Operation 42 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (2.32ns)   --->   "%data_OUT4_M_imag_V_load = load i5 %data_OUT4_M_imag_V_addr"   --->   Operation 43 'load' 'data_OUT4_M_imag_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i16 %data_OUT4_M_imag_V_load"   --->   Operation 44 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 45 'mul' 'mul_ln712' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1"   --->   Operation 46 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i9 %r_V_1"   --->   Operation 47 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 48 'mul' 'mul_ln712' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3"   --->   Operation 49 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1"   --->   Operation 50 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1245 = mul i24 %sext_ln1171, i24 %sext_ln1171_3"   --->   Operation 51 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 52 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 52 'mul' 'mul_ln712' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3"   --->   Operation 53 'mul' 'mul_ln1246' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1"   --->   Operation 54 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1245 = mul i24 %sext_ln1171, i24 %sext_ln1171_3"   --->   Operation 55 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 56 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1"   --->   Operation 56 'mul' 'mul_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 57 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1246 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3"   --->   Operation 57 'mul' 'mul_ln1246' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 58 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i24 %mul_ln712, i24 %mul_ln1246"   --->   Operation 58 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1"   --->   Operation 59 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 60 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1245 = mul i24 %sext_ln1171, i24 %sext_ln1171_3"   --->   Operation 60 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i24 %mul_ln712_1, i24 %mul_ln1245"   --->   Operation 61 'add' 'ret_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %Ulimit" [../vhls/fixed/fft.cpp:31->../vhls/fixed/fft.cpp:66]   --->   Operation 62 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%data_OUT4_M_real_V_addr_1 = getelementptr i16 %data_OUT4_M_real_V, i64 0, i64 %zext_ln31"   --->   Operation 63 'getelementptr' 'data_OUT4_M_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (2.32ns)   --->   "%p_r_M_real_V = load i5 %data_OUT4_M_real_V_addr_1"   --->   Operation 64 'load' 'p_r_M_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%data_OUT4_M_imag_V_addr_1 = getelementptr i16 %data_OUT4_M_imag_V, i64 0, i64 %zext_ln31"   --->   Operation 65 'getelementptr' 'data_OUT4_M_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [2/2] (2.32ns)   --->   "%p_r_M_imag_V = load i5 %data_OUT4_M_imag_V_addr_1"   --->   Operation 66 'load' 'p_r_M_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.72>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../vhls/fixed/fft.cpp:25->../vhls/fixed/fft.cpp:66]   --->   Operation 67 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i24 %mul_ln712, i24 %mul_ln1246"   --->   Operation 68 'sub' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%p_r_V = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 69 'partselect' 'p_r_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i24 %mul_ln712_1, i24 %mul_ln1245"   --->   Operation 70 'add' 'ret_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_1, i32 8, i32 23"   --->   Operation 71 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (2.32ns)   --->   "%p_r_M_real_V = load i5 %data_OUT4_M_real_V_addr_1"   --->   Operation 72 'load' 'p_r_M_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 73 [1/2] (2.32ns)   --->   "%p_r_M_imag_V = load i5 %data_OUT4_M_imag_V_addr_1"   --->   Operation 73 'load' 'p_r_M_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 74 [1/1] (2.07ns)   --->   "%p_r_M_real_V_1 = sub i16 %p_r_M_real_V, i16 %p_r_V"   --->   Operation 74 'sub' 'p_r_M_real_V_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (2.07ns)   --->   "%p_r_M_imag_V_1 = sub i16 %p_r_M_imag_V, i16 %trunc_ln1"   --->   Operation 75 'sub' 'p_r_M_imag_V_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%xout_M_real_V_addr = getelementptr i16 %xout_M_real_V, i64 0, i64 %zext_ln30_1" [../vhls/fixed/fft.cpp:31->../vhls/fixed/fft.cpp:66]   --->   Operation 76 'getelementptr' 'xout_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln31 = store i16 %p_r_M_real_V_1, i5 %xout_M_real_V_addr" [../vhls/fixed/fft.cpp:31->../vhls/fixed/fft.cpp:66]   --->   Operation 77 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%xout_M_imag_V_addr = getelementptr i16 %xout_M_imag_V, i64 0, i64 %zext_ln30_1" [../vhls/fixed/fft.cpp:31->../vhls/fixed/fft.cpp:66]   --->   Operation 78 'getelementptr' 'xout_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln31 = store i16 %p_r_M_imag_V_1, i5 %xout_M_imag_V_addr" [../vhls/fixed/fft.cpp:31->../vhls/fixed/fft.cpp:66]   --->   Operation 79 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 80 [1/1] (2.07ns)   --->   "%p_r_M_real_V_2 = add i16 %p_r_M_real_V, i16 %p_r_V"   --->   Operation 80 'add' 'p_r_M_real_V_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (2.07ns)   --->   "%p_r_M_imag_V_2 = add i16 %p_r_M_imag_V, i16 %trunc_ln1"   --->   Operation 81 'add' 'p_r_M_imag_V_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%xout_M_real_V_addr_1 = getelementptr i16 %xout_M_real_V, i64 0, i64 %zext_ln31" [../vhls/fixed/fft.cpp:32->../vhls/fixed/fft.cpp:66]   --->   Operation 82 'getelementptr' 'xout_M_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln32 = store i16 %p_r_M_real_V_2, i5 %xout_M_real_V_addr_1" [../vhls/fixed/fft.cpp:32->../vhls/fixed/fft.cpp:66]   --->   Operation 83 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%xout_M_imag_V_addr_1 = getelementptr i16 %xout_M_imag_V, i64 0, i64 %zext_ln31" [../vhls/fixed/fft.cpp:32->../vhls/fixed/fft.cpp:66]   --->   Operation 84 'getelementptr' 'xout_M_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln32 = store i16 %p_r_M_imag_V_2, i5 %xout_M_imag_V_addr_1" [../vhls/fixed/fft.cpp:32->../vhls/fixed/fft.cpp:66]   --->   Operation 85 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ W_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_OUT4_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ data_OUT4_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ xout_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ xout_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
index                     (alloca           ) [ 01100000]
i_3                       (alloca           ) [ 01100000]
store_ln0                 (store            ) [ 00000000]
store_ln0                 (store            ) [ 00000000]
br_ln0                    (br               ) [ 00000000]
i                         (load             ) [ 00000000]
specpipeline_ln0          (specpipeline     ) [ 00000000]
icmp_ln26                 (icmp             ) [ 01111110]
empty                     (speclooptripcount) [ 00000000]
i_4                       (add              ) [ 00000000]
br_ln26                   (br               ) [ 00000000]
index_load                (load             ) [ 00000000]
Ulimit                    (trunc            ) [ 01011110]
Llimit                    (xor              ) [ 00000000]
zext_ln30                 (zext             ) [ 00000000]
p_x_M_real_V              (getelementptr    ) [ 01010000]
p_x_M_imag_V              (getelementptr    ) [ 01010000]
zext_ln30_1               (zext             ) [ 01011111]
data_OUT4_M_real_V_addr   (getelementptr    ) [ 01010000]
data_OUT4_M_imag_V_addr   (getelementptr    ) [ 01010000]
icmp_ln33                 (icmp             ) [ 00000000]
butterfly_span            (add              ) [ 00000000]
butterfly_span_1          (select           ) [ 00000000]
store_ln26                (store            ) [ 00000000]
store_ln33                (store            ) [ 00000000]
r_V                       (load             ) [ 00000000]
r_V_1                     (load             ) [ 01001000]
data_OUT4_M_real_V_load   (load             ) [ 00000000]
sext_ln1171               (sext             ) [ 01001110]
sext_ln1171_1             (sext             ) [ 01001110]
data_OUT4_M_imag_V_load   (load             ) [ 00000000]
sext_ln1171_2             (sext             ) [ 01001110]
sext_ln1171_3             (sext             ) [ 01000110]
mul_ln712                 (mul              ) [ 01000001]
mul_ln1246                (mul              ) [ 01000001]
mul_ln712_1               (mul              ) [ 01000001]
mul_ln1245                (mul              ) [ 01000001]
zext_ln31                 (zext             ) [ 01000001]
data_OUT4_M_real_V_addr_1 (getelementptr    ) [ 01000001]
data_OUT4_M_imag_V_addr_1 (getelementptr    ) [ 01000001]
specloopname_ln25         (specloopname     ) [ 00000000]
ret_V                     (sub              ) [ 00000000]
p_r_V                     (partselect       ) [ 00000000]
ret_V_1                   (add              ) [ 00000000]
trunc_ln1                 (partselect       ) [ 00000000]
p_r_M_real_V              (load             ) [ 00000000]
p_r_M_imag_V              (load             ) [ 00000000]
p_r_M_real_V_1            (sub              ) [ 00000000]
p_r_M_imag_V_1            (sub              ) [ 00000000]
xout_M_real_V_addr        (getelementptr    ) [ 00000000]
store_ln31                (store            ) [ 00000000]
xout_M_imag_V_addr        (getelementptr    ) [ 00000000]
store_ln31                (store            ) [ 00000000]
p_r_M_real_V_2            (add              ) [ 00000000]
p_r_M_imag_V_2            (add              ) [ 00000000]
xout_M_real_V_addr_1      (getelementptr    ) [ 00000000]
store_ln32                (store            ) [ 00000000]
xout_M_imag_V_addr_1      (getelementptr    ) [ 00000000]
store_ln32                (store            ) [ 00000000]
br_ln0                    (br               ) [ 00000000]
ret_ln0                   (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="W_M_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W_M_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_OUT4_M_real_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT4_M_real_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_OUT4_M_imag_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT4_M_imag_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xout_M_real_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout_M_real_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xout_M_imag_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout_M_imag_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="index_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_3_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_x_M_real_V_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="10" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_real_V/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="p_x_M_imag_V_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="9" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="32" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_imag_V/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="data_OUT4_M_real_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="5" slack="0"/>
<pin id="84" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT4_M_real_V_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="16" slack="0"/>
<pin id="95" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_OUT4_M_real_V_load/2 p_r_M_real_V/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="data_OUT4_M_imag_V_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT4_M_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="110" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="0"/>
<pin id="112" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_OUT4_M_imag_V_load/2 p_r_M_imag_V/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="data_OUT4_M_real_V_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT4_M_real_V_addr_1/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_OUT4_M_imag_V_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT4_M_imag_V_addr_1/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="xout_M_real_V_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="5"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xout_M_real_V_addr/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="0"/>
<pin id="142" dir="0" index="4" bw="5" slack="0"/>
<pin id="143" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="144" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="145" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/7 store_ln32/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="xout_M_imag_V_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="5" slack="5"/>
<pin id="151" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xout_M_imag_V_addr/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="5" slack="0"/>
<pin id="160" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="162" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/7 store_ln32/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="xout_M_real_V_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="1"/>
<pin id="168" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xout_M_real_V_addr_1/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="xout_M_imag_V_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="1"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xout_M_imag_V_addr_1/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln0_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="5" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="1"/>
<pin id="192" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln26_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_4_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="index_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index_load/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="Ulimit_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Ulimit/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="Llimit_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="5" slack="0"/>
<pin id="215" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Llimit/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln30_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln30_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln33_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="5" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="butterfly_span_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="butterfly_span/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="butterfly_span_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="butterfly_span_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln26_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln33_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln1171_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln1171_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_1/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sext_ln1171_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_2/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln1171_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="1"/>
<pin id="274" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_3/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln31_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="4"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_r_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="24" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="0" index="3" bw="6" slack="0"/>
<pin id="285" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_V/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="24" slack="0"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="0" index="3" bw="6" slack="0"/>
<pin id="294" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_r_M_real_V_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_r_M_real_V_1/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_r_M_imag_V_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="0"/>
<pin id="308" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_r_M_imag_V_1/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_r_M_real_V_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_r_M_real_V_2/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_r_M_imag_V_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_r_M_imag_V_2/7 "/>
</bind>
</comp>

<comp id="326" class="1007" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="10" slack="0"/>
<pin id="329" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712/3 "/>
</bind>
</comp>

<comp id="332" class="1007" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="10" slack="0"/>
<pin id="335" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712_1/3 "/>
</bind>
</comp>

<comp id="338" class="1007" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="1"/>
<pin id="340" dir="0" index="1" bw="9" slack="0"/>
<pin id="341" dir="0" index="2" bw="24" slack="0"/>
<pin id="342" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1246/4 ret_V/6 "/>
</bind>
</comp>

<comp id="346" class="1007" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="1"/>
<pin id="348" dir="0" index="1" bw="9" slack="0"/>
<pin id="349" dir="0" index="2" bw="24" slack="0"/>
<pin id="350" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1245/4 ret_V_1/6 "/>
</bind>
</comp>

<comp id="354" class="1005" name="index_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_3_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="368" class="1005" name="icmp_ln26_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="4"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="372" class="1005" name="Ulimit_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="4"/>
<pin id="374" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="Ulimit "/>
</bind>
</comp>

<comp id="377" class="1005" name="p_x_M_real_V_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_real_V "/>
</bind>
</comp>

<comp id="382" class="1005" name="p_x_M_imag_V_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="1"/>
<pin id="384" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_imag_V "/>
</bind>
</comp>

<comp id="387" class="1005" name="zext_ln30_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="5"/>
<pin id="389" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln30_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="data_OUT4_M_real_V_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="1"/>
<pin id="395" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_OUT4_M_real_V_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="data_OUT4_M_imag_V_addr_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="1"/>
<pin id="400" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_OUT4_M_imag_V_addr "/>
</bind>
</comp>

<comp id="403" class="1005" name="r_V_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="1"/>
<pin id="405" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="408" class="1005" name="sext_ln1171_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="24" slack="1"/>
<pin id="410" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="414" class="1005" name="sext_ln1171_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="24" slack="1"/>
<pin id="416" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_1 "/>
</bind>
</comp>

<comp id="420" class="1005" name="sext_ln1171_2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="24" slack="1"/>
<pin id="422" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="sext_ln1171_3_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="24" slack="1"/>
<pin id="428" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="mul_ln712_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="24" slack="1"/>
<pin id="434" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712 "/>
</bind>
</comp>

<comp id="437" class="1005" name="mul_ln712_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="24" slack="1"/>
<pin id="439" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="zext_ln31_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="448" class="1005" name="data_OUT4_M_real_V_addr_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="1"/>
<pin id="450" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_OUT4_M_real_V_addr_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="data_OUT4_M_imag_V_addr_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="1"/>
<pin id="455" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_OUT4_M_imag_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="54" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="61" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="80" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="97" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="130" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="147" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="190" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="205" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="227"><net_src comp="212" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="234"><net_src comp="205" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="205" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="230" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="199" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="242" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="87" pin="7"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="68" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="104" pin="7"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="302"><net_src comp="87" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="280" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="298" pin="2"/><net_sink comp="137" pin=4"/></net>

<net id="309"><net_src comp="104" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="289" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="2"/><net_sink comp="154" pin=4"/></net>

<net id="316"><net_src comp="87" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="280" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="312" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="323"><net_src comp="104" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="289" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="319" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="330"><net_src comp="260" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="264" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="268" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="264" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="272" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="326" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="345"><net_src comp="338" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="351"><net_src comp="272" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="332" pin="2"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="357"><net_src comp="46" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="364"><net_src comp="50" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="371"><net_src comp="193" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="208" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="380"><net_src comp="54" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="385"><net_src comp="61" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="390"><net_src comp="224" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="396"><net_src comp="80" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="401"><net_src comp="97" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="406"><net_src comp="74" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="411"><net_src comp="260" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="417"><net_src comp="264" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="423"><net_src comp="268" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="429"><net_src comp="272" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="435"><net_src comp="326" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="440"><net_src comp="332" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="445"><net_src comp="275" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="451"><net_src comp="114" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="456"><net_src comp="122" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xout_M_real_V | {7 }
	Port: xout_M_imag_V | {7 }
 - Input state : 
	Port: FFT_Pipeline_FFT_label1 : W_M_real_V | {2 3 }
	Port: FFT_Pipeline_FFT_label1 : W_M_imag_V | {2 3 }
	Port: FFT_Pipeline_FFT_label1 : data_OUT4_M_real_V | {2 3 6 7 }
	Port: FFT_Pipeline_FFT_label1 : data_OUT4_M_imag_V | {2 3 6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln26 : 1
		i_4 : 1
		br_ln26 : 2
		Ulimit : 1
		Llimit : 2
		zext_ln30 : 1
		p_x_M_real_V : 2
		p_x_M_imag_V : 2
		zext_ln30_1 : 2
		r_V : 3
		r_V_1 : 3
		data_OUT4_M_real_V_addr : 3
		data_OUT4_M_real_V_load : 4
		data_OUT4_M_imag_V_addr : 3
		data_OUT4_M_imag_V_load : 4
		icmp_ln33 : 1
		butterfly_span : 1
		butterfly_span_1 : 2
		store_ln26 : 2
		store_ln33 : 3
	State 3
		sext_ln1171 : 1
		sext_ln1171_1 : 1
		sext_ln1171_2 : 1
		mul_ln712 : 2
		mul_ln712_1 : 2
	State 4
		mul_ln1246 : 1
		mul_ln1245 : 1
	State 5
	State 6
		ret_V : 1
		ret_V_1 : 1
		data_OUT4_M_real_V_addr_1 : 1
		p_r_M_real_V : 2
		data_OUT4_M_imag_V_addr_1 : 1
		p_r_M_imag_V : 2
	State 7
		p_r_V : 1
		trunc_ln1 : 1
		p_r_M_real_V_1 : 2
		p_r_M_imag_V_1 : 2
		store_ln31 : 3
		store_ln31 : 3
		p_r_M_real_V_2 : 2
		p_r_M_imag_V_2 : 2
		store_ln32 : 3
		store_ln32 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        i_4_fu_199       |    0    |    0    |    13   |
|    add   |  butterfly_span_fu_236  |    0    |    0    |    39   |
|          |  p_r_M_real_V_2_fu_312  |    0    |    0    |    23   |
|          |  p_r_M_imag_V_2_fu_319  |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|    sub   |  p_r_M_real_V_1_fu_298  |    0    |    0    |    23   |
|          |  p_r_M_imag_V_1_fu_305  |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|  select  | butterfly_span_1_fu_242 |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln26_fu_193    |    0    |    0    |    9    |
|          |     icmp_ln33_fu_230    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|    xor   |      Llimit_fu_212      |    0    |    0    |    5    |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_326       |    1    |    0    |    0    |
|          |        grp_fu_332       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  mulsub  |        grp_fu_338       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_346       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |      Ulimit_fu_208      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln30_fu_218    |    0    |    0    |    0    |
|   zext   |    zext_ln30_1_fu_224   |    0    |    0    |    0    |
|          |     zext_ln31_fu_275    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1171_fu_260   |    0    |    0    |    0    |
|   sext   |   sext_ln1171_1_fu_264  |    0    |    0    |    0    |
|          |   sext_ln1171_2_fu_268  |    0    |    0    |    0    |
|          |   sext_ln1171_3_fu_272  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|       p_r_V_fu_280      |    0    |    0    |    0    |
|          |     trunc_ln1_fu_289    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |    0    |   208   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|          Ulimit_reg_372         |    5   |
|data_OUT4_M_imag_V_addr_1_reg_453|    5   |
| data_OUT4_M_imag_V_addr_reg_398 |    5   |
|data_OUT4_M_real_V_addr_1_reg_448|    5   |
| data_OUT4_M_real_V_addr_reg_393 |    5   |
|           i_3_reg_361           |    5   |
|        icmp_ln26_reg_368        |    1   |
|          index_reg_354          |   32   |
|       mul_ln712_1_reg_437       |   24   |
|        mul_ln712_reg_432        |   24   |
|       p_x_M_imag_V_reg_382      |    4   |
|       p_x_M_real_V_reg_377      |    4   |
|          r_V_1_reg_403          |    9   |
|      sext_ln1171_1_reg_414      |   24   |
|      sext_ln1171_2_reg_420      |   24   |
|      sext_ln1171_3_reg_426      |   24   |
|       sext_ln1171_reg_408       |   24   |
|       zext_ln30_1_reg_387       |   64   |
|        zext_ln31_reg_442        |   64   |
+---------------------------------+--------+
|              Total              |   352  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_68 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_74 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_87 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_87 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_104 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_104 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_326    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_326    |  p1  |   2  |  10  |   20   ||    9    |
|     grp_fu_332    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_332    |  p1  |   2  |  10  |   20   ||    9    |
|     grp_fu_338    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_338    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_346    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_346    |  p1  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   240  ||  22.232 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   208  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   126  |
|  Register |    -   |    -   |   352  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   22   |   352  |   334  |
+-----------+--------+--------+--------+--------+
