// Seed: 944660278
module module_0 (
    output uwire id_0,
    input wand id_1,
    input wor id_2,
    output supply0 id_3,
    input wand id_4
    , id_16,
    output wire id_5,
    output supply1 id_6,
    input supply0 id_7,
    output tri0 id_8,
    output wand id_9,
    output wire id_10,
    input uwire id_11,
    output uwire id_12,
    output supply0 id_13,
    input wire id_14
    , id_17
);
  logic id_18;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  tri0  id_2,
    output wire  id_3,
    output tri1  id_4,
    input  uwire id_5
);
  logic id_7 = id_5, id_8;
  wire [1 'd0 : -1] id_9;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_3,
      id_5,
      id_3,
      id_3,
      id_0,
      id_3,
      id_4,
      id_4,
      id_0,
      id_1,
      id_1,
      id_2
  );
endmodule
