Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Apr  4 21:55:13 2022
| Host         : DESKTOP-7R37TSD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGAHomescreenTest_control_sets_placed.rpt
| Design       : VGAHomescreenTest
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            8 |
| No           | No                    | Yes                    |              12 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               6 |            4 |
| Yes          | No                    | Yes                    |              10 |            2 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------+------------------+------------------+----------------+--------------+
|  ctrlr/frclk   | ctrlr/START/nslct_en        |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |                             |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |                             | reset_IBUF       |                1 |              2 |         2.00 |
|  ctrlr/frclk   |                             |                  |                2 |              3 |         1.50 |
|  ctrlr/frclk   | ctrlr/pin6_OBUF             |                  |                3 |              4 |         1.33 |
|  clk25_BUFG    |                             |                  |                5 |              5 |         1.00 |
|  clk25_BUFG    |                             | reset_IBUF       |                2 |             10 |         5.00 |
|  clk25_BUFG    | Display/vPos                | reset_IBUF       |                2 |             10 |         5.00 |
|  clk25_BUFG    | ctrlr/counter0_carry__2_n_2 | ctrlr/clear      |                8 |             32 |         4.00 |
+----------------+-----------------------------+------------------+------------------+----------------+--------------+


