IntBool

[eval::tmp, eval::tmp___2, N_generate::a, eval::tmp___3, eval::tmp___0, eval::tmp___1, N_generate::b]

IntEq

[main_in2_ev, S1_addsub_i, main_clk_neg_edge, main_clk_val_t, N_generate_i, N_generate_st, main_clk_pos_edge, main_diff_req_up, main_zero_ev, main_pres_req_up, main_in2_req_up, main_sum_req_up, S3_zero_st, S2_presdbl_i, main_in1_req_up, main_dbl_req_up, main_clk_req_up, main_dbl_ev, S3_zero_i, main_in1_ev, S2_presdbl_st, D_print_i, D_print_st, S1_addsub_st, main_diff_ev, main_zero_req_up, main_pres_ev, main_clk_val, start_simulation::kernel_st, main_sum_ev, main_clk_ev]

IntAdd

[main_zero_val, S2_presdbl::c, main_pres_val_t, S2_presdbl::b, S2_presdbl::d, main_sum_val, main_diff_val_t, S2_presdbl::a, main_zero_val_t, S1_addsub::b, S1_addsub::a, main::__CPAchecker_TMP_1, main_in1_val_t, main_dbl_val, main_pres_val, count, main_in1_val, main_dbl_val_t, main_sum_val_t, main_in2_val_t, S3_zero::a, S3_zero::b, main_diff_val, main_in2_val, D_z]

IntOverflow

[S2_presdbl::c, main_pres_val_t, main_zero_val, S2_presdbl::b, S2_presdbl::d, main_sum_val, main_diff_val_t, S2_presdbl::a, S1_addsub::b, main_zero_val_t, main::n3, main::n1, S1_addsub::a, main::n2, main::__CPAchecker_TMP_1, main::__CPAchecker_TMP_0, main::i, main_in1_val_t, modFlag, main_dbl_val, res, main_pres_val, main::bound, count, main_in1_val, main_dbl_val_t, main_sum_val_t, main_in2_val_t, S3_zero::a, S3_zero::b, main_diff_val, main_in2_val, D_z]

ALL

[main_zero_val, main_in2_ev, S1_addsub_i, main_clk_val_t, main_sum_val, main_diff_val_t, N_generate_i, main_zero_val_t, main::n3, main::n1, main::n2, main::__CPAchecker_TMP_1, main::__CPAchecker_TMP_0, S2_presdbl_i, main_dbl_ev, modFlag, S3_zero_i, main_dbl_val, res, main_in1_ev, eval::tmp, D_print_i, main::bound, eval::tmp___2, count, N_generate::a, eval::tmp___3, eval::tmp___0, eval::tmp___1, D_print_st, N_generate::b, S1_addsub_st, main_dbl_val_t, main_sum_val_t, main_in2_val_t, main_clk_val, main_diff_val, main_sum_ev, D_z, main_clk_ev, S2_presdbl::c, main_pres_val_t, S2_presdbl::b, main_clk_neg_edge, S2_presdbl::d, S2_presdbl::a, N_generate_st, S1_addsub::b, main_clk_pos_edge, main_diff_req_up, S1_addsub::a, main_zero_ev, main_pres_req_up, main_in2_req_up, main_sum_req_up, S3_zero_st, main_in1_req_up, main_dbl_req_up, main::i, main_clk_req_up, main_in1_val_t, S2_presdbl_st, main_pres_val, main_in1_val, main_diff_ev, main_zero_req_up, main_pres_ev, S3_zero::a, S3_zero::b, start_simulation::kernel_st, main_in2_val]

DEPENDENCIES

[[D_z, S1_addsub::a, S1_addsub::b, S2_presdbl::a, S2_presdbl::b, S2_presdbl::c, S2_presdbl::d, S3_zero::a, S3_zero::b, main_dbl_val, main_dbl_val_t, main_diff_val, main_diff_val_t, main_in1_val, main_in1_val_t, main_in2_val, main_in2_val_t, main_pres_val, main_pres_val_t, main_sum_val, main_sum_val_t, main_zero_val, main_zero_val_t] --> [0],
[N_generate::a] --> [],
[N_generate::b] --> [],
[main_in1_req_up] --> [0, 1],
[main_in2_req_up] --> [0, 1],
[main_sum_req_up] --> [0, 1],
[main_diff_req_up] --> [0, 1],
[main_pres_req_up] --> [0, 1],
[main_dbl_req_up] --> [0, 1],
[main_zero_req_up] --> [0, 1],
[eval::tmp] --> [0],
[eval::tmp___0] --> [0],
[eval::tmp___1] --> [0],
[eval::tmp___2] --> [0],
[eval::tmp___3] --> [0],
[N_generate_st] --> [0, 1, 2],
[S1_addsub_st] --> [0, 1, 2],
[S2_presdbl_st] --> [0, 1, 2],
[S3_zero_st] --> [0, 1, 2],
[D_print_st] --> [0, 1, 2],
[D_print_i] --> [0, 1],
[N_generate_i] --> [0, 1],
[S1_addsub_i] --> [0, 1],
[S2_presdbl_i] --> [0, 1],
[S3_zero_i] --> [0, 1],
[count, main::__CPAchecker_TMP_1] --> [0, 1, 5],
[main_clk_ev] --> [0, 1, 2],
[main_clk_neg_edge] --> [0, 1, 2],
[main_clk_pos_edge] --> [0, 1, 2],
[main_clk_req_up] --> [0, 1],
[main_clk_val, main_clk_val_t] --> [0, 1],
[main_dbl_ev] --> [0, 1, 2],
[main_diff_ev] --> [0, 1, 2],
[main_in1_ev] --> [0, 1, 2],
[main_in2_ev] --> [0, 1, 2],
[main_pres_ev] --> [0, 1, 2],
[main_sum_ev] --> [0, 1, 2],
[main_zero_ev] --> [0, 1, 2],
[main::__CPAchecker_TMP_0, main::bound, main::i, main::n1, main::n2, main::n3, modFlag, res] --> [0, 1, 3, 5, 7, 105],
[start_simulation::kernel_st] --> [0, 1, 2, 3]]

RELEVANT VARS

[main_in2_ev, main_zero_val, S1_addsub_i, main_clk_val_t, main_sum_val, main_diff_val_t, N_generate_i, main_zero_val_t, main::n3, main::n1, main::n2, S2_presdbl_i, main_dbl_ev, modFlag, S3_zero_i, main_dbl_val, res, main_in1_ev, eval::tmp, D_print_i, main::bound, count, eval::tmp___2, eval::tmp___3, eval::tmp___0, eval::tmp___1, D_print_st, S1_addsub_st, main_dbl_val_t, main_sum_val_t, eval, main_in2_val_t, start_simulation, main_clk_val, main_diff_val, S2_presdbl, main_sum_ev, main_clk_ev, D_z, main_pres_val_t, S2_presdbl::c, S2_presdbl::b, main_clk_neg_edge, S2_presdbl::d, S2_presdbl::a, N_generate_st, main_clk_pos_edge, error, S1_addsub::b, main_diff_req_up, main_zero_ev, S1_addsub::a, main_pres_req_up, S1_addsub, main_sum_req_up, main_in2_req_up, D_print, S3_zero_st, main_in1_req_up, main_dbl_req_up, main::i, main_clk_req_up, main_in1_val_t, S2_presdbl_st, main_pres_val, S3_zero, N_generate, main_in1_val, main_diff_ev, main_pres_ev, main_zero_req_up, S3_zero::a, S3_zero::b, main_in2_val]

RELEVANT FIELDS

{}
