//
// File created by:  ncverilog
// Do not modify this file
//
-XLMODE
./INCA_libs/irun.lnx86.11.10.nc
-RUNMODE
testbench.v
square_root_finder_sim.v
-VFILE
/home/m103/m103061630/lab/T18/Verilog/tsmc18.v
-CDSLIB
./INCA_libs/irun.lnx86.11.10.nc/cdsrun.lib
-HDLVAR
./INCA_libs/irun.lnx86.11.10.nc/hdlrun.var
-MESSAGES
-UPDATE
-XLLIBSTORE
./INCA_libs/irun.lnx86.11.10.nc/xllibs
-ALLOWUNBOUND
