#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov 13 21:04:53 2024
# Process ID: 50400
# Current directory: C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31064 C:\Users\bfeue\Documents\Classwork\ECE 369\LAB 4-5\Lab 4-5 Project\Lab 4-5 Project.xpr
# Log file: C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/vivado.log
# Journal file: C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project\vivado.jou
# Running On: Ben_Laptop, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 10, Host memory: 16782 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.777 ; gain = 312.828
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Datapath_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sim_1/new/Datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 32 for port 'in_B' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in_A' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Datapath.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'reg_dest_out' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Datapath.v:390]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_B' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Datapath.v:297]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Register_IF_ID
Compiling module xil_defaultlib.ShiftLeft
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Register_ID_EX
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Register_EX_MEM
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Register_MEM_WB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Datapath_tb_behav -key {Behavioral:sim_1:Functional:Datapath_tb} -tclbatch {Datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 70 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1184.633 ; gain = 25.355
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Datapath_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sim_1/new/Datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_B' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Datapath.v:297]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Register_IF_ID
Compiling module xil_defaultlib.ShiftLeft
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Register_ID_EX
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Register_EX_MEM
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Register_MEM_WB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Datapath_tb_behav -key {Behavioral:sim_1:Functional:Datapath_tb} -tclbatch {Datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 70 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.418 ; gain = 11.785
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Datapath
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'mab_id_ex', assumed default net type 'wire' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Datapath.v:269]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1967.645 ; gain = 417.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Datapath.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Mux32Bit2To1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Mux32Bit2To1.v:7]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3To1' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Mux32Bit3To1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3To1' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Mux32Bit3To1.v:7]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/InstructionMemory.v:37]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.mem' is read successfully [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/InstructionMemory.v:47]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/InstructionMemory.v:37]
INFO: [Synth 8-6157] synthesizing module 'Register_IF_ID' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_IF_ID.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Register_IF_ID' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_IF_ID.v:8]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/ShiftLeft.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/ShiftLeft.v:7]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/SignExtension.v:10]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/SignExtension.v:10]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Decoder.v:7]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Decoder.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Decoder.v:39]
WARNING: [Synth 8-151] case item 6'b000001 is unreachable [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Decoder.v:209]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Decoder.v:209]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Decoder.v:7]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit2To1' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Mux5Bit2To1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit2To1' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Mux5Bit2To1.v:7]
INFO: [Synth 8-6157] synthesizing module 'Register_ID_EX' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_ID_EX.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Register_ID_EX' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_ID_EX.v:7]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Adder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Adder.v:7]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'Register_EX_MEM' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_EX_MEM.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Register_EX_MEM' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_EX_MEM.v:7]
INFO: [Synth 8-6157] synthesizing module 'AndGate' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/AndGate.v:7]
INFO: [Synth 8-6155] done synthesizing module 'AndGate' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/AndGate.v:7]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/DataMemory.v:42]
INFO: [Synth 8-3876] $readmem data file 'data_memory.mem' is read successfully [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/DataMemory.v:57]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/DataMemory.v:42]
INFO: [Synth 8-6157] synthesizing module 'Register_MEM_WB' [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_MEM_WB.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Register_MEM_WB' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Register_MEM_WB.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 4-5/Lab 4-5 Project/Lab 4-5 Project.srcs/sources_1/new/Datapath.v:10]
WARNING: [Synth 8-7129] Port Address[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[14] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[13] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[12] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[20] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[19] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[18] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[17] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port rt[16] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[0] in module InstructionMemory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2050.609 ; gain = 500.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2064.688 ; gain = 515.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2064.688 ; gain = 515.039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2064.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2177.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2218.891 ; gain = 669.242
47 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2218.891 ; gain = 1022.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 21:15:04 2024...
