

================================================================
== Vivado HLS Report for 'PE_wrapper_1_5'
================================================================
* Date:           Fri May 28 08:41:35 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33858|    33858| 0.113 ms | 0.113 ms |  33858|  33858|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------+-------+---------+---------+----------+----------+-------+-------+---------+
        |              |       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |   Instance   | Module|   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------+-------+---------+---------+----------+----------+-------+-------+---------+
        |grp_PE_fu_24  |PE     |    33857|    33857| 0.113 ms | 0.113 ms |  33857|  33857|   none  |
        +--------------+-------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        2|     40|     5560|     3223|     0|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       69|     -|
|Register             |        -|      -|        4|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|     40|     5564|     3294|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      1|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------+-------+---------+-------+------+------+-----+
    |   Instance   | Module| BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------+-------+---------+-------+------+------+-----+
    |grp_PE_fu_24  |PE     |        2|     40|  5560|  3223|    0|
    +--------------+-------+---------+-------+------+------+-----+
    |Total         |       |        2|     40|  5560|  3223|    0|
    +--------------+-------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  15|          3|    1|          3|
    |ap_done                   |   9|          2|    1|          2|
    |fifo_A_in_V_V_read        |   9|          2|    1|          2|
    |fifo_A_out_V_V_write      |   9|          2|    1|          2|
    |fifo_B_in_V_V_read        |   9|          2|    1|          2|
    |fifo_B_out_V_V_write      |   9|          2|    1|          2|
    |fifo_C_drain_out_V_write  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  69|         15|    7|         15|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |ap_CS_fsm                  |  2|   0|    2|          0|
    |ap_done_reg                |  1|   0|    1|          0|
    |grp_PE_fu_24_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      |  4|   0|    4|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |   PE_wrapper_1_5   | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |   PE_wrapper_1_5   | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |   PE_wrapper_1_5   | return value |
|ap_done                    | out |    1| ap_ctrl_hs |   PE_wrapper_1_5   | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |   PE_wrapper_1_5   | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |   PE_wrapper_1_5   | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |   PE_wrapper_1_5   | return value |
|fifo_A_in_V_V_dout         |  in |  256|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_in_V_V_empty_n      |  in |    1|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_in_V_V_read         | out |    1|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_out_V_V_din         | out |  256|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_A_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_A_out_V_V_write       | out |    1|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_B_in_V_V_dout         |  in |  256|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_in_V_V_empty_n      |  in |    1|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_in_V_V_read         | out |    1|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_out_V_V_din         | out |  256|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_B_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_B_out_V_V_write       | out |    1|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_C_drain_out_V_din     | out |   32|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
|fifo_C_drain_out_V_full_n  |  in |    1|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
|fifo_C_drain_out_V_write   | out |    1|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

