{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 16:55:52 2018 " "Info: Processing started: Mon May 21 16:55:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Multiplier -c Multiplier --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Multiplier -c Multiplier --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50MHz " "Info: Assuming node \"CLK_50MHz\" is an undefined clock" {  } { { "MULT212251543.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/MULT212251543.bdf" { { 88 -104 64 104 "CLK_50MHz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MULT212251543.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/MULT212251543.bdf" { { 296 -360 -192 312 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "newlcd:inst1\|LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"newlcd:inst1\|LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "newlcd:inst1\|LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50MHz memory newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 register newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 151.4 MHz 6.605 ns Internal " "Info: Clock \"CLK_50MHz\" has Internal fmax of 151.4 MHz between source memory \"newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]\" (period= 6.605 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.377 ns + Longest memory register " "Info: + Longest memory to register delay is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y33 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y33; Fanout = 8; MEM Node = 'newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|q_a\[4\] 2 MEM M4K_X52_Y33 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y33; Fanout = 3; MEM Node = 'newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/db/altsyncram_7f71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.398 ns) 4.100 ns newlcd:inst1\|LCD_Display:inst\|Equal0~0 3 COMB LCCOMB_X53_Y33_N26 9 " "Info: 3: + IC(0.709 ns) + CELL(0.398 ns) = 4.100 ns; Loc. = LCCOMB_X53_Y33_N26; Fanout = 9; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] newlcd:inst1|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 4.556 ns newlcd:inst1\|LCD_Display:inst\|Next_Char\[2\]~4 4 COMB LCCOMB_X53_Y33_N4 4 " "Info: 4: + IC(0.306 ns) + CELL(0.150 ns) = 4.556 ns; Loc. = LCCOMB_X53_Y33_N4; Fanout = 4; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|Next_Char\[2\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { newlcd:inst1|LCD_Display:inst|Equal0~0 newlcd:inst1|LCD_Display:inst|Next_Char[2]~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.419 ns) 5.239 ns newlcd:inst1\|LCD_Display:inst\|Selector6~2 5 COMB LCCOMB_X53_Y33_N0 3 " "Info: 5: + IC(0.264 ns) + CELL(0.419 ns) = 5.239 ns; Loc. = LCCOMB_X53_Y33_N0; Fanout = 3; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|Selector6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { newlcd:inst1|LCD_Display:inst|Next_Char[2]~4 newlcd:inst1|LCD_Display:inst|Selector6~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.393 ns) 5.892 ns newlcd:inst1\|LCD_Display:inst\|Selector6~3 6 COMB LCCOMB_X53_Y33_N2 1 " "Info: 6: + IC(0.260 ns) + CELL(0.393 ns) = 5.892 ns; Loc. = LCCOMB_X53_Y33_N2; Fanout = 1; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|Selector6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { newlcd:inst1|LCD_Display:inst|Selector6~2 newlcd:inst1|LCD_Display:inst|Selector6~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 6.293 ns newlcd:inst1\|LCD_Display:inst\|Selector6~4 7 COMB LCCOMB_X53_Y33_N10 1 " "Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 6.293 ns; Loc. = LCCOMB_X53_Y33_N10; Fanout = 1; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|Selector6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { newlcd:inst1|LCD_Display:inst|Selector6~3 newlcd:inst1|LCD_Display:inst|Selector6~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.377 ns newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 8 REG LCFF_X53_Y33_N11 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.377 ns; Loc. = LCFF_X53_Y33_N11; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst1|LCD_Display:inst|Selector6~4 newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.587 ns ( 71.93 % ) " "Info: Total cell delay = 4.587 ns ( 71.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.790 ns ( 28.07 % ) " "Info: Total interconnect delay = 1.790 ns ( 28.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] newlcd:inst1|LCD_Display:inst|Equal0~0 newlcd:inst1|LCD_Display:inst|Next_Char[2]~4 newlcd:inst1|LCD_Display:inst|Selector6~2 newlcd:inst1|LCD_Display:inst|Selector6~3 newlcd:inst1|LCD_Display:inst|Selector6~4 newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] {} newlcd:inst1|LCD_Display:inst|Equal0~0 {} newlcd:inst1|LCD_Display:inst|Next_Char[2]~4 {} newlcd:inst1|LCD_Display:inst|Selector6~2 {} newlcd:inst1|LCD_Display:inst|Selector6~3 {} newlcd:inst1|LCD_Display:inst|Selector6~4 {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.709ns 0.306ns 0.264ns 0.260ns 0.251ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.419ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.055 ns - Smallest " "Info: - Smallest clock skew is -0.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz destination 4.307 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50MHz\" to destination register is 4.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "MULT212251543.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/MULT212251543.bdf" { { 88 -104 64 104 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X1_Y18_N21 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 44 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 4.307 ns newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 4 REG LCFF_X53_Y33_N11 2 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 4.307 ns; Loc. = LCFF_X53_Y33_N11; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.94 % ) " "Info: Total cell delay = 2.323 ns ( 53.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.984 ns ( 46.06 % ) " "Info: Total interconnect delay = 1.984 ns ( 46.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz source 4.362 ns - Longest memory " "Info: - Longest clock path from clock \"CLK_50MHz\" to source memory is 4.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "MULT212251543.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/MULT212251543.bdf" { { 88 -104 64 104 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X1_Y18_N21 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 44 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.661 ns) 4.362 ns newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X52_Y33 8 " "Info: 4: + IC(0.958 ns) + CELL(0.661 ns) = 4.362 ns; Loc. = M4K_X52_Y33; Fanout = 8; MEM Node = 'newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_7f71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7f71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 56.10 % ) " "Info: Total cell delay = 2.447 ns ( 56.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.915 ns ( 43.90 % ) " "Info: Total interconnect delay = 1.915 ns ( 43.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.362 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.362 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.958ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.362 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.362 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.958ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_7f71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/db/altsyncram_7f71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] newlcd:inst1|LCD_Display:inst|Equal0~0 newlcd:inst1|LCD_Display:inst|Next_Char[2]~4 newlcd:inst1|LCD_Display:inst|Selector6~2 newlcd:inst1|LCD_Display:inst|Selector6~3 newlcd:inst1|LCD_Display:inst|Selector6~4 newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[4] {} newlcd:inst1|LCD_Display:inst|Equal0~0 {} newlcd:inst1|LCD_Display:inst|Next_Char[2]~4 {} newlcd:inst1|LCD_Display:inst|Selector6~2 {} newlcd:inst1|LCD_Display:inst|Selector6~3 {} newlcd:inst1|LCD_Display:inst|Selector6~4 {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.709ns 0.306ns 0.264ns 0.260ns 0.251ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.419ns 0.393ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.362 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.362 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.958ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MULT:inst\|CtrlLogic:inst6\|count\[0\] register MULT:inst\|CtrlLogic:inst6\|count\[0\] 395.26 MHz 2.53 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 395.26 MHz between source register \"MULT:inst\|CtrlLogic:inst6\|count\[0\]\" and destination register \"MULT:inst\|CtrlLogic:inst6\|count\[0\]\" (period= 2.53 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.316 ns + Longest register register " "Info: + Longest register to register delay is 2.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MULT:inst\|CtrlLogic:inst6\|count\[0\] 1 REG LCFF_X58_Y32_N7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y32_N7; Fanout = 6; REG Node = 'MULT:inst\|CtrlLogic:inst6\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MULT:inst|CtrlLogic:inst6|count[0] } "NODE_NAME" } } { "CtrlLogic.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/CtrlLogic.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.438 ns) 0.827 ns MULT:inst\|CtrlLogic:inst6\|state.LOAD~0 2 COMB LCCOMB_X58_Y32_N20 4 " "Info: 2: + IC(0.389 ns) + CELL(0.438 ns) = 0.827 ns; Loc. = LCCOMB_X58_Y32_N20; Fanout = 4; COMB Node = 'MULT:inst\|CtrlLogic:inst6\|state.LOAD~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { MULT:inst|CtrlLogic:inst6|count[0] MULT:inst|CtrlLogic:inst6|state.LOAD~0 } "NODE_NAME" } } { "CtrlLogic.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/CtrlLogic.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.275 ns) 1.378 ns MULT:inst\|CtrlLogic:inst6\|count\[1\]~0 3 COMB LCCOMB_X58_Y32_N10 4 " "Info: 3: + IC(0.276 ns) + CELL(0.275 ns) = 1.378 ns; Loc. = LCCOMB_X58_Y32_N10; Fanout = 4; COMB Node = 'MULT:inst\|CtrlLogic:inst6\|count\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { MULT:inst|CtrlLogic:inst6|state.LOAD~0 MULT:inst|CtrlLogic:inst6|count[1]~0 } "NODE_NAME" } } { "CtrlLogic.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/CtrlLogic.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.660 ns) 2.316 ns MULT:inst\|CtrlLogic:inst6\|count\[0\] 4 REG LCFF_X58_Y32_N7 6 " "Info: 4: + IC(0.278 ns) + CELL(0.660 ns) = 2.316 ns; Loc. = LCFF_X58_Y32_N7; Fanout = 6; REG Node = 'MULT:inst\|CtrlLogic:inst6\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { MULT:inst|CtrlLogic:inst6|count[1]~0 MULT:inst|CtrlLogic:inst6|count[0] } "NODE_NAME" } } { "CtrlLogic.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/CtrlLogic.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 59.28 % ) " "Info: Total cell delay = 1.373 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.943 ns ( 40.72 % ) " "Info: Total interconnect delay = 0.943 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { MULT:inst|CtrlLogic:inst6|count[0] MULT:inst|CtrlLogic:inst6|state.LOAD~0 MULT:inst|CtrlLogic:inst6|count[1]~0 MULT:inst|CtrlLogic:inst6|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.316 ns" { MULT:inst|CtrlLogic:inst6|count[0] {} MULT:inst|CtrlLogic:inst6|state.LOAD~0 {} MULT:inst|CtrlLogic:inst6|count[1]~0 {} MULT:inst|CtrlLogic:inst6|count[0] {} } { 0.000ns 0.389ns 0.276ns 0.278ns } { 0.000ns 0.438ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.036 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 25 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 25; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MULT212251543.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/MULT212251543.bdf" { { 296 -360 -192 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.537 ns) 3.036 ns MULT:inst\|CtrlLogic:inst6\|count\[0\] 2 REG LCFF_X58_Y32_N7 6 " "Info: 2: + IC(1.637 ns) + CELL(0.537 ns) = 3.036 ns; Loc. = LCFF_X58_Y32_N7; Fanout = 6; REG Node = 'MULT:inst\|CtrlLogic:inst6\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { CLK MULT:inst|CtrlLogic:inst6|count[0] } "NODE_NAME" } } { "CtrlLogic.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/CtrlLogic.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 46.08 % ) " "Info: Total cell delay = 1.399 ns ( 46.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.637 ns ( 53.92 % ) " "Info: Total interconnect delay = 1.637 ns ( 53.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { CLK MULT:inst|CtrlLogic:inst6|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.036 ns" { CLK {} CLK~combout {} MULT:inst|CtrlLogic:inst6|count[0] {} } { 0.000ns 0.000ns 1.637ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.036 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 25 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 25; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MULT212251543.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/MULT212251543.bdf" { { 296 -360 -192 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.537 ns) 3.036 ns MULT:inst\|CtrlLogic:inst6\|count\[0\] 2 REG LCFF_X58_Y32_N7 6 " "Info: 2: + IC(1.637 ns) + CELL(0.537 ns) = 3.036 ns; Loc. = LCFF_X58_Y32_N7; Fanout = 6; REG Node = 'MULT:inst\|CtrlLogic:inst6\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { CLK MULT:inst|CtrlLogic:inst6|count[0] } "NODE_NAME" } } { "CtrlLogic.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/CtrlLogic.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 46.08 % ) " "Info: Total cell delay = 1.399 ns ( 46.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.637 ns ( 53.92 % ) " "Info: Total interconnect delay = 1.637 ns ( 53.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { CLK MULT:inst|CtrlLogic:inst6|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.036 ns" { CLK {} CLK~combout {} MULT:inst|CtrlLogic:inst6|count[0] {} } { 0.000ns 0.000ns 1.637ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { CLK MULT:inst|CtrlLogic:inst6|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.036 ns" { CLK {} CLK~combout {} MULT:inst|CtrlLogic:inst6|count[0] {} } { 0.000ns 0.000ns 1.637ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CtrlLogic.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/CtrlLogic.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CtrlLogic.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/CtrlLogic.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { MULT:inst|CtrlLogic:inst6|count[0] MULT:inst|CtrlLogic:inst6|state.LOAD~0 MULT:inst|CtrlLogic:inst6|count[1]~0 MULT:inst|CtrlLogic:inst6|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.316 ns" { MULT:inst|CtrlLogic:inst6|count[0] {} MULT:inst|CtrlLogic:inst6|state.LOAD~0 {} MULT:inst|CtrlLogic:inst6|count[1]~0 {} MULT:inst|CtrlLogic:inst6|count[0] {} } { 0.000ns 0.389ns 0.276ns 0.278ns } { 0.000ns 0.438ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { CLK MULT:inst|CtrlLogic:inst6|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.036 ns" { CLK {} CLK~combout {} MULT:inst|CtrlLogic:inst6|count[0] {} } { 0.000ns 0.000ns 1.637ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MULT:inst\|CtrlLogic:inst6\|m_state RST CLK 1.499 ns register " "Info: tsu for register \"MULT:inst\|CtrlLogic:inst6\|m_state\" (data pin = \"RST\", clock pin = \"CLK\") is 1.499 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.571 ns + Longest pin register " "Info: + Longest pin to register delay is 4.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RST 1 PIN PIN_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 9; PIN Node = 'RST'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "MULT212251543.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/MULT212251543.bdf" { { 192 -344 -176 208 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.636 ns) + CELL(0.438 ns) 4.073 ns MULT:inst\|CtrlLogic:inst6\|m_state~0 2 COMB LCCOMB_X58_Y32_N30 1 " "Info: 2: + IC(2.636 ns) + CELL(0.438 ns) = 4.073 ns; Loc. = LCCOMB_X58_Y32_N30; Fanout = 1; COMB Node = 'MULT:inst\|CtrlLogic:inst6\|m_state~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { RST MULT:inst|CtrlLogic:inst6|m_state~0 } "NODE_NAME" } } { "CtrlLogic.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/CtrlLogic.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 4.487 ns MULT:inst\|CtrlLogic:inst6\|m_state~1 3 COMB LCCOMB_X58_Y32_N18 1 " "Info: 3: + IC(0.264 ns) + CELL(0.150 ns) = 4.487 ns; Loc. = LCCOMB_X58_Y32_N18; Fanout = 1; COMB Node = 'MULT:inst\|CtrlLogic:inst6\|m_state~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { MULT:inst|CtrlLogic:inst6|m_state~0 MULT:inst|CtrlLogic:inst6|m_state~1 } "NODE_NAME" } } { "CtrlLogic.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/CtrlLogic.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.571 ns MULT:inst\|CtrlLogic:inst6\|m_state 4 REG LCFF_X58_Y32_N19 12 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.571 ns; Loc. = LCFF_X58_Y32_N19; Fanout = 12; REG Node = 'MULT:inst\|CtrlLogic:inst6\|m_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MULT:inst|CtrlLogic:inst6|m_state~1 MULT:inst|CtrlLogic:inst6|m_state } "NODE_NAME" } } { "CtrlLogic.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/CtrlLogic.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 36.56 % ) " "Info: Total cell delay = 1.671 ns ( 36.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 63.44 % ) " "Info: Total interconnect delay = 2.900 ns ( 63.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { RST MULT:inst|CtrlLogic:inst6|m_state~0 MULT:inst|CtrlLogic:inst6|m_state~1 MULT:inst|CtrlLogic:inst6|m_state } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.571 ns" { RST {} RST~combout {} MULT:inst|CtrlLogic:inst6|m_state~0 {} MULT:inst|CtrlLogic:inst6|m_state~1 {} MULT:inst|CtrlLogic:inst6|m_state {} } { 0.000ns 0.000ns 2.636ns 0.264ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CtrlLogic.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/CtrlLogic.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.036 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 25 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 25; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MULT212251543.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/MULT212251543.bdf" { { 296 -360 -192 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.537 ns) 3.036 ns MULT:inst\|CtrlLogic:inst6\|m_state 2 REG LCFF_X58_Y32_N19 12 " "Info: 2: + IC(1.637 ns) + CELL(0.537 ns) = 3.036 ns; Loc. = LCFF_X58_Y32_N19; Fanout = 12; REG Node = 'MULT:inst\|CtrlLogic:inst6\|m_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { CLK MULT:inst|CtrlLogic:inst6|m_state } "NODE_NAME" } } { "CtrlLogic.vhd" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/CtrlLogic.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 46.08 % ) " "Info: Total cell delay = 1.399 ns ( 46.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.637 ns ( 53.92 % ) " "Info: Total interconnect delay = 1.637 ns ( 53.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { CLK MULT:inst|CtrlLogic:inst6|m_state } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.036 ns" { CLK {} CLK~combout {} MULT:inst|CtrlLogic:inst6|m_state {} } { 0.000ns 0.000ns 1.637ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { RST MULT:inst|CtrlLogic:inst6|m_state~0 MULT:inst|CtrlLogic:inst6|m_state~1 MULT:inst|CtrlLogic:inst6|m_state } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.571 ns" { RST {} RST~combout {} MULT:inst|CtrlLogic:inst6|m_state~0 {} MULT:inst|CtrlLogic:inst6|m_state~1 {} MULT:inst|CtrlLogic:inst6|m_state {} } { 0.000ns 0.000ns 2.636ns 0.264ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { CLK MULT:inst|CtrlLogic:inst6|m_state } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.036 ns" { CLK {} CLK~combout {} MULT:inst|CtrlLogic:inst6|m_state {} } { 0.000ns 0.000ns 1.637ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50MHz DBUS\[7\] newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[7\] 11.437 ns register " "Info: tco from clock \"CLK_50MHz\" to destination pin \"DBUS\[7\]\" through register \"newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[7\]\" is 11.437 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz source 4.308 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50MHz\" to source register is 4.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "MULT212251543.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/MULT212251543.bdf" { { 88 -104 64 104 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X1_Y18_N21 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 44 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G3; Fanout = 44; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.308 ns newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[7\] 4 REG LCFF_X49_Y33_N21 2 " "Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 4.308 ns; Loc. = LCFF_X49_Y33_N21; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.92 % ) " "Info: Total cell delay = 2.323 ns ( 53.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.985 ns ( 46.08 % ) " "Info: Total interconnect delay = 1.985 ns ( 46.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.308 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.879 ns + Longest register pin " "Info: + Longest register to pin delay is 6.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[7\] 1 REG LCFF_X49_Y33_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y33_N21; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.227 ns) + CELL(2.652 ns) 6.879 ns DBUS\[7\] 2 PIN PIN_H3 0 " "Info: 2: + IC(4.227 ns) + CELL(2.652 ns) = 6.879 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'DBUS\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.879 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7] DBUS[7] } "NODE_NAME" } } { "MULT212251543.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/MULT212251543.bdf" { { 280 944 1120 296 "DBUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 38.55 % ) " "Info: Total cell delay = 2.652 ns ( 38.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.227 ns ( 61.45 % ) " "Info: Total interconnect delay = 4.227 ns ( 61.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.879 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7] DBUS[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.879 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7] {} DBUS[7] {} } { 0.000ns 4.227ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.308 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.879 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7] DBUS[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.879 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7] {} DBUS[7] {} } { 0.000ns 4.227ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "newlcd:inst1\|LCD_Display:inst\|CLK_400HZ RST CLK_50MHz 0.341 ns register " "Info: th for register \"newlcd:inst1\|LCD_Display:inst\|CLK_400HZ\" (data pin = \"RST\", clock pin = \"CLK_50MHz\") is 0.341 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz destination 1.867 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50MHz\" to destination register is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "MULT212251543.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/MULT212251543.bdf" { { 88 -104 64 104 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.537 ns) 1.867 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X1_Y18_N21 2 " "Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.27 % ) " "Info: Total cell delay = 1.536 ns ( 82.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 17.73 % ) " "Info: Total interconnect delay = 0.331 ns ( 17.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.792 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RST 1 PIN PIN_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 9; PIN Node = 'RST'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "MULT212251543.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab5/MULT212251543.bdf" { { 192 -344 -176 208 "RST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.510 ns) 1.792 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X1_Y18_N21 2 " "Info: 2: + IC(0.283 ns) + CELL(0.510 ns) = 1.792 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { RST newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.509 ns ( 84.21 % ) " "Info: Total cell delay = 1.509 ns ( 84.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.283 ns ( 15.79 % ) " "Info: Total interconnect delay = 0.283 ns ( 15.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { RST newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.792 ns" { RST {} RST~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} } { 0.000ns 0.000ns 0.283ns } { 0.000ns 0.999ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { RST newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.792 ns" { RST {} RST~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} } { 0.000ns 0.000ns 0.283ns } { 0.000ns 0.999ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 16:55:53 2018 " "Info: Processing ended: Mon May 21 16:55:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
