[{"DBLP title": "Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators.", "DBLP authors": ["An Zou", "Jingwen Leng", "Yazhou Zu", "Tao Tong", "Vijay Janapa Reddi", "David M. Brooks", "Gu-Yeon Wei", "Xuan Zhang"], "year": 2017, "MAG papers": [{"PaperId": 2624897894, "PaperTitle": "ivory early stage design space exploration tool for integrated voltage regulators", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of texas at austin": 2.0, "washington university in st louis": 2.0, "harvard university": 2.0, "shanghai jiao tong university": 1.0}}], "source": "ES"}, {"DBLP title": "Age-aware Logic and Memory Co-Placement for RRAM-FPGAs.", "DBLP authors": ["Yuan Xue", "Chengmo Yang", "Jingtong Hu"], "year": 2017, "MAG papers": [{"PaperId": 2625680561, "PaperTitle": "age aware logic and memory co placement for rram fpgas", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of delaware": 2.0, "oklahoma state university stillwater": 1.0}}], "source": "ES"}, {"DBLP title": "Multi-variable Dynamic Power Management for the GPU Subsystem.", "DBLP authors": ["Pietro Mercati", "Raid Ayoub", "Michael Kishinevsky", "Eric Samson", "Marc Beuchat", "Francesco Paterna", "Tajana Simunic Rosing"], "year": 2017, "MAG papers": [{"PaperId": 2624879262, "PaperTitle": "multi variable dynamic power management for the gpu subsystem", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california san diego": 2.0, "intel": 5.0}}], "source": "ES"}, {"DBLP title": "Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors.", "DBLP authors": ["Jing Li", "Mengying Zhao", "Lei Ju", "Chun Jason Xue", "Zhiping Jia"], "year": 2017, "MAG papers": [{"PaperId": 2625639653, "PaperTitle": "maximizing forward progress with cache aware backup for self powered non volatile processors", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"city university of hong kong": 1.0, "shandong university": 4.0}}], "source": "ES"}, {"DBLP title": "Adaptive Thermal Management for 3D ICs with Stacked DRAM Caches.", "DBLP authors": ["Dawei Li", "Kaicheng Zhang", "Akhil Guliani", "Seda Ogrenci Memik"], "year": 2017, "MAG papers": [{"PaperId": 2625013937, "PaperTitle": "adaptive thermal management for 3d ics with stacked dram caches", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"northwestern university": 4.0}}], "source": "ES"}, {"DBLP title": "Toss-up Wear Leveling: Protecting Phase-Change Memories from Inconsistent Write Patterns.", "DBLP authors": ["Xian Zhang", "Guangyu Sun"], "year": 2017, "MAG papers": [{"PaperId": 2626265663, "PaperTitle": "toss up wear leveling protecting phase change memories from inconsistent write patterns", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"peking university": 2.0}}], "source": "ES"}, {"DBLP title": "3 Channel Dependency-Based Power Model for Mobile AMOLED Displays.", "DBLP authors": ["Seongwoo Hong", "Suk-Won Kim", "Young-Jin Kim"], "year": 2017, "MAG papers": [{"PaperId": 2625383711, "PaperTitle": "3 channel dependency based power model for mobile amoled displays", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ajou university": 3.0}}], "source": "ES"}, {"DBLP title": "Exploiting Parallelism for Convolutional Connections in Processing-In-Memory Architecture.", "DBLP authors": ["Yi Wang", "Mingxu Zhang", "Jing Yang"], "year": 2017, "MAG papers": [{"PaperId": 2625998576, "PaperTitle": "exploiting parallelism for convolutional connections in processing in memory architecture", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"shenzhen university": 1.0, "harbin institute of technology": 1.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Leave the Cache Hierarchy Operation as It Is: A New Persistent Memory Accelerating Approach.", "DBLP authors": ["Chun-Hao Lai", "Jishen Zhao", "Chia-Lin Yang"], "year": 2017, "MAG papers": [{"PaperId": 2624772948, "PaperTitle": "leave the cache hierarchy operation as it is a new persistent memory accelerating approach", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california santa cruz": 1.0, "national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking.", "DBLP authors": ["Andrew Becker", "Wei Hu", "Yu Tai", "Philip Brisk", "Ryan Kastner", "Paolo Ienne"], "year": 2017, "MAG papers": [{"PaperId": 2626405519, "PaperTitle": "arbitrary precision and complexity tradeoffs for gate level information flow tracking", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california riverside": 1.0, "ecole polytechnique federale de lausanne": 2.0, "university of california san diego": 2.0, "northwestern polytechnical university": 1.0}}], "source": "ES"}, {"DBLP title": "Secure Information Flow Verification with Mutable Dependent Types.", "DBLP authors": ["Andrew Ferraiuolo", "Weizhe Hua", "Andrew C. Myers", "G. Edward Suh"], "year": 2017, "MAG papers": [{"PaperId": 2610987005, "PaperTitle": "secure information flow verification with mutable dependent types", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"cornell university": 4.0}}], "source": "ES"}, {"DBLP title": "Ultra-Efficient Processing In-Memory for Data Intensive Applications.", "DBLP authors": ["Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "year": 2017, "MAG papers": [{"PaperId": 2625133503, "PaperTitle": "ultra efficient processing in memory for data intensive applications", "Year": 2017, "CitationCount": 37, "EstimatedCitation": 69, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks.", "DBLP authors": ["Mehmet Kayaalp", "Khaled N. Khasawneh", "Hodjat Asghari Esfeden", "Jesse Elwell", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "year": 2017, "MAG papers": [{"PaperId": 2625850712, "PaperTitle": "ric relaxed inclusion caches for mitigating llc side channel attacks", "Year": 2017, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"university of california riverside": 3.0, "binghamton university": 1.0, "nvidia": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Toggle MUX: How X-Optimism Can Lead to Malicious Hardware.", "DBLP authors": ["Christian Krieg", "Clifford Wolf", "Axel Jantsch", "Tanja Zseby"], "year": 2017, "MAG papers": [{"PaperId": 2625355922, "PaperTitle": "toggle mux how x optimism can lead to malicious hardware", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"vienna university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "XFC: A Framework for eXploitable Fault Characterization in Block Ciphers.", "DBLP authors": ["Punit Khanna", "Chester Rebeiro", "Aritra Hazra"], "year": 2017, "MAG papers": [{"PaperId": 2624902176, "PaperTitle": "xfc a framework for exploitable fault characterization in block ciphers", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"indian institute of technology madras": 3.0}}], "source": "ES"}, {"DBLP title": "FFD: A Framework for Fake Flash Detection.", "DBLP authors": ["Zimu Guo", "Xiaolin Xu", "Mark Mohammad Tehranipoor", "Domenic Forte"], "year": 2017, "MAG papers": [{"PaperId": 2626897313, "PaperTitle": "ffd a framework for fake flash detection", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of florida": 4.0}}], "source": "ES"}, {"DBLP title": "Delay Locking: Security Enhancement of Logic Locking against IC Counterfeiting and Overproduction.", "DBLP authors": ["Yang Xie", "Ankur Srivastava"], "year": 2017, "MAG papers": [{"PaperId": 2626492933, "PaperTitle": "delay locking security enhancement of logic locking against ic counterfeiting and overproduction", "Year": 2017, "CitationCount": 54, "EstimatedCitation": 67, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Hierarchical Performance Modeling for Integrated Circuits via Bayesian Co-Learning.", "DBLP authors": ["Mohamad Baker Alawieh", "Fa Wang", "Xin Li"], "year": 2017, "MAG papers": [{"PaperId": 2625568424, "PaperTitle": "efficient hierarchical performance modeling for integrated circuits via bayesian co learning", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Coupled circuit/EM simulation for radio frequency circuits.", "DBLP authors": ["Kai Bittner", "Hans Georg Brachtendorf", "Wim Schoenmaker", "Pascal Reynier"], "year": 2017, "MAG papers": [{"PaperId": 2626793008, "PaperTitle": "coupled circuit em simulation for radio frequency circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Secure and Reliable XOR Arbiter PUF Design: An Experimental Study based on 1 Trillion Challenge Response Pair Measurements.", "DBLP authors": ["Chen Zhou", "Keshab K. Parhi", "Chris H. Kim"], "year": 2017, "MAG papers": [{"PaperId": 2625230464, "PaperTitle": "secure and reliable xor arbiter puf design an experimental study based on 1 trillion challenge response pair measurements", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Bayesian Yield Optimization Approach for Analog and SRAM Circuits.", "DBLP authors": ["Mengshuo Wang", "Fan Yang", "Changhao Yan", "Xuan Zeng", "Xiangdong Hu"], "year": 2017, "MAG papers": [{"PaperId": 2626010172, "PaperTitle": "efficient bayesian yield optimization approach for analog and sram circuits", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"fudan university": 4.0}}], "source": "ES"}, {"DBLP title": "ASSURE: Authentication Scheme for SecURE Energy Efficient Non-Volatile Memories.", "DBLP authors": ["Joydeep Rakshit", "Kartik Mohanram"], "year": 2017, "MAG papers": [{"PaperId": 2624758185, "PaperTitle": "assure authentication scheme for secure energy efficient non volatile memories", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "On Mitigation of Side-Channel Attacks in 3D ICs: Decorrelating Thermal Patterns from Power and Activity.", "DBLP authors": ["Johann Knechtel", "Ozgur Sinanoglu"], "year": 2017, "MAG papers": [{"PaperId": 2626738698, "PaperTitle": "on mitigation of side channel attacks in 3d ics decorrelating thermal patterns from power and activity", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"new york university abu dhabi": 2.0}}, {"PaperId": 3100415395, "PaperTitle": "on mitigation of side channel attacks in 3d ics decorrelating thermal patterns from power and activity", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"new york university abu dhabi": 1.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "A Scaling Compatible, Synthesis Friendly VCO-based Delta-sigma ADC Design and Synthesis Methodology.", "DBLP authors": ["Biying Xu", "Shaolan Li", "Nan Sun", "David Z. Pan"], "year": 2017, "MAG papers": [{"PaperId": 2626693725, "PaperTitle": "a scaling compatible synthesis friendly vco based delta sigma adc design and synthesis methodology", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of texas at austin": 4.0}}], "source": "ES"}, {"DBLP title": "Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited.", "DBLP authors": ["Fabio Sebastiano", "Harald Homulle", "Bishnu Patra", "Rosario M. Incandela", "Jeroen P. G. van Dijk", "Lin Song", "Masoud Babaie", "Andrei Vladimirescu", "Edoardo Charbon"], "year": 2017, "MAG papers": [{"PaperId": 2625419435, "PaperTitle": "cryo cmos electronic control for scalable quantum computing invited", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"delft university of technology": 9.0}}], "source": "ES"}, {"DBLP title": "Extensibility-Driven Automotive In-Vehicle Architecture Design: Invited.", "DBLP authors": ["Qi Zhu", "Hengyi Liang", "Licong Zhang", "Debayan Roy", "Wenchao Li", "Samarjit Chakraborty"], "year": 2017, "MAG papers": [{"PaperId": 2625513433, "PaperTitle": "extensibility driven automotive in vehicle architecture design invited", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"technische universitat munchen": 3.0, "boston university": 1.0, "university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "PriSearch: Efficient Search on Private Data.", "DBLP authors": ["M. Sadegh Riazi", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "year": 2017, "MAG papers": [{"PaperId": 2625989761, "PaperTitle": "prisearch efficient search on private data", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"rice university": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Extensibility in Automotive Security: Current Practice and Challenges: Invited.", "DBLP authors": ["Sandip Ray", "Wen Chen", "Jayanta Bhadra", "Mohammad Abdullah Al Faruque"], "year": 2017, "MAG papers": [{"PaperId": 2626329331, "PaperTitle": "extensibility in automotive security current practice and challenges invited", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california irvine": 1.0, "nxp semiconductors": 3.0}}], "source": "ES"}, {"DBLP title": "An Architecture for Learning Stream Distributions with Application to RNG Testing.", "DBLP authors": ["Alric Althoff", "Ryan Kastner"], "year": 2017, "MAG papers": [{"PaperId": 2625527159, "PaperTitle": "an architecture for learning stream distributions with application to rng testing", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic Platforms for Uncertainty Management in Future Automotive E/E Architectures: Invited.", "DBLP authors": ["Philipp Mundhenk", "Ghizlane Tibba", "Licong Zhang", "Felix Reimann", "Debayan Roy", "Samarjit Chakraborty"], "year": 2017, "MAG papers": [{"PaperId": 2627040435, "PaperTitle": "dynamic platforms for uncertainty management in future automotive e e architectures invited", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technische universitat munchen": 3.0, "audi": 2.0, "bosch": 1.0}}], "source": "ES"}, {"DBLP title": "Cryptography for Next Generation TLS: Implementing the RFC 7748 Elliptic Curve448 Cryptosystem in Hardware.", "DBLP authors": ["Pascal Sasdrich", "Tim G\u00fcneysu"], "year": 2017, "MAG papers": [{"PaperId": 2625060774, "PaperTitle": "cryptography for next generation tls implementing the rfc 7748 elliptic curve448 cryptosystem in hardware", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of bremen": 1.0, "ruhr university bochum": 1.0}}], "source": "ES"}, {"DBLP title": "A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited.", "DBLP authors": ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "year": 2017, "MAG papers": [{"PaperId": 2626772346, "PaperTitle": "a pathway to enable exponential scaling for the beyond cmos era invited", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of notre dame": 2.0, "purdue university": 3.0, "university of minnesota": 5.0, "massachusetts institute of technology": 1.0, "ohio state university": 1.0, "georgia institute of technology": 1.0, "johns hopkins university": 1.0}}], "source": "ES"}, {"DBLP title": "Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack.", "DBLP authors": ["Meng Li", "Liangzhen Lai", "Vikas Chandra", "David Z. Pan"], "year": 2017, "MAG papers": [{"PaperId": 2626777508, "PaperTitle": "cross level monte carlo framework for system vulnerability evaluation against fault attack", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "In Quest of the Next Information Processing Substrate: Extended Abstract: Invited.", "DBLP authors": ["Suman Datta", "Alan C. Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef S. Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "year": 2017, "MAG papers": [{"PaperId": 2625591750, "PaperTitle": "in quest of the next information processing substrate extended abstract invited", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of notre dame": 3.0, "cornell university": 3.0, "pennsylvania state university": 1.0, "stanford university": 2.0, "university of chicago": 1.0, "georgia institute of technology": 1.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Streak: Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups.", "DBLP authors": ["Derong Liu", "Vinicius S. Livramento", "Salim Chowdhury", "Duo Ding", "Huy Vo", "Akshay Sharma", "David Z. Pan"], "year": 2017, "MAG papers": [{"PaperId": 2625704947, "PaperTitle": "streak synergistic topology generation and route synthesis for on chip performance critical signal groups", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at austin": 2.0, "universidade federal de santa catarina": 1.0, "oracle corporation": 4.0}}], "source": "ES"}, {"DBLP title": "TraPL: Track Planning of Local Congestion for Global Routing.", "DBLP authors": ["Daohang Shi", "Azadeh Davoodi"], "year": 2017, "MAG papers": [{"PaperId": 2624895414, "PaperTitle": "trapl track planning of local congestion for global routing", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "TrojanGuard: Simple and Effective Hardware Trojan Mitigation Techniques for Pipelined MPSoCs.", "DBLP authors": ["Amin Malekpour", "Roshan G. Ragel", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2017, "MAG papers": [{"PaperId": 2625280195, "PaperTitle": "trojanguard simple and effective hardware trojan mitigation techniques for pipelined mpsocs", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of new south wales": 3.0, "university of peradeniya": 1.0}}], "source": "ES"}, {"DBLP title": "Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead.", "DBLP authors": ["Fateme S. Hosseini", "Pouya Fotouhi", "Chengmo Yang", "Guang R. Gao"], "year": 2017, "MAG papers": [{"PaperId": 2626391161, "PaperTitle": "leveraging compiler optimizations to reduce runtime fault recovery overhead", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of delaware": 4.0}}], "source": "ES"}, {"DBLP title": "Concurrent Pin Access Optimization for Unidirectional Routing.", "DBLP authors": ["Xiaoqing Xu", "Yibo Lin", "Vinicius S. Livramento", "David Z. Pan"], "year": 2017, "MAG papers": [{"PaperId": 2625737522, "PaperTitle": "concurrent pin access optimization for unidirectional routing", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"universidade federal de santa catarina": 1.0, "university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-Aware Standby-Sparing on Heterogeneous Multicore Systems.", "DBLP authors": ["Abhishek Roy", "Hakan Aydin", "Dakai Zhu"], "year": 2017, "MAG papers": [{"PaperId": 2625325456, "PaperTitle": "energy aware standby sparing on heterogeneous multicore systems", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of texas at san antonio": 1.0, "george mason university": 2.0}}], "source": "ES"}, {"DBLP title": "Incorporating the Role of Stress on Electromigration in Power Grids with Via Arrays.", "DBLP authors": ["Vivek Mishra", "Palkesh Jain", "Sravan K. Marella", "Sachin S. Sapatnekar"], "year": 2017, "MAG papers": [{"PaperId": 2626746672, "PaperTitle": "incorporating the role of stress on electromigration in power grids with via arrays", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of minnesota": 2.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Deep Reinforcement Learning for Building HVAC Control.", "DBLP authors": ["Tianshu Wei", "Yanzhi Wang", "Qi Zhu"], "year": 2017, "MAG papers": [{"PaperId": 2625874945, "PaperTitle": "deep reinforcement learning for building hvac control", "Year": 2017, "CitationCount": 88, "EstimatedCitation": 144, "Affiliations": {"university of california riverside": 2.0, "syracuse university": 1.0}}], "source": "ES"}, {"DBLP title": "SmartSwap: High-Performance and User Experience Friendly Swapping in Mobile Systems.", "DBLP authors": ["Xiao Zhu", "Duo Liu", "Kan Zhong", "Jinting Ren", "Tao Li"], "year": 2017, "MAG papers": [{"PaperId": 2625865100, "PaperTitle": "smartswap high performance and user experience friendly swapping in mobile systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese ministry of education": 4.0, "university of florida": 1.0}}], "source": "ES"}, {"DBLP title": "No-Jump-into-Basic-Block: Enforce Basic Block CFI on the Fly for Real-world Binaries.", "DBLP authors": ["Wenjian He", "Sanjeev Das", "Wei Zhang", "Yang Liu"], "year": 2017, "MAG papers": [{"PaperId": 2626499139, "PaperTitle": "no jump into basic block enforce basic block cfi on the fly for real world binaries", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"hong kong university of science and technology": 2.0, "nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement.", "DBLP authors": ["Yajuan Du", "Qiao Li", "Liang Shi", "Deqing Zou", "Hai Jin", "Chun Jason Xue"], "year": 2017, "MAG papers": [{"PaperId": 2626117432, "PaperTitle": "reducing ldpc soft sensing latency by lightweight data refresh for flash read performance improvement", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"huazhong university of science and technology": 3.0, "city university of hong kong": 1.0, "chongqing university": 2.0}}], "source": "ES"}, {"DBLP title": "Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming.", "DBLP authors": ["Myungsuk Kim", "Jaehoon Lee", "Sungjin Lee", "Jisung Park", "Jihong Kim"], "year": 2017, "MAG papers": [{"PaperId": 2627051125, "PaperTitle": "improving performance and lifetime of large page nand storages using erase free subpage programming", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"inha university": 1.0, "seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "LO-FAT: Low-Overhead Control Flow ATtestation in Hardware.", "DBLP authors": ["Ghada Dessouky", "Shaza Zeitouni", "Thomas Nyman", "Andrew Paverd", "Lucas Davi", "Patrick Koeberl", "N. Asokan", "Ahmad-Reza Sadeghi"], "year": 2017, "MAG papers": [{"PaperId": 2625587722, "PaperTitle": "lo fat low overhead control flow attestation in hardware", "Year": 2017, "CitationCount": 33, "EstimatedCitation": 57, "Affiliations": {"aalto university": 3.0, "technische universitat darmstadt": 3.0, "university of duisburg essen": 1.0, "intel": 1.0}}, {"PaperId": 3103497171, "PaperTitle": "lo fat low overhead control flow attestation in hardware", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of duisburg essen": 1.0, "aalto university": 3.0, "intel": 1.0, "technische universitat darmstadt": 3.0}}], "source": "ES"}, {"DBLP title": "VirtualGC: Enabling Erase-free Garbage Collection to Upgrade the Performance of Rewritable SLC NAND Flash Memory.", "DBLP authors": ["Tseng-Yi Chen", "Yuan-Hao Chang", "Yuan-Hung Kuan", "Yu-Ming Chang"], "year": 2017, "MAG papers": [{"PaperId": 2625192173, "PaperTitle": "virtualgc enabling erase free garbage collection to upgrade the performance of rewritable slc nand flash memory", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"academia sinica": 4.0}}], "source": "ES"}, {"DBLP title": "Analyzing Hardware Based Malware Detectors.", "DBLP authors": ["Nisarg Patel", "Avesta Sasan", "Houman Homayoun"], "year": 2017, "MAG papers": [{"PaperId": 2625408821, "PaperTitle": "analyzing hardware based malware detectors", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"george mason university": 3.0}}], "source": "ES"}, {"DBLP title": "TIME: A Training-in-memory Architecture for Memristor-based Deep Neural Networks.", "DBLP authors": ["Ming Cheng", "Lixue Xia", "Zhenhua Zhu", "Yi Cai", "Yuan Xie", "Yu Wang", "Huazhong Yang"], "year": 2017, "MAG papers": [{"PaperId": 2627034335, "PaperTitle": "time a training in memory architecture for memristor based deep neural networks", "Year": 2017, "CitationCount": 62, "EstimatedCitation": 79, "Affiliations": {"tsinghua university": 6.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Instruction-Level Data Isolation for the Kernel on ARM.", "DBLP authors": ["Yeongpil Cho", "Donghyun Kwon", "Yunheung Paek"], "year": 2017, "MAG papers": [{"PaperId": 2625409551, "PaperTitle": "instruction level data isolation for the kernel on arm", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "FlexCL: An Analytical Performance Model for OpenCL Workloads on Flexible FPGAs.", "DBLP authors": ["Shuo Wang", "Yun Liang", "Wei Zhang"], "year": 2017, "MAG papers": [{"PaperId": 2624868339, "PaperTitle": "flexcl an analytical performance model for opencl workloads on flexible fpgas", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"peking university": 2.0, "hong kong university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "RESPARC: A Reconfigurable and Energy-Efficient Architecture with Memristive Crossbars for Deep Spiking Neural Networks.", "DBLP authors": ["Aayush Ankit", "Abhronil Sengupta", "Priyadarshini Panda", "Kaushik Roy"], "year": 2017, "MAG papers": [{"PaperId": 2950514207, "PaperTitle": "resparc a reconfigurable and energy efficient architecture with memristive crossbars for deep spiking neural networks", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 4.0}}, {"PaperId": 2591675147, "PaperTitle": "resparc a reconfigurable and energy efficient architecture with memristive crossbars for deep spiking neural networks", "Year": 2017, "CitationCount": 50, "EstimatedCitation": 60, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Hardware-Software Codesign of Accurate, Multiplier-free Deep Neural Networks.", "DBLP authors": ["Hokchhay Tann", "Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"], "year": 2017, "MAG papers": [{"PaperId": 2612864759, "PaperTitle": "hardware software codesign of accurate multiplier free deep neural networks", "Year": 2017, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"brown university": 4.0}}, {"PaperId": 2949800193, "PaperTitle": "hardware software codesign of accurate multiplier free deep neural networks", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brown university": 4.0}}], "source": "ES"}, {"DBLP title": "A Comprehensive Framework for Synthesizing Stencil Algorithms on FPGAs using OpenCL Model.", "DBLP authors": ["Shuo Wang", "Yun Liang"], "year": 2017, "MAG papers": [{"PaperId": 2626476365, "PaperTitle": "a comprehensive framework for synthesizing stencil algorithms on fpgas using opencl model", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"peking university": 2.0}}], "source": "ES"}, {"DBLP title": "A New Stochastic Computing Multiplier with Application to Deep Convolutional Neural Networks.", "DBLP authors": ["Hyeon Uk Sim", "Jongeun Lee"], "year": 2017, "MAG papers": [{"PaperId": 2625226188, "PaperTitle": "a new stochastic computing multiplier with application to deep convolutional neural networks", "Year": 2017, "CitationCount": 43, "EstimatedCitation": 63, "Affiliations": {"ulsan national institute of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs.", "DBLP authors": ["Xuechao Wei", "Cody Hao Yu", "Peng Zhang", "Youxiang Chen", "Yuxin Wang", "Han Hu", "Yun Liang", "Jason Cong"], "year": 2017, "MAG papers": [{"PaperId": 2625954420, "PaperTitle": "automated systolic array architecture synthesis for high throughput cnn inference on fpgas", "Year": 2017, "CitationCount": 176, "EstimatedCitation": 216, "Affiliations": {"peking university": 2.0, "university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "LSC: A Large-Scale Consensus-Based Clustering Algorithm for High-Performance FPGAs.", "DBLP authors": ["Love Singhal", "Mahesh A. Iyer", "Saurabh N. Adya"], "year": 2017, "MAG papers": [{"PaperId": 2626482350, "PaperTitle": "lsc a large scale consensus based clustering algorithm for high performance fpgas", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Optimized Design of a Human Intranet Network.", "DBLP authors": ["Ali Moin", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli", "Jan M. Rabaey"], "year": 2017, "MAG papers": [{"PaperId": 2626890939, "PaperTitle": "optimized design of a human intranet network", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california berkeley": 3.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Linear Periodically Time-Varying (LPTV) Circuits Enable New Radio Architectures for Emerging Wireless Communication Paradigms: Extended Abstract: Invited.", "DBLP authors": ["Negar Reiskarimian", "Linxiao Zhang", "Harish Krishnaswamy"], "year": 2017, "MAG papers": [{"PaperId": 2625585255, "PaperTitle": "linear periodically time varying lptv circuits enable new radio architectures for emerging wireless communication paradigms extended abstract invited", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"columbia university": 3.0}}], "source": "ES"}, {"DBLP title": "ArchEx: An Extensible Framework for the Exploration of Cyber-Physical System Architectures.", "DBLP authors": ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "year": 2017, "MAG papers": [{"PaperId": 2625717607, "PaperTitle": "archex an extensible framework for the exploration of cyber physical system architectures", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of trento": 2.0, "university of california berkeley": 1.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "EDiFy: An Execution time Distribution Finder.", "DBLP authors": ["Boudewijn Braams", "Sebastian Altmeyer", "Andy D. Pimentel"], "year": 2017, "MAG papers": [{"PaperId": 2625867010, "PaperTitle": "edify an execution time distribution finder", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of amsterdam": 3.0}}], "source": "ES"}, {"DBLP title": "INVITED Challenges and Potential for Incorporating Model-Based Design in Medical Device Development: Extended Abstract.", "DBLP authors": ["Louis Lintereur"], "year": 2017, "MAG papers": [{"PaperId": 2625466279, "PaperTitle": "invited challenges and potential for incorporating model based design in medical device development extended abstract", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fault-Tolerant Training with On-Line Fault Detection for RRAM-Based Neural Computing Systems.", "DBLP authors": ["Lixue Xia", "Mengyun Liu", "Xuefei Ning", "Krishnendu Chakrabarty", "Yu Wang"], "year": 2017, "MAG papers": [{"PaperId": 2626719825, "PaperTitle": "fault tolerant training with on line fault detection for rram based neural computing systems", "Year": 2017, "CitationCount": 53, "EstimatedCitation": 68, "Affiliations": {"duke university": 2.0, "tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Real-Time Meets Approximate Computing: An Elastic CNN Inference Accelerator with Adaptive Trade-off between QoS and QoR.", "DBLP authors": ["Ying Wang", "Huawei Li", "Xiaowei Li"], "year": 2017, "MAG papers": [{"PaperId": 2625222559, "PaperTitle": "real time meets approximate computing an elastic cnn inference accelerator with adaptive trade off between qos and qor", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "Learning to Produce Direct Tests for Security Verification Using Constrained Process Discovery.", "DBLP authors": ["Kuo-Kai Hsieh", "Li-C. Wang", "Wen Chen", "Jayanta Bhadra"], "year": 2017, "MAG papers": [{"PaperId": 2625727918, "PaperTitle": "learning to produce direct tests for security verification using constrained process discovery", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nxp semiconductors": 2.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "ESL Design in SystemC AMS: Introducing a top-down design methodology for mixed-signal systems: Invited.", "DBLP authors": ["Martin Barnasconi", "Sumit Adhikari"], "year": 2017, "MAG papers": [{"PaperId": 2626517562, "PaperTitle": "esl design in systemc ams introducing a top down design methodology for mixed signal systems invited", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Formal Techniques for Effective Co-verification of Hardware/Software Co-designs.", "DBLP authors": ["Rajdeep Mukherjee", "Mitra Purandare", "Raphael Polig", "Daniel Kroening"], "year": 2017, "MAG papers": [{"PaperId": 2625396024, "PaperTitle": "formal techniques for effective co verification of hardware software co designs", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of oxford": 2.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Dealing with Uncertainties in Analog/Mixed-Signal Systems: Invited.", "DBLP authors": ["Christoph Grimm", "Michael Rathmair"], "year": 2017, "MAG papers": [{"PaperId": 2626074700, "PaperTitle": "dealing with uncertainties in analog mixed signal systems invited", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"vienna university of technology": 1.0, "kaiserslautern university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Template Aware Coverage: Taking Coverage Analysis to the Next Level.", "DBLP authors": ["Raviv Gal", "Einat Kermany", "Bilal Saleh", "Avi Ziv", "Michael L. Behm", "Bryan G. Hickerson"], "year": 2017, "MAG papers": [{"PaperId": 2625483453, "PaperTitle": "template aware coverage taking coverage analysis to the next level", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 6.0}}], "source": "ES"}, {"DBLP title": "Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems: Invited.", "DBLP authors": ["Vladimir Dubikhin", "Chris J. Myers", "Danil Sokolov", "Ioannis Syranidis", "Alexandre Yakovlev"], "year": 2017, "MAG papers": [{"PaperId": 2624718095, "PaperTitle": "advances in formal methods for the design of analog mixed signal systems invited", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cadence design systems": 1.0, "newcastle university": 3.0, "university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "Test Methodology for Dual-rail Asynchronous Circuits.", "DBLP authors": ["Kuan-Yen Huang", "Ting-Yu Shen", "Chien-Mo James Li"], "year": 2017, "MAG papers": [{"PaperId": 2624668974, "PaperTitle": "test methodology for dual rail asynchronous circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "A-TEAM: Automatic template-based assertion miner.", "DBLP authors": ["Alessandro Danese", "Nicol\u00f2 Dalla Riva", "Graziano Pravadelli"], "year": 2017, "MAG papers": [{"PaperId": 2626078224, "PaperTitle": "a team automatic template based assertion miner", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of verona": 3.0}}], "source": "ES"}, {"DBLP title": "Path-Specific Functional Timing Verification under Floating and Transition Modes of Operation.", "DBLP authors": ["Chun-Ning Lai", "Jie-Hong R. Jiang"], "year": 2017, "MAG papers": [{"PaperId": 2624843159, "PaperTitle": "path specific functional timing verification under floating and transition modes of operation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Sneak-Path Based Test and Diagnosis for 1R RRAM Crossbar Using Voltage Bias Technique.", "DBLP authors": ["Tianjian Li", "Xiangyu Bi", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "year": 2017, "MAG papers": [{"PaperId": 2624863671, "PaperTitle": "sneak path based test and diagnosis for 1r rram crossbar using voltage bias technique", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"shanghai jiao tong university": 5.0}}], "source": "ES"}, {"DBLP title": "Hierarchical Dataflow Modeling of Iterative Applications.", "DBLP authors": ["Hyesun Hong", "Hyunok Oh", "Soonhoi Ha"], "year": 2017, "MAG papers": [{"PaperId": 2625899533, "PaperTitle": "hierarchical dataflow modeling of iterative applications", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"hanyang university": 1.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "A New Paradigm for Synthesis of Linear Decompressors.", "DBLP authors": ["Emil Gizdarski", "Peter Wohl", "John A. Waicukauski"], "year": 2017, "MAG papers": [{"PaperId": 2625004058, "PaperTitle": "a new paradigm for synthesis of linear decompressors", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "InCheck: An In-application Recovery Scheme for Soft Errors.", "DBLP authors": ["Moslem Didehban", "Sai Ram Dheeraj Lokam", "Aviral Shrivastava"], "year": 2017, "MAG papers": [{"PaperId": 2626531569, "PaperTitle": "incheck an in application recovery scheme for soft errors", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Stress-Aware Loops Mapping on CGRAs with Considering NBTI Aging Effect.", "DBLP authors": ["Jiangyuan Gu", "Shouyi Yin", "Shaojun Wei"], "year": 2017, "MAG papers": [{"PaperId": 2625171516, "PaperTitle": "stress aware loops mapping on cgras with considering nbti aging effect", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Towards Aging-Induced Approximations.", "DBLP authors": ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "J\u00f6rg Henkel"], "year": 2017, "MAG papers": [{"PaperId": 2625439172, "PaperTitle": "towards aging induced approximations", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"karlsruhe institute of technology": 2.0, "university of texas at austin": 1.0, "sharif university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Latency-Aware Packet Processing on CPU-GPU Heterogeneous Systems.", "DBLP authors": ["Arian Maghazeh", "Unmesh D. Bordoloi", "Usman Dastgeer", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "year": 2017, "MAG papers": [{"PaperId": 2626027379, "PaperTitle": "latency aware packet processing on cpu gpu heterogeneous systems", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ericsson": 2.0, "general motors": 1.0, "linkoping university": 3.0}}], "source": "ES"}, {"DBLP title": "QuAd: Design and Analysis of Quality-Area Optimal Low-Latency Approximate Adders.", "DBLP authors": ["Muhammad Abdullah Hanif", "Rehan Hafiz", "Osman Hasan", "Muhammad Shafique"], "year": 2017, "MAG papers": [{"PaperId": 2626986277, "PaperTitle": "quad design and analysis of quality area optimal low latency approximate adders", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"vienna university of technology": 2.0, "information technology university": 1.0, "national university of sciences and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Cooperative DVFS for energy-efficient HEVC decoding on embedded CPU-GPU architecture.", "DBLP authors": ["Fan Gong", "Lei Ju", "Deshan Zhang", "Mengying Zhao", "Zhiping Jia"], "year": 2017, "MAG papers": [{"PaperId": 2626588363, "PaperTitle": "cooperative dvfs for energy efficient hevc decoding on embedded cpu gpu architecture", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"inspur": 1.0, "shandong university": 4.0}}], "source": "ES"}, {"DBLP title": "Bandwidth Optimization Through On-Chip Memory Restructuring for HLS.", "DBLP authors": ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peipei Zhou"], "year": 2017, "MAG papers": [{"PaperId": 2626616508, "PaperTitle": "bandwidth optimization through on chip memory restructuring for hls", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Fast and Energy-Efficient Digital Filters for Signal Conditioning in Low-Power Microcontrollers.", "DBLP authors": ["Carlos Moreno", "Sebastian Fischmeister"], "year": 2017, "MAG papers": [{"PaperId": 2626967273, "PaperTitle": "fast and energy efficient digital filters for signal conditioning in low power microcontrollers", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of waterloo": 2.0}}], "source": "ES"}, {"DBLP title": "Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM.", "DBLP authors": ["Tseng-Yi Chen", "Yuan-Hao Chang", "Shuo-Han Chen", "Chih-Ching Kuo", "Ming-Chang Yang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2017, "MAG papers": [{"PaperId": 2626059302, "PaperTitle": "enabling write reduction strategy for journaling file systems over byte addressable nvram", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national tsing hua university": 3.0, "academia sinica": 3.0, "tamkang university": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Execution for Repetitive App Usages on big.LITTLE Architectures.", "DBLP authors": ["Xianfeng Li", "Guikang Chen", "Wen Wen"], "year": 2017, "MAG papers": [{"PaperId": 2625793927, "PaperTitle": "energy efficient execution for repetitive app usages on big little architectures", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"peking university": 2.0, "tencent": 1.0}}], "source": "ES"}, {"DBLP title": "DIMP: A Low-Cost Diversity Metric Based on Circuit Path Analysis.", "DBLP authors": ["Sergi Alcaide", "Carles Hern\u00e1ndez", "Antoni Roca", "Jaume Abella"], "year": 2017, "MAG papers": [{"PaperId": 2626547758, "PaperTitle": "dimp a low cost diversity metric based on circuit path analysis", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"barcelona supercomputing center": 2.0, "polytechnic university of catalonia": 2.0}}], "source": "ES"}, {"DBLP title": "HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect.", "DBLP authors": ["Manupa Karunaratne", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "year": 2017, "MAG papers": [{"PaperId": 2626186664, "PaperTitle": "hycube a cgra with reconfigurable single cycle multi hop interconnect", "Year": 2017, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"national university of singapore": 4.0}}], "source": "ES"}, {"DBLP title": "Phase-driven Learning-based Dynamic Reliability Management For Multi-core Processors.", "DBLP authors": ["Zhiyuan Yang", "Caleb Serafy", "Tiantao Lu", "Ankur Srivastava"], "year": 2017, "MAG papers": [{"PaperId": 2626634685, "PaperTitle": "phase driven learning based dynamic reliability management for multi core processors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of maryland college park": 4.0}}], "source": "ES"}, {"DBLP title": "Estimation of Safe Sensor Measurements of Autonomous System Under Attack.", "DBLP authors": ["Raj Gautam Dutta", "Xiaolong Guo", "Teng Zhang", "Kevin A. Kwiat", "Charles A. Kamhoua", "Laurent Njilla", "Yier Jin"], "year": 2017, "MAG papers": [{"PaperId": 2625862134, "PaperTitle": "estimation of safe sensor measurements of autonomous system under attack", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"air force research laboratory": 3.0, "university of central florida": 4.0}}], "source": "ES"}, {"DBLP title": "Modeling the Effects of AUTOSAR Overheads on Application Timing and Schedulability.", "DBLP authors": ["Manish Chauhan", "Rodolfo Pellizzoni", "Krzysztof Czarnecki"], "year": 2017, "MAG papers": [{"PaperId": 2627060877, "PaperTitle": "modeling the effects of autosar overheads on application timing and schedulability", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications.", "DBLP authors": ["Sebastian Haas", "Tobias Seifert", "Benedikt N\u00f6then", "Stefan Scholze", "Sebastian H\u00f6ppner", "Andreas Dixius", "Esther P\u00e9rez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Mat\u00fas", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstr\u00f6m", "Dennis Walter", "Stephan Henker", "Stefan H\u00e4nzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Ren\u00e9 Sch\u00fcffny", "Christian Mayr", "Gerhard P. Fettweis"], "year": 2017, "MAG papers": [{"PaperId": 2626333215, "PaperTitle": "a heterogeneous sdr mpsoc in 28 nm cmos for low latency wireless applications", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"dresden university of technology": 25.0, "kaiserslautern university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Optimizing Message Routing and Scheduling in Automotive Mixed-Criticality Time-Triggered Networks.", "DBLP authors": ["Fedor Smirnov", "Michael Gla\u00df", "Felix Reimann", "J\u00fcrgen Teich"], "year": 2017, "MAG papers": [{"PaperId": 2625820481, "PaperTitle": "optimizing message routing and scheduling in automotive mixed criticality time triggered networks", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of erlangen nuremberg": 2.0, "audi": 1.0, "university of ulm": 1.0}}], "source": "ES"}, {"DBLP title": "Greybox Design Methodology: A Program Driven Hardware Co-optimization with Ultra-Dynamic Clock Management.", "DBLP authors": ["Tianyu Jia", "Russ Joseph", "Jie Gu"], "year": 2017, "MAG papers": [{"PaperId": 2625870498, "PaperTitle": "greybox design methodology a program driven hardware co optimization with ultra dynamic clock management", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"northwestern university": 3.0}}], "source": "ES"}, {"DBLP title": "Real-Time Multi-Scale Pedestrian Detection for Driver Assistance Systems.", "DBLP authors": ["Maryam Hemmati", "Morteza Biglari-Abhari", "Sma\u00efl Niar", "Stevan Berber"], "year": 2017, "MAG papers": [{"PaperId": 2624903463, "PaperTitle": "real time multi scale pedestrian detection for driver assistance systems", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of auckland": 3.0, "university of valenciennes and hainaut cambresis": 1.0}}], "source": "ES"}, {"DBLP title": "Transport or Store?: Synthesizing Flow-based Microfluidic Biochips using Distributed Channel Storage.", "DBLP authors": ["Chunfeng Liu", "Bing Li", "Hailong Yao", "Paul Pop", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2017, "MAG papers": [{"PaperId": 2615909376, "PaperTitle": "transport or store synthesizing flow based microfluidic biochips using distributed channel storage", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"technische universitat munchen": 4.0, "technical university of denmark": 1.0, "tsinghua university": 1.0}}, {"PaperId": 2950837188, "PaperTitle": "transport or store synthesizing flow based microfluidic biochips using distributed channel storage", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat munchen": 4.0, "tsinghua university": 1.0, "technical university of denmark": 1.0}}], "source": "ES"}, {"DBLP title": "Crossroads: Time-Sensitive Autonomous Intersection Management Technique.", "DBLP authors": ["Edward Andert", "Mohammad Khayatian", "Aviral Shrivastava"], "year": 2017, "MAG papers": [{"PaperId": 2625711513, "PaperTitle": "crossroads time sensitive autonomous intersection management technique", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "A Discrete Model for Networked Labs-on-Chips: Linking the Physical World to Design Automation.", "DBLP authors": ["Andreas Grimmer", "Werner Haselmayr", "Andreas Springer", "Robert Wille"], "year": 2017, "MAG papers": [{"PaperId": 2625421536, "PaperTitle": "a discrete model for networked labs on chips linking the physical world to design automation", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"johannes kepler university of linz": 4.0}}], "source": "ES"}, {"DBLP title": "Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes.", "DBLP authors": ["Peter Debacker", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Praveen Raghavan", "Lutong Wang"], "year": 2017, "MAG papers": [{"PaperId": 2625339833, "PaperTitle": "vertical m1 routing aware detailed placement for congestion and wirelength reduction in sub 10nm nodes", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california san diego": 4.0, "katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "Component-Oriented High-level Synthesis for Continuous-Flow Microfluidics Considering Hybrid-Scheduling.", "DBLP authors": ["Mengchu Li", "Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2017, "MAG papers": [{"PaperId": 2626489545, "PaperTitle": "component oriented high level synthesis for continuous flow microfluidics considering hybrid scheduling", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technische universitat munchen": 4.0, "ludwig maximilian university of munich": 1.0}}], "source": "ES"}, {"DBLP title": "Toward Optimal Legalization for Mixed-Cell-Height Circuit Designs.", "DBLP authors": ["Jianli Chen", "Ziran Zhu", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2017, "MAG papers": [{"PaperId": 2625242388, "PaperTitle": "toward optimal legalization for mixed cell height circuit designs", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national taiwan university": 1.0, "center for discrete mathematics and theoretical computer science": 3.0}}], "source": "ES"}, {"DBLP title": "On Quality Trade-off Control for Approximate Computing Using Iterative Training.", "DBLP authors": ["Chengwen Xu", "Xiangyu Wu", "Wenqi Yin", "Qiang Xu", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "year": 2017, "MAG papers": [{"PaperId": 2626872583, "PaperTitle": "on quality trade off control for approximate computing using iterative training", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"shanghai jiao tong university": 6.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "On Characterizing Near-Threshold SRAM Failures in FinFET Technology.", "DBLP authors": ["Shrikanth Ganapathy", "John Kalamatianos", "Keith Kasprak", "Steven Raasch"], "year": 2017, "MAG papers": [{"PaperId": 2626055167, "PaperTitle": "on characterizing near threshold sram failures in finfet technology", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"advanced micro devices": 4.0}}], "source": "ES"}, {"DBLP title": "Fogging Effect Aware Placement in Electron Beam Lithography.", "DBLP authors": ["Yu-Chen Huang", "Yao-Wen Chang"], "year": 2017, "MAG papers": [{"PaperId": 2626813990, "PaperTitle": "fogging effect aware placement in electron beam lithography", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Correlated Rare Failure Analysis via Asymptotic Probability Evaluation.", "DBLP authors": ["Jun Tao", "Handi Yu", "Dian Zhou", "Yangfeng Su", "Xuan Zeng", "Xin Li"], "year": 2017, "MAG papers": [{"PaperId": 2625601251, "PaperTitle": "correlated rare failure analysis via asymptotic probability evaluation", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"duke university": 1.0, "fudan university": 4.0, "university of texas at dallas": 1.0}}], "source": "ES"}, {"DBLP title": "Pin Accessibility-Driven Cell Layout Redesign and Placement Optimization.", "DBLP authors": ["Jaewoo Seo", "Jinwook Jung", "Sangmin Kim", "Youngsoo Shin"], "year": 2017, "MAG papers": [{"PaperId": 2626325543, "PaperTitle": "pin accessibility driven cell layout redesign and placement optimization", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"kaist": 3.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Fast Predictive Useful Skew Methodology for Timing-Driven Placement Optimization.", "DBLP authors": ["Seungwon Kim", "SangGi Do", "Seokhyeong Kang"], "year": 2017, "MAG papers": [{"PaperId": 2625495858, "PaperTitle": "fast predictive useful skew methodology for timing driven placement optimization", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ulsan national institute of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Making DRAM Stronger Against Row Hammering.", "DBLP authors": ["Mungyu Son", "Hyunsun Park", "Junwhan Ahn", "Sungjoo Yoo"], "year": 2017, "MAG papers": [{"PaperId": 2625267941, "PaperTitle": "making dram stronger against row hammering", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"pohang university of science and technology": 2.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs.", "DBLP authors": ["Anshuman Verma", "Huiyang Zhou", "Skip Booth", "Robbie King", "James Coole", "Andy Keep", "John Marshall", "Wu-chun Feng"], "year": 2017, "MAG papers": [{"PaperId": 2624897816, "PaperTitle": "developing dynamic profiling and debugging support in opencl for fpgas", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"research triangle park": 5.0, "virginia tech": 2.0, "north carolina state university": 1.0}}], "source": "ES"}, {"DBLP title": "Timing Driven Incremental Multi-Bit Register Composition Using a Placement-Aware ILP formulation.", "DBLP authors": ["Ioannis Seitanidis", "Giorgos Dimitrakopoulos", "Pavlos M. Mattheakis", "Laurent Masse-Navette", "David G. Chinnery"], "year": 2017, "MAG papers": [{"PaperId": 2626142696, "PaperTitle": "timing driven incremental multi bit register composition using a placement aware ilp formulation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"democritus university of thrace": 2.0, "siemens": 3.0}}], "source": "ES"}, {"DBLP title": "A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment.", "DBLP authors": ["Qiang Wang", "Leibo Liu", "Wenping Zhu", "Huiyu Mo", "Chenchen Deng", "Shaojun Wei"], "year": 2017, "MAG papers": [{"PaperId": 2625940027, "PaperTitle": "a 700fps optimized coarse to fine shape searching based hardware accelerator for face alignment", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tsinghua university": 5.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient Memristor-based Distance Accelerator for Time Series Data Mining on Data Centers.", "DBLP authors": ["Xiaowei Xu", "Dewen Zeng", "Wenyao Xu", "Yiyu Shi", "Yu Hu"], "year": 2017, "MAG papers": [{"PaperId": 2625512076, "PaperTitle": "an efficient memristor based distance accelerator for time series data mining on data centers", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"huazhong university of science and technology": 3.0, "university at buffalo": 1.0, "university of notre dame": 1.0}}], "source": "ES"}, {"DBLP title": "Co-training of Feature Extraction and Classification using Partitioned Convolutional Neural Networks.", "DBLP authors": ["Wei-Yu Tsai", "Jinhang Choi", "Tulika Parija", "Priyanka Gomatam", "Chita R. Das", "John Sampson", "Vijaykrishnan Narayanan"], "year": 2017, "MAG papers": [{"PaperId": 2626537156, "PaperTitle": "co training of feature extraction and classification using partitioned convolutional neural networks", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"pennsylvania state university": 7.0}}], "source": "ES"}, {"DBLP title": "Dadu: Accelerating Inverse Kinematics for High-DOF Robots.", "DBLP authors": ["Shiqi Lian", "Yinhe Han", "Ying Wang", "Yungang Bao", "Hang Xiao", "Xiaowei Li", "Ninghui Sun"], "year": 2017, "MAG papers": [{"PaperId": 2626088079, "PaperTitle": "dadu accelerating inverse kinematics for high dof robots", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"chinese academy of sciences": 7.0}}], "source": "ES"}, {"DBLP title": "Design of an Energy-Efficient Accelerator for Training of Convolutional Neural Networks using Frequency-Domain Computation.", "DBLP authors": ["Jong Hwan Ko", "Burhan Ahmad Mudassar", "Taesik Na", "Saibal Mukhopadhyay"], "year": 2017, "MAG papers": [{"PaperId": 2626112510, "PaperTitle": "design of an energy efficient accelerator for training of convolutional neural networks using frequency domain computation", "Year": 2017, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Towards Design and Automation of Hardware-Friendly NOMA Receiver with Iterative Multi-User Detection.", "DBLP authors": ["Muhammad Adeel Pasha", "Momin Uppal", "Muhammad Hassan Ahmed", "Muhammad Aimal Rehman", "Muhammad Awais Bin Altaf"], "year": 2017, "MAG papers": [{"PaperId": 2626561419, "PaperTitle": "towards design and automation of hardware friendly noma receiver with iterative multi user detection", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"lahore university of management sciences": 5.0}}], "source": "ES"}, {"DBLP title": "A Kernel Decomposition Architecture for Binary-weight Convolutional Neural Networks.", "DBLP authors": ["Hyeonuk Kim", "Jaehyeong Sim", "Yeongjae Choi", "Lee-Sup Kim"], "year": 2017, "MAG papers": [{"PaperId": 2624696420, "PaperTitle": "a kernel decomposition architecture for binary weight convolutional neural networks", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Fixed-Parameter Tractable Algorithms for Optimal Layout Decomposition and Beyond.", "DBLP authors": ["Jian Kuang", "Evangeline F. Y. Young"], "year": 2017, "MAG papers": [{"PaperId": 2625283761, "PaperTitle": "fixed parameter tractable algorithms for optimal layout decomposition and beyond", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Deep3: Leveraging Three Levels of Parallelism for Efficient Deep Learning.", "DBLP authors": ["Bita Darvish Rouhani", "Azalia Mirhoseini", "Farinaz Koushanfar"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs.", "DBLP authors": ["Qingcheng Xiao", "Yun Liang", "Liqiang Lu", "Shengen Yan", "Yu-Wing Tai"], "year": 2017, "MAG papers": [{"PaperId": 2627042741, "PaperTitle": "exploring heterogeneous algorithms for accelerating deep convolutional neural networks on fpgas", "Year": 2017, "CitationCount": 97, "EstimatedCitation": 115, "Affiliations": {"sensetime": 1.0, "peking university": 3.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning.", "DBLP authors": ["Haoyu Yang", "Jing Su", "Yi Zou", "Bei Yu", "Evangeline F. Y. Young"], "year": 2017, "MAG papers": [{"PaperId": 2625434482, "PaperTitle": "layout hotspot detection with feature tensor generation and deep biased learning", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 61, "Affiliations": {"the chinese university of hong kong": 3.0, "asml holding": 2.0}}], "source": "ES"}, {"DBLP title": "A Fast and Power Efficient Architecture to Parallelize LSTM based RNN for Cognitive Intelligence Applications.", "DBLP authors": ["Peng Ouyang", "Shouyi Yin", "Shaojun Wei"], "year": 2017, "MAG papers": [{"PaperId": 2625468380, "PaperTitle": "a fast and power efficient architecture to parallelize lstm based rnn for cognitive intelligence applications", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Minimizing Cluster Number with Clip Shifting in Hotspot Pattern Classification.", "DBLP authors": ["Kuan-Jung Chen", "Yu-Kai Chuang", "Bo-Yi Yu", "Shao-Yun Fang"], "year": 2017, "MAG papers": [{"PaperId": 2625105415, "PaperTitle": "minimizing cluster number with clip shifting in hotspot pattern classification", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national taiwan university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "Power and Area Efficient Hold Time Fixing by Free Metal Segment Allocation.", "DBLP authors": ["Wei-Lun Chiu", "Iris Hui-Ru Jiang", "Chien-Pang Lu", "Yu-Tung Chang"], "year": 2017, "MAG papers": [{"PaperId": 2626891962, "PaperTitle": "power and area efficient hold time fixing by free metal segment allocation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"mediatek": 2.0, "national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "iClaire: A Fast and General Layout Pattern Classification Algorithm.", "DBLP authors": ["Wei-Chun Chang", "Iris Hui-Ru Jiang", "Yen-Ting Yu", "Wei-Fang Liu"], "year": 2017, "MAG papers": [{"PaperId": 2625784888, "PaperTitle": "iclaire a fast and general layout pattern classification algorithm", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national chiao tung university": 3.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading.", "DBLP authors": ["Manish Gupta", "Daniel Lowell", "John Kalamatianos", "Steven Raasch", "Vilas Sridharan", "Dean M. Tullsen", "Rajesh K. Gupta"], "year": 2017, "MAG papers": [{"PaperId": 2625267384, "PaperTitle": "compiler techniques to reduce the synchronization overhead of gpu redundant multithreading", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"advanced micro devices": 4.0, "university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "LibAbs: An Efficient and Accurate Timing Macro-Modeling Algorithm for Large Hierarchical Designs.", "DBLP authors": ["Tin-Yin Lai", "Tsung-Wei Huang", "Martin D. F. Wong"], "year": 2017, "MAG papers": [{"PaperId": 2624783959, "PaperTitle": "libabs an efficient and accurate timing macro modeling algorithm for large hierarchical designs", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Power-aware Performance Tuning of GPU Applications Through Microbenchmarking.", "DBLP authors": ["Nicola Bombieri", "Federico Busato", "Franco Fummi"], "year": 2017, "MAG papers": [{"PaperId": 2626440223, "PaperTitle": "power aware performance tuning of gpu applications through microbenchmarking", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of verona": 3.0}}], "source": "ES"}, {"DBLP title": "LSTA: Learning-Based Static Timing Analysis for High-Dimensional Correlated On-Chip Variations.", "DBLP authors": ["Song Bian", "Michihiro Shintani", "Masayuki Hiromoto", "Takashi Sato"], "year": 2017, "MAG papers": [{"PaperId": 2625108149, "PaperTitle": "lsta learning based static timing analysis for high dimensional correlated on chip variations", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"kyoto university": 4.0}}], "source": "ES"}, {"DBLP title": "A Clock Skewing Strategy to Reduce Power and Area of ASIC Circuits.", "DBLP authors": ["Niranjan Kulkarni", "Aykut Dengi", "Sarma B. K. Vrudhula"], "year": 2017, "MAG papers": [{"PaperId": 2626552439, "PaperTitle": "a clock skewing strategy to reduce power and area of asic circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Low-overhead Aging-aware Resource Management on Embedded GPUs.", "DBLP authors": ["Haeseung Lee", "Muhammad Shafique", "Mohammad Abdullah Al Faruque"], "year": 2017, "MAG papers": [{"PaperId": 2625274966, "PaperTitle": "low overhead aging aware resource management on embedded gpus", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california irvine": 2.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing Memory Efficiency for Convolution Kernels on Kepler GPUs.", "DBLP authors": ["Xiaoming Chen", "Jianxu Chen", "Danny Z. Chen", "Xiaobo Sharon Hu"], "year": 2017, "MAG papers": [{"PaperId": 2617031569, "PaperTitle": "optimizing memory efficiency for convolution kernels on kepler gpus", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of notre dame": 4.0}}, {"PaperId": 2949123091, "PaperTitle": "optimizing memory efficiency for convolution kernels on kepler gpus", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of notre dame": 4.0}}], "source": "ES"}, {"DBLP title": "A Spectral Graph Sparsification Approach to Scalable Vectorless Power Grid Integrity Verification.", "DBLP authors": ["Zhiqiang Zhao", "Zhuo Feng"], "year": 2017, "MAG papers": [{"PaperId": 2624677037, "PaperTitle": "a spectral graph sparsification approach to scalable vectorless power grid integrity verification", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"michigan technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Convergence-Boosted Graph Partitioning using Maximum Spanning Trees for Iterative Solution of Large Linear Circuits.", "DBLP authors": ["Ya Wang", "Wenrui Zhang", "Peng Li", "Jian Gong"], "year": 2017, "MAG papers": [{"PaperId": 2626363895, "PaperTitle": "convergence boosted graph partitioning using maximum spanning trees for iterative solution of large linear circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 1.0, "texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited.", "DBLP authors": ["Aviral Shrivastava", "Mohammadreza Mehrabian", "Mohammad Khayatian", "Patricia Derler", "Hugo A. Andrade", "Kevin B. Stanton", "Ya-Shian Li-Baboud", "Edward Griffor", "Marc Weiss", "John C. Eidson"], "year": 2017, "MAG papers": [{"PaperId": 2625101315, "PaperTitle": "a testbed to verify the timing behavior of cyber physical systems invited", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national instruments": 2.0, "intel": 1.0, "university of california berkeley": 1.0, "arizona state university": 3.0, "national institute of standards and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Retiming of Two-Phase Latch-Based Resilient Circuits.", "DBLP authors": ["Hsiao-Lun Wang", "Minghe Zhang", "Peter A. Beerel"], "year": 2017, "MAG papers": [{"PaperId": 2626091927, "PaperTitle": "retiming of two phase latch based resilient circuits", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of southern california": 2.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Minimizing Thermal Gradient and Pumping Power in 3D IC Liquid Cooling Network Design.", "DBLP authors": ["Gengjie Chen", "Jian Kuang", "Zhiliang Zeng", "Hang Zhang", "Evangeline F. Y. Young", "Bei Yu"], "year": 2017, "MAG papers": [{"PaperId": 2625533263, "PaperTitle": "minimizing thermal gradient and pumping power in 3d ic liquid cooling network design", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"the chinese university of hong kong": 6.0}}], "source": "ES"}, {"DBLP title": "Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution.", "DBLP authors": ["Yanan Lu", "Leibo Liu", "Yangdong Deng", "Jian Weng", "Zhaoshi Li", "Chenchen Deng", "Shaojun Wei"], "year": 2017, "MAG papers": [{"PaperId": 2625517949, "PaperTitle": "minimizing pipeline stalls in distributed controlled coarse grained reconfigurable arrays with triggered instruction issue and execution", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 7.0}}], "source": "ES"}, {"DBLP title": "Graph-Based Logic Bit Slicing for Datapath-Aware Placement.", "DBLP authors": ["Chau-Chin Huang", "Bo-Qiao Lin", "Hsin-Ying Lee", "Yao-Wen Chang", "Kuo-Sheng Wu", "Jun-Zhi Yang"], "year": 2017, "MAG papers": [{"PaperId": 2624824725, "PaperTitle": "graph based logic bit slicing for datapath aware placement", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 4.0, "mediatek": 2.0}}], "source": "ES"}, {"DBLP title": "A Clock Tree Optimization Framework with Predictable Timing Quality.", "DBLP authors": ["Rickard Ewetz"], "year": 2017, "MAG papers": [{"PaperId": 2626946404, "PaperTitle": "a clock tree optimization framework with predictable timing quality", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of central florida": 1.0}}], "source": "ES"}, {"DBLP title": "SABER: Selection of Approximate Bits for the Design of Error Tolerant Circuits.", "DBLP authors": ["Deepashree Sengupta", "Farhana Sharmin Snigdha", "Jiang Hu", "Sachin S. Sapatnekar"], "year": 2017, "MAG papers": [{"PaperId": 2626550242, "PaperTitle": "saber selection of approximate bits for the design of error tolerant circuits", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"texas a m university": 1.0, "university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "Closing the Accuracy Gap of Static Performance Analysis of Asynchronous Circuits.", "DBLP authors": ["Cheng-Yu Shih", "Chun-Hong Shih", "Jie-Hong R. Jiang"], "year": 2017, "MAG papers": [{"PaperId": 2626666596, "PaperTitle": "closing the accuracy gap of static performance analysis of asynchronous circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Optimal Circuits for Parallel Bit Reversal.", "DBLP authors": ["Ren Chen", "Viktor K. Prasanna"], "year": 2017, "MAG papers": [{"PaperId": 2626640008, "PaperTitle": "optimal circuits for parallel bit reversal", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "LiveSynth: Towards an Interactive Synthesis Flow.", "DBLP authors": ["Rafael Trapani Possignolo", "Jose Renau"], "year": 2017, "MAG papers": [{"PaperId": 2625627272, "PaperTitle": "livesynth towards an interactive synthesis flow", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california santa cruz": 2.0}}], "source": "ES"}, {"DBLP title": "Towards Full-System Energy-Accuracy Tradeoffs: A Case Study of An Approximate Smart Camera System.", "DBLP authors": ["Arnab Raha", "Vijay Raghunathan"], "year": 2017, "MAG papers": [{"PaperId": 2625264446, "PaperTitle": "towards full system energy accuracy tradeoffs a case study of an approximate smart camera system", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "Statistical Error Analysis for Low Power Approximate Adders.", "DBLP authors": ["Muhammad Kamran Ayub", "Osman Hasan", "Muhammad Shafique"], "year": 2017, "MAG papers": [{"PaperId": 2626784759, "PaperTitle": "statistical error analysis for low power approximate adders", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"vienna university of technology": 1.0, "national university of sciences and technology": 2.0}}], "source": "ES"}, {"DBLP title": "An Ultra-Low Power Address-Event Sensor Interface for Energy-Proportional Time-to-Information Extraction.", "DBLP authors": ["Alfio Di Mauro", "Francesco Conti", "Luca Benini"], "year": 2017, "MAG papers": [{"PaperId": 2626901566, "PaperTitle": "an ultra low power address event sensor interface for energy proportional time to information extraction", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of bologna": 2.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "CFPU: Configurable Floating Point Multiplier for Energy-Efficient Computing.", "DBLP authors": ["Mohsen Imani", "Daniel Peroni", "Tajana Rosing"], "year": 2017, "MAG papers": [{"PaperId": 2625483679, "PaperTitle": "cfpu configurable floating point multiplier for energy efficient computing", "Year": 2017, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Pauli Frames for Quantum Computer Architectures.", "DBLP authors": ["Leon Riesebos", "Xiang Fu", "Savvas Varsamopoulos", "Carmen G. Almud\u00e9ver", "Koen Bertels"], "year": 2017, "MAG papers": [{"PaperId": 2584669118, "PaperTitle": "pauli frames for quantum computer architectures", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"delft university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Error Propagation Aware Timing Relaxation For Approximate Near Threshold Computing.", "DBLP authors": ["Anteneh Gebregiorgis", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2017, "MAG papers": [{"PaperId": 2625028270, "PaperTitle": "error propagation aware timing relaxation for approximate near threshold computing", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Fast Embedding of Constrained Satisfaction Problem to Quantum Annealer with Minimizing Chain Length.", "DBLP authors": ["Juexiao Su", "Lei He"], "year": 2017, "MAG papers": [{"PaperId": 2624949215, "PaperTitle": "fast embedding of constrained satisfaction problem to quantum annealer with minimizing chain length", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Hierarchical Reversible Logic Synthesis Using LUTs.", "DBLP authors": ["Mathias Soeken", "Martin Roetteler", "Nathan Wiebe", "Giovanni De Micheli"], "year": 2017, "MAG papers": [{"PaperId": 2625327741, "PaperTitle": "hierarchical reversible logic synthesis using luts", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "microsoft": 2.0}}], "source": "ES"}, {"DBLP title": "Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration.", "DBLP authors": ["Wei Zuo", "Louis-No\u00ebl Pouchet", "Andrey Ayupov", "Taemin Kim", "Chung-Wei Lin", "Shinichi Shiraishi", "Deming Chen"], "year": 2017, "MAG papers": [{"PaperId": 2625058759, "PaperTitle": "accurate high level modeling and automated hardware software co design for effective soc design space exploration", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of illinois at urbana champaign": 2.0, "toyota": 2.0, "intel": 2.0, "colorado state university": 1.0}}], "source": "ES"}, {"DBLP title": "Detailed Placement for Two-Dimensional Directed Self-Assembly Technology.", "DBLP authors": ["Zhi-Wen Lin", "Yao-Wen Chang"], "year": 2017, "MAG papers": [{"PaperId": 2626762097, "PaperTitle": "detailed placement for two dimensional directed self assembly technology", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting Thread and Data Level Parallelism for Ultimate Parallel SystemC Simulation.", "DBLP authors": ["Tim Schmidt", "Guantao Liu", "Rainer D\u00f6mer"], "year": 2017, "MAG papers": [{"PaperId": 2626674670, "PaperTitle": "exploiting thread and data level parallelism for ultimate parallel systemc simulation", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture.", "DBLP authors": ["Qinghang Zhao", "Yongpan Liu", "Wenyu Sun", "Jiaqing Zhao", "Hailong Yao", "Xiaojun Guo", "Huazhong Yang"], "year": 2017, "MAG papers": [{"PaperId": 2625717447, "PaperTitle": "design methodology for thin film transistor based pseudo cmos logic array with multi layer interconnect architecture", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 5.0, "shanghai jiao tong university": 2.0}}], "source": "ES"}, {"DBLP title": "HALWPE: Hardware-Assisted Light Weight Performance Estimation for GPUs.", "DBLP authors": ["Kenneth O&aposNeal", "Philip Brisk", "Emily Shriver", "Michael Kishinevsky"], "year": 2017, "MAG papers": [{"PaperId": 2625697499, "PaperTitle": "halwpe hardware assisted light weight performance estimation for gpus", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 2.0, "university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "Statistical Pattern Based Modeling of GPU Memory Access Streams.", "DBLP authors": ["Reena Panda", "Xinnian Zheng", "Jiajun Wang", "Andreas Gerstlauer", "Lizy K. John"], "year": 2017, "MAG papers": [{"PaperId": 2626920052, "PaperTitle": "statistical pattern based modeling of gpu memory access streams", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of texas at austin": 5.0}}], "source": "ES"}, {"DBLP title": "Hardware ODE Solvers using Stochastic Circuits.", "DBLP authors": ["Siting Liu", "Jie Han"], "year": 2017, "MAG papers": [{"PaperId": 2627020852, "PaperTitle": "hardware ode solvers using stochastic circuits", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of alberta": 2.0}}], "source": "ES"}, {"DBLP title": "A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability.", "DBLP authors": ["Yang Zhang", "Dan Feng", "Jingning Liu", "Wei Tong", "Bing Wu", "Caihua Fang"], "year": 2017, "MAG papers": [{"PaperId": 2625298476, "PaperTitle": "a novel reram based main memory structure for optimizing access latency and reliability", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"huazhong university of science and technology": 6.0}}], "source": "ES"}, {"DBLP title": "ObfusCADe: Obfuscating Additive Manufacturing CAD Models Against Counterfeiting: Invited.", "DBLP authors": ["Nikhil Gupta", "Fei Chen", "Nektarios Georgios Tsoutsos", "Michail Maniatakos"], "year": 2017, "MAG papers": [], "source": null}, {"DBLP title": "Specification, Verification and Design of Evolving Automotive Software: Invited.", "DBLP authors": ["S. Ramesh", "Birgit Vogel-Heuser", "Wanli Chang", "Debayan Roy", "Licong Zhang", "Samarjit Chakraborty"], "year": 2017, "MAG papers": [{"PaperId": 2625065348, "PaperTitle": "specification verification and design of evolving automotive software invited", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat munchen": 4.0, "general motors": 1.0, "singapore institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric Feature Process Size Characteristic.", "DBLP authors": ["Shuo-Han Chen", "Yen-Ting Chen", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2017, "MAG papers": [{"PaperId": 2625940868, "PaperTitle": "boosting the performance of 3d charge trap nand flash with asymmetric feature process size characteristic", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"tamkang university": 1.0, "national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Safety Guard: Runtime Enforcement for Safety-Critical Cyber-Physical Systems: Invited.", "DBLP authors": ["Meng Wu", "Haibo Zeng", "Chao Wang", "Huafeng Yu"], "year": 2017, "MAG papers": [{"PaperId": 2625110401, "PaperTitle": "safety guard runtime enforcement for safety critical cyber physical systems invited", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"virginia tech": 2.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM.", "DBLP authors": ["Shouyi Yin", "Zhicong Xie", "Shaojun Wei"], "year": 2017, "MAG papers": [{"PaperId": 2624847105, "PaperTitle": "disturbance aware memory partitioning for parallel data access in stt ram", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Energy and Performance Trade-off in Nanophotonic Interconnects using Coding Techniques.", "DBLP authors": ["C\u00e9dric Killian", "Daniel Chillet", "S\u00e9bastien Le Beux", "Van-Dung Pham", "Olivier Sentieys", "Ian O&aposConnor"], "year": 2017, "MAG papers": [{"PaperId": 2610733726, "PaperTitle": "energy and performance trade off in nanophotonic interconnects using coding techniques", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of rennes": 2.0, "french institute for research in computer science and automation": 2.0, "ecole centrale de lyon": 2.0}}], "source": "ES"}, {"DBLP title": "Group Scissor: Scaling Neuromorphic Computing Design to Large Neural Networks.", "DBLP authors": ["Yandan Wang", "Wei Wen", "Beiye Liu", "Donald M. Chiarulli", "Hai (Helen) Li"], "year": 2017, "MAG papers": [{"PaperId": 2593769476, "PaperTitle": "group scissor scaling neuromorphic computing design to large neural networks", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of pittsburgh": 4.0, "duke university": 1.0}}, {"PaperId": 2953003107, "PaperTitle": "group scissor scaling neuromorphic computing design to large neural networks", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of pittsburgh": 4.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "MOCA: an Inter/Intra-Chip Optical Network for Memory.", "DBLP authors": ["Zhehui Wang", "Zhengbin Pang", "Peng Yang", "Jiang Xu", "Xuanqi Chen", "Rafael K. V. Maeda", "Zhifei Wang", "Luan H. K. Duong", "Haoran Li", "Zhe Wang"], "year": 2017, "MAG papers": [{"PaperId": 2625265593, "PaperTitle": "moca an inter intra chip optical network for memory", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"hong kong university of science and technology": 9.0, "national university of defense technology": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptation of Enhanced TSV Capacitance as Membrane Property in 3D Brain-inspired Computing System.", "DBLP authors": ["M. Amimul Ehsan", "Hongyu An", "Zhen Zhou", "Yang Yi"], "year": 2017, "MAG papers": [{"PaperId": 2624891402, "PaperTitle": "adaptation of enhanced tsv capacitance as membrane property in 3d brain inspired computing system", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of kansas": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Rescuing Memristor-based Neuromorphic Design with High Defects.", "DBLP authors": ["Chenchen Liu", "Miao Hu", "John Paul Strachan", "Hai (Helen) Li"], "year": 2017, "MAG papers": [{"PaperId": 2625840880, "PaperTitle": "rescuing memristor based neuromorphic design with high defects", "Year": 2017, "CitationCount": 74, "EstimatedCitation": 111, "Affiliations": {"hewlett packard": 2.0, "duke university": 1.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "DBLP authors": ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "year": 2017, "MAG papers": [{"PaperId": 2626497741, "PaperTitle": "low power on chip network providing guaranteed services for snoopy coherent and artificial neural network systems", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Task Mapping on SMART NoC: Contention Matters, Not the Distance.", "DBLP authors": ["Lei Yang", "Weichen Liu", "Peng Chen", "Nan Guan", "Mengquan Li"], "year": 2017, "MAG papers": [{"PaperId": 2624745627, "PaperTitle": "task mapping on smart noc contention matters not the distance", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"chongqing university": 4.0, "hong kong polytechnic university": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating Graph Community Detection with Approximate Updates via an Energy-Efficient NoC.", "DBLP authors": ["Karthi Duraisamy", "Hao Lu", "Partha Pratim Pande", "Ananth Kalyanaraman"], "year": 2017, "MAG papers": [{"PaperId": 2626022499, "PaperTitle": "accelerating graph community detection with approximate updates via an energy efficient noc", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Network Synthesis for Database Processing Units.", "DBLP authors": ["Andrea Lottarini", "Stephen A. Edwards", "Kenneth A. Ross", "Martha A. Kim"], "year": 2017, "MAG papers": [{"PaperId": 2626251785, "PaperTitle": "network synthesis for database processing units", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"columbia university": 4.0}}], "source": "ES"}]