Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 20 15:56:30 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.909        0.000                      0                  257        0.083        0.000                      0                  257        7.000        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 10.000}     20.000          50.000          
  clk_out1_video_pll  {0.000 15.152}     30.303          33.000          
  clkfbout_video_pll  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                    16.909        0.000                      0                   25        0.280        0.000                      0                   25        7.000        0.000                       0                    28  
  clk_out1_video_pll       22.479        0.000                      0                  232        0.083        0.000                      0                  232       14.652        0.000                       0                   133  
  clkfbout_video_pll                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.909ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 2.040ns (65.830%)  route 1.059ns (34.170%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.891 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.059     6.660    ax_pwm_m0/duty_r[22]
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.299     6.959 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     6.959    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.491 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.605    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.947    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.281 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.281    ax_pwm_m0/period_cnt_reg[20]_i_1_n_6
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    24.891    ax_pwm_m0/clk_in1
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/C
                         clock pessimism              0.272    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X4Y30          FDCE (Setup_fdce_C_D)        0.062    25.189    ax_pwm_m0/period_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 16.909    

Slack (MET) :             16.930ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 2.019ns (65.597%)  route 1.059ns (34.403%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.891 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.059     6.660    ax_pwm_m0/duty_r[22]
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.299     6.959 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     6.959    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.491 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.605    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.947    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.260 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.260    ax_pwm_m0/period_cnt_reg[20]_i_1_n_4
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    24.891    ax_pwm_m0/clk_in1
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
                         clock pessimism              0.272    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X4Y30          FDCE (Setup_fdce_C_D)        0.062    25.189    ax_pwm_m0/period_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 16.930    

Slack (MET) :             17.004ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 1.945ns (64.750%)  route 1.059ns (35.250%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.891 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.059     6.660    ax_pwm_m0/duty_r[22]
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.299     6.959 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     6.959    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.491 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.605    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.947    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.186 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.186    ax_pwm_m0/period_cnt_reg[20]_i_1_n_5
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    24.891    ax_pwm_m0/clk_in1
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
                         clock pessimism              0.272    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X4Y30          FDCE (Setup_fdce_C_D)        0.062    25.189    ax_pwm_m0/period_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                 17.004    

Slack (MET) :             17.020ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 1.929ns (64.561%)  route 1.059ns (35.439%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.891 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.059     6.660    ax_pwm_m0/duty_r[22]
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.299     6.959 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     6.959    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.491 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.605    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.947 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.947    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.170 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.170    ax_pwm_m0/period_cnt_reg[20]_i_1_n_7
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    24.891    ax_pwm_m0/clk_in1
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/C
                         clock pessimism              0.272    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X4Y30          FDCE (Setup_fdce_C_D)        0.062    25.189    ax_pwm_m0/period_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                 17.020    

Slack (MET) :             17.023ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 1.926ns (64.525%)  route 1.059ns (35.475%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.891 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.059     6.660    ax_pwm_m0/duty_r[22]
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.299     6.959 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     6.959    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.491 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.605    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.167 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.167    ax_pwm_m0/period_cnt_reg[16]_i_1_n_6
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    24.891    ax_pwm_m0/clk_in1
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/C
                         clock pessimism              0.272    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X4Y29          FDCE (Setup_fdce_C_D)        0.062    25.189    ax_pwm_m0/period_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                 17.023    

Slack (MET) :             17.044ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 1.905ns (64.274%)  route 1.059ns (35.726%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.891 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.059     6.660    ax_pwm_m0/duty_r[22]
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.299     6.959 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     6.959    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.491 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.605    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.146 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.146    ax_pwm_m0/period_cnt_reg[16]_i_1_n_4
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    24.891    ax_pwm_m0/clk_in1
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
                         clock pessimism              0.272    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X4Y29          FDCE (Setup_fdce_C_D)        0.062    25.189    ax_pwm_m0/period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                 17.044    

Slack (MET) :             17.118ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 1.831ns (63.359%)  route 1.059ns (36.641%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.891 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.059     6.660    ax_pwm_m0/duty_r[22]
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.299     6.959 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     6.959    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.491 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.605    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.072 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.072    ax_pwm_m0/period_cnt_reg[16]_i_1_n_5
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    24.891    ax_pwm_m0/clk_in1
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
                         clock pessimism              0.272    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X4Y29          FDCE (Setup_fdce_C_D)        0.062    25.189    ax_pwm_m0/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                 17.118    

Slack (MET) :             17.134ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 1.815ns (63.155%)  route 1.059ns (36.845%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.891 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.059     6.660    ax_pwm_m0/duty_r[22]
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.299     6.959 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     6.959    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.491 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.605    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.056 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.056    ax_pwm_m0/period_cnt_reg[16]_i_1_n_7
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    24.891    ax_pwm_m0/clk_in1
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[16]/C
                         clock pessimism              0.272    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X4Y29          FDCE (Setup_fdce_C_D)        0.062    25.189    ax_pwm_m0/period_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                 17.134    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 1.812ns (63.117%)  route 1.059ns (36.883%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.890 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.059     6.660    ax_pwm_m0/duty_r[22]
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.299     6.959 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     6.959    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.491 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.605    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.053 r  ax_pwm_m0/period_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.053    ax_pwm_m0/period_cnt_reg[12]_i_1_n_6
    SLICE_X4Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    24.890    ax_pwm_m0/clk_in1
    SLICE_X4Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[13]/C
                         clock pessimism              0.272    25.162    
                         clock uncertainty           -0.035    25.126    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.062    25.188    ax_pwm_m0/period_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         25.188    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                 17.136    

Slack (MET) :             17.157ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 1.791ns (62.845%)  route 1.059ns (37.155%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.890 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.059     6.660    ax_pwm_m0/duty_r[22]
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.299     6.959 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     6.959    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.491 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.605    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.032 r  ax_pwm_m0/period_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.032    ax_pwm_m0/period_cnt_reg[12]_i_1_n_4
    SLICE_X4Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    24.890    ax_pwm_m0/clk_in1
    SLICE_X4Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
                         clock pessimism              0.272    25.162    
                         clock uncertainty           -0.035    25.126    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.062    25.188    ax_pwm_m0/period_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         25.188    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                 17.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.506    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  ax_pwm_m0/period_cnt_reg[10]/Q
                         net (fo=3, routed)           0.133     1.780    ax_pwm_m0/period_cnt_reg[10]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    ax_pwm_m0/period_cnt_reg[8]_i_1_n_5
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     2.020    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.105     1.611    ax_pwm_m0/period_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.507    ax_pwm_m0/clk_in1
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141     1.648 r  ax_pwm_m0/period_cnt_reg[18]/Q
                         net (fo=3, routed)           0.134     1.782    ax_pwm_m0/period_cnt_reg[18]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    ax_pwm_m0/period_cnt_reg[16]_i_1_n_5
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     2.022    ax_pwm_m0/clk_in1
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.105     1.612    ax_pwm_m0/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.580     1.503    ax_pwm_m0/clk_in1
    SLICE_X4Y25          FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  ax_pwm_m0/period_cnt_reg[2]/Q
                         net (fo=3, routed)           0.134     1.778    ax_pwm_m0/period_cnt_reg[2]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    ax_pwm_m0/period_cnt_reg[0]_i_1_n_5
    SLICE_X4Y25          FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.848     2.017    ax_pwm_m0/clk_in1
    SLICE_X4Y25          FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.105     1.608    ax_pwm_m0/period_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.506    ax_pwm_m0/clk_in1
    SLICE_X4Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  ax_pwm_m0/period_cnt_reg[14]/Q
                         net (fo=3, routed)           0.134     1.781    ax_pwm_m0/period_cnt_reg[14]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  ax_pwm_m0/period_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    ax_pwm_m0/period_cnt_reg[12]_i_1_n_5
    SLICE_X4Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.852     2.021    ax_pwm_m0/clk_in1
    SLICE_X4Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.105     1.611    ax_pwm_m0/period_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.508    ax_pwm_m0/clk_in1
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  ax_pwm_m0/period_cnt_reg[22]/Q
                         net (fo=3, routed)           0.134     1.783    ax_pwm_m0/period_cnt_reg[22]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    ax_pwm_m0/period_cnt_reg[20]_i_1_n_5
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     2.023    ax_pwm_m0/clk_in1
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X4Y30          FDCE (Hold_fdce_C_D)         0.105     1.613    ax_pwm_m0/period_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.506    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  ax_pwm_m0/period_cnt_reg[10]/Q
                         net (fo=3, routed)           0.133     1.780    ax_pwm_m0/period_cnt_reg[10]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.924 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    ax_pwm_m0/period_cnt_reg[8]_i_1_n_4
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     2.020    ax_pwm_m0/clk_in1
    SLICE_X4Y27          FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.105     1.611    ax_pwm_m0/period_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.507    ax_pwm_m0/clk_in1
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141     1.648 r  ax_pwm_m0/period_cnt_reg[18]/Q
                         net (fo=3, routed)           0.134     1.782    ax_pwm_m0/period_cnt_reg[18]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.926 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    ax_pwm_m0/period_cnt_reg[16]_i_1_n_4
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     2.022    ax_pwm_m0/clk_in1
    SLICE_X4Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.105     1.612    ax_pwm_m0/period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.580     1.503    ax_pwm_m0/clk_in1
    SLICE_X4Y25          FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  ax_pwm_m0/period_cnt_reg[2]/Q
                         net (fo=3, routed)           0.134     1.778    ax_pwm_m0/period_cnt_reg[2]
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.922 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    ax_pwm_m0/period_cnt_reg[0]_i_1_n_4
    SLICE_X4Y25          FDCE                                         r  ax_pwm_m0/period_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.848     2.017    ax_pwm_m0/clk_in1
    SLICE_X4Y25          FDCE                                         r  ax_pwm_m0/period_cnt_reg[3]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.105     1.608    ax_pwm_m0/period_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.506    ax_pwm_m0/clk_in1
    SLICE_X4Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  ax_pwm_m0/period_cnt_reg[14]/Q
                         net (fo=3, routed)           0.134     1.781    ax_pwm_m0/period_cnt_reg[14]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.925 r  ax_pwm_m0/period_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    ax_pwm_m0/period_cnt_reg[12]_i_1_n_4
    SLICE_X4Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.852     2.021    ax_pwm_m0/clk_in1
    SLICE_X4Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.105     1.611    ax_pwm_m0/period_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.508    ax_pwm_m0/clk_in1
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  ax_pwm_m0/period_cnt_reg[22]/Q
                         net (fo=3, routed)           0.134     1.783    ax_pwm_m0/period_cnt_reg[22]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.927 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    ax_pwm_m0/period_cnt_reg[20]_i_1_n_4
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     2.023    ax_pwm_m0/clk_in1
    SLICE_X4Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X4Y30          FDCE (Hold_fdce_C_D)         0.105     1.613    ax_pwm_m0/period_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X4Y27      ax_pwm_m0/duty_r_reg[22]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X4Y25      ax_pwm_m0/period_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X4Y27      ax_pwm_m0/period_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X4Y27      ax_pwm_m0/period_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X4Y28      ax_pwm_m0/period_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X4Y28      ax_pwm_m0/period_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X4Y28      ax_pwm_m0/period_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X4Y28      ax_pwm_m0/period_cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y25      ax_pwm_m0/period_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y25      ax_pwm_m0/period_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y28      ax_pwm_m0/period_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y28      ax_pwm_m0/period_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y28      ax_pwm_m0/period_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y28      ax_pwm_m0/period_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y25      ax_pwm_m0/period_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y25      ax_pwm_m0/period_cnt_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y27      ax_pwm_m0/duty_r_reg[22]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y27      ax_pwm_m0/period_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y27      ax_pwm_m0/period_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y30      ax_pwm_m0/period_cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y30      ax_pwm_m0/period_cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y30      ax_pwm_m0/period_cnt_reg[22]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y30      ax_pwm_m0/period_cnt_reg[23]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X4Y27      ax_pwm_m0/period_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack       22.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.479ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 2.702ns (37.046%)  route 4.592ns (62.954%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 35.202 - 30.303 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.598     5.161    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.615 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.264     8.879    osd_display_m0/q[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.466     9.469    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.593 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          2.862    12.455    osd_display_m0/v_data
    SLICE_X0Y36          FDRE                                         r  osd_display_m0/v_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.514    35.202    osd_display_m0/clk_out1
    SLICE_X0Y36          FDRE                                         r  osd_display_m0/v_data_reg[7]/C
                         clock pessimism              0.259    35.461    
                         clock uncertainty           -0.098    35.363    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.429    34.934    osd_display_m0/v_data_reg[7]
  -------------------------------------------------------------------
                         required time                         34.934    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                 22.479    

Slack (MET) :             22.479ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 2.702ns (37.046%)  route 4.592ns (62.954%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 35.202 - 30.303 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.598     5.161    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.615 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.264     8.879    osd_display_m0/q[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.466     9.469    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.593 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          2.862    12.455    osd_display_m0/v_data
    SLICE_X0Y36          FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.514    35.202    osd_display_m0/clk_out1
    SLICE_X0Y36          FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_7/C
                         clock pessimism              0.259    35.461    
                         clock uncertainty           -0.098    35.363    
    SLICE_X0Y36          FDRE (Setup_fdre_C_R)       -0.429    34.934    osd_display_m0/v_data_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         34.934    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                 22.479    

Slack (MET) :             22.618ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 2.702ns (37.763%)  route 4.453ns (62.237%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 35.202 - 30.303 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.598     5.161    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.615 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.264     8.879    osd_display_m0/q[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.466     9.469    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.593 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          2.724    12.316    osd_display_m0/v_data
    SLICE_X0Y35          FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.514    35.202    osd_display_m0/clk_out1
    SLICE_X0Y35          FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_3/C
                         clock pessimism              0.259    35.461    
                         clock uncertainty           -0.098    35.363    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.429    34.934    osd_display_m0/v_data_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         34.934    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                 22.618    

Slack (MET) :             22.618ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 2.702ns (37.763%)  route 4.453ns (62.237%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 35.202 - 30.303 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.598     5.161    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.615 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.264     8.879    osd_display_m0/q[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.466     9.469    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.593 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          2.724    12.316    osd_display_m0/v_data
    SLICE_X0Y35          FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.514    35.202    osd_display_m0/clk_out1
    SLICE_X0Y35          FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_4/C
                         clock pessimism              0.259    35.461    
                         clock uncertainty           -0.098    35.363    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.429    34.934    osd_display_m0/v_data_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         34.934    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                 22.618    

Slack (MET) :             22.905ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 2.702ns (39.353%)  route 4.164ns (60.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 35.200 - 30.303 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.598     5.161    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.615 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.264     8.879    osd_display_m0/q[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.466     9.469    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.593 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          2.434    12.027    osd_display_m0/v_data
    SLICE_X0Y33          FDRE                                         r  osd_display_m0/v_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.512    35.200    osd_display_m0/clk_out1
    SLICE_X0Y33          FDRE                                         r  osd_display_m0/v_data_reg[15]/C
                         clock pessimism              0.259    35.459    
                         clock uncertainty           -0.098    35.361    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    34.932    osd_display_m0/v_data_reg[15]
  -------------------------------------------------------------------
                         required time                         34.932    
                         arrival time                         -12.027    
  -------------------------------------------------------------------
                         slack                                 22.905    

Slack (MET) :             22.905ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 2.702ns (39.353%)  route 4.164ns (60.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 35.200 - 30.303 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.598     5.161    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.615 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.264     8.879    osd_display_m0/q[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.466     9.469    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.593 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          2.434    12.027    osd_display_m0/v_data
    SLICE_X0Y33          FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.512    35.200    osd_display_m0/clk_out1
    SLICE_X0Y33          FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_7/C
                         clock pessimism              0.259    35.459    
                         clock uncertainty           -0.098    35.361    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    34.932    osd_display_m0/v_data_reg[15]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         34.932    
                         arrival time                         -12.027    
  -------------------------------------------------------------------
                         slack                                 22.905    

Slack (MET) :             23.191ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 2.702ns (41.084%)  route 3.875ns (58.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 35.197 - 30.303 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.598     5.161    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.615 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.264     8.879    osd_display_m0/q[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.466     9.469    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.593 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          2.145    11.738    osd_display_m0/v_data
    SLICE_X0Y31          FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.509    35.197    osd_display_m0/clk_out1
    SLICE_X0Y31          FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica/C
                         clock pessimism              0.259    35.456    
                         clock uncertainty           -0.098    35.358    
    SLICE_X0Y31          FDRE (Setup_fdre_C_R)       -0.429    34.929    osd_display_m0/v_data_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         34.929    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 23.191    

Slack (MET) :             23.191ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 2.702ns (41.084%)  route 3.875ns (58.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 35.197 - 30.303 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.598     5.161    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.615 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.264     8.879    osd_display_m0/q[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.466     9.469    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.593 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          2.145    11.738    osd_display_m0/v_data
    SLICE_X0Y31          FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.509    35.197    osd_display_m0/clk_out1
    SLICE_X0Y31          FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_2/C
                         clock pessimism              0.259    35.456    
                         clock uncertainty           -0.098    35.358    
    SLICE_X0Y31          FDRE (Setup_fdre_C_R)       -0.429    34.929    osd_display_m0/v_data_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         34.929    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 23.191    

Slack (MET) :             23.479ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_5/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 2.702ns (42.973%)  route 3.586ns (57.027%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 35.196 - 30.303 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.598     5.161    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.615 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.264     8.879    osd_display_m0/q[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.466     9.469    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.593 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.856    11.449    osd_display_m0/v_data
    SLICE_X0Y29          FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.508    35.196    osd_display_m0/clk_out1
    SLICE_X0Y29          FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_5/C
                         clock pessimism              0.259    35.455    
                         clock uncertainty           -0.098    35.357    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    34.928    osd_display_m0/v_data_reg[15]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         34.928    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                 23.479    

Slack (MET) :             23.479ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_6/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 2.702ns (42.973%)  route 3.586ns (57.027%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 35.196 - 30.303 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.598     5.161    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.615 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.264     8.879    osd_display_m0/q[4]
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.466     9.469    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.124     9.593 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.856    11.449    osd_display_m0/v_data
    SLICE_X0Y29          FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.508    35.196    osd_display_m0/clk_out1
    SLICE_X0Y29          FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_6/C
                         clock pessimism              0.259    35.455    
                         clock uncertainty           -0.098    35.357    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    34.928    osd_display_m0/v_data_reg[15]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         34.928    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                 23.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.901%)  route 0.178ns (52.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.556     1.479    osd_display_m0/clk_out1
    SLICE_X10Y27         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  osd_display_m0/osd_ram_addr_reg[9]/Q
                         net (fo=2, routed)           0.178     1.822    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.866     2.035    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.556    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.739    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.752%)  route 0.220ns (57.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554     1.477    osd_display_m0/clk_out1
    SLICE_X10Y26         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  osd_display_m0/osd_ram_addr_reg[7]/Q
                         net (fo=2, routed)           0.220     1.861    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.866     2.035    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.556    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.739    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.815%)  route 0.219ns (57.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.556     1.479    osd_display_m0/clk_out1
    SLICE_X10Y28         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  osd_display_m0/osd_ram_addr_reg[13]/Q
                         net (fo=2, routed)           0.219     1.862    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.866     2.035    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.556    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.739    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.472%)  route 0.222ns (57.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553     1.476    osd_display_m0/clk_out1
    SLICE_X10Y25         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  osd_display_m0/osd_ram_addr_reg[3]/Q
                         net (fo=2, routed)           0.222     1.862    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.866     2.035    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.556    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.739    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.707%)  route 0.220ns (57.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.556     1.479    osd_display_m0/clk_out1
    SLICE_X10Y27         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  osd_display_m0/osd_ram_addr_reg[11]/Q
                         net (fo=2, routed)           0.220     1.863    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.866     2.035    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.556    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.739    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.700%)  route 0.220ns (57.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.556     1.479    osd_display_m0/clk_out1
    SLICE_X10Y28         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  osd_display_m0/osd_ram_addr_reg[12]/Q
                         net (fo=2, routed)           0.220     1.863    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.866     2.035    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.556    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.739    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.553%)  route 0.231ns (58.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.556     1.479    osd_display_m0/clk_out1
    SLICE_X10Y27         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  osd_display_m0/osd_ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.231     1.874    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.866     2.035    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.556    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.739    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.583     1.506    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X5Y27          FDRE                                         r  osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]/Q
                         net (fo=2, routed)           0.129     1.776    osd_display_m0/timing_gen_xy_m0/i_data_d0[15]
    SLICE_X2Y27          FDRE                                         r  osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.853     2.022    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X2Y27          FDRE                                         r  osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.059     1.601    osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.576%)  route 0.272ns (62.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554     1.477    osd_display_m0/clk_out1
    SLICE_X10Y26         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  osd_display_m0/osd_ram_addr_reg[6]/Q
                         net (fo=2, routed)           0.272     1.914    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.866     2.035    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.556    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.739    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.442%)  route 0.274ns (62.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554     1.477    osd_display_m0/clk_out1
    SLICE_X10Y26         FDRE                                         r  osd_display_m0/osd_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  osd_display_m0/osd_ram_addr_reg[5]/Q
                         net (fo=2, routed)           0.274     1.915    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.866     2.035    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.556    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.739    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 15.152 }
Period(ns):         30.303
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         30.303      27.727     RAMB18_X0Y10     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         30.303      27.727     RAMB18_X0Y10     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         30.303      28.148     BUFGCTRL_X0Y0    video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         30.303      29.054     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X6Y30      color_bar_m0/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X6Y29      color_bar_m0/active_x_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X6Y28      color_bar_m0/active_x_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X6Y28      color_bar_m0/active_x_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X6Y28      color_bar_m0/active_x_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X6Y29      color_bar_m0/active_x_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       30.303      183.057    MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y29      color_bar_m0/active_x_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y29      color_bar_m0/active_x_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y29      color_bar_m0/active_x_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y29      color_bar_m0/active_x_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y29      color_bar_m0/active_x_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X7Y29      color_bar_m0/h_active_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X7Y29      color_bar_m0/h_cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X8Y29      color_bar_m0/hs_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X8Y33      color_bar_m0/v_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X8Y33      color_bar_m0/v_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X8Y27      color_bar_m0/h_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y27      color_bar_m0/h_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y27      color_bar_m0/h_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X2Y25      color_bar_m0/hs_reg_d0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X8Y29      color_bar_m0/hs_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X8Y31      color_bar_m0/v_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X8Y31      color_bar_m0/v_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X8Y31      color_bar_m0/v_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X9Y31      color_bar_m0/video_active_d0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X9Y31      color_bar_m0/vs_reg_d0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



