\t (00:00:37) allegro 16.6 S034 (v16-6-112CQ) Windows 32
\t (00:00:37)     Journal start - Fri Jul 19 09:03:42 2019
\t (00:00:37)         Host=USER-PC User=user Pid=3120 CPUs=4
\t (00:00:37) CmdLine= allegro.exe -p .
\t (00:00:37) 
\d (00:00:37) Design opened: C:/Users/user/Desktop/work/avrusb500/allegro/AVRUSB500.brd
\i (00:00:37) generaledit 
\i (00:00:38) zoom out 1 
\i (00:00:38) setwindow pcb
\i (00:00:38) zoom out 48.2090 36.7164
\i (00:00:38) trapsize 6530
\i (00:00:44) status 
\i (00:00:45) generaledit 
\i (00:00:51) setwindow form.status
\i (00:00:51) FORM status done  
\i (00:00:55) setwindow pcb
\i (00:00:55) zoom in 1 
\i (00:00:55) setwindow pcb
\i (00:00:55) zoom in 95.0933 -5.9888
\i (00:00:55) trapsize 3265
\i (00:00:56) zoom out 1 
\i (00:00:56) setwindow pcb
\i (00:00:56) zoom out 65.0560 -3.3116
\i (00:00:56) trapsize 6530
\i (00:00:57) zoom in 1 
\i (00:00:57) setwindow pcb
\i (00:00:57) zoom in 29.1419 -8.4048
\i (00:00:57) trapsize 3265
\i (00:00:58) zoom out 1 
\i (00:00:58) setwindow pcb
\i (00:00:58) zoom out 27.7707 -5.5317
\i (00:00:58) trapsize 6530
\i (00:03:59) pick grid 38.3490 51.0168
\t (00:03:59) last pick:  38.3500 51.0175
\i (00:04:23) zoom in 1 
\i (00:04:23) setwindow pcb
\i (00:04:23) zoom in 99.2072 1.6512
\i (00:04:23) trapsize 3265
\i (00:04:23) zoom in 1 
\i (00:04:23) setwindow pcb
\i (00:04:23) zoom in 99.2073 1.6512
\i (00:04:23) trapsize 1632
\i (00:04:23) zoom in 1 
\i (00:04:23) setwindow pcb
\i (00:04:23) zoom in 99.2074 1.6512
\i (00:04:23) trapsize 816
\i (00:04:24) zoom in 1 
\i (00:04:24) setwindow pcb
\i (00:04:24) zoom in 99.7461 6.4670
\i (00:04:24) trapsize 408
\i (00:04:24) zoom out 1 
\i (00:04:24) setwindow pcb
\i (00:04:24) zoom out 99.7461 6.4670
\i (00:04:24) trapsize 816
\i (00:04:24) zoom out 1 
\i (00:04:24) setwindow pcb
\i (00:04:24) zoom out 99.7462 6.4670
\i (00:04:24) trapsize 1632
\i (00:04:27) drag_start grid 112.6754 16.0007
\i (00:04:28) roam x 16
\i (00:04:28) roam x 16
\i (00:04:28) roam x 16
\i (00:04:28) roam x 16
\i (00:04:28) roam x 16
\i (00:04:28) drag_stop 121.3435 1.0473
\i (00:05:06) pick grid 96.6606 15.9027
\t (00:05:06) last pick:  96.6600 15.9025
\i (00:05:06) pick grid 97.1177 16.0007
\t (00:05:06) last pick:  97.1175 16.0000
\i (00:05:09) shape add rect 
\i (00:05:35) subclass -+ 
\i (00:06:36) status 
\i (00:06:44) setwindow form.status
\i (00:06:44) FORM status done  
\i (00:13:25) setwindow pcb
\i (00:13:25) zoom in 1 
\i (00:13:25) setwindow pcb
\i (00:13:25) zoom in 96.9545 14.0417
\i (00:13:25) trapsize 816
\i (00:13:25) zoom in 1 
\i (00:13:25) setwindow pcb
\i (00:13:25) zoom in 98.0972 13.9112
\i (00:13:25) trapsize 408
\i (00:13:25) zoom in 1 
\i (00:13:25) setwindow pcb
\i (00:13:25) zoom in 100.0643 13.7153
\i (00:13:25) trapsize 204
\i (00:13:25) pick grid 98.4197 13.8867
\t (00:13:25) last pick:  98.4200 13.8875
\i (00:20:02) xrefdes Ic1 
\t (00:20:02) Symbol and Component Instances are not selectable at this time.
\i (00:20:02) xNet Gnd 
\t (00:20:02) Nets are not selectable at this time.
\i (00:20:02) xNet Vcc 
\t (00:20:02) Nets are not selectable at this time.
\i (00:20:02) xNet F_Sck 
\t (00:20:02) Nets are not selectable at this time.
\i (00:20:02) xNet F_Miso 
\t (00:20:02) Nets are not selectable at this time.
\i (00:20:02) xNet F_Mosi 
\t (00:20:02) Nets are not selectable at this time.
\i (00:20:02) xrefdes J4 
\t (00:20:02) Symbol and Component Instances are not selectable at this time.
\i (00:20:02) xrefdes R10 
\t (00:20:02) Symbol and Component Instances are not selectable at this time.
\i (00:20:02) xNet N19734 
\t (00:20:02) Nets are not selectable at this time.
\i (00:20:02) xrefdes D1 
\t (00:20:02) Symbol and Component Instances are not selectable at this time.
\i (00:20:02) xNet N20572 
\t (00:20:02) Nets are not selectable at this time.
\i (00:20:02) xNet Reset 
\t (00:20:02) Nets are not selectable at this time.
\i (00:20:02) xrefdes R11 
\t (00:20:02) Symbol and Component Instances are not selectable at this time.
\i (00:20:02) xrefdes R12 
\t (00:20:02) Symbol and Component Instances are not selectable at this time.
\i (00:20:02) xrefdes R13 
\t (00:20:02) Symbol and Component Instances are not selectable at this time.
\i (00:20:02) xrefdes R15 
\t (00:20:02) Symbol and Component Instances are not selectable at this time.
\i (00:20:02) xNet N22544 
\t (00:20:02) Nets are not selectable at this time.
\i (00:20:02) xrefdes J3 
\t (00:20:02) Symbol and Component Instances are not selectable at this time.
\i (00:20:02) xNet Miso 
\t (00:20:02) Nets are not selectable at this time.
\i (00:20:02) xNet Sck 
\t (00:20:02) Nets are not selectable at this time.
\i (00:20:02) xNet Mosi 
\t (00:20:02) Nets are not selectable at this time.
\i (00:20:02) xname_flush 
\i (00:20:04) xrefdes Ic1 
\t (00:20:04) Symbol and Component Instances are not selectable at this time.
\i (00:20:04) xrefdes C7 
\t (00:20:04) Symbol and Component Instances are not selectable at this time.
\i (00:20:04) xrefdes C8 
\t (00:20:04) Symbol and Component Instances are not selectable at this time.
\i (00:20:04) xNet Rxd 
\t (00:20:04) Nets are not selectable at this time.
\i (00:20:04) xNet Txd 
\t (00:20:04) Nets are not selectable at this time.
\i (00:20:04) xrefdes Y1 
\t (00:20:04) Symbol and Component Instances are not selectable at this time.
\i (00:20:04) xNet N15182 
\t (00:20:04) Nets are not selectable at this time.
\i (00:20:04) xNet N15289 
\t (00:20:04) Nets are not selectable at this time.
\i (00:20:04) xrefdes J4 
\t (00:20:04) Symbol and Component Instances are not selectable at this time.
\i (00:20:04) xrefdes R9 
\t (00:20:04) Symbol and Component Instances are not selectable at this time.
\i (00:20:04) xrefdes R10 
\t (00:20:04) Symbol and Component Instances are not selectable at this time.
\i (00:20:04) xrefdes D1 
\t (00:20:04) Symbol and Component Instances are not selectable at this time.
\i (00:20:04) xrefdes R11 
\t (00:20:04) Symbol and Component Instances are not selectable at this time.
\i (00:20:04) xrefdes R12 
\t (00:20:04) Symbol and Component Instances are not selectable at this time.
\i (00:20:04) xrefdes R13 
\t (00:20:04) Symbol and Component Instances are not selectable at this time.
\i (00:20:04) xrefdes R15 
\t (00:20:04) Symbol and Component Instances are not selectable at this time.
\i (00:20:04) xrefdes J3 
\t (00:20:04) Symbol and Component Instances are not selectable at this time.
\i (00:20:04) xname_flush 
\i (00:21:36) xNet Rxd 
\t (00:21:36) Nets are not selectable at this time.
\i (00:21:36) xname_flush 
\i (00:22:48) xname_flush 
\i (00:22:50) xname_flush 
\i (00:22:57) xNet Rxd 
\t (00:22:57) Nets are not selectable at this time.
\i (00:22:57) xname_flush 
\i (00:23:13) xname_flush 
\i (00:23:18) xname_flush 
\i (00:23:25) xname_flush 
\i (00:24:44) xNet Rxd 
\t (00:24:44) Nets are not selectable at this time.
\i (00:24:44) xname_flush 
\i (00:24:56) xname_flush 
\i (00:25:02) xname_flush 
\i (00:26:27) xname_flush 
\i (00:27:45) xNet Txd 
\t (00:27:45) Nets are not selectable at this time.
\i (00:27:45) xname_flush 
\i (00:37:35) zoom out 1 
\i (00:37:35) setwindow pcb
\i (00:37:35) zoom out 99.6685 12.8093
\i (00:37:35) trapsize 408
\i (00:37:35) zoom out 1 
\i (00:37:35) setwindow pcb
\i (00:37:35) zoom out 99.6685 12.8093
\i (00:37:35) trapsize 816
\i (00:37:35) zoom out 1 
\i (00:37:35) setwindow pcb
\i (00:37:35) zoom out 99.6686 12.8257
\i (00:37:35) trapsize 1632
\i (00:37:35) zoom out 1 
\i (00:37:35) setwindow pcb
\i (00:37:35) zoom out 99.6685 12.8584
\i (00:37:35) trapsize 3265
\i (00:37:51) cmgr 
\i (00:37:53) setwindow cmgr
\i (00:37:53) cm newView ( worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" )
\i (00:37:54) cm newView ( worksheet 78:Spacing "79:Spacing Constraint Set" "80:All Layers" 167:All )
\i (00:37:54) cm newView ( worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "58:All Layers" )
\i (00:38:32) cm select ( frame ( workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:38:39) cm select ( frame ( workbook 55:Physical "56:Physical Constraint Set" "57:All Layers" ) )
\i (00:39:28) setwindow pcb
\i (00:39:28) prepopup 120.8905 14.8173
\i (00:39:29) done 
\i (00:39:29) generaledit 
\i (00:39:36) cmgr 
\i (00:39:36) generaledit 
\i (00:39:53) setwindow cmgr
\i (00:39:53) cm startUndoBlock 1
\i (00:39:53) cm create "Physical CSet" ( Design "AVRUSB500" ) "POWERRULE"
\i (00:39:53) cm scope Design "AVRUSB500"
\i (00:39:53) cm copy "Physical CSet" ( Design "AVRUSB500" ) ( "Physical CSet" "POWERRULE" ) ( "Physical CSet" "DEFAULT" )
\i (00:39:53) cm endUndoBlock
\i (00:40:09) cm putValue ( "Physical CSet" "POWERRULE" ) MIN_LINE_WIDTH 0.381 7
\i (00:40:09) cm endUndoBlock
\i (00:41:02) cm select ( frame ( workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:41:57) cm startUndoBlock 1
\i (00:41:57) cm create "Net Class" ( Design "AVRUSB500" ) "POWERNETS"
\i (00:41:57) cm startUndoBlock 0
\i (00:41:57) cm clearFlags "Net Class" ( Design "AVRUSB500" ) "POWERNETS" 540160
\i (00:41:57) cm startUndoBlock 0
\i (00:41:57) cm setFlags "Net Class" ( Design "AVRUSB500" ) "POWERNETS" 536576
\i (00:41:57) cm startTransaction ( Design "AVRUSB500" ) ( "Net Class" "POWERNETS" ) TS_PERF
\i (00:41:57) cm add ( Net "GND" ) to ( "Net Class" "POWERNETS" )
\i (00:41:57) cm add ( Net "VCC" ) to ( "Net Class" "POWERNETS" )
\i (00:41:57) cm commitTransaction ( Design "AVRUSB500" ) ( "Net Class" "POWERNETS" ) TS_PERF
\i (00:41:57) cm endUndoBlock
\i (00:42:05) cm collapse ( row ( "Net Class" "POWERNETS" ) )
\i (00:42:05) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (00:42:06) cm collapse ( row ( "Net Class" "POWERNETS" ) )
\i (00:42:07) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (00:42:11) cm startTransaction ( Design "AVRUSB500" ) ( "Net Class" "POWERNETS" ) TS_DEFER
\i (00:42:11) cm add ( "Net Class" "POWERNETS" ) to ( "Physical CSet" "POWERRULE" )
\i (00:42:11) cm commitTransaction ( Design "AVRUSB500" ) ( "Net Class" "POWERNETS" ) TS_DEFER
\i (00:42:12) cm endUndoBlock
\i (00:43:24) cm exit
\i (00:43:25) setwindow pcb
\i (00:43:25) pick grid 124.3514 34.2110
\t (00:43:25) last pick:  124.3525 34.2100
\i (00:43:29) drc update 
\t (00:43:29) Performing DRC...
\t (00:43:29) Multithreaded DRC update (4 threads).
\t (00:43:29) DRC done; 6 errors detected.
\i (00:43:30) generaledit 
\i (00:43:32) zoom out 1 
\i (00:43:32) setwindow pcb
\i (00:43:32) zoom out 72.4390 12.4013
\i (00:43:32) trapsize 6530
\i (00:43:34) drag_start grid 55.5920 -11.2369
\i (00:43:34) roam x -32
\i (00:43:34) roam x -16
\i (00:43:34) roam x -16
\i (00:43:34) roam x -16
\i (00:43:34) roam x -16
\i (00:43:34) roam x -16
\i (00:43:34) roam x -16
\i (00:43:34) roam x -16
\i (00:43:34) roam x -16
\i (00:43:34) roam x -16
\i (00:43:35) drag_stop -12.9104 -6.1436
\i (00:43:45) roam start
\i (00:43:45) roam x -64
\i (00:43:45) roam x -32
\i (00:43:45) roam end
\i (00:43:52) drc update 
\t (00:43:52) Performing DRC...
\t (00:43:52) Multithreaded DRC update (4 threads).
\t (00:43:52) DRC done; 6 errors detected.
\i (00:43:52) generaledit 
\i (00:44:52) setwindow form.mini
\i (00:44:52) FORM mini class ETCH 
\i (00:44:55) FORM mini subclass BOTTOM 
\i (00:44:58) setwindow pcb
\i (00:44:58) add connect 
\t (00:44:58) Pick first element.
\i (00:45:18) change 
\i (00:45:25) setwindow form.mini
\i (00:45:25) FORM mini vianame 3.81 
\e (00:45:25) ERROR(SPMHGE-232): Via 3.81 does not exist.
\i (00:45:30) setwindow form.find
\i (00:45:30) FORM find all_off  
\i (00:45:31) FORM find nets YES 
\i (00:45:48) setwindow form.mini
\i (00:45:48) FORM mini line_width 0.3820 
\i (00:45:54) setwindow form.find
\i (00:45:54) FORM find name_type Net 
\i (00:46:01) FORM find find_name Vcc 
\i (00:46:01) setwindow pcb
\i (00:46:01) trapsize 3576
\t (00:46:01) Changed 20 items out of 20 items found.
\i (00:46:13) zoom in 1 
\i (00:46:13) setwindow pcb
\i (00:46:13) zoom in 93.4516 29.7749
\i (00:46:13) trapsize 1788
\i (00:46:14) zoom in 1 
\i (00:46:14) setwindow pcb
\i (00:46:14) zoom in 93.5946 29.8464
\i (00:46:14) trapsize 894
\i (00:46:14) zoom in 1 
\i (00:46:14) setwindow pcb
\i (00:46:14) zoom in 93.5947 29.8464
\i (00:46:14) trapsize 447
\i (00:46:15) drag_start grid 93.7735 31.0087
\i (00:46:17) drag_stop 94.0775 30.7852
\t (00:46:17) Changed 76 items out of 96 items found.
\i (00:46:20) zoom out 1 
\i (00:46:20) setwindow pcb
\i (00:46:20) zoom out 93.0851 30.6332
\i (00:46:20) trapsize 894
\i (00:46:21) zoom out 1 
\i (00:46:21) setwindow pcb
\i (00:46:21) zoom out 94.5156 29.9180
\i (00:46:21) trapsize 1788
\i (00:46:21) zoom out 1 
\i (00:46:21) setwindow pcb
\i (00:46:21) zoom out 94.5156 29.9179
\i (00:46:21) trapsize 3576
\i (00:46:41) trapsize 3508
\i (00:46:44) zoom out 1 
\i (00:46:44) setwindow pcb
\i (00:46:44) zoom out 55.9656 17.8543
\i (00:46:44) trapsize 7015
\i (00:46:44) zoom out 1 
\i (00:46:44) setwindow pcb
\i (00:46:44) zoom out 60.0001 17.8543
\i (00:46:44) trapsize 13060
\i (00:46:45) zoom in 1 
\i (00:46:45) setwindow pcb
\i (00:46:45) zoom in 90.5224 22.8731
\i (00:46:45) trapsize 6530
\i (00:46:48) roam start
\i (00:46:48) roam x -64
\i (00:46:48) roam x -16
\i (00:46:48) roam x -16
\i (00:46:48) roam y 16
\i (00:46:48) roam x -16
\i (00:46:48) roam y 16
\i (00:46:48) roam x -32
\i (00:46:48) roam y 16
\i (00:46:48) roam x -32
\i (00:46:49) roam x -48
\i (00:46:49) roam x -48
\i (00:46:49) roam end
\i (00:46:50) zoom in 1 
\i (00:46:50) setwindow pcb
\i (00:46:50) zoom in 52.9104 -7.4254
\i (00:46:50) trapsize 3265
\i (00:46:52) pick grid 53.4328 -5.4011
\t (00:46:52) last pick:  53.3400 -5.7150
\i (00:46:59) roam start
\i (00:46:59) roam x -32
\i (00:46:59) roam x -32
\i (00:46:59) roam x -32
\i (00:46:59) roam x -16
\i (00:46:59) roam x -48
\i (00:47:00) roam x -32
\i (00:47:00) roam x -48
\i (00:47:00) roam x -32
\i (00:47:01) roam x -16
\i (00:47:01) roam y 16
\i (00:47:01) roam x 16
\i (00:47:02) roam x 16
\i (00:47:02) roam y -16
\i (00:47:02) roam x 16
\i (00:47:02) roam x 16
\i (00:47:02) roam y -16
\i (00:47:02) roam x 16
\i (00:47:02) roam x 16
\i (00:47:02) roam x 16
\i (00:47:02) roam y -16
\i (00:47:02) roam x 16
\i (00:47:02) roam x 16
\i (00:47:02) roam x 16
\i (00:47:03) roam x 16
\i (00:47:03) roam y -16
\i (00:47:03) roam x 16
\i (00:47:03) roam x 16
\i (00:47:03) roam y -16
\i (00:47:03) roam x 16
\i (00:47:03) roam x 16
\i (00:47:03) roam y -16
\i (00:47:03) roam end
\i (00:47:05) trapsize 3329
\i (00:48:33) zoom in 1 
\i (00:48:33) setwindow pcb
\i (00:48:33) zoom in 47.7128 18.7567
\i (00:48:33) trapsize 1664
\i (00:48:33) zoom in 1 
\i (00:48:33) setwindow pcb
\i (00:48:33) zoom in 47.7128 18.7567
\i (00:48:33) trapsize 832
\i (00:48:33) zoom in 1 
\i (00:48:33) setwindow pcb
\i (00:48:33) zoom in 47.7461 18.7900
\i (00:48:33) trapsize 416
\i (00:48:34) zoom out 1 
\i (00:48:34) setwindow pcb
\i (00:48:34) zoom out 48.7031 19.6055
\i (00:48:34) trapsize 832
\i (00:48:37) drag_start grid 49.4853 22.8842
\i (00:48:38) drag_stop 49.5519 22.9175
\i (00:48:39) drag_start grid 49.4687 20.1049
\i (00:48:39) drag_stop 50.0345 20.2380
\t (00:48:40) Changed 3 items out of 79 items found.
\i (00:48:41) drag_start grid 49.5519 19.4891
\i (00:48:41) drag_stop 50.4173 19.6056
\i (00:48:44) zoom out 1 
\i (00:48:44) setwindow pcb
\i (00:48:44) zoom out 48.3369 21.8857
\i (00:48:44) trapsize 1664
\i (00:48:45) zoom out 1 
\i (00:48:45) setwindow pcb
\i (00:48:45) zoom out 48.3370 21.4529
\i (00:48:45) trapsize 3329
\i (00:48:46) zoom out 1 
\i (00:48:46) setwindow pcb
\i (00:48:46) zoom out 59.6542 7.9388
\i (00:48:46) trapsize 6657
\i (00:48:46) zoom out 1 
\i (00:48:46) setwindow pcb
\i (00:48:46) zoom out 74.0338 -3.7780
\i (00:48:46) trapsize 13060
\i (00:48:47) zoom in 1 
\i (00:48:47) setwindow pcb
\i (00:48:47) zoom in 33.5821 27.0522
\i (00:48:47) trapsize 6530
\i (00:48:53) zoom in 1 
\i (00:48:53) setwindow pcb
\i (00:48:53) zoom in 83.3396 7.3321
\i (00:48:53) trapsize 3265
\i (00:48:53) zoom in 1 
\i (00:48:53) setwindow pcb
\i (00:48:53) zoom in 83.3397 7.3321
\i (00:48:53) trapsize 1632
\i (00:48:53) zoom in 1 
\i (00:48:53) setwindow pcb
\i (00:48:53) zoom in 83.3397 7.3321
\i (00:48:53) trapsize 816
\i (00:48:54) zoom out 1 
\i (00:48:54) setwindow pcb
\i (00:48:54) zoom out 87.4373 11.2011
\i (00:48:54) trapsize 1632
\i (00:48:55) zoom in 1 
\i (00:48:55) setwindow pcb
\i (00:48:55) zoom in 99.0604 21.2244
\i (00:48:55) trapsize 816
\i (00:48:55) zoom in 1 
\i (00:48:55) setwindow pcb
\i (00:48:55) zoom in 99.0604 21.2245
\i (00:48:55) trapsize 408
\i (00:48:55) zoom out 1 
\i (00:48:55) setwindow pcb
\i (00:48:55) zoom out 99.0114 21.2816
\i (00:48:55) trapsize 816
\i (00:48:55) zoom out 1 
\i (00:48:55) setwindow pcb
\i (00:48:55) zoom out 98.9299 21.2816
\i (00:48:55) trapsize 1632
\i (00:48:55) zoom out 1 
\i (00:48:55) setwindow pcb
\i (00:48:55) zoom out 98.8319 21.2817
\i (00:48:55) trapsize 3265
\i (00:48:55) zoom out 1 
\i (00:48:55) setwindow pcb
\i (00:48:55) zoom out 98.8318 21.2816
\i (00:48:55) trapsize 6530
\i (00:48:56) zoom in 1 
\i (00:48:56) setwindow pcb
\i (00:48:56) zoom in 99.0113 33.4516
\i (00:48:56) trapsize 3265
\i (00:48:57) zoom in 1 
\i (00:48:57) setwindow pcb
\i (00:48:57) zoom in 97.9666 22.6120
\i (00:48:57) trapsize 1632
\i (00:48:58) zoom in 1 
\i (00:48:58) setwindow pcb
\i (00:48:58) zoom in 98.0972 22.7753
\i (00:48:58) trapsize 816
\i (00:48:59) drag_start grid 95.5669 22.6610
\i (00:49:00) drag_stop 95.5506 23.3466
\i (00:49:00) drag_start grid 96.2036 22.6773
\i (00:49:01) drag_stop 96.1383 23.5262
\i (00:49:02) drag_start grid 95.9913 22.5957
\i (00:49:02) drag_stop 96.0566 23.5262
\i (00:49:03) add connect 
\t (00:49:03) Pick first element.
\i (00:49:04) pick grid 95.7954 22.6284
\t (00:49:04) last pick:  95.8850 22.8600
\t (00:49:04) last pick:  95.8850 22.8600
\i (00:49:06) pick grid 95.7954 22.6284
\t (00:49:06) last pick:  95.8850 22.8600
\w (00:49:06) WARNING(SPMHAC-22): The pick was ignored.  It is the same as the previous pick.
\i (00:49:07) done 
\i (00:49:07) generaledit 
\i (00:49:08) drag_start grid 96.5137 22.8243
\i (00:49:08) drag_stop 96.4974 23.4609
\i (00:49:09) drag_start grid 95.9260 22.6610
\i (00:49:09) drag_stop 95.9260 23.4772
\i (00:49:15) drag_start grid 84.9396 23.0038
\i (00:49:16) drag_stop 85.0865 23.5752
\i (00:49:20) zoom in 1 
\i (00:49:20) setwindow pcb
\i (00:49:20) zoom in 82.0991 22.1386
\i (00:49:20) trapsize 408
\i (00:49:20) zoom in 1 
\i (00:49:20) setwindow pcb
\i (00:49:20) zoom in 82.0991 22.1386
\i (00:49:20) trapsize 204
\i (00:49:20) zoom in 1 
\i (00:49:20) setwindow pcb
\i (00:49:20) zoom in 82.0542 22.1386
\i (00:49:20) trapsize 102
\i (00:49:20) zoom out 1 
\i (00:49:20) setwindow pcb
\i (00:49:20) zoom out 84.1295 22.6569
\i (00:49:20) trapsize 204
\i (00:49:21) zoom out 1 
\i (00:49:21) setwindow pcb
\i (00:49:21) zoom out 84.0233 22.5753
\i (00:49:21) trapsize 408
\i (00:49:22) zoom in 1 
\i (00:49:22) setwindow pcb
\i (00:49:22) zoom in 87.2801 22.5672
\i (00:49:22) trapsize 204
\i (00:49:23) drag_start grid 86.4108 22.8611
\i (00:49:23) drag_stop 86.4394 23.0570
\i (00:49:24) zoom out 1 
\i (00:49:24) setwindow pcb
\i (00:49:24) zoom out 86.5006 22.5019
\i (00:49:24) trapsize 408
\i (00:49:24) zoom out 1 
\i (00:49:24) setwindow pcb
\i (00:49:24) zoom out 86.5006 22.4938
\i (00:49:24) trapsize 816
\i (00:49:25) zoom out 1 
\i (00:49:25) setwindow pcb
\i (00:49:25) zoom out 84.2152 20.3553
\i (00:49:25) trapsize 1632
\i (00:49:25) zoom out 1 
\i (00:49:25) setwindow pcb
\i (00:49:25) zoom out 84.2152 20.3553
\i (00:49:25) trapsize 3265
\i (00:49:26) zoom in 1 
\i (00:49:26) setwindow pcb
\i (00:49:26) zoom in 35.0454 15.1968
\i (00:49:26) trapsize 1632
\i (00:49:28) zoom in 1 
\i (00:49:28) setwindow pcb
\i (00:49:28) zoom in 40.6611 19.6371
\i (00:49:28) trapsize 816
\i (00:49:31) zoom out 1 
\i (00:49:31) setwindow pcb
\i (00:49:31) zoom out 51.5496 20.3064
\i (00:49:31) trapsize 1632
\i (00:49:34) drag_start grid 49.5580 22.7225
\i (00:49:35) drag_stop 50.2763 22.7225
\i (00:49:36) drag_start grid 49.4274 20.2085
\i (00:49:37) drag_stop 50.3090 20.4697
\i (00:49:38) pick grid 53.5412 18.7393
\t (00:49:38) last pick:  53.3400 19.0500
\i (00:49:39) zoom in 1 
\i (00:49:39) setwindow pcb
\i (00:49:39) zoom in 30.5235 21.9716
\i (00:49:39) trapsize 816
\i (00:49:40) zoom in 1 
\i (00:49:40) setwindow pcb
\i (00:49:40) zoom in 33.2008 21.6614
\i (00:49:40) trapsize 408
\i (00:49:41) roam start
\i (00:49:41) roam y -80
\i (00:49:41) roam y -64
\i (00:49:41) roam y -48
\i (00:49:41) roam y -32
\i (00:49:42) roam y -32
\i (00:49:42) roam x 16
\i (00:49:42) roam y -32
\i (00:49:42) roam y -16
\i (00:49:42) roam y -16
\i (00:49:42) roam y -16
\i (00:49:42) roam y -16
\i (00:49:42) roam y -16
\i (00:49:42) roam x -16
\i (00:49:42) roam y -16
\i (00:49:42) roam y -16
\i (00:49:43) roam x -16
\i (00:49:43) roam end
\i (00:49:50) zoom out 1 
\i (00:49:50) setwindow pcb
\i (00:49:50) zoom out 35.4265 23.3545
\i (00:49:50) trapsize 816
\i (00:49:50) zoom out 1 
\i (00:49:50) setwindow pcb
\i (00:49:50) zoom out 35.3776 23.3871
\i (00:49:50) trapsize 1632
\i (00:49:50) zoom out 1 
\i (00:49:50) setwindow pcb
\i (00:49:50) zoom out 34.6267 24.0402
\i (00:49:50) trapsize 3265
\i (00:49:50) zoom out 1 
\i (00:49:50) setwindow pcb
\i (00:49:50) zoom out 34.6268 24.0401
\i (00:49:50) trapsize 6530
\i (00:49:50) zoom out 1 
\i (00:49:50) setwindow pcb
\i (00:49:50) zoom out 89.2166 24.0401
\i (00:49:50) trapsize 13060
\i (00:49:50) zoom out 1 
\i (00:49:50) setwindow pcb
\i (00:49:50) zoom out 228.4328 76.4179
\i (00:49:50) trapsize 13060
\i (00:49:52) zoom in 1 
\i (00:49:52) setwindow pcb
\i (00:49:52) zoom in 14.2537 -13.9552
\i (00:49:52) trapsize 6530
\i (00:49:52) zoom in 1 
\i (00:49:52) setwindow pcb
\i (00:49:52) zoom in 14.2538 -13.9552
\i (00:49:52) trapsize 3265
\i (00:49:52) zoom out 1 
\i (00:49:52) setwindow pcb
\i (00:49:52) zoom out 23.7874 -6.5112
\i (00:49:52) trapsize 6530
\i (00:49:53) zoom out 1 
\i (00:49:53) setwindow pcb
\i (00:49:53) zoom out 23.7874 -6.5112
\i (00:49:53) trapsize 13060
\i (00:49:53) zoom in 1 
\i (00:49:53) setwindow pcb
\i (00:49:53) zoom in 24.7015 11.9030
\i (00:49:53) trapsize 6530
\i (00:49:54) zoom in 1 
\i (00:49:54) setwindow pcb
\i (00:49:54) zoom in 3.6754 7.9851
\i (00:49:54) trapsize 3265
\i (00:50:39) zoom in 1 
\i (00:50:39) setwindow pcb
\i (00:50:39) zoom in 45.7277 20.6530
\i (00:50:39) trapsize 1632
\i (00:50:40) zoom out 1 
\i (00:50:40) setwindow pcb
\i (00:50:40) zoom out 28.8480 27.6074
\i (00:50:40) trapsize 3265
\i (00:50:40) zoom out 1 
\i (00:50:40) setwindow pcb
\i (00:50:40) zoom out 28.8480 27.6073
\i (00:50:40) trapsize 6530
\i (00:50:43) prepopup 104.2026 49.2538
\i (00:50:44) pick grid 89.9675 51.2128
\t (00:50:44) last pick:  90.1700 51.4350
\i (00:50:49) cmgr 
\i (00:50:49) setwindow cmgr
\i (00:50:49) cm newView ( worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "58:All Layers" )
\i (00:50:49) cm newView ( worksheet 78:Spacing "79:Spacing Constraint Set" "80:All Layers" 167:All )
\i (00:50:49) cm newView ( worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" )
\i (00:50:49) setwindow pcb
\i (00:50:49) generaledit 
\i (00:51:28) shape add rect 
\i (00:51:52) setwindow form.mini
\i (00:51:52) FORM mini class CONSTRAINT REGION 
\i (00:52:21) FORM mini subcolor 0 
\i (00:52:23) FORM mini subcolor 1 
\i (00:52:37) FORM mini dyns_regionname atmega8 
\i (00:53:01) setwindow pcb
\i (00:53:01) zoom in 1 
\i (00:53:01) setwindow pcb
\i (00:53:01) zoom in 30.8070 23.2650
\i (00:53:01) trapsize 3265
\i (00:53:07) pick grid 27.6727 32.0150
\t (00:53:07) last pick:  27.6725 32.0150
\i (00:53:12) pick grid 38.7734 20.6531
\t (00:53:12) last pick:  38.7725 20.6525
\i (00:53:13) prepopup 38.1205 21.9590
\i (00:53:14) next 
\i (00:53:27) setwindow form.mini
\i (00:53:27) FORM mini dyns_regionname Ft232 
\i (00:53:30) setwindow pcb
\i (00:53:30) pick grid 79.1933 32.1456
\t (00:53:30) last pick:  79.1925 32.1450
\i (00:53:35) pick grid 91.6653 19.4124
\t (00:53:35) last pick:  91.6650 19.4125
\i (00:53:40) prepopup 90.0328 22.6773
\i (00:53:42) next 
\i (00:53:56) setwindow form.mini
\i (00:53:56) FORM mini dyns_regionname microusb 
\i (00:53:59) setwindow pcb
\i (00:53:59) pick grid 94.7996 16.3433
\t (00:53:59) last pick:  94.8000 16.3425
\i (00:54:01) pick grid 103.6802 2.6959
\t (00:54:01) last pick:  103.6800 2.6950
\i (00:54:15) prepopup 104.5944 4.7855
\i (00:54:16) done 
\i (00:54:16) generaledit 
\i (00:54:37) setwindow cmgr
\i (00:54:37) cm newView ( worksheet 55:Physical 68:Region "69:All Layers" "70:All Layers" )
\i (00:55:08) cm scope Design "AVRUSB500"
\i (00:55:08) cm startTransaction ( Design "AVRUSB500" ) ( Region "ATMEGA8" ) TS_DEFER
\i (00:55:08) cm add ( Region "ATMEGA8" ) to ( "Physical CSet" "DEFAULT" )
\i (00:55:08) cm commitTransaction ( Design "AVRUSB500" ) ( Region "ATMEGA8" ) TS_DEFER
\i (00:55:08) cm endUndoBlock
\i (00:55:09) cm startTransaction ( Design "AVRUSB500" ) ( Region "FT232" ) TS_DEFER
\i (00:55:09) cm add ( Region "FT232" ) to ( "Physical CSet" "DEFAULT" )
\i (00:55:09) cm commitTransaction ( Design "AVRUSB500" ) ( Region "FT232" ) TS_DEFER
\i (00:55:09) cm endUndoBlock
\i (00:55:10) cm startTransaction ( Design "AVRUSB500" ) ( Region "MICROUSB" ) TS_DEFER
\i (00:55:10) cm add ( Region "MICROUSB" ) to ( "Physical CSet" "DEFAULT" )
\i (00:55:10) cm commitTransaction ( Design "AVRUSB500" ) ( Region "MICROUSB" ) TS_DEFER
\i (00:55:10) cm endUndoBlock
\i (00:55:48) setwindow pcb
\i (00:55:48) pick grid 43.1484 -3.5727
\t (00:55:48) last pick:  43.1475 -3.5725
\i (00:55:50) roam start
\i (00:55:50) roam x -32
\i (00:55:50) roam x -32
\i (00:55:50) roam y -16
\i (00:55:50) roam x -16
\i (00:55:50) roam y -32
\i (00:55:50) roam x -16
\i (00:55:50) roam y -16
\i (00:55:51) roam y -16
\i (00:55:51) roam x -16
\i (00:55:51) roam y -16
\i (00:55:51) zoom out 1 
\i (00:55:51) setwindow pcb
\i (00:55:51) zoom out 32.0803 3.3490
\i (00:55:51) trapsize 6530
\i (00:55:51) roam end
\i (00:55:53) zoom in 1 
\i (00:55:53) setwindow pcb
\i (00:55:53) zoom in 29.7296 20.4572
\i (00:55:53) trapsize 3265
\i (00:55:53) zoom in 1 
\i (00:55:53) setwindow pcb
\i (00:55:53) zoom in 26.5300 20.7837
\i (00:55:53) trapsize 1632
\i (00:55:55) zoom in 1 
\i (00:55:55) setwindow pcb
\i (00:55:55) zoom in 28.5217 20.8816
\i (00:55:55) trapsize 816
\i (00:56:27) zoom out 1 
\i (00:56:27) setwindow pcb
\i (00:56:27) zoom out 26.5627 22.4325
\i (00:56:27) trapsize 1632
\i (00:56:28) zoom out 1 
\i (00:56:28) setwindow pcb
\i (00:56:28) zoom out 27.9340 19.7553
\i (00:56:28) trapsize 3265
\i (00:56:28) zoom out 1 
\i (00:56:28) setwindow pcb
\i (00:56:28) zoom out 34.4639 15.7720
\i (00:56:28) trapsize 6530
\i (00:56:30) zoom in 1 
\i (00:56:30) setwindow pcb
\i (00:56:30) zoom in 21.5348 3.3654
\i (00:56:30) trapsize 3265
\i (00:57:00) shape global param 
\i (00:57:00) generaledit 
\i (00:57:16) setwindow form.dyn_xshape
\i (00:57:16) FORM dyn_xshape fill_update  
\t (00:57:16) Updating dynamic shape (1 of 3) Gnd, Boundary/Top @ (0.0101 0.0101) ...
\t (00:57:16) Updating dynamic shape (2 of 3) Gnd, Boundary/Top @ (0.0101 0.0101) ...
\t (00:57:16) Updating dynamic shape (3 of 3) +5V, Boundary/Top @ (95.2500 16.5100) ...
\i (00:57:23) FORM dyn_xshape done  
\i (00:57:34) setwindow pcb
\i (00:57:34) island_delete 
\i (00:57:34) setwindow cmgr
\i (00:57:34) cm expand ( row ( Design "AVRUSB500" ) )
\t (00:57:34) To delete, pick highlighted islands(s) or navigate using Options panel.
\i (00:57:41) setwindow form.mini
\i (00:57:41) FORM mini delete_all  
\i (00:57:45) FORM mini delete_all  
\w (00:57:45) No islands left to delete on this layer.
\i (00:57:49) setwindow pcb
\i (00:57:49) zoom out 1 
\i (00:57:49) setwindow pcb
\i (00:57:49) zoom out 67.1785 8.3934
\i (00:57:49) trapsize 6530
\i (00:57:49) zoom out 1 
\i (00:57:49) setwindow pcb
\i (00:57:49) zoom out 82.2949 8.2627
\i (00:57:49) trapsize 13060
\i (00:57:50) zoom in 1 
\i (00:57:50) setwindow pcb
\i (00:57:50) zoom in 34.1045 -4.0299
\i (00:57:50) trapsize 6530
\i (00:57:50) zoom in 1 
\i (00:57:50) setwindow pcb
\i (00:57:50) zoom in 74.0672 -2.9851
\i (00:57:50) trapsize 3265
\i (00:57:52) zoom in 1 
\i (00:57:52) setwindow pcb
\i (00:57:52) zoom in 77.0057 5.2425
\i (00:57:52) trapsize 1632
\i (00:57:57) zoom in 1 
\i (00:57:57) setwindow pcb
\i (00:57:57) zoom in 83.2091 17.3228
\i (00:57:57) trapsize 816
\i (00:57:58) zoom in 1 
\i (00:57:58) setwindow pcb
\i (00:57:58) zoom in 83.8948 17.0290
\i (00:57:58) trapsize 408
\i (00:58:00) roam start
\i (00:58:00) roam y -32
\i (00:58:00) roam y -32
\i (00:58:00) roam x -16
\i (00:58:00) roam y -32
\i (00:58:00) roam y -32
\i (00:58:01) roam y -16
\i (00:58:01) roam end
\i (00:58:04) drag_start grid 82.5556 17.6653
\i (00:58:04) drag_stop 82.5392 17.5592
\w (00:58:05) No highlighted island found at this location.
\i (00:58:12) setwindow form.vf_vis
\i (00:58:12) FORM vf_vis colorview_list Film: Design 
\i (00:58:16) FORM vf_vis colorview_list Last View 
\i (00:58:20) FORM vf_vis colorview_list Film: BOTTOM 
\i (00:58:22) setwindow pcb
\i (00:58:22) drag_start grid 82.7106 17.7878
\i (00:58:23) drag_stop 82.8086 17.4531
\w (00:58:23) No highlighted island found at this location.
\i (00:58:26) setwindow form.vf_vis
\i (00:58:26) FORM vf_vis colorview_list Last View 
\i (01:07:02) setwindow pcb
\i (01:07:02) roam start
\i (01:07:03) roam x -64
\i (01:07:03) roam y 16
\i (01:07:03) roam x -16
\i (01:07:03) roam y 16
\i (01:07:03) zoom out 1 
\i (01:07:03) setwindow pcb
\i (01:07:03) zoom out 86.2122 15.5432
\i (01:07:03) trapsize 816
\i (01:07:03) roam x -112
\i (01:07:03) roam y 16
\i (01:07:03) roam x -80
\i (01:07:03) roam y 16
\i (01:07:03) roam x -32
\i (01:07:03) roam end
\i (01:07:03) zoom out 1 
\i (01:07:03) setwindow pcb
\i (01:07:03) zoom out 82.4908 14.9721
\i (01:07:03) trapsize 1632
\i (01:07:09) prepopup 81.7072 17.8453
\i (01:07:10) done 
\i (01:07:10) generaledit 
\i (01:07:13) zoom out 1 
\i (01:07:13) setwindow pcb
\i (01:07:13) zoom out 65.7417 16.1149
\i (01:07:13) trapsize 3265
\i (01:07:14) setwindow form.find
\i (01:07:14) FORM find all_off  
\i (01:07:17) FORM find vias YES 
\i (01:07:20) FORM find vias NO 
\i (01:07:21) FORM find cline_segs YES 
\i (01:07:23) setwindow pcb
\i (01:07:23) drag_start grid 91.1428 13.9600
\i (01:07:23) setwindow cmgr
\i (01:07:23) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:07:23) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:07:23) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:07:23) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:07:23) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:07:23) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:07:23) setwindow pcb
\i (01:07:23) slide 
\t (01:07:23) Waiting for the destination pick.
\i (01:07:24) drag_stop grid 92.4488 16.1801
\t (01:07:24) No DRC errors detected.
\i (01:07:24) generaledit 
\i (01:07:28) setwindow form.find
\i (01:07:28) FORM find clines YES 
\i (01:07:31) FORM find cline_segs NO 
\i (01:07:41) FORM find clines NO 
\i (01:07:42) FORM find cline_segs YES 
\i (01:07:45) FORM find cline_segs NO 
\i (01:07:46) FORM find nets YES 
\i (01:07:51) FORM find nets NO 
\i (01:07:52) FORM find cline_segs YES 
\i (01:07:52) FORM find cline_segs NO 
\i (01:08:01) setwindow pcb
\i (01:08:01) zoom in 1 
\i (01:08:01) setwindow pcb
\i (01:08:01) zoom in 84.2212 16.0495
\i (01:08:01) trapsize 1632
\i (01:08:02) zoom in 1 
\i (01:08:02) setwindow pcb
\i (01:08:02) zoom in 84.2539 16.2781
\i (01:08:02) trapsize 816
\i (01:08:06) setwindow form.find
\i (01:08:06) FORM find vias YES 
\i (01:08:07) setwindow pcb
\i (01:08:07) drag_start grid 84.0091 18.3677
\i (01:08:07) setwindow cmgr
\i (01:08:07) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:08:07) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:08:07) setwindow pcb
\i (01:08:07) slide 
\t (01:08:07) Waiting for the destination pick.
\i (01:08:10) drag_stop grid 83.8948 18.3187
\t (01:08:11) No DRC errors detected.
\i (01:08:11) generaledit 
\i (01:08:11) setwindow cmgr
\i (01:08:11) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:08:15) setwindow form.mini
\i (01:08:15) FORM mini subclass BOTTOM 
\i (01:08:21) setwindow form.find
\i (01:08:21) FORM find cline_segs YES 
\i (01:08:25) FORM find vias NO 
\i (01:08:28) setwindow pcb
\i (01:08:28) drag_start grid 83.1928 17.6820
\i (01:08:28) setwindow cmgr
\i (01:08:28) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:08:28) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:08:28) setwindow pcb
\i (01:08:28) slide 
\t (01:08:28) Waiting for the destination pick.
\t (01:08:28) Start slide location has pre-existing DRC errors.
\i (01:08:29) drag_stop grid 83.7805 16.6209
\t (01:08:29) No DRC errors detected.
\i (01:08:29) generaledit 
\i (01:08:35) drag_start grid 77.3486 17.6657
\i (01:08:35) setwindow cmgr
\i (01:08:35) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:08:35) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:08:35) setwindow pcb
\i (01:08:35) slide 
\t (01:08:35) Waiting for the destination pick.
\i (01:08:36) drag_stop grid 77.3486 17.2250
\t (01:08:36) No DRC errors detected.
\i (01:08:36) generaledit 
\i (01:10:29) roam start
\i (01:10:29) roam x -32
\i (01:10:29) roam y 48
\i (01:10:29) roam x -16
\i (01:10:29) roam y 32
\i (01:10:29) roam y 32
\i (01:10:30) roam y 32
\i (01:10:30) roam x 32
\i (01:10:30) roam x 64
\i (01:10:30) roam x 80
\i (01:10:30) roam y -16
\i (01:10:30) roam x 48
\i (01:10:30) roam y -32
\i (01:10:30) roam x 32
\i (01:10:30) roam y -16
\i (01:10:30) roam y -48
\i (01:10:30) roam y -16
\i (01:10:30) roam y -16
\i (01:10:30) roam y -16
\i (01:10:30) roam y -16
\i (01:10:30) roam y -32
\i (01:10:30) roam y -64
\i (01:10:30) roam y -64
\i (01:10:30) roam y -48
\i (01:10:30) roam y -48
\i (01:10:30) roam y -16
\i (01:10:30) roam y -16
\i (01:10:31) roam x 16
\i (01:10:32) roam x 16
\i (01:10:32) roam x 16
\i (01:10:32) roam x 16
\i (01:10:32) roam x 16
\i (01:10:33) roam end
\i (01:10:37) setwindow form.mini
\i (01:10:37) FORM mini subclass TOP 
\i (01:10:39) setwindow pcb
\i (01:10:39) drag_start grid 86.9474 22.8406
\i (01:10:39) setwindow cmgr
\i (01:10:39) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:39) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:39) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:10:39) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:39) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:39) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:10:39) setwindow pcb
\i (01:10:39) slide 
\t (01:10:39) Waiting for the destination pick.
\t (01:10:39) Start slide location has pre-existing DRC errors.
\i (01:10:40) drag_stop grid 87.0290 23.2160
\t (01:10:40) DRC errors detected.
\i (01:10:40) generaledit 
\i (01:10:41) drag_start grid 85.0374 23.0691
\i (01:10:41) setwindow cmgr
\i (01:10:41) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:41) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:41) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:10:41) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:41) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:41) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:10:41) setwindow pcb
\i (01:10:41) slide 
\t (01:10:41) Waiting for the destination pick.
\t (01:10:41) Start slide location has pre-existing DRC errors.
\i (01:10:42) drag_stop grid 84.8742 23.5262
\t (01:10:42) No DRC errors detected.
\i (01:10:42) generaledit 
\i (01:10:42) setwindow cmgr
\i (01:10:42) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:42) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:42) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:10:43) setwindow pcb
\i (01:10:43) drag_start grid 84.6620 23.2160
\i (01:10:43) setwindow cmgr
\i (01:10:43) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:43) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:43) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:10:43) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:43) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:43) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:10:43) setwindow pcb
\i (01:10:43) slide 
\t (01:10:43) Waiting for the destination pick.
\t (01:10:43) Start slide location has pre-existing DRC errors.
\i (01:10:43) drag_stop grid 84.6130 24.0486
\t (01:10:43) DRC errors detected.
\i (01:10:44) generaledit 
\i (01:10:44) drag_start grid 85.1191 22.9385
\i (01:10:44) setwindow cmgr
\i (01:10:44) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:44) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:44) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:10:44) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:44) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:44) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:10:44) setwindow pcb
\i (01:10:44) slide 
\t (01:10:44) Waiting for the destination pick.
\t (01:10:44) Start slide location has pre-existing DRC errors.
\i (01:10:45) drag_stop grid 85.0374 23.6731
\t (01:10:45) No DRC errors detected.
\i (01:10:45) generaledit 
\i (01:10:45) setwindow cmgr
\i (01:10:45) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:45) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:45) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:10:46) setwindow pcb
\i (01:10:46) pick grid 85.0864 23.0528
\t (01:10:46) last pick:  85.0900 22.8600
\i (01:10:46) setwindow cmgr
\i (01:10:46) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:46) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:46) cm expand ( row ( "Net Class" "POWERNETS" ) )
\e (01:10:52) Command not found: Fmicc~D
\i (01:10:55) setwindow pcb
\i (01:10:55) pick grid 85.0701 22.8569
\t (01:10:55) last pick:  85.0900 22.8600
\i (01:10:55) setwindow cmgr
\i (01:10:55) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:55) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:55) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:10:56) setwindow pcb
\i (01:10:56) delete 
\i (01:10:56) generaledit 
\i (01:10:56) pick grid 85.2986 22.9385
\t (01:10:56) last pick:  85.0900 22.8600
\i (01:10:57) delete 
\i (01:10:57) generaledit 
\i (01:10:58) pick grid 85.1191 23.3956
\t (01:10:58) last pick:  85.0900 23.4950
\i (01:10:58) add connect 
\t (01:10:58) Pick first element.
\t (01:10:58) last pick:  85.0900 23.4180
\i (01:10:58) mouse_pos 85.1191 23.3956
\i (01:10:59) pick grid 85.4129 23.3956
\t (01:10:59) last pick:  85.7250 23.4950
\t (01:10:59) No DRC errors detected.
\t (01:10:59) Pick first element.
\i (01:10:59) generaledit 
\i (01:10:59) setwindow cmgr
\i (01:10:59) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:59) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:10:59) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:01) setwindow pcb
\i (01:11:01) pick grid 86.6046 23.3303
\t (01:11:01) last pick:  86.3600 23.4950
\i (01:11:01) setwindow cmgr
\i (01:11:01) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:01) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:01) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:02) setwindow pcb
\i (01:11:02) delete 
\i (01:11:02) generaledit 
\i (01:11:02) pick grid 87.2576 23.2323
\t (01:11:02) last pick:  86.9950 23.4950
\i (01:11:02) delete 
\i (01:11:02) generaledit 
\i (01:11:05) pick grid 88.2371 19.9348
\t (01:11:05) last pick:  88.2650 19.6850
\i (01:11:09) pick grid 87.6820 22.7100
\t (01:11:09) last pick:  87.6300 22.8600
\i (01:11:10) setwindow cmgr
\i (01:11:10) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:10) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:10) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:10) setwindow pcb
\i (01:11:10) delete 
\i (01:11:10) generaledit 
\i (01:11:11) pick grid 85.9843 23.3466
\t (01:11:11) last pick:  85.7250 23.4950
\i (01:11:13) pick grid 86.2618 23.4446
\t (01:11:13) last pick:  86.3600 23.4950
\i (01:11:13) setwindow cmgr
\i (01:11:13) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:13) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:13) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:13) setwindow pcb
\i (01:11:13) add connect 
\t (01:11:13) Pick first element.
\t (01:11:13) last pick:  86.0607 23.4050
\i (01:11:13) mouse_pos 86.3597 23.4772
\i (01:11:15) mouse_pos 87.9595 22.8079
\i (01:11:15) mouse_pos 88.0738 22.5304
\i (01:11:16) pick grid 88.0738 22.5304
\t (01:11:16) last pick:  88.2650 22.2250
\t (01:11:16) No DRC errors detected.
\t (01:11:16) Pick first element.
\i (01:11:16) generaledit 
\i (01:11:16) setwindow cmgr
\i (01:11:16) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:16) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:16) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:24) setwindow pcb
\i (01:11:24) roam start
\i (01:11:24) roam x -48
\i (01:11:24) roam x -32
\i (01:11:25) roam x -48
\i (01:11:25) roam x -32
\i (01:11:25) roam x 16
\i (01:11:25) roam y -32
\i (01:11:25) roam x 32
\i (01:11:25) roam y -16
\i (01:11:25) roam x 96
\i (01:11:25) roam y -16
\i (01:11:25) roam x 96
\i (01:11:25) roam y -16
\i (01:11:25) roam x 96
\i (01:11:25) roam x 64
\i (01:11:25) roam y -16
\i (01:11:25) roam x 32
\i (01:11:25) roam x 48
\i (01:11:25) roam x 48
\i (01:11:25) roam x 32
\i (01:11:25) roam y -16
\i (01:11:25) roam x 32
\i (01:11:25) roam x 16
\i (01:11:25) roam x 32
\i (01:11:25) roam x 16
\i (01:11:25) roam x 32
\i (01:11:25) roam x 16
\i (01:11:25) roam y -16
\i (01:11:25) roam x 16
\i (01:11:25) roam x 32
\i (01:11:25) roam x 16
\i (01:11:25) roam y -16
\i (01:11:25) roam x 16
\i (01:11:25) roam x 32
\i (01:11:25) roam y -16
\i (01:11:26) roam x 32
\i (01:11:26) roam x 16
\i (01:11:26) roam y -16
\i (01:11:26) roam x 16
\i (01:11:26) roam x 16
\i (01:11:26) roam x 16
\i (01:11:26) roam y -16
\i (01:11:26) roam x 16
\i (01:11:26) roam x 16
\i (01:11:26) roam x 32
\i (01:11:26) roam x 80
\i (01:11:26) roam x 64
\i (01:11:26) roam y -16
\i (01:11:26) roam x 16
\i (01:11:26) roam x 16
\i (01:11:26) roam y -16
\i (01:11:26) roam x 16
\i (01:11:26) roam y -32
\i (01:11:26) roam x 16
\i (01:11:26) roam y -16
\i (01:11:26) roam x 16
\i (01:11:26) roam y -32
\i (01:11:26) roam y -16
\i (01:11:26) roam y -32
\i (01:11:26) roam y -48
\i (01:11:26) roam y -32
\i (01:11:26) roam y -32
\i (01:11:26) roam y -16
\i (01:11:26) roam y -16
\i (01:11:26) roam x -16
\i (01:11:26) roam y -16
\i (01:11:26) roam y -16
\i (01:11:26) roam y -16
\i (01:11:27) roam x -16
\i (01:11:27) roam y -16
\i (01:11:27) roam x -16
\i (01:11:27) roam y -32
\i (01:11:27) roam x -16
\i (01:11:27) roam y -48
\i (01:11:27) roam x -16
\i (01:11:27) roam y -32
\i (01:11:27) roam x -32
\i (01:11:27) roam y -32
\i (01:11:27) roam x -48
\i (01:11:27) roam y -32
\i (01:11:27) roam x -64
\i (01:11:27) roam y -32
\i (01:11:27) roam x -64
\i (01:11:27) roam y -16
\i (01:11:27) roam x -64
\i (01:11:27) roam y -16
\i (01:11:27) roam x -48
\i (01:11:27) roam y -16
\i (01:11:27) roam x -32
\i (01:11:27) roam x -16
\i (01:11:27) roam x -32
\i (01:11:27) roam x -16
\i (01:11:27) roam x -16
\i (01:11:27) roam y -16
\i (01:11:27) roam x -32
\i (01:11:27) roam y -32
\i (01:11:27) roam x -96
\i (01:11:27) roam y -64
\i (01:11:27) roam x -80
\i (01:11:27) roam y -112
\i (01:11:27) roam x -32
\i (01:11:27) roam y -64
\i (01:11:27) roam x -16
\i (01:11:27) roam y -64
\i (01:11:27) roam x -32
\i (01:11:27) roam y -48
\i (01:11:27) roam y -32
\i (01:11:27) roam x -16
\i (01:11:27) roam x -16
\i (01:11:27) roam y 16
\i (01:11:27) roam x -16
\i (01:11:27) roam y 64
\i (01:11:27) roam x -32
\i (01:11:27) roam y 80
\i (01:11:27) roam x -16
\i (01:11:27) roam y 96
\i (01:11:28) roam x -16
\i (01:11:28) roam y 64
\i (01:11:28) roam y 48
\i (01:11:28) roam y 32
\i (01:11:28) roam x -16
\i (01:11:28) roam y 16
\i (01:11:28) roam y 16
\i (01:11:28) roam end
\i (01:11:28) roam start
\i (01:11:28) roam x 32
\i (01:11:28) roam y 80
\i (01:11:28) roam end
\i (01:11:29) roam start
\i (01:11:29) roam x 32
\i (01:11:29) roam y -64
\i (01:11:29) roam end
\i (01:11:33) setwindow form.mini
\i (01:11:33) FORM mini subclass BOTTOM 
\i (01:11:35) setwindow pcb
\i (01:11:35) drag_start grid 93.6731 30.9376
\i (01:11:35) setwindow cmgr
\i (01:11:35) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:35) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:35) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:35) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:35) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:35) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:35) setwindow pcb
\i (01:11:35) slide 
\t (01:11:35) Waiting for the destination pick.
\t (01:11:35) Start slide location has pre-existing DRC errors.
\i (01:11:36) drag_stop grid 94.3261 30.3009
\t (01:11:36) No DRC errors detected.
\i (01:11:36) generaledit 
\i (01:11:39) roam start
\i (01:11:39) roam x 16
\i (01:11:39) roam y 128
\i (01:11:39) roam x 16
\i (01:11:39) roam y 64
\i (01:11:39) roam y 80
\i (01:11:39) roam x -16
\i (01:11:39) roam y 48
\i (01:11:39) roam x -32
\i (01:11:39) roam y 16
\i (01:11:39) roam x -80
\i (01:11:39) roam x -96
\i (01:11:39) roam y -32
\i (01:11:39) roam x -32
\i (01:11:39) roam end
\i (01:11:39) zoom out 1 
\i (01:11:39) setwindow pcb
\i (01:11:39) zoom out 92.8243 26.9707
\i (01:11:39) trapsize 1632
\i (01:11:39) zoom out 1 
\i (01:11:39) setwindow pcb
\i (01:11:39) zoom out 92.7916 26.9706
\i (01:11:39) trapsize 3265
\i (01:11:41) zoom in 1 
\i (01:11:41) setwindow pcb
\i (01:11:41) zoom in 66.0192 17.0453
\i (01:11:41) trapsize 1632
\i (01:11:42) zoom in 1 
\i (01:11:42) setwindow pcb
\i (01:11:42) zoom in 68.5005 20.1797
\i (01:11:42) trapsize 816
\i (01:11:42) zoom in 1 
\i (01:11:42) setwindow pcb
\i (01:11:42) zoom in 68.5005 20.1797
\i (01:11:42) trapsize 408
\i (01:11:44) drag_start grid 66.5007 21.4939
\i (01:11:44) setwindow cmgr
\i (01:11:44) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:44) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:44) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:44) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:44) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:44) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:44) setwindow pcb
\i (01:11:44) slide 
\t (01:11:44) Waiting for the destination pick.
\i (01:11:45) drag_stop grid 66.5905 22.5713
\t (01:11:45) No DRC errors detected.
\i (01:11:45) generaledit 
\i (01:11:46) drag_start grid 65.9049 22.4733
\i (01:11:46) setwindow cmgr
\i (01:11:46) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:46) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:46) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:46) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:46) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:46) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:46) setwindow pcb
\i (01:11:46) slide 
\t (01:11:47) Waiting for the destination pick.
\i (01:11:47) drag_stop grid 66.2314 22.2530
\t (01:11:47) No DRC errors detected.
\i (01:11:48) generaledit 
\i (01:11:48) drag_start grid 66.6966 21.5918
\i (01:11:48) setwindow cmgr
\i (01:11:48) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:48) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:48) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:48) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:48) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:48) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:48) setwindow pcb
\i (01:11:48) slide 
\t (01:11:48) Waiting for the destination pick.
\t (01:11:49) New cline would result in DRC error(s); retaining old cline.
\i (01:11:51) drag_stop grid 66.2722 22.1387
\t (01:11:51) No DRC errors detected.
\i (01:11:51) generaledit 
\i (01:11:55) setwindow form.find
\i (01:11:55) FORM find vias YES 
\i (01:11:56) setwindow pcb
\i (01:11:56) drag_start grid 66.7129 21.5592
\i (01:11:56) setwindow cmgr
\i (01:11:56) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:56) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:56) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:56) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:56) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:56) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:11:56) setwindow pcb
\i (01:11:56) slide 
\t (01:11:56) Waiting for the destination pick.
\t (01:11:56) Start slide location has pre-existing DRC errors.
\i (01:11:57) drag_stop grid 66.7619 21.9020
\t (01:11:57) DRC errors detected.
\i (01:11:57) generaledit 
\i (01:11:57) setwindow cmgr
\i (01:11:57) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:57) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:11:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:03) setwindow form.mini
\i (01:12:03) FORM mini subclass TOP 
\i (01:12:04) setwindow form.find
\i (01:12:04) FORM find vias NO 
\i (01:12:05) setwindow pcb
\i (01:12:05) drag_start grid 66.9578 22.1550
\i (01:12:05) setwindow cmgr
\i (01:12:05) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:05) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:05) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:05) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:05) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:05) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:05) setwindow pcb
\i (01:12:05) slide 
\t (01:12:05) Waiting for the destination pick.
\t (01:12:06) Start slide location has pre-existing DRC errors.
\i (01:12:06) drag_stop grid 67.0884 22.6039
\t (01:12:07) No DRC errors detected.
\i (01:12:07) generaledit 
\i (01:12:08) roam start
\i (01:12:08) roam x -80
\i (01:12:08) roam x -144
\i (01:12:08) roam y 32
\i (01:12:08) roam x -192
\i (01:12:08) roam y 16
\i (01:12:08) roam x -224
\i (01:12:08) roam x -208
\i (01:12:08) roam x -64
\i (01:12:09) roam x -16
\i (01:12:09) roam y -32
\i (01:12:09) roam y -32
\i (01:12:09) roam x -32
\i (01:12:09) roam y -16
\i (01:12:09) roam x -80
\i (01:12:09) roam y -16
\i (01:12:09) roam x -32
\i (01:12:09) roam x -48
\i (01:12:09) roam y -16
\i (01:12:09) roam x -16
\i (01:12:09) roam y -16
\i (01:12:09) roam x -16
\i (01:12:09) roam y 16
\i (01:12:09) roam y 16
\i (01:12:09) roam y 16
\i (01:12:09) roam end
\i (01:12:13) zoom out 1 
\i (01:12:13) setwindow pcb
\i (01:12:13) zoom out 59.1951 22.2118
\i (01:12:13) trapsize 816
\i (01:12:14) zoom out 1 
\i (01:12:14) setwindow pcb
\i (01:12:14) zoom out 59.1952 22.2117
\i (01:12:14) trapsize 1632
\i (01:12:14) zoom out 1 
\i (01:12:14) setwindow pcb
\i (01:12:14) zoom out 59.1952 22.2118
\i (01:12:14) trapsize 3265
\i (01:12:15) zoom in 1 
\i (01:12:15) setwindow pcb
\i (01:12:15) zoom in 50.7064 20.5793
\i (01:12:15) trapsize 1632
\i (01:12:15) zoom in 1 
\i (01:12:15) setwindow pcb
\i (01:12:15) zoom in 49.7269 20.5793
\i (01:12:15) trapsize 816
\i (01:12:17) drag_start grid 49.6780 21.4119
\i (01:12:17) setwindow cmgr
\i (01:12:17) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:17) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:17) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:17) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:17) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:17) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:17) setwindow pcb
\i (01:12:17) slide 
\t (01:12:17) Waiting for the destination pick.
\t (01:12:17) Start slide location has pre-existing DRC errors.
\i (01:12:18) drag_stop grid 50.2004 21.4119
\t (01:12:18) No DRC errors detected.
\i (01:12:18) generaledit 
\i (01:12:18) setwindow cmgr
\i (01:12:18) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:18) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:18) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:22) setwindow pcb
\i (01:12:22) drag_start grid 49.6780 21.4282
\i (01:12:22) setwindow cmgr
\i (01:12:22) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:22) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:22) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:22) setwindow pcb
\i (01:12:22) slide 
\t (01:12:22) Waiting for the destination pick.
\t (01:12:22) Start slide location has pre-existing DRC errors.
\i (01:12:22) drag_stop grid 50.3473 21.3629
\t (01:12:22) No DRC errors detected.
\i (01:12:22) generaledit 
\i (01:12:22) setwindow cmgr
\i (01:12:22) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:22) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:22) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:23) setwindow pcb
\i (01:12:23) drag_start grid 49.6453 22.5383
\i (01:12:23) setwindow cmgr
\i (01:12:23) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:23) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:23) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:23) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:23) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:23) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:23) setwindow pcb
\i (01:12:23) slide 
\t (01:12:23) Waiting for the destination pick.
\i (01:12:23) drag_stop grid 50.2494 22.4893
\t (01:12:23) DRC errors detected.
\i (01:12:23) generaledit 
\i (01:12:24) drag_start grid 49.4495 21.7547
\i (01:12:24) setwindow cmgr
\i (01:12:24) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:24) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:24) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:24) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:24) setwindow pcb
\i (01:12:24) slide 
\t (01:12:24) Waiting for the destination pick.
\t (01:12:24) Start slide location has pre-existing DRC errors.
\i (01:12:24) drag_stop grid 50.6901 21.2976
\t (01:12:24) No DRC errors detected.
\i (01:12:24) generaledit 
\i (01:12:24) setwindow cmgr
\i (01:12:24) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:24) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:27) setwindow pcb
\i (01:12:27) pick grid 49.8576 22.0975
\t (01:12:27) last pick:  50.1650 22.2250
\i (01:12:27) setwindow cmgr
\i (01:12:27) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:27) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:27) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:12:27) setwindow pcb
\i (01:12:27) delete 
\i (01:12:27) generaledit 
\i (01:12:28) pick grid 49.6943 21.5588
\t (01:12:28) last pick:  49.5300 21.5900
\i (01:12:28) delete 
\i (01:12:28) generaledit 
\i (01:12:28) pick grid 49.5964 20.4977
\t (01:12:28) last pick:  49.5300 20.3200
\i (01:12:29) delete 
\i (01:12:29) generaledit 
\i (01:12:29) pick grid 49.7106 21.7873
\t (01:12:29) last pick:  49.5300 21.5900
\i (01:12:29) delete 
\i (01:12:29) generaledit 
\i (01:12:30) pick grid 49.6127 21.1833
\t (01:12:30) last pick:  49.5300 20.9550
\i (01:12:30) delete 
\i (01:12:30) generaledit 
\i (01:12:31) pick grid 50.1024 22.4077
\t (01:12:31) last pick:  50.1650 22.2250
\i (01:12:31) add connect 
\t (01:12:31) Pick first element.
\t (01:12:31) last pick:  50.1650 22.5602
\i (01:12:31) mouse_pos 50.1024 22.4077
\i (01:12:33) pick grid 50.2004 19.9916
\t (01:12:33) last pick:  50.1650 19.6850
\t (01:12:33) No DRC errors detected.
\t (01:12:33) Pick first element.
\i (01:12:33) generaledit 
\i (01:12:33) setwindow cmgr
\i (01:12:33) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:33) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:12:33) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:13:17) setwindow form.mini
\i (01:13:17) FORM mini subclass BOTTOM 
\i (01:13:21) setwindow pcb
\i (01:13:21) roam start
\i (01:13:21) roam x -32
\i (01:13:21) roam x -32
\i (01:13:21) roam y -16
\i (01:13:21) roam x -32
\i (01:13:21) roam x -32
\i (01:13:21) roam x -32
\i (01:13:22) roam x -32
\i (01:13:22) roam x -16
\i (01:13:22) roam y -16
\i (01:13:22) roam x -16
\i (01:13:22) roam y -16
\i (01:13:22) roam x -16
\i (01:13:22) roam y -16
\i (01:13:22) roam x -32
\i (01:13:22) roam y -16
\i (01:13:22) roam x -16
\i (01:13:22) roam x -16
\i (01:13:22) roam y -16
\i (01:13:22) roam x -32
\i (01:13:22) roam y -16
\i (01:13:22) roam x -16
\i (01:13:22) roam x -16
\i (01:13:22) roam x -32
\i (01:13:22) roam x -16
\i (01:13:22) roam y -16
\i (01:13:22) roam x -16
\i (01:13:22) roam x -16
\i (01:13:22) roam x -16
\i (01:13:22) roam x -16
\i (01:13:22) roam y -16
\i (01:13:22) roam x -32
\i (01:13:23) roam x -16
\i (01:13:23) roam y -16
\i (01:13:23) roam y -16
\i (01:13:23) roam y -16
\i (01:13:23) roam x -16
\i (01:13:23) roam x -16
\i (01:13:24) roam x -16
\i (01:13:25) roam end
\i (01:13:49) drag_start grid 34.4474 24.6525
\i (01:13:49) setwindow cmgr
\i (01:13:49) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:13:49) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:13:49) setwindow pcb
\i (01:13:49) slide 
\t (01:13:49) Waiting for the destination pick.
\i (01:13:51) drag_stop grid 34.0556 24.4566
\t (01:13:51) No DRC errors detected.
\i (01:13:51) generaledit 
\i (01:13:54) setwindow form.find
\i (01:13:54) FORM find vias YES 
\i (01:13:55) setwindow pcb
\i (01:13:55) drag_start grid 34.3168 24.8974
\i (01:13:55) setwindow cmgr
\i (01:13:55) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:13:55) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:13:55) setwindow pcb
\i (01:13:55) slide 
\t (01:13:55) Waiting for the destination pick.
\t (01:13:55) Start slide location has pre-existing DRC errors.
\i (01:13:56) drag_stop grid 33.8108 25.1096
\t (01:13:56) No DRC errors detected.
\i (01:13:56) generaledit 
\i (01:13:56) setwindow cmgr
\i (01:13:56) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:13:57) setwindow pcb
\i (01:13:57) drag_start grid 34.9372 26.6115
\i (01:13:57) setwindow cmgr
\i (01:13:57) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:13:57) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:13:57) setwindow pcb
\i (01:13:57) slide 
\t (01:13:57) Waiting for the destination pick.
\i (01:13:58) drag_stop grid 35.4596 25.7626
\t (01:13:58) No DRC errors detected.
\i (01:13:58) generaledit 
\i (01:13:58) setwindow cmgr
\i (01:13:58) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:01) setwindow pcb
\i (01:14:01) drag_start grid 31.3457 25.5014
\i (01:14:01) setwindow cmgr
\i (01:14:01) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:01) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:01) setwindow pcb
\i (01:14:01) slide 
\t (01:14:01) Waiting for the destination pick.
\t (01:14:01) Start slide location has pre-existing DRC errors.
\i (01:14:03) drag_stop grid 30.5785 26.8727
\t (01:14:03) No DRC errors detected.
\i (01:14:04) generaledit 
\i (01:14:04) setwindow cmgr
\i (01:14:04) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:12) setwindow form.find
\i (01:14:12) FORM find vias NO 
\i (01:14:13) setwindow pcb
\i (01:14:13) drag_start grid 31.0356 25.3055
\i (01:14:13) setwindow cmgr
\i (01:14:13) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:13) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:13) setwindow pcb
\i (01:14:13) slide 
\t (01:14:13) Waiting for the destination pick.
\i (01:14:14) drag_stop grid 30.4316 25.3055
\t (01:14:14) No DRC errors detected.
\i (01:14:14) generaledit 
\i (01:14:21) setwindow form.mini
\i (01:14:21) FORM mini subclass BOTTOM 
\i (01:14:26) setwindow pcb
\i (01:14:26) drag_start grid 32.7986 27.7869
\i (01:14:26) setwindow cmgr
\i (01:14:26) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:26) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:26) setwindow pcb
\i (01:14:26) slide 
\t (01:14:26) Waiting for the destination pick.
\i (01:14:28) drag_stop grid 32.5048 28.3256
\t (01:14:28) No DRC errors detected.
\i (01:14:28) generaledit 
\i (01:14:29) drag_start grid 35.2310 27.8685
\i (01:14:29) setwindow cmgr
\i (01:14:29) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:29) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:29) setwindow pcb
\i (01:14:29) slide 
\t (01:14:29) Waiting for the destination pick.
\i (01:14:30) drag_stop grid 35.1004 28.3746
\t (01:14:30) No DRC errors detected.
\i (01:14:30) generaledit 
\i (01:14:33) drag_start grid 33.3863 26.8890
\i (01:14:33) setwindow cmgr
\i (01:14:33) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:33) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:33) setwindow pcb
\i (01:14:33) slide 
\t (01:14:33) Waiting for the destination pick.
\i (01:14:33) drag_stop grid 32.5211 27.1665
\t (01:14:33) No DRC errors detected.
\i (01:14:33) generaledit 
\i (01:14:36) setwindow form.find
\i (01:14:36) FORM find vias YES 
\i (01:14:37) FORM find cline_segs NO 
\i (01:14:38) setwindow pcb
\i (01:14:38) drag_start grid 35.5412 25.9259
\i (01:14:38) setwindow cmgr
\i (01:14:38) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:38) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:38) setwindow pcb
\i (01:14:38) slide 
\t (01:14:38) Waiting for the destination pick.
\t (01:14:38) New cline would result in DRC error(s); retaining old cline.
\i (01:14:40) drag_stop grid 34.7739 25.9912
\t (01:14:40) No DRC errors detected.
\i (01:14:40) generaledit 
\i (01:14:40) setwindow cmgr
\i (01:14:40) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:45) setwindow form.find
\i (01:14:45) FORM find vias NO 
\i (01:14:45) FORM find cline_segs YES 
\i (01:14:50) setwindow pcb
\i (01:14:50) drag_start grid 36.0636 24.4566
\i (01:14:50) setwindow cmgr
\i (01:14:50) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:50) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:50) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:14:50) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:50) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:50) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:14:50) setwindow pcb
\i (01:14:50) slide 
\t (01:14:50) Waiting for the destination pick.
\i (01:14:50) drag_stop grid 35.8024 24.6852
\t (01:14:50) No DRC errors detected.
\i (01:14:50) generaledit 
\i (01:14:53) drag_start grid 34.3005 23.2486
\i (01:14:53) setwindow cmgr
\i (01:14:53) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:53) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:14:53) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:53) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:14:53) setwindow pcb
\i (01:14:53) slide 
\t (01:14:53) Waiting for the destination pick.
\t (01:14:53) Start slide location has pre-existing DRC errors.
\i (01:14:55) drag_stop grid 33.6312 23.7547
\t (01:14:55) DRC errors detected.
\i (01:14:55) generaledit 
\i (01:14:56) drag_start grid 33.7781 23.0691
\i (01:14:56) setwindow cmgr
\i (01:14:56) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:56) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:56) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:14:56) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:56) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:56) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:14:56) setwindow pcb
\i (01:14:56) slide 
\t (01:14:56) Waiting for the destination pick.
\t (01:14:56) Start slide location has pre-existing DRC errors.
\i (01:14:56) drag_stop grid 33.1088 23.6731
\t (01:14:56) No DRC errors detected.
\i (01:14:56) generaledit 
\i (01:14:57) setwindow cmgr
\i (01:14:57) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:57) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:14:57) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:14:58) setwindow pcb
\i (01:14:58) delete 
\i (01:14:58) generaledit 
\i (01:14:59) pick grid 34.2515 23.3955
\t (01:14:59) last pick:  34.2900 23.4950
\i (01:14:59) delete 
\i (01:14:59) generaledit 
\i (01:14:59) pick grid 33.9414 23.3139
\t (01:14:59) last pick:  33.6550 23.4950
\i (01:15:00) delete 
\i (01:15:00) generaledit 
\i (01:15:01) pick grid 34.8229 23.1996
\t (01:15:01) last pick:  34.9250 23.4950
\i (01:15:01) delete 
\i (01:15:01) generaledit 
\i (01:15:02) pick grid 35.2147 22.3508
\t (01:15:02) last pick:  34.9250 22.2250
\i (01:15:03) delete 
\i (01:15:03) generaledit 
\i (01:15:03) pick grid 35.0514 23.0038
\t (01:15:03) last pick:  34.9250 22.8600
\i (01:15:04) delete 
\i (01:15:04) generaledit 
\i (01:15:06) pick grid 33.7128 22.7426
\t (01:15:06) last pick:  33.6550 22.8600
\i (01:15:08) pick grid 33.6965 23.0527
\t (01:15:08) last pick:  33.6550 22.8600
\i (01:15:08) setwindow cmgr
\i (01:15:08) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:08) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:08) cm expand ( row ( "Net Class" "POWERNETS" ) )
\e (01:15:11) Command not found: 3F3
\i (01:15:13) setwindow pcb
\i (01:15:13) add connect 
\t (01:15:13) Pick first element.
\t (01:15:13) Target Symbol Pin is defined on TOP.
\t (01:15:13) last pick:  33.6170 22.9034
\i (01:15:13) mouse_pos 33.4516 22.9711
\i (01:15:14) mouse_pos 33.7618 22.5140
\i (01:15:14) mouse_pos 33.9740 23.0038
\i (01:15:15) mouse_pos 34.6107 22.9221
\i (01:15:16) mouse_pos 34.6107 23.0527
\i (01:15:18) mouse_pos 34.5943 22.9711
\i (01:15:18) mouse_pos 33.9577 22.8079
\i (01:15:18) mouse_pos 33.5006 20.6204
\i (01:15:19) mouse_pos 33.7944 21.2733
\i (01:15:20) mouse_pos 33.6149 20.5877
\i (01:15:21) mouse_pos 33.5985 21.3386
\i (01:15:22) mouse_pos 33.9740 23.0527
\i (01:15:22) mouse_pos 34.6107 23.0527
\i (01:15:23) pick grid 34.6107 23.0527
\t (01:15:23) last pick:  34.9250 22.8600
\t (01:15:23) No DRC errors detected.
\t (01:15:23) Pick first element.
\i (01:15:23) generaledit 
\i (01:15:31) island_delete 
\i (01:15:36) fillin no 
\i (01:15:36) generaledit 
\i (01:15:37) save 
\i (01:15:40) fillin yes 
\i (01:15:40) generaledit 
\i (01:15:41) zoom out 1 
\i (01:15:41) setwindow pcb
\i (01:15:41) zoom out 37.9409 20.9632
\i (01:15:41) trapsize 1632
\i (01:15:41) zoom out 1 
\i (01:15:41) setwindow pcb
\i (01:15:41) zoom out 37.9409 20.9958
\i (01:15:41) trapsize 3265
\i (01:15:42) zoom in 1 
\i (01:15:42) setwindow pcb
\i (01:15:42) zoom in 33.2394 32.2271
\i (01:15:42) trapsize 1632
\i (01:15:42) zoom in 1 
\i (01:15:42) setwindow pcb
\i (01:15:42) zoom in 33.2721 33.8270
\i (01:15:42) trapsize 816
\i (01:15:42) zoom in 1 
\i (01:15:42) setwindow pcb
\i (01:15:42) zoom in 33.2721 33.8270
\i (01:15:42) trapsize 408
\i (01:15:42) zoom in 1 
\i (01:15:42) setwindow pcb
\i (01:15:42) zoom in 33.2721 33.8271
\i (01:15:42) trapsize 204
\i (01:15:44) zoom out 1 
\i (01:15:44) setwindow pcb
\i (01:15:44) zoom out 32.4151 32.5987
\i (01:15:44) trapsize 408
\i (01:15:44) zoom out 1 
\i (01:15:44) setwindow pcb
\i (01:15:44) zoom out 32.4070 32.6068
\i (01:15:44) trapsize 816
\i (01:15:44) zoom out 1 
\i (01:15:44) setwindow pcb
\i (01:15:44) zoom out 32.8477 31.5946
\i (01:15:44) trapsize 1632
\i (01:15:44) zoom out 1 
\i (01:15:44) setwindow pcb
\i (01:15:44) zoom out 31.4438 30.2887
\i (01:15:44) trapsize 3265
\i (01:15:44) zoom in 1 
\i (01:15:44) setwindow pcb
\i (01:15:44) zoom in 33.2069 28.2644
\i (01:15:44) trapsize 1632
\i (01:15:44) zoom in 1 
\i (01:15:44) setwindow pcb
\i (01:15:44) zoom in 43.9812 41.2589
\i (01:15:44) trapsize 816
\i (01:15:45) zoom in 1 
\i (01:15:45) setwindow pcb
\i (01:15:45) zoom in 38.6104 34.9902
\i (01:15:45) trapsize 408
\i (01:15:46) zoom out 1 
\i (01:15:46) setwindow pcb
\i (01:15:46) zoom out 37.2636 35.7738
\i (01:15:46) trapsize 816
\i (01:15:46) roam start
\i (01:15:46) roam x 48
\i (01:15:46) roam y -16
\i (01:15:46) zoom out 1 
\i (01:15:46) setwindow pcb
\i (01:15:46) zoom out 37.6960 35.9166
\i (01:15:46) trapsize 1632
\i (01:15:46) zoom out 1 
\i (01:15:46) setwindow pcb
\i (01:15:46) zoom out 37.6959 35.9166
\i (01:15:46) trapsize 3265
\i (01:15:46) roam x -16
\i (01:15:46) roam x -96
\i (01:15:46) roam y 48
\i (01:15:46) roam x -80
\i (01:15:46) roam y 16
\i (01:15:46) roam x -16
\i (01:15:46) roam y 16
\i (01:15:46) roam x 32
\i (01:15:46) roam y -16
\i (01:15:46) roam x 16
\i (01:15:46) roam y -16
\i (01:15:47) roam end
\i (01:15:47) zoom in 1 
\i (01:15:47) setwindow pcb
\i (01:15:47) zoom in 27.7706 31.7538
\i (01:15:47) trapsize 1632
\i (01:15:47) zoom in 1 
\i (01:15:47) setwindow pcb
\i (01:15:47) zoom in 27.7707 31.5579
\i (01:15:47) trapsize 816
\i (01:15:47) zoom in 1 
\i (01:15:47) setwindow pcb
\i (01:15:47) zoom in 28.0482 31.4763
\i (01:15:47) trapsize 408
\i (01:15:49) drag_start grid 32.3008 33.4107
\i (01:15:49) setwindow cmgr
\i (01:15:49) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:49) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:49) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:15:49) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:49) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:49) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:15:49) setwindow pcb
\i (01:15:49) slide 
\t (01:15:49) Waiting for the destination pick.
\t (01:15:49) Start slide location has pre-existing DRC errors.
\i (01:15:49) drag_stop grid 31.6641 33.7944
\t (01:15:49) No DRC errors detected.
\i (01:15:49) generaledit 
\i (01:15:49) setwindow cmgr
\i (01:15:49) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:49) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:49) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:15:50) setwindow pcb
\i (01:15:50) drag_start grid 33.0925 33.6475
\i (01:15:50) setwindow cmgr
\i (01:15:50) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:50) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:50) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:15:50) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:50) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:50) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:15:50) setwindow pcb
\i (01:15:50) slide 
\t (01:15:50) Waiting for the destination pick.
\t (01:15:50) Start slide location has pre-existing DRC errors.
\i (01:15:51) drag_stop grid 32.9701 34.2841
\t (01:15:51) No DRC errors detected.
\i (01:15:51) generaledit 
\i (01:15:51) setwindow cmgr
\i (01:15:51) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:51) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:51) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:15:53) setwindow pcb
\i (01:15:53) drag_start grid 33.2395 33.7536
\i (01:15:53) setwindow cmgr
\i (01:15:53) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:53) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:15:53) setwindow pcb
\i (01:15:53) slide 
\t (01:15:53) Waiting for the destination pick.
\t (01:15:53) Start slide location has pre-existing DRC errors.
\i (01:15:53) drag_stop grid 33.1497 34.5616
\t (01:15:53) No DRC errors detected.
\i (01:15:53) generaledit 
\i (01:15:53) setwindow cmgr
\i (01:15:53) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:53) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:53) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:15:54) setwindow pcb
\i (01:15:54) drag_start grid 33.1415 33.7291
\i (01:15:54) setwindow cmgr
\i (01:15:54) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:54) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:54) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:15:54) setwindow pcb
\i (01:15:54) slide 
\t (01:15:54) Waiting for the destination pick.
\t (01:15:54) Start slide location has pre-existing DRC errors.
\i (01:15:54) drag_stop grid 32.8395 35.0024
\t (01:15:54) No DRC errors detected.
\i (01:15:54) generaledit 
\i (01:15:54) setwindow cmgr
\i (01:15:54) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:54) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:54) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:15:55) setwindow pcb
\i (01:15:55) pick grid 32.3416 33.4189
\t (01:15:55) last pick:  32.3850 33.6550
\i (01:15:55) setwindow cmgr
\i (01:15:55) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:55) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:15:55) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:15:56) setwindow pcb
\i (01:15:56) delete 
\i (01:15:56) generaledit 
\i (01:15:56) pick grid 33.2884 33.8025
\t (01:15:56) last pick:  33.0200 33.6550
\i (01:15:56) delete 
\i (01:15:57) generaledit 
\i (01:15:58) pick grid 31.9335 32.9128
\t (01:15:58) last pick:  31.7500 33.0200
\i (01:15:59) add connect 
\t (01:15:59) Pick first element.
\t (01:15:59) last pick:  32.0170 32.9872
\i (01:15:59) mouse_pos 31.9335 32.9128
\i (01:16:00) pick grid 32.0641 33.9739
\t (01:16:00) last pick:  31.7500 34.2900
\t (01:16:00) No DRC errors detected.
\t (01:16:00) Pick first element.
\i (01:16:00) generaledit 
\i (01:16:00) setwindow cmgr
\i (01:16:00) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:16:00) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:16:00) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:16:03) setwindow pcb
\i (01:16:03) pick grid 34.2761 33.7128
\t (01:16:03) last pick:  34.2900 33.6550
\i (01:16:03) setwindow cmgr
\i (01:16:03) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:16:03) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:16:03) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:16:03) setwindow pcb
\i (01:16:03) add connect 
\t (01:16:03) Pick first element.
\t (01:16:03) last pick:  34.3280 33.7060
\i (01:16:03) mouse_pos 34.2597 33.7454
\i (01:16:05) mouse_pos 32.0641 34.0392
\i (01:16:06) mouse_pos 32.7252 34.5861
\i (01:16:07) pick grid 33.9577 34.1943
\t (01:16:07) last pick:  33.6550 34.2900
\t (01:16:07) No DRC errors detected.
\t (01:16:07) Pick first element.
\i (01:16:07) generaledit 
\i (01:16:07) setwindow cmgr
\i (01:16:07) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:16:07) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:16:07) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:16:08) setwindow pcb
\i (01:16:08) pick grid 31.9743 34.1454
\t (01:16:08) last pick:  31.7500 34.2900
\i (01:16:08) setwindow cmgr
\i (01:16:08) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:16:08) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:16:08) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:16:09) setwindow pcb
\i (01:16:09) save 
\i (01:16:10) fillin no 
\i (01:16:11) fillin "menu_cancel"
\i (01:16:11) generaledit 
\i (01:16:12) pick grid 31.9008 34.2351
\t (01:16:12) last pick:  31.7500 34.2900
\i (01:16:12) setwindow cmgr
\i (01:16:12) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:16:12) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:16:12) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:16:12) setwindow pcb
\i (01:16:12) delete 
\i (01:16:12) generaledit 
\i (01:16:13) pick grid 31.9825 34.1127
\t (01:16:13) last pick:  31.7500 34.2900
\i (01:16:14) add connect 
\t (01:16:14) Pick first element.
\t (01:16:14) last pick:  32.0170 34.0230
\i (01:16:14) mouse_pos 31.9825 34.1127
\i (01:16:15) pick grid 33.3456 34.1780
\t (01:16:15) last pick:  33.6550 34.2900
\t (01:16:15) No DRC errors detected.
\t (01:16:15) Pick first element.
\i (01:16:16) generaledit 
\i (01:16:16) setwindow cmgr
\i (01:16:16) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:16:16) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:16:16) cm expand ( row ( "Net Class" "POWERNETS" ) )
\i (01:16:16) setwindow pcb
\i (01:16:16) zoom out 1 
\i (01:16:16) setwindow pcb
\i (01:16:16) zoom out 33.9414 33.6883
\i (01:16:16) trapsize 816
\i (01:16:16) zoom out 1 
\i (01:16:16) setwindow pcb
\i (01:16:16) zoom out 33.9088 33.6882
\i (01:16:16) trapsize 1632
\i (01:16:16) zoom out 1 
\i (01:16:16) setwindow pcb
\i (01:16:16) zoom out 33.9089 33.6883
\i (01:16:16) trapsize 3265
\i (01:16:17) zoom out 1 
\i (01:16:17) setwindow pcb
\i (01:16:17) zoom out 34.6272 31.4681
\i (01:16:17) trapsize 6530
\i (01:16:17) zoom out 1 
\i (01:16:17) setwindow pcb
\i (01:16:17) zoom out 82.2949 29.6398
\i (01:16:17) trapsize 13060
\i (01:16:17) zoom out 1 
\i (01:16:17) setwindow pcb
\i (01:16:17) zoom out 215.1119 27.5746
\i (01:16:17) trapsize 13060
\i (01:16:17) zoom out 1 
\i (01:16:17) setwindow pcb
\i (01:16:17) zoom out 215.3731 26.2687
\i (01:16:17) trapsize 13060
\i (01:16:17) zoom in 1 
\i (01:16:17) setwindow pcb
\i (01:16:17) zoom in 117.4254 -16.0448
\i (01:16:17) trapsize 6530
\i (01:16:17) zoom in 1 
\i (01:16:17) setwindow pcb
\i (01:16:17) zoom in 117.4254 -15.9142
\i (01:16:17) trapsize 3265
\i (01:16:19) zoom in 1 
\i (01:16:19) setwindow pcb
\i (01:16:19) zoom in 96.8564 25.4198
\i (01:16:19) trapsize 1632
\i (01:16:19) zoom in 1 
\i (01:16:19) setwindow pcb
\i (01:16:19) zoom in 96.8565 25.4199
\i (01:16:19) trapsize 816
\i (01:16:23) zoom in 1 
\i (01:16:23) setwindow pcb
\i (01:16:23) zoom in 93.1345 20.6368
\i (01:16:23) trapsize 408
\i (01:16:24) zoom in 1 
\i (01:16:24) setwindow pcb
\i (01:16:24) zoom in 93.6732 20.6042
\i (01:16:24) trapsize 204
\i (01:16:25) zoom out 1 
\i (01:16:25) setwindow pcb
\i (01:16:25) zoom out 94.1262 20.5920
\i (01:16:25) trapsize 408
\i (01:16:27) setwindow form.find
\i (01:16:27) FORM find cline_segs NO 
\i (01:16:28) FORM find vias YES 
\i (01:16:30) setwindow pcb
\i (01:16:30) drag_start grid 96.4525 21.5959
\i (01:16:31) drag_stop 96.5015 21.0572
\i (01:16:34) setwindow form.mini
\i (01:16:34) FORM mini subclass BOTTOM 
\i (01:16:35) setwindow pcb
\i (01:16:35) drag_start grid 96.5015 21.5714
\i (01:16:36) drag_stop 96.5341 20.9592
\i (01:16:37) drag_start grid 96.6402 21.6122
\i (01:16:38) drag_stop 96.6239 21.0082
\i (01:16:38) pick grid 96.2811 21.4653
\t (01:16:38) last pick:  96.5200 21.5900
\i (01:16:39) prepopup 97.4075 21.0980
\i (01:16:39) pick grid 96.5668 21.4653
\t (01:16:39) last pick:  96.5200 21.5900
\i (01:16:41) setwindow form.find
\i (01:16:41) FORM find vias NO 
\i (01:16:42) FORM find other_segs YES 
\i (01:16:44) setwindow pcb
\i (01:16:44) drag_start grid 96.5178 22.6406
\i (01:16:44) drag_stop 96.5423 22.9345
\i (01:16:45) pick grid 97.0891 21.2041
\t (01:16:45) last pick:  97.1550 20.9550
\i (01:16:45) prepopup 97.0891 21.1959
\i (01:16:46) pick grid 95.8974 21.5551
\t (01:16:46) last pick:  95.8850 21.5900
\i (01:16:48) zoom out 1 
\i (01:16:48) setwindow pcb
\i (01:16:48) zoom out 98.1584 20.0777
\i (01:16:48) trapsize 816
\i (01:16:49) zoom out 1 
\i (01:16:49) setwindow pcb
\i (01:16:49) zoom out 98.1585 20.0777
\i (01:16:49) trapsize 1632
\i (01:16:50) zoom in 1 
\i (01:16:50) setwindow pcb
\i (01:16:50) zoom in 83.8907 21.2857
\i (01:16:50) trapsize 816
\i (01:16:51) done 
\i (01:16:51) generaledit 
\i (01:16:53) pick grid 96.1178 21.4489
\t (01:16:53) last pick:  95.8850 21.5900
\i (01:16:53) pick grid 96.5096 21.5306
\t (01:16:53) last pick:  96.5200 21.5900
\i (01:16:53) pick grid dbl 96.5096 21.5306
\t (01:16:53) last pick:  96.5200 21.5900
\i (01:16:55) zoom in 1 
\i (01:16:55) setwindow pcb
\i (01:16:55) zoom in 95.7750 21.8081
\i (01:16:55) trapsize 408
\i (01:16:55) pick grid 95.9872 22.6243
\t (01:16:55) last pick:  95.8850 22.8600
\i (01:16:56) pick grid 96.7871 22.6896
\t (01:16:56) last pick:  96.5200 22.8600
\i (01:16:56) zoom out 1 
\i (01:16:56) setwindow pcb
\i (01:16:56) zoom out 96.9830 22.2733
\i (01:16:56) trapsize 816
\i (01:16:56) zoom out 1 
\i (01:16:56) setwindow pcb
\i (01:16:56) zoom out 96.9832 22.2407
\i (01:16:56) trapsize 1632
\i (01:16:56) zoom out 1 
\i (01:16:56) setwindow pcb
\i (01:16:56) zoom out 96.9831 22.2408
\i (01:16:56) trapsize 3265
\i (01:16:56) zoom out 1 
\i (01:16:56) setwindow pcb
\i (01:16:56) zoom out 96.9832 22.2407
\i (01:16:56) trapsize 6530
\i (01:16:57) prepopup 57.7426 -19.6809
\i (01:16:58) pick grid 68.5822 -13.8040
\t (01:16:58) last pick:  68.5800 -13.9700
\i (01:17:06) zoom in 1 
\i (01:17:06) setwindow pcb
\i (01:17:06) zoom in 98.7501 18.5841
\i (01:17:06) trapsize 3265
\i (01:17:06) zoom in 1 
\i (01:17:06) setwindow pcb
\i (01:17:06) zoom in 98.7502 18.5841
\i (01:17:06) trapsize 1632
\i (01:17:10) setwindow form.find
\i (01:17:10) FORM find pins YES 
\i (01:17:11) FORM find pins NO 
\i (01:17:11) FORM find vias YES 
\i (01:17:13) setwindow pcb
\i (01:17:13) drag_start grid 96.5301 22.0776
\i (01:17:13) drag_stop 96.5301 21.0654
\i (01:17:13) zoom in 1 
\i (01:17:13) setwindow pcb
\i (01:17:13) zoom in 96.1056 20.4125
\i (01:17:13) trapsize 816
\i (01:17:14) zoom in 1 
\i (01:17:14) setwindow pcb
\i (01:17:14) zoom in 96.1057 20.4125
\i (01:17:14) trapsize 408
\i (01:17:15) roam start
\i (01:17:15) roam x 32
\i (01:17:15) roam y -96
\i (01:17:15) roam y -32
\i (01:17:15) roam x 16
\i (01:17:15) roam y -32
\i (01:17:15) roam y -32
\i (01:17:15) roam y -32
\i (01:17:15) roam y -32
\i (01:17:15) roam end
\i (01:17:29) pick grid 96.8070 21.3710
\t (01:17:29) last pick:  96.5200 21.5900
\i (01:17:31) pick grid 99.1169 21.5506
\t (01:17:31) last pick:  99.0600 21.5900
\i (01:17:48) pick grid 98.5863 21.8363
\t (01:17:48) last pick:  98.4250 21.5900
\i (01:17:49) zoom in 1 
\i (01:17:49) setwindow pcb
\i (01:17:49) zoom in 98.7822 21.8281
\i (01:17:49) trapsize 204
\i (01:17:49) zoom out 1 
\i (01:17:49) setwindow pcb
\i (01:17:49) zoom out 98.5741 21.8240
\i (01:17:49) trapsize 408
\i (01:17:50) zoom out 1 
\i (01:17:50) setwindow pcb
\i (01:17:50) zoom out 98.3538 21.8649
\i (01:17:50) trapsize 816
\i (01:17:51) zoom in 1 
\i (01:17:51) setwindow pcb
\i (01:17:51) zoom in 97.2111 22.4036
\i (01:17:51) trapsize 408
\i (01:17:51) zoom in 1 
\i (01:17:51) setwindow pcb
\i (01:17:51) zoom in 97.2111 22.4036
\i (01:17:51) trapsize 204
\i (01:17:52) zoom out 1 
\i (01:17:52) setwindow pcb
\i (01:17:52) zoom out 97.2112 22.4077
\i (01:17:52) trapsize 408
\i (01:17:52) zoom out 1 
\i (01:17:52) setwindow pcb
\i (01:17:52) zoom out 97.2111 22.4077
\i (01:17:52) trapsize 816
\i (01:17:52) zoom out 1 
\i (01:17:52) setwindow pcb
\i (01:17:52) zoom out 97.2112 22.4077
\i (01:17:52) trapsize 1632
\i (01:17:52) zoom out 1 
\i (01:17:52) setwindow pcb
\i (01:17:52) zoom out 97.4724 26.9787
\i (01:17:52) trapsize 3265
\i (01:17:52) zoom out 1 
\i (01:17:52) setwindow pcb
\i (01:17:52) zoom out 97.4725 26.9787
\i (01:17:52) trapsize 6530
\i (01:17:54) zoom in 1 
\i (01:17:54) setwindow pcb
\i (01:17:54) zoom in 101.3621 35.2799
\i (01:17:54) trapsize 3265
\i (01:17:55) zoom in 1 
\i (01:17:55) setwindow pcb
\i (01:17:55) zoom in 97.3789 15.9516
\i (01:17:55) trapsize 1632
\i (01:17:56) zoom in 1 
\i (01:17:56) setwindow pcb
\i (01:17:56) zoom in 97.4442 20.7837
\i (01:17:56) trapsize 816
\i (01:17:57) zoom in 1 
\i (01:17:57) setwindow pcb
\i (01:17:57) zoom in 98.5380 21.0123
\i (01:17:57) trapsize 408
\i (01:18:00) setwindow form.find
\i (01:18:00) FORM find vias NO 
\i (01:18:01) setwindow pcb
\i (01:18:01) pick grid 96.3831 21.6082
\t (01:18:01) last pick:  96.5200 21.5900
\i (01:18:01) prepopup 96.4076 21.6082
\i (01:18:02) pick grid 96.5382 21.8530
\t (01:18:02) last pick:  96.5200 21.5900
\i (01:18:05) setwindow form.mini
\i (01:18:05) FORM mini subclass TOP 
\i (01:18:18) setwindow pcb
\i (01:18:18) pick grid 96.4158 21.9836
\t (01:18:18) last pick:  96.5200 22.2250
\i (01:18:21) setwindow form.find
\i (01:18:21) FORM find vias YES 
\i (01:18:23) setwindow pcb
\i (01:18:23) pick grid 96.4076 21.6816
\t (01:18:23) last pick:  96.5200 21.5900
\i (01:18:28) setwindow form.find
\i (01:18:28) FORM find other_segs NO 
\i (01:18:28) FORM find cline_segs YES 
\i (01:18:29) setwindow pcb
\i (01:18:29) prepopup 98.4809 19.5186
\i (01:18:31) setwindow form.find
\i (01:18:31) FORM find cline_segs NO 
\i (01:18:31) setwindow pcb
\i (01:18:31) zoom out 1 
\i (01:18:31) setwindow pcb
\i (01:18:31) zoom out 96.9545 20.0573
\i (01:18:31) trapsize 816
\i (01:18:32) prepopup 97.1015 21.3797
\i (01:18:33) pick grid 99.9746 23.2081
\t (01:18:33) last pick:  99.6950 23.4950
\i (01:18:35) setwindow form.find
\i (01:18:35) FORM find all_off  
\i (01:18:36) FORM find vias YES 
\i (01:18:37) setwindow pcb
\i (01:18:37) zoom out 1 
\i (01:18:37) setwindow pcb
\i (01:18:37) zoom out 98.9299 21.7388
\i (01:18:37) trapsize 1632
\i (01:18:37) zoom out 1 
\i (01:18:37) setwindow pcb
\i (01:18:37) zoom out 98.9298 21.7389
\i (01:18:37) trapsize 3265
\t (01:18:38) Pick to complete the window.
\i (01:18:38) pick 109.9000 25.7874
\t (01:18:38) last pick:  109.9000 25.7874
\i (01:18:38) setwindow pcb
\i (01:18:38) zoom points
\i (01:18:38) pick 96.1220 21.0206
\i (01:18:38) pick 109.9000 28.2231
\i (01:18:38) trapsize 448
\i (01:18:38) generaledit 
\i (01:18:39) zoom out 1 
\i (01:18:39) setwindow pcb
\i (01:18:39) zoom out 107.4992 25.9746
\i (01:18:39) trapsize 896
\i (01:18:39) zoom out 1 
\i (01:18:39) setwindow pcb
\i (01:18:39) zoom out 107.4991 25.9746
\i (01:18:39) trapsize 1792
\i (01:18:39) zoom out 1 
\i (01:18:39) setwindow pcb
\i (01:18:39) zoom out 107.4274 25.9746
\i (01:18:39) trapsize 3583
\i (01:18:40) pick grid 105.0625 19.7395
\t (01:18:40) last pick:  104.7750 19.6850
\i (01:18:40) zoom in 1 
\i (01:18:40) setwindow pcb
\i (01:18:40) zoom in 103.1992 17.5895
\i (01:18:40) trapsize 1792
\i (01:18:40) zoom in 1 
\i (01:18:40) setwindow pcb
\i (01:18:40) zoom in 102.0525 17.9120
\i (01:18:40) trapsize 896
\i (01:18:41) zoom out 1 
\i (01:18:41) setwindow pcb
\i (01:18:41) zoom out 98.1825 18.5392
\i (01:18:41) trapsize 1792
\i (01:18:44) zoom out 1 
\i (01:18:44) setwindow pcb
\i (01:18:44) zoom out 91.3025 15.7083
\i (01:18:44) trapsize 3583
\i (01:18:44) zoom in 1 
\i (01:18:44) setwindow pcb
\i (01:18:44) zoom in 91.3026 15.7082
\i (01:18:44) trapsize 1792
\i (01:18:45) zoom in 1 
\i (01:18:45) setwindow pcb
\i (01:18:45) zoom in 91.3026 15.7083
\i (01:18:45) trapsize 896
\i (01:18:47) setwindow form.find
\i (01:18:47) FORM find name_type Symbol (or Pin) 
\i (01:18:48) setwindow pcb
\i (01:18:48) pick grid 97.8064 15.6187
\t (01:18:48) last pick:  97.7900 15.8750
\i (01:18:55) zoom in 1 
\i (01:18:55) setwindow pcb
\i (01:18:55) zoom in 99.3114 20.0621
\i (01:18:55) trapsize 448
\i (01:18:55) zoom out 1 
\i (01:18:55) setwindow pcb
\i (01:18:55) zoom out 99.3114 20.0621
\i (01:18:55) trapsize 896
\i (01:18:55) zoom out 1 
\i (01:18:55) setwindow pcb
\i (01:18:55) zoom out 99.3114 20.0621
\i (01:18:55) trapsize 1792
\i (01:19:19) setwindow form.find
\i (01:19:19) FORM find all_on  
\i (01:19:32) setwindow pcb
\i (01:19:32) trapsize 1757
\i (01:19:35) trapsize 1836
\i (01:19:37) setwindow form.vf_vis
\i (01:19:37) FORM vf_vis 1 all_colorvisible NO 
\i (01:19:39) setwindow pcb
\i (01:19:39) zoom in 1 
\i (01:19:39) setwindow pcb
\i (01:19:39) zoom in 96.7139 22.5770
\i (01:19:39) trapsize 918
\i (01:19:42) slide 
\t (01:19:42) Pick element to slide.
\i (01:19:43) pick grid 98.6783 22.7239
\t (01:19:43) last pick:  98.4250 22.8600
\t (01:19:43) last pick:  98.6783 22.6316
\t (01:19:43) Waiting for the destination pick.
\i (01:19:44) pick grid 98.7884 23.1829
\t (01:19:44) last pick:  99.0600 23.4950
\t (01:19:44) No DRC errors detected.
\t (01:19:44) Pick another element to slide.
\i (01:19:45) pick grid 95.5757 22.5403
\t (01:19:45) last pick:  95.8850 22.2250
\t (01:19:45) last pick:  95.5704 22.5454
\t (01:19:45) Waiting for the destination pick.
\i (01:19:45) pick grid 95.4839 22.5954
\t (01:19:45) last pick:  95.2500 22.8600
\t (01:19:45) No DRC errors detected.
\t (01:19:45) Pick another element to slide.
\i (01:20:05) setwindow form.vf_vis
\i (01:20:05) FORM vf_vis 1 all_colorvisible YES 
\i (01:20:07) setwindow pcb
\i (01:20:07) trapsize 937
\i (01:20:10) trapsize 848
\i (01:20:13) trapsize 889
\i (01:20:20) zoom out 1 
\i (01:20:20) setwindow pcb
\i (01:20:20) zoom out 82.8394 18.4925
\i (01:20:20) trapsize 1778
\i (01:20:55) enved 
\i (01:21:07) setwindow form.prfedit
\i (01:21:07) FORM prfedit treelist  Shape_fill Display 
\i (01:21:27) FORM prfedit no_etch_shape_display YES 
\i (01:21:27) FORM prfedit no_shape_fill YES 
\i (01:21:28) FORM prfedit favorite.no_shape_fill YES 
\i (01:21:29) FORM prfedit favorite.no_etch_shape_display YES 
\i (01:21:31) FORM prfedit done  
\i (01:21:32) setwindow pcb
\i (01:21:32) redraw 
\i (01:21:34) zoom out 1 
\i (01:21:34) setwindow pcb
\i (01:21:34) zoom out 114.3777 11.1679
\i (01:21:34) trapsize 3556
\i (01:21:34) zoom out 1 
\i (01:21:34) setwindow pcb
\i (01:21:34) zoom out 114.3777 11.1679
\i (01:21:34) trapsize 7111
\i (01:21:35) zoom in 1 
\i (01:21:35) setwindow pcb
\i (01:21:35) zoom in 43.8686 -7.0370
\i (01:21:35) trapsize 3556
\i (01:22:01) setwindow form.mini
\i (01:22:01) FORM mini subcolor 0 
\i (01:22:02) FORM mini subcolor 1 
\i (01:22:13) setwindow pcb
\i (01:22:13) zoom out 1 
\i (01:22:13) setwindow pcb
\i (01:22:13) zoom out 40.6685 6.4745
\i (01:22:13) trapsize 7111
\i (01:22:14) zoom in 1 
\i (01:22:14) setwindow pcb
\i (01:22:14) zoom in 110.0745 21.5503
\i (01:22:14) trapsize 3556
\i (01:22:16) zoom in 1 
\i (01:22:16) setwindow pcb
\i (01:22:16) zoom in 70.3225 22.6170
\i (01:22:16) trapsize 1778
\i (01:22:17) zoom in 1 
\i (01:22:17) setwindow pcb
\i (01:22:17) zoom in 75.7271 22.8659
\i (01:22:17) trapsize 889
\i (01:22:18) zoom in 1 
\i (01:22:18) setwindow pcb
\i (01:22:18) zoom in 75.6560 23.2926
\i (01:22:18) trapsize 444
\i (01:22:23) drag_start grid 71.8604 24.6349
\i (01:22:24) drag_stop 71.9226 25.0082
\i (01:22:24) setwindow cmgr
\i (01:22:24) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:22:24) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:22:24) cm expand ( row ( "Net Class" "POWERNETS" ) )
\t (01:22:24) last pick:  71.9226 24.6636
\t (01:22:24) Waiting for the destination pick.
\i (01:22:26) setwindow pcb
\i (01:22:26) pick grid 71.9048 24.9371
\t (01:22:26) last pick:  71.7550 24.7650
\t (01:22:26) No DRC errors detected.
\t (01:22:26) Pick another element to slide.
\i (01:22:27) zoom out 1 
\i (01:22:27) setwindow pcb
\i (01:22:27) zoom out 72.5982 23.9149
\i (01:22:27) trapsize 889
\i (01:22:27) zoom out 1 
\i (01:22:27) setwindow pcb
\i (01:22:27) zoom out 72.5982 23.9149
\i (01:22:27) trapsize 1778
\i (01:22:27) zoom out 1 
\i (01:22:27) setwindow pcb
\i (01:22:27) zoom out 72.5982 23.9149
\i (01:22:27) trapsize 3556
\i (01:22:28) zoom in 1 
\i (01:22:28) setwindow pcb
\i (01:22:28) zoom in 82.9805 -0.0501
\i (01:22:28) trapsize 1778
\i (01:22:29) zoom out 1 
\i (01:22:29) setwindow pcb
\i (01:22:29) zoom out 82.6605 0.0566
\i (01:22:29) trapsize 3556
\i (01:22:29) zoom out 1 
\i (01:22:29) setwindow pcb
\i (01:22:29) zoom out 82.0204 0.3410
\i (01:22:29) trapsize 7111
\i (01:22:29) zoom out 1 
\i (01:22:29) setwindow pcb
\i (01:22:29) zoom out 75.0513 3.0433
\i (01:22:29) trapsize 13060
\i (01:22:32) status 
\i (01:22:34) setwindow form.status
\i (01:22:34) FORM status done  
\i (01:22:35) setwindow pcb
\i (01:22:35) zoom in 1 
\i (01:22:35) setwindow pcb
\i (01:22:35) zoom in 23.1343 -5.0746
\i (01:22:35) trapsize 6530
\i (01:22:36) zoom in 1 
\i (01:22:36) setwindow pcb
\i (01:22:36) zoom in -0.6343 -1.6791
\i (01:22:36) trapsize 3265
\i (01:22:37) zoom out 1 
\i (01:22:37) setwindow pcb
\i (01:22:37) zoom out 31.6232 -2.4627
\i (01:22:37) trapsize 6530
\i (01:22:39) zoom in 1 
\i (01:22:39) setwindow pcb
\i (01:22:39) zoom in 42.0710 6.4179
\i (01:22:39) trapsize 3265
\i (01:23:07) save 
\i (01:23:09) fillin yes 
\i (01:23:09) generaledit 
\i (01:23:10) redraw 
\i (01:34:08) setwindow cmgr
\i (01:34:08) cm select ( worksheet 55:Physical 68:Region "69:All Layers" "70:All Layers" )
\i (01:34:08) cm select ( worksheet 55:Physical 68:Region "69:All Layers" "70:All Layers" )
\i (01:34:08) cm select ( worksheet 55:Physical 68:Region "69:All Layers" "70:All Layers" )
\i (01:34:08) cm select ( worksheet 55:Physical 68:Region "69:All Layers" "70:All Layers" )
\i (01:34:08) cm select ( worksheet 55:Physical 68:Region "69:All Layers" "70:All Layers" )
\i (01:34:10) cm select ( worksheet 55:Physical 68:Region "69:All Layers" "70:All Layers" )
\i (01:34:12) cm newView ( worksheet 78:Spacing 126:Region "127:All Layers" 128:Line )
\i (01:34:34) cm select ( frame ( workbook 78:Spacing "79:Spacing Constraint Set" "80:All Layers" ) )
\i (01:34:38) cm startUndoBlock 1
\i (01:34:38) cm create "Spacing CSet" ( Design "AVRUSB500" ) "MIN"
\i (01:34:38) cm copy "Spacing CSet" ( Design "AVRUSB500" ) ( "Spacing CSet" "MIN" ) ( "Spacing CSet" "DEFAULT" )
\i (01:34:38) cm endUndoBlock
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) LINE_TO_LINE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) LINE_TO_THRUPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) LINE_TO_SMDPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) LINE_TO_TESTPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) LINE_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_LINE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) LINE_TO_TESTVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) LINE_TO_SHAPE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BONDPAD_TO_LINE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) LINE_TO_THRUPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) THRUPIN_TO_THRUPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) THRUPIN_TO_SMDPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) TESTPIN_TO_THRUPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) THRUPIN_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_THRUPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) TESTVIA_TO_THRUPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) THRUPIN_TO_SHAPE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) THRUPIN_TO_BONDPAD_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) LINE_TO_SMDPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) THRUPIN_TO_SMDPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SMDPIN_TO_SMDPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SMDPIN_TO_TESTPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SMDPIN_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_SMDPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SMDPIN_TO_TESTVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SHAPE_TO_SMDPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SMDPIN_TO_BONDPAD_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) LINE_TO_TESTPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) TESTPIN_TO_THRUPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SMDPIN_TO_TESTPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) TESTPIN_TO_TESTPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) TESTPIN_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_TESTPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) TESTPIN_TO_TESTVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SHAPE_TO_TESTPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BONDPAD_TO_TESTPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) LINE_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) THRUPIN_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SMDPIN_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) TESTPIN_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) THRUVIA_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) TESTVIA_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SHAPE_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BONDPAD_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_LINE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_THRUPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_SMDPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_TESTPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_BBV_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_TESTVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_SHAPE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BONDPAD_TO_BBV_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) LINE_TO_TESTVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) TESTVIA_TO_THRUPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SMDPIN_TO_TESTVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) TESTPIN_TO_TESTVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) TESTVIA_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_TESTVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) TESTVIA_TO_TESTVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SHAPE_TO_TESTVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BONDPAD_TO_TESTVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) LINE_TO_SHAPE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) THRUPIN_TO_SHAPE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SHAPE_TO_SMDPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SHAPE_TO_TESTPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SHAPE_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BBV_TO_SHAPE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SHAPE_TO_TESTVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SHAPE_TO_SHAPE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BONDPAD_TO_SHAPE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BONDPAD_TO_LINE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) THRUPIN_TO_BONDPAD_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) SMDPIN_TO_BONDPAD_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BONDPAD_TO_TESTPIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BONDPAD_TO_THRUVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BONDPAD_TO_BBV_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BONDPAD_TO_TESTVIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BONDPAD_TO_SHAPE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) BONDPAD_TO_BONDPAD_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) HOLE_TO_LINE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) HOLE_TO_PIN_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) HOLE_TO_VIA_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) HOLE_TO_SHAPE_SPACING 0.1 7
\i (01:34:41) cm putValue ( "Spacing CSet" "MIN" ) HOLE_TO_HOLE_SPACING 0.1 7
\i (01:34:41) cm endUndoBlock
\i (01:34:43) cm select ( frame ( workbook 78:Spacing 126:Region "127:All Layers" ) )
\i (01:34:45) cm startTransaction ( Design "AVRUSB500" ) ( Region "ATMEGA8" ) TS_DEFER
\i (01:34:45) cm add ( Region "ATMEGA8" ) to ( "Spacing CSet" "MIN" )
\i (01:34:45) cm commitTransaction ( Design "AVRUSB500" ) ( Region "ATMEGA8" ) TS_DEFER
\i (01:34:45) cm endUndoBlock
\i (01:34:46) cm startTransaction ( Design "AVRUSB500" ) ( Region "FT232" ) TS_DEFER
\i (01:34:46) cm add ( Region "FT232" ) to ( "Spacing CSet" "MIN" )
\i (01:34:46) cm commitTransaction ( Design "AVRUSB500" ) ( Region "FT232" ) TS_DEFER
\i (01:34:46) cm endUndoBlock
\i (01:34:47) cm startTransaction ( Design "AVRUSB500" ) ( Region "MICROUSB" ) TS_DEFER
\i (01:34:47) cm add ( Region "MICROUSB" ) to ( "Spacing CSet" "MIN" )
\i (01:34:47) cm commitTransaction ( Design "AVRUSB500" ) ( Region "MICROUSB" ) TS_DEFER
\i (01:34:47) cm endUndoBlock
\i (01:34:55) setwindow pcb
\i (01:34:55) roam start
\i (01:34:55) roam x 144
\i (01:34:55) roam y 16
\i (01:34:55) roam x 208
\i (01:34:55) roam y 32
\i (01:34:55) roam x 128
\i (01:34:55) roam x 48
\i (01:34:55) roam y 16
\i (01:34:55) roam x 48
\i (01:34:55) roam x -64
\i (01:34:55) roam x -32
\i (01:34:56) roam end
\i (01:35:12) zoom out 1 
\i (01:35:12) setwindow pcb
\i (01:35:12) zoom out 67.0149 29.7295
\i (01:35:12) trapsize 6530
\i (01:35:13) roam start
\i (01:35:13) roam x -64
\i (01:35:13) roam y -80
\i (01:35:13) roam x -80
\i (01:35:13) roam y -48
\i (01:35:13) roam x -144
\i (01:35:13) roam x -32
\i (01:35:13) roam y 16
\i (01:35:14) roam end
\i (01:35:14) zoom in 1 
\i (01:35:14) setwindow pcb
\i (01:35:14) zoom in 15.9515 25.8769
\i (01:35:14) trapsize 3265
\i (01:35:15) zoom in 1 
\i (01:35:15) setwindow pcb
\i (01:35:15) zoom in 22.3508 22.2202
\i (01:35:15) trapsize 1632
\i (01:35:17) roam start
\i (01:35:17) roam x 112
\i (01:35:17) roam x 64
\i (01:35:17) roam x 32
\i (01:35:17) roam x 112
\i (01:35:17) roam y 32
\i (01:35:17) roam x 64
\i (01:35:17) roam y 16
\i (01:35:17) roam x 48
\i (01:35:17) roam x 32
\i (01:35:17) roam y 16
\i (01:35:17) roam x 48
\i (01:35:17) roam y 16
\i (01:35:17) roam x 64
\i (01:35:17) roam y 32
\i (01:35:17) roam x 32
\i (01:35:17) roam y 32
\i (01:35:17) roam x 32
\i (01:35:17) roam y 32
\i (01:35:17) roam x 16
\i (01:35:17) roam y 32
\i (01:35:17) roam x 32
\i (01:35:17) roam y 32
\i (01:35:18) roam x 32
\i (01:35:18) roam y 16
\i (01:35:18) roam end
\i (01:35:18) roam start
\i (01:35:19) roam x 80
\i (01:35:19) roam x 64
\i (01:35:19) roam y -80
\i (01:35:19) roam x 32
\i (01:35:19) roam y -64
\i (01:35:19) roam x 32
\i (01:35:19) roam y -48
\i (01:35:19) roam x 16
\i (01:35:19) roam y -32
\i (01:35:19) roam x 32
\i (01:35:19) roam y -32
\i (01:35:19) roam x 32
\i (01:35:19) roam y -32
\i (01:35:19) roam x 48
\i (01:35:19) roam y -16
\i (01:35:19) roam x 32
\i (01:35:20) roam x 32
\i (01:35:22) roam y -16
\i (01:35:22) roam x 16
\i (01:35:22) roam y -16
\i (01:35:22) roam y -16
\i (01:35:22) roam y -16
\i (01:35:22) roam y -16
\i (01:35:22) roam y -16
\i (01:35:22) roam y -16
\i (01:35:22) roam x 16
\i (01:35:22) roam y -16
\i (01:35:22) roam y -16
\i (01:35:22) roam y -16
\i (01:35:22) roam x 16
\i (01:35:22) roam y -16
\i (01:35:22) roam y -16
\i (01:35:22) roam y -16
\i (01:35:23) roam y -16
\i (01:35:23) roam y -16
\i (01:35:23) roam x 16
\i (01:35:23) roam y -16
\i (01:35:23) roam y -16
\i (01:35:24) roam x 16
\i (01:35:24) roam x 16
\i (01:35:24) roam x 16
\i (01:35:24) roam x 16
\i (01:35:24) roam y 16
\i (01:35:24) roam x 16
\i (01:35:24) roam y 16
\i (01:35:24) roam y 16
\i (01:35:24) roam y 16
\i (01:35:24) roam y 16
\i (01:35:24) roam x 16
\i (01:35:24) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 32
\i (01:35:25) roam x 16
\i (01:35:25) roam y 32
\i (01:35:25) roam y 32
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:25) roam y 16
\i (01:35:26) roam x 16
\i (01:35:26) roam y 16
\i (01:35:26) roam y 16
\i (01:35:26) roam x 16
\i (01:35:26) roam y 16
\i (01:35:26) roam x 16
\i (01:35:26) roam y 32
\i (01:35:26) roam x 16
\i (01:35:26) roam y 16
\i (01:35:26) roam y 16
\i (01:35:26) roam x 16
\i (01:35:26) roam y 16
\i (01:35:26) roam x 16
\i (01:35:26) roam y 16
\i (01:35:26) roam y 16
\i (01:35:26) roam x 16
\i (01:35:26) roam y 16
\i (01:35:26) roam x 32
\i (01:35:26) roam y 16
\i (01:35:26) roam x 64
\i (01:35:26) roam x 64
\i (01:35:26) roam x 48
\i (01:35:26) roam x 32
\i (01:35:26) roam x 32
\i (01:35:26) roam x 16
\i (01:35:26) roam y -16
\i (01:35:26) roam x 16
\i (01:35:26) roam x 16
\i (01:35:26) roam y -16
\i (01:35:26) roam y -16
\i (01:35:27) roam y -16
\i (01:35:27) roam y -16
\i (01:35:27) roam x 16
\i (01:35:27) roam y -16
\i (01:35:27) roam y -16
\i (01:35:27) roam x 16
\i (01:35:27) roam y -16
\i (01:35:27) roam x 16
\i (01:35:27) roam y -16
\i (01:35:27) roam y -16
\i (01:35:27) roam y -16
\i (01:35:27) roam y -16
\i (01:35:27) roam y -16
\i (01:35:27) roam y -16
\i (01:35:27) roam x -16
\i (01:35:27) roam y -48
\i (01:35:27) roam x -80
\i (01:35:27) roam y -64
\i (01:35:27) roam x -128
\i (01:35:27) roam y -64
\i (01:35:27) roam x -32
\i (01:35:27) roam y -16
\i (01:35:28) roam x -16
\i (01:35:28) roam y -16
\i (01:35:28) roam end
\i (01:44:07) pick grid 65.7088 28.1296
\t (01:44:07) last pick:  65.4050 27.9400
\i (01:44:09) prepopup 65.6762 28.4887
\i (01:44:11) prepopup 70.7042 30.3497
\i (01:44:14) prepopup 63.8478 13.6660
\i (01:44:27) pick grid 61.4644 16.1800
\t (01:44:27) last pick:  61.5950 15.8750
\i (01:44:28) zoom out 1 
\i (01:44:28) setwindow pcb
\i (01:44:28) zoom out 64.0111 16.5391
\i (01:44:28) trapsize 3265
\i (01:44:28) zoom out 1 
\i (01:44:28) setwindow pcb
\i (01:44:28) zoom out 80.0745 17.9757
\i (01:44:28) trapsize 6530
\i (01:44:30) pick grid 53.4327 -3.9646
\t (01:44:30) last pick:  53.3400 -3.8100
\i (01:44:31) roam start
\i (01:44:31) roam x -64
\i (01:44:31) roam x -16
\i (01:44:31) roam x -32
\i (01:44:31) roam x -48
\i (01:44:31) roam y 16
\i (01:44:31) roam x -48
\i (01:44:31) roam x -48
\i (01:44:32) roam y -16
\i (01:44:32) roam end
\i (01:44:32) zoom in 1 
\i (01:44:32) setwindow pcb
\i (01:44:32) zoom in 19.2164 -3.7687
\i (01:44:32) trapsize 3265
\i (01:44:34) roam start
\i (01:44:34) roam x 32
\i (01:44:35) roam x 16
\i (01:44:35) roam x 16
\i (01:44:35) roam x 16
\i (01:44:35) roam x 16
\i (01:44:35) roam x 16
\i (01:44:36) roam x 16
\i (01:44:36) roam x 16
\i (01:44:36) roam end
\i (01:45:24) enved 
\i (01:45:24) generaledit 
\i (01:45:28) setwindow form.prfedit
\i (01:45:28) FORM prfedit treelist  My_favorites 
\i (01:45:31) FORM prfedit no_etch_shape_display NO 
\i (01:45:31) FORM prfedit no_shape_fill NO 
\i (01:45:32) FORM prfedit favorite.no_etch_shape_display NO 
\i (01:45:33) FORM prfedit favorite.no_shape_fill NO 
\i (01:45:40) FORM prfedit treelist  New_design Drawing 
\i (01:45:42) FORM prfedit treelist  Drawing 
\i (01:45:47) FORM prfedit treelist  Shape_fill Display 
\i (01:45:49) FORM prfedit no_etch_shape_display YES 
\i (01:45:50) FORM prfedit favorite.no_shape_fill YES 
\i (01:45:50) FORM prfedit favorite.no_etch_shape_display YES 
\i (01:45:51) FORM prfedit treelist  My_favorites 
\i (01:45:53) FORM prfedit no_etch_shape_display NO 
\i (01:45:53) FORM prfedit no_shape_fill NO 
\i (01:45:54) FORM prfedit done  
\i (01:45:56) setwindow pcb
\i (01:45:56) redraw 
\i (01:45:58) zoom out 1 
\i (01:45:58) setwindow pcb
\i (01:45:58) zoom out 39.8507 -2.8545
\i (01:45:58) trapsize 6530
\i (01:45:59) zoom in 1 
\i (01:45:59) setwindow pcb
\i (01:45:59) zoom in 38.4142 -2.3320
\i (01:45:59) trapsize 3265
\i (01:46:01) zoom out 1 
\i (01:46:01) setwindow pcb
\i (01:46:01) zoom out 37.8919 -0.1771
\i (01:46:01) trapsize 6530
\i (01:46:03) zoom in 1 
\i (01:46:03) setwindow pcb
\i (01:46:03) zoom in 57.7426 -4.7480
\i (01:46:03) trapsize 3265
\i (01:46:10) setwindow form.mini
\i (01:46:10) FORM mini subclass TOP 
\i (01:46:20) setwindow pcb
\i (01:46:20) island_delete 
\i (01:46:23) fillin yes 
\t (01:46:23) Updating dynamic shape (1 of 3) Gnd, Boundary/Top @ (0.0101 0.0101) ...
\t (01:46:23) Updating dynamic shape (2 of 3) Gnd, Boundary/Top @ (0.0101 0.0101) ...
\t (01:46:23) Updating dynamic shape (3 of 3) +5V, Boundary/Top @ (95.2500 16.5100) ...
\i (01:46:23) setwindow cmgr
\i (01:46:23) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:46:23) cm expand ( row ( Design "AVRUSB500" ) )
\i (01:46:23) cm expand ( row ( "Net Class" "POWERNETS" ) )
\t (01:46:23) To delete, pick highlighted islands(s) or navigate using Options panel.
\i (01:46:29) setwindow form.mini
\i (01:46:29) FORM mini delete_all  
\i (01:46:30) FORM mini delete_all  
\w (01:46:30) No islands left to delete on this layer.
\i (01:46:30) FORM mini delete_all  
\w (01:46:30) No islands left to delete on this layer.
\i (01:46:33) setwindow pcb
\i (01:46:33) roam start
\i (01:46:33) roam x -48
\i (01:46:33) roam x -64
\i (01:46:33) roam x -32
\i (01:46:34) roam x -64
\i (01:46:34) roam x -80
\i (01:46:34) roam y -16
\i (01:46:34) roam x 32
\i (01:46:34) roam y -16
\i (01:46:34) roam x 16
\i (01:46:34) roam x 32
\i (01:46:34) roam x 32
\i (01:46:34) roam x 16
\i (01:46:34) roam x 16
\i (01:46:34) roam end
\i (01:46:41) island_delete 
\i (01:46:42) fillin yes 
\t (01:46:42) Updating dynamic shape (1 of 2) Gnd, Boundary/Top @ (0.0101 0.0101) ...
\t (01:46:43) Updating dynamic shape (2 of 2) Gnd, Boundary/Top @ (0.0101 0.0101) ...
\t (01:46:43) No shape islands present on design!
\i (01:46:43) generaledit 
\i (01:46:44) setwindow form.mini
\i (01:46:44) FORM mini subclass BOTTOM 
\i (01:46:50) setwindow pcb
\i (01:46:50) island_delete 
\t (01:46:50) No shape islands present on design!
\i (01:46:50) generaledit 
\i (01:46:54) setwindow form.mini
\i (01:46:54) FORM mini subclass TOP 
\i (01:46:58) setwindow pcb
\i (01:46:58) roam start
\i (01:46:58) roam x 48
\i (01:46:58) roam x 16
\i (01:46:58) roam x 32
\i (01:46:58) roam x 32
\i (01:46:58) roam x 32
\i (01:46:58) roam x 32
\i (01:46:58) roam x 32
\i (01:46:59) roam y -16
\i (01:46:59) roam end
\i (01:47:00) roam start
\i (01:47:00) roam x -16
\i (01:47:00) roam y -16
\i (01:47:00) roam x -32
\i (01:47:00) roam x -32
\i (01:47:00) roam x -16
\i (01:47:01) roam x -16
\i (01:47:01) roam x -16
\i (01:47:01) roam x -16
\i (01:47:01) roam x -16
\i (01:47:01) roam x -32
\i (01:47:01) roam x -48
\i (01:47:01) roam x -48
\i (01:47:01) roam x -16
\i (01:47:02) roam y 16
\i (01:47:02) roam y 16
\i (01:47:02) roam x 32
\i (01:47:02) roam x 64
\i (01:47:02) roam x 32
\i (01:47:03) roam end
\i (01:47:03) zoom out 1 
\i (01:47:03) setwindow pcb
\i (01:47:03) zoom out 62.1176 0.0840
\i (01:47:03) trapsize 6530
\i (01:47:13) setwindow form.find
\i (01:47:13) FORM find all_off  
\i (01:47:14) FORM find all_on  
\i (01:57:56) setwindow pcb
\i (01:57:56) drc update 
\t (01:57:56) Performing DRC...
\t (01:57:56) Multithreaded DRC update (4 threads).
\t (01:57:56) No DRC errors detected.
\i (01:57:56) generaledit 
\i (01:57:59) zoom in 1 
\i (01:57:59) setwindow pcb
\i (01:57:59) zoom in 85.5597 -5.9235
\i (01:57:59) trapsize 3265
\i (02:11:35) silkscreen param 
\i (02:12:31) setwindow form.autosilk
\i (02:12:31) FORM autosilk text_180 NO 
\i (02:12:31) FORM autosilk text_270 NO 
\i (02:12:32) FORM autosilk text_90 NO 
\i (02:12:39) FORM autosilk done  
\i (02:12:39) setwindow pcb
\i (02:12:39) silkscreen execute 
\i (02:12:39) generaledit 
\i (02:12:41) roam start
\i (02:12:41) roam x -64
\i (02:12:41) roam x -64
\i (02:12:41) roam y -16
\i (02:12:41) roam x -32
\i (02:12:41) roam y -16
\i (02:12:41) roam x -16
\i (02:12:41) roam y -32
\i (02:12:41) roam x -16
\i (02:12:41) roam y -16
\i (02:12:42) roam x -16
\i (02:12:42) roam end
\i (02:12:48) color192 
\i (02:12:48) setwindow cvf.dialog
\i (02:12:48) cvf layer_mode
\i (02:12:48) setwindow pcb
\i (02:12:48) generaledit 
\i (02:12:54) setwindow cvf.dialog
\i (02:12:54) cvf global_invisible
\i (02:12:57) cvf layer_tree_item 'Manufacturing'
\i (02:13:18) cvf select_color_cell 65
\i (02:13:19) cvf layers_color manufacturing/autosilk_top 66
\i (02:13:24) cvf select_color_cell 69
\i (02:13:25) cvf layers_color manufacturing/autosilk_bottom 70
\i (02:13:29) cvf layers_visible manufacturing/autosilk_bottom TRUE
\i (02:13:29) cvf layers_visible manufacturing/autosilk_top TRUE
\i (02:13:38) cvf okay
\i (02:13:42) setwindow pcb
\i (02:13:42) zoom out 1 
\i (02:13:42) setwindow pcb
\i (02:13:42) zoom out 72.3695 24.5709
\i (02:13:42) trapsize 6530
\i (02:14:11) move 
\t (02:14:11) Select element(s) to move.
\i (02:14:13) setwindow form.find
\i (02:14:13) FORM find all_off  
\i (02:14:15) FORM find text YES 
\i (02:14:18) setwindow pcb
\i (02:14:18) drag_start grid 23.0037 39.7201
\i (02:14:19) drag_stop 23.0037 40.3731
\t (02:14:19) last pick:  21.5043 39.2296
\t (02:14:19) Pick new location for the element(s).
\i (02:14:23) pick grid 22.4814 40.8955
\t (02:14:23) last pick:  22.2250 40.6400
\i (02:14:25) pick grid 16.7351 32.1455
\t (02:14:25) last pick:  16.5100 32.3850
\t (02:14:25) last pick:  14.5950 31.3003
\t (02:14:26) Pick new location for the element(s).
\i (02:14:33) pick grid 7.5933 31.4925
\t (02:14:33) last pick:  7.6200 31.7500
\i (02:14:34) pick grid 17.2575 24.7014
\t (02:14:34) last pick:  17.1450 24.7650
\t (02:14:34) last pick:  15.6360 24.1883
\t (02:14:34) Pick new location for the element(s).
\i (02:14:35) pick grid 7.9851 27.1828
\t (02:14:35) last pick:  8.2550 27.3050
\i (02:14:36) pick grid 15.6903 19.3469
\t (02:14:36) last pick:  15.8750 19.0500
\t (02:14:36) last pick:  15.6360 18.4733
\t (02:14:36) Pick new location for the element(s).
\i (02:14:37) pick grid 9.2911 21.3059
\t (02:14:37) last pick:  9.5250 21.5900
\i (02:14:38) pick grid 16.8657 12.4253
\t (02:14:38) last pick:  17.1450 12.7000
\t (02:14:38) last pick:  16.2710 12.1233
\t (02:14:38) Pick new location for the element(s).
\i (02:14:40) pick grid 9.6828 15.1678
\t (02:14:40) last pick:  9.5250 15.2400
\i (02:15:04) setwindow form.vf_vis
\i (02:15:04) FORM vf_vis all_etch_visible_pln NO 
\i (02:15:05) FORM vf_vis all_via_visible_pln NO 
\i (02:15:06) FORM vf_vis all_pin_visible_pln NO 
\i (02:15:06) FORM vf_vis all_pin_visible_pln YES 
\i (02:15:07) FORM vf_vis all_drc_visible_pln NO 
\i (02:15:07) FORM vf_vis all_via_visible_pln YES 
\i (02:15:07) FORM vf_vis all_pin_visible_pln NO 
\i (02:15:08) FORM vf_vis all_via_visible_pln NO 
\i (02:15:09) FORM vf_vis 1 pin_colorvisible 1 
\i (02:15:13) FORM vf_vis 1 via_colorvisible 1 
\i (02:15:21) setwindow pcb
\i (02:15:21) pick grid 9.2911 1.8469
\t (02:15:21) last pick:  9.5250 1.9050
\t (02:15:21) last pick:  8.2060 1.8993
\t (02:15:21) Pick new location for the element(s).
\i (02:15:23) pick grid 5.5037 9.1604
\t (02:15:23) last pick:  5.7150 8.8900
\i (02:15:24) pick grid 14.1231 9.4216
\t (02:15:24) last pick:  13.9700 9.5250
\t (02:15:24) last pick:  13.2830 8.6840
\t (02:15:24) Pick new location for the element(s).
\i (02:15:26) pick grid 14.9067 9.0298
\t (02:15:26) last pick:  14.6050 8.8900
\i (02:15:27) pick grid 22.8731 9.5522
\t (02:15:27) last pick:  22.8600 9.5250
\t (02:15:27) last pick:  22.1730 8.6840
\t (02:15:27) Pick new location for the element(s).
\i (02:15:30) pick grid 23.1343 9.0298
\t (02:15:30) last pick:  22.8600 8.8900
\i (02:15:31) pick grid 32.5373 9.2910
\t (02:15:31) last pick:  32.3850 9.5250
\t (02:15:31) last pick:  31.6980 8.6840
\t (02:15:31) Pick new location for the element(s).
\i (02:15:32) pick grid 33.1903 9.1604
\t (02:15:32) last pick:  33.0200 8.8900
\i (02:15:33) pick grid 45.5970 2.6305
\t (02:15:33) last pick:  45.7200 2.5400
\t (02:15:33) last pick:  44.4010 1.8993
\t (02:15:33) Pick new location for the element(s).
\i (02:15:34) pick grid 41.6791 8.6380
\t (02:15:34) last pick:  41.9100 8.8900
\i (02:15:35) pick grid 51.3433 16.6044
\t (02:15:35) last pick:  51.4350 16.5100
\t (02:15:35) last pick:  49.6333 16.6596
\t (02:15:35) Pick new location for the element(s).
\i (02:15:37) pick grid 46.7724 19.9999
\t (02:15:37) last pick:  46.9900 19.6850
\i (02:15:38) pick grid 43.7687 25.4850
\t (02:15:38) last pick:  43.8150 25.4000
\t (02:15:38) last pick:  42.8486 24.5306
\t (02:15:38) Pick new location for the element(s).
\i (02:15:39) pick grid 46.9030 31.3619
\t (02:15:39) last pick:  46.9900 31.1150
\i (02:15:40) pick grid 61.5299 39.1977
\t (02:15:40) last pick:  61.5950 39.3700
\t (02:15:40) last pick:  60.0610 38.1583
\t (02:15:40) Pick new location for the element(s).
\i (02:15:42) pick grid 68.8433 40.5037
\t (02:15:42) last pick:  68.5800 40.6400
\i (02:15:43) pick grid 61.7911 36.0634
\t (02:15:43) last pick:  61.5950 36.1950
\t (02:15:43) last pick:  59.0660 35.7980
\t (02:15:43) Pick new location for the element(s).
\i (02:15:45) pick grid 68.8433 35.4104
\t (02:15:45) last pick:  68.5800 35.5600
\i (02:15:46) pick grid 61.3993 33.0596
\t (02:15:46) last pick:  61.5950 33.0200
\t (02:15:46) last pick:  59.3200 31.8610
\t (02:15:46) Pick new location for the element(s).
\i (02:15:47) pick grid 67.9291 30.0559
\t (02:15:47) last pick:  67.9450 29.8450
\i (02:15:48) pick grid 61.6605 26.7910
\t (02:15:48) last pick:  61.5950 26.6700
\t (02:15:48) last pick:  59.3200 26.1460
\t (02:15:48) Pick new location for the element(s).
\i (02:15:49) pick grid 68.1903 24.0484
\t (02:15:49) last pick:  67.9450 24.1300
\i (02:15:50) pick grid 61.1381 20.2611
\t (02:15:50) last pick:  60.9600 20.3200
\t (02:15:50) last pick:  59.3200 19.7960
\t (02:15:50) Pick new location for the element(s).
\i (02:15:51) pick grid 68.1903 17.9104
\t (02:15:51) last pick:  67.9450 17.7800
\i (02:15:52) pick grid 61.9217 10.3357
\t (02:15:52) last pick:  62.2300 10.1600
\t (02:15:52) last pick:  60.7210 10.2183
\t (02:15:52) Pick new location for the element(s).
\i (02:15:54) pick grid 68.0597 12.9477
\t (02:15:54) last pick:  67.9450 12.7000
\i (02:15:55) pick grid 62.7052 4.1977
\t (02:15:55) last pick:  62.8650 4.4450
\t (02:15:55) last pick:  61.3560 3.8683
\t (02:15:55) Pick new location for the element(s).
\i (02:15:56) pick grid 68.8433 6.1566
\t (02:15:56) last pick:  68.5800 6.3500
\i (02:15:57) pick grid 77.4627 21.8283
\t (02:15:57) last pick:  77.4700 21.5900
\t (02:15:57) last pick:  76.0900 21.1860
\t (02:15:57) Pick new location for the element(s).
\i (02:16:04) pick grid 77.9851 18.8246
\t (02:16:04) last pick:  78.1050 19.0500
\i (02:16:05) pick grid 74.5896 33.5820
\t (02:16:05) last pick:  74.2950 33.6550
\t (02:16:05) last pick:  73.8980 32.7520
\t (02:16:05) Pick new location for the element(s).
\i (02:16:07) pick grid 74.5896 33.9738
\t (02:16:07) last pick:  74.2950 34.2900
\i (02:16:08) pick grid 86.2127 35.4104
\t (02:16:08) last pick:  86.3600 35.5600
\t (02:16:08) last pick:  85.4860 35.3003
\t (02:16:08) Pick new location for the element(s).
\i (02:16:09) pick grid 82.4254 42.9850
\t (02:16:09) last pick:  82.5500 43.1800
\i (02:16:10) pick grid 99.6642 42.2014
\t (02:16:10) last pick:  99.6950 41.9100
\t (02:16:10) last pick:  98.0550 41.3860
\t (02:16:10) Pick new location for the element(s).
\i (02:16:12) pick grid 98.6194 42.2014
\t (02:16:12) last pick:  98.4250 41.9100
\i (02:16:13) pick grid 106.5858 29.7947
\t (02:16:13) last pick:  106.6800 29.8450
\t (02:16:13) last pick:  105.2593 29.1056
\t (02:16:13) Pick new location for the element(s).
\i (02:16:15) pick grid 103.4515 32.9290
\t (02:16:15) last pick:  103.5050 33.0200
\i (02:16:16) pick grid 107.5000 21.4365
\t (02:16:16) last pick:  107.3150 21.5900
\t (02:16:16) last pick:  106.1483 20.4696
\t (02:16:16) Pick new location for the element(s).
\i (02:16:17) pick grid 104.3657 23.2649
\t (02:16:17) last pick:  104.1400 23.4950
\i (02:16:18) pick grid 100.9702 25.6156
\t (02:16:18) last pick:  100.9650 25.4000
\t (02:16:18) last pick:  99.3533 25.5496
\t (02:16:18) Pick new location for the element(s).
\i (02:16:20) pick grid 94.9627 31.7537
\t (02:16:20) last pick:  95.2500 31.7500
\i (02:16:21) pick grid 82.0336 10.9887
\t (02:16:21) last pick:  81.9150 10.7950
\t (02:16:21) last pick:  81.6760 10.2183
\t (02:16:21) Pick new location for the element(s).
\i (02:16:22) pick grid 81.3806 15.5596
\t (02:16:22) last pick:  81.2800 15.8750
\i (02:16:23) pick grid 82.8172 4.4589
\t (02:16:23) last pick:  82.5500 4.4450
\t (02:16:23) last pick:  81.6760 3.8683
\t (02:16:23) Pick new location for the element(s).
\i (02:16:25) pick grid 80.9888 8.7686
\t (02:16:25) last pick:  81.2800 8.8900
\i (02:16:27) pick grid 9.5522 22.8731
\t (02:16:27) last pick:  9.5250 22.8600
\t (02:16:27) last pick:  9.5250 21.5900
\t (02:16:27) Pick new location for the element(s).
\i (02:16:29) pick grid 22.8731 21.8283
\t (02:16:29) last pick:  22.8600 21.5900
\i (02:16:30) pick grid 10.3358 15.9514
\t (02:16:30) last pick:  10.1600 15.8750
\t (02:16:30) last pick:  9.5250 15.2400
\t (02:16:30) Pick new location for the element(s).
\i (02:16:31) pick grid 23.2649 15.8208
\t (02:16:31) last pick:  23.4950 15.8750
\i (02:16:32) pick grid 8.7687 28.2275
\t (02:16:32) last pick:  8.8900 27.9400
\t (02:16:33) last pick:  8.2550 27.3050
\t (02:16:33) Pick new location for the element(s).
\i (02:16:34) pick grid 23.1343 27.7052
\t (02:16:34) last pick:  22.8600 27.9400
\i (02:16:35) pick grid 8.2463 33.0596
\t (02:16:35) last pick:  8.2550 33.0200
\t (02:16:35) last pick:  7.6200 31.7500
\t (02:16:35) Pick new location for the element(s).
\i (02:16:37) pick grid 21.9590 32.1455
\t (02:16:37) last pick:  22.2250 32.3850
\i (02:16:37) pick grid 4.3284 33.9738
\t (02:16:37) last pick:  4.4450 34.2900
\t (02:16:37) last pick:  2.7780 33.3870
\t (02:16:38) Pick new location for the element(s).
\i (02:16:40) pick grid 2.8918 34.4962
\t (02:16:40) last pick:  3.1750 34.2900
\i (02:16:41) pick grid 1.7164 13.3395
\t (02:16:41) last pick:  1.9050 13.3350
\t (02:16:41) last pick:  2.1110 11.3780
\t (02:16:41) Pick new location for the element(s).
\i (02:16:51) pick grid 1.0634 12.9477
\t (02:16:51) last pick:  1.2700 12.7000
\i (02:17:23) pick grid 0.2799 15.9514
\t (02:17:23) last pick:  0.0000 15.8750
\t (02:17:23) last pick:  1.2700 12.7000
\t (02:17:23) Pick new location for the element(s).
\i (02:17:23) prepopup 2.7612 16.7350
\i (02:17:26) rotate 
\t (02:17:26) Spin the element(s).
\i (02:17:27) prepopup 4.0672 17.7798
\i (02:17:29) iangle 180.000
\t (02:17:29) last angle:  270.000 Degrees
\i (02:17:31) prepopup -1.0261 20.2611
\i (02:17:32) rotate 
\t (02:17:32) Spin the element(s).
\i (02:17:33) iangle -90.000
\t (02:17:33) last angle:  0.000 Degrees
\i (02:17:36) pick grid 3.5448 17.3880
\t (02:17:36) last pick:  3.8100 17.1450
\i (02:17:40) prmed 
\i (02:17:42) setwindow form.prmedit
\i (02:17:42) FORM prmedit text  
\i (02:17:47) FORM prmedit text_setup_button  
\i (02:18:15) setwindow form.textblock
\i (02:18:15) FORM textblock compact  
\i (02:18:18) FORM textblock done  
\i (02:18:19) setwindow form.prmedit
\i (02:18:19) FORM prmedit text_setup_button  
\i (02:18:48) setwindow form.textblock
\i (02:18:48) FORM textblock add  
\i (02:19:23) FORM textblock nextname1 photoplot_width 0.2000 
\i (02:19:23) FORM textblock done  
\i (02:19:25) setwindow form.prmedit
\i (02:19:25) FORM prmedit text_setup_button  
\i (02:19:35) setwindow form.textblock
\i (02:19:35) FORM textblock done  
\i (02:19:40) setwindow form.prmedit
\i (02:19:40) FORM prmedit done  
\i (02:19:40) setwindow pcb
\i (02:19:40) generaledit 
\i (02:19:54) change 
\i (02:20:07) setwindow form.mini
\i (02:20:07) FORM mini apply_width NO 
\i (02:20:07) FORM mini apply_width YES 
\i (02:20:08) FORM mini apply_width NO 
\i (02:20:12) FORM mini apply_size YES 
\i (02:20:15) FORM mini change_subclass BOTTOM 
\i (02:20:18) FORM mini apply_subclass NO 
\i (02:20:36) FORM mini text_block 4 
\i (02:20:36) setwindow form.find
\i (02:20:36) FORM find all_off  
\i (02:20:39) FORM find text YES 
\i (02:20:42) setwindow pcb
\i (02:20:42) drag_start grid -23.4888 57.8731
\i (02:20:51) drag_stop 124.0858 -5.0747
\e (02:20:51) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:20:52) drag_start grid -8.6007 50.8208
\i (02:20:53) drag_stop 129.0485 -7.1643
\e (02:20:53) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:21:04) prmed 
\i (02:21:07) setwindow form.prmedit
\i (02:21:07) FORM prmedit text_setup_button  
\i (02:21:26) setwindow form.textblock
\i (02:21:26) FORM textblock 5 width 0.8000 
\i (02:21:39) FORM textblock 5 height 1.2000 
\i (02:21:39) FORM textblock done  
\i (02:21:46) setwindow form.prmedit
\i (02:21:46) FORM prmedit done  
\i (02:21:46) setwindow pcb
\i (02:21:46) generaledit 
\i (02:21:59) change 
\i (02:22:03) drag_start grid -19.7015 50.9514
\i (02:22:03) drag_stop 123.8246 -9.1232
\e (02:22:03) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:22:07) drag_start grid 127.0896 -13.4329
\i (02:22:07) drag_stop -37.2015 57.8731
\e (02:22:07) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:22:44) setwindow form.find
\i (02:22:44) FORM find all_off  
\i (02:22:45) FORM find text YES 
\i (02:22:48) setwindow pcb
\i (02:22:48) drag_start grid -5.8582 53.0410
\i (02:22:49) drag_stop 125.2612 -10.4292
\e (02:22:49) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:22:53) prmed 
\i (02:22:55) setwindow form.prmedit
\i (02:22:55) FORM prmedit text_setup_button  
\i (02:22:58) setwindow form.textblock
\i (02:22:58) FORM textblock done  
\i (02:22:59) setwindow form.prmedit
\i (02:22:59) FORM prmedit done  
\i (02:22:59) setwindow pcb
\i (02:22:59) generaledit 
\i (02:23:01) setwindow form.find
\i (02:23:01) FORM find all_off  
\i (02:23:07) setwindow pcb
\i (02:23:07) change 
\i (02:23:10) drag_start grid -2.2015 44.9440
\i (02:23:11) drag_stop 119.9067 -0.5038
\e (02:23:11) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:23:13) setwindow form.mini
\i (02:23:13) FORM mini change_subclass TOP 
\i (02:23:14) setwindow pcb
\i (02:23:14) drag_start grid -24.9254 50.1678
\i (02:23:15) drag_stop 122.2575 -9.9068
\t (02:23:15) No DRC errors detected.
\t (02:23:15) Changed 33 items out of 33 items found.
\i (02:23:20) pick grid 120.2985 29.1417
\t (02:23:20) last pick:  120.0150 29.2100
\i (02:23:24) prepopup 129.4403 35.1492
\i (02:23:25) oops 
\i (02:23:26) prepopup 129.4403 35.1492
\i (02:23:26) oops 
\i (02:23:27) prepopup 129.4403 35.1492
\i (02:23:27) oops 
\i (02:23:27) prepopup 129.4403 35.1492
\i (02:23:28) oops 
\i (02:23:28) prepopup 129.4403 35.1492
\i (02:23:29) oops 
\i (02:23:30) pick grid 129.4403 35.1492
\t (02:23:30) last pick:  129.5400 34.9250
\i (02:23:32) undo 
\i (02:23:33) trapsize 6530
\i (02:23:33) generaledit 
\i (02:23:48) artwork 
\i (02:23:49) setwindow form.film_control
\i (02:23:49) FORM film_control load  
\i (02:23:52) fillin "menu_cancel"
\i (02:24:07) FORM film_control filmtree popup Add MetalT 
\i (02:25:09) fillin "menu_cancel"
\i (02:25:13) FORM film_control cancel  
\i (02:25:13) setwindow pcb
\i (02:25:13) generaledit 
\i (02:25:33) color192 
\i (02:25:33) setwindow cvf.dialog
\i (02:25:33) cvf layer_mode
\i (02:25:34) setwindow pcb
\i (02:25:34) generaledit 
\i (02:25:38) setwindow cvf.dialog
\i (02:25:38) cvf cancel
\i (02:25:43) setwindow form.vf_vis
\i (02:25:43) FORM vf_vis 1 all_colorvisible YES 
\i (02:25:45) FORM vf_vis 2 all_colorvisible YES 
\i (02:25:47) FORM vf_vis plane_checkbox NO 
\i (02:25:48) FORM vf_vis all_etch_visible NO 
\i (02:25:48) FORM vf_vis all_via_visible NO 
\i (02:25:49) FORM vf_vis all_pin_visible NO 
\i (02:25:50) FORM vf_vis 1 all_colorvisible YES 
\i (02:25:50) FORM vf_vis 2 all_colorvisible YES 
\i (02:25:54) setwindow pcb
\i (02:25:54) zoom in 1 
\i (02:25:54) setwindow pcb
\i (02:25:54) zoom in 70.2799 -7.9478
\i (02:25:54) trapsize 3265
\i (02:25:55) zoom out 1 
\i (02:25:55) setwindow pcb
\i (02:25:55) zoom out 17.1269 0.6063
\i (02:25:55) trapsize 6530
\i (02:25:57) zoom in 1 
\i (02:25:57) setwindow pcb
\i (02:25:57) zoom in 24.9628 -11.4086
\i (02:25:57) trapsize 3265
\i (02:25:58) roam start
\i (02:25:58) roam x -64
\i (02:25:58) roam y -16
\i (02:25:58) roam x -64
\i (02:25:58) roam y -16
\i (02:25:58) roam x -32
\i (02:25:58) roam y -32
\i (02:25:59) roam y -32
\i (02:25:59) roam y -32
\i (02:25:59) roam y -32
\i (02:25:59) roam y -16
\i (02:25:59) roam x 16
\i (02:25:59) roam y -16
\i (02:25:59) roam end
\i (02:26:05) setwindow form.find
\i (02:26:05) FORM find text YES 
\i (02:26:07) setwindow pcb
\i (02:26:07) roam start
\i (02:26:07) roam x -64
\i (02:26:07) roam x -80
\i (02:26:07) roam x -32
\i (02:26:08) roam x 16
\i (02:26:08) roam x 16
\i (02:26:08) roam x 16
\i (02:26:09) roam x 16
\i (02:26:09) roam x 16
\i (02:26:09) roam x 16
\i (02:26:09) roam x 16
\i (02:26:09) roam x 16
\i (02:26:09) roam x 16
\i (02:26:09) roam x 16
\i (02:26:09) roam x 16
\i (02:26:09) roam y -16
\i (02:26:10) roam y -16
\i (02:26:10) roam y -16
\i (02:26:10) roam y 16
\i (02:26:10) roam y 16
\i (02:26:11) roam end
\i (02:26:18) add text 
\t (02:26:18) Pick text location.
\i (02:26:19) flipdesign 
\i (02:26:22) pick grid 77.2668 3.8059
\t (02:26:22) last pick:  77.4700 3.8100
\t (02:26:22) Enter text string.
\i (02:26:37) setwindow pcb
\i (02:26:37) pick 77.4700 3.8100
\t (02:26:37) Enter text string.
\i (02:26:40) setwindow pcb
\i (02:26:40) pick 77.4700 3.0226
\t (02:26:40) Enter text string.
\i (02:26:42) setwindow pcb
\i (02:26:42) prepopup 73.4142 -1.2873
\i (02:26:43) done 
\i (02:26:43) generaledit 
\i (02:26:50) flipdesign 
\i (02:27:24) zoom out 1 
\i (02:27:24) setwindow pcb
\i (02:27:24) zoom out 55.2613 13.9925
\i (02:27:24) trapsize 6530
\i (02:27:27) zoom in 1 
\i (02:27:27) setwindow pcb
\i (02:27:27) zoom in 79.9440 -3.3769
\i (02:27:27) trapsize 3265
\i (02:27:29) zoom out 1 
\i (02:27:29) setwindow pcb
\i (02:27:29) zoom out 79.8788 -3.3769
\i (02:27:29) trapsize 6530
\i (02:28:09) setwindow form.mini
\i (02:28:09) FORM mini class BOARD GEOMETRY 
\i (02:28:20) setwindow pcb
\i (02:28:20) silkscreen param 
\i (02:28:41) setwindow form.autosilk
\i (02:28:41) FORM autosilk close  
\i (02:28:41) setwindow pcb
\i (02:28:41) generaledit 
\i (02:30:05) pick grid 75.5690 4.1977
\t (02:30:05) last pick:  75.5700 4.1975
\i (02:30:06) zoom in 1 
\i (02:30:06) setwindow pcb
\i (02:30:06) zoom in 74.9161 -0.7650
\i (02:30:06) trapsize 3265
\i (02:30:06) zoom in 1 
\i (02:30:06) setwindow pcb
\i (02:30:06) zoom in 74.9161 -0.7649
\i (02:30:06) trapsize 1632
\i (02:30:10) change 
\i (02:30:15) setwindow form.mini
\i (02:30:15) FORM mini change_class MANUFACTURING 
\i (02:30:16) FORM mini change_subclass AUTOSILK_BOTTOM 
\i (02:30:20) setwindow pcb
\i (02:30:20) drag_start grid 78.3770 5.2752
\i (02:30:22) drag_stop 69.3005 1.8144
\t (02:30:22) No DRC errors detected.
\t (02:30:22) Changed 2 items out of 2 items found.
\i (02:30:25) prepopup 78.9646 0.7043
\i (02:30:26) done 
\i (02:30:26) generaledit 
\i (02:30:27) pick grid 76.6465 3.3162
\t (02:30:27) last pick:  76.6475 3.3150
\i (02:30:27) drag_start grid 77.0710 2.9571
\i (02:30:27) move 
\t (02:30:27) last pick:  77.4700 3.0226
\t (02:30:27) Pick new location for the element(s).
\i (02:30:28) drag_stop grid 76.6139 2.1409
\i (02:30:28) generaledit 
\i (02:30:29) drag_start grid 76.3201 2.3041
\i (02:30:29) move 
\t (02:30:29) last pick:  76.6150 2.1400
\t (02:30:29) Pick new location for the element(s).
\i (02:30:30) drag_stop grid 77.2995 1.8797
\i (02:30:30) generaledit 
\i (02:30:30) pick grid 78.3770 -3.5401
\t (02:30:30) last pick:  78.3775 -3.5400
\i (02:31:33) zoom out 1 
\i (02:31:33) setwindow pcb
\i (02:31:33) zoom out 70.0188 2.9244
\i (02:31:33) trapsize 3265
\i (02:31:34) zoom out 1 
\i (02:31:34) setwindow pcb
\i (02:31:34) zoom out 70.0188 2.9245
\i (02:31:34) trapsize 6530
\i (02:31:35) zoom in 1 
\i (02:31:35) setwindow pcb
\i (02:31:35) zoom in 38.4142 26.0402
\i (02:31:35) trapsize 3265
\i (02:31:36) zoom out 1 
\i (02:31:36) setwindow pcb
\i (02:31:36) zoom out 41.4179 26.6279
\i (02:31:36) trapsize 6530
\i (02:31:36) zoom out 1 
\i (02:31:36) setwindow pcb
\i (02:31:36) zoom out 41.4180 26.6605
\i (02:31:36) trapsize 13060
\i (02:31:37) zoom in 1 
\i (02:31:37) setwindow pcb
\i (02:31:37) zoom in -34.3284 3.5448
\i (02:31:37) trapsize 6530
\i (02:31:37) zoom in 1 
\i (02:31:37) setwindow pcb
\i (02:31:37) zoom in -9.5149 18.8246
\i (02:31:37) trapsize 3265
\i (02:31:38) zoom out 1 
\i (02:31:38) setwindow pcb
\i (02:31:38) zoom out 0.1493 19.9347
\i (02:31:38) trapsize 6530
\i (02:32:09) prmed 
\i (02:32:10) setwindow form.prmedit
\i (02:32:10) FORM prmedit cancel  
\i (02:32:10) setwindow pcb
\i (02:32:10) generaledit 
\i (02:37:24) enved 
\i (02:37:25) generaledit 
\i (02:37:45) setwindow form.prfedit
\i (02:37:45) FORM prfedit cancel  
\i (02:37:46) setwindow pcb
\i (02:37:46) pick grid 117.2948 42.6586
\t (02:37:46) last pick:  117.2950 42.6575
\i (02:39:52) zoom in 1 
\i (02:39:52) setwindow pcb
\i (02:39:52) zoom in 78.6381 13.5354
\i (02:39:52) trapsize 3265
\i (02:39:55) roam start
\i (02:39:55) roam x -64
\i (02:39:55) roam x -64
\i (02:39:55) roam y -16
\i (02:39:56) roam x -48
\i (02:39:56) roam x -16
\i (02:39:56) roam x -16
\i (02:39:56) roam x -16
\i (02:39:56) roam y 16
\i (02:39:56) roam x -16
\i (02:39:56) roam x -80
\i (02:39:56) roam x -112
\i (02:39:56) roam x -80
\i (02:39:56) roam y -16
\i (02:39:57) roam x -16
\i (02:39:57) roam x -128
\i (02:39:57) roam y 80
\i (02:39:57) roam x -16
\i (02:39:57) roam y 32
\i (02:39:57) roam x 16
\i (02:39:57) roam y -16
\i (02:39:57) roam x 16
\i (02:39:57) roam x 16
\i (02:39:57) roam y -16
\i (02:39:57) roam x 16
\i (02:39:57) roam x 16
\i (02:39:57) roam x 16
\i (02:39:57) roam x 16
\i (02:39:57) roam x 16
\i (02:39:57) roam x 16
\i (02:39:57) roam x 16
\i (02:39:57) roam x 32
\i (02:39:57) roam x 32
\i (02:39:57) roam x 32
\i (02:39:57) roam x 16
\i (02:39:58) roam x 16
\i (02:39:58) roam x 16
\i (02:39:58) roam x 16
\i (02:39:58) roam y -16
\i (02:39:58) roam x 16
\i (02:39:58) roam end
\i (02:40:09) zoom out 1 
\i (02:40:09) setwindow pcb
\i (02:40:09) zoom out 24.1791 -2.0708
\i (02:40:09) trapsize 6530
\i (02:40:30) color192 
\i (02:40:30) setwindow cvf.dialog
\i (02:40:30) cvf layer_mode
\i (02:40:31) setwindow pcb
\i (02:40:31) generaledit 
\i (02:40:34) setwindow cvf.dialog
\i (02:40:34) cvf cancel
\i (02:40:35) setwindow pcb
\i (02:40:35) zoom in 1 
\i (02:40:35) setwindow pcb
\i (02:40:35) zoom in 64.2723 27.1828
\i (02:40:35) trapsize 3265
\i (02:40:57) prmed 
\i (02:40:59) setwindow form.prmedit
\i (02:40:59) FORM prmedit text_setup_button  
\i (02:41:05) setwindow form.textblock
\i (02:41:05) FORM textblock compact  
\i (02:41:08) FORM textblock add  
\i (02:41:18) FORM textblock nextname1 width 0.8000 
\i (02:41:30) FORM textblock nextname1 height 1.2000 
\i (02:41:51) FORM textblock nextname1 photoplot_width 0.2000 
\i (02:41:51) FORM textblock done  
\i (02:41:53) setwindow form.prmedit
\i (02:41:53) FORM prmedit done  
\i (02:41:53) setwindow pcb
\i (02:41:53) generaledit 
\i (02:41:54) zoom out 1 
\i (02:41:54) setwindow pcb
\i (02:41:54) zoom out 62.2481 15.4944
\i (02:41:54) trapsize 6530
\i (02:41:54) zoom out 1 
\i (02:41:54) setwindow pcb
\i (02:41:54) zoom out 57.4159 15.2332
\i (02:41:54) trapsize 13060
\i (02:41:55) zoom in 1 
\i (02:41:55) setwindow pcb
\i (02:41:55) zoom in -10.5597 -10.0373
\i (02:41:55) trapsize 6530
\i (02:41:55) zoom in 1 
\i (02:41:55) setwindow pcb
\i (02:41:55) zoom in -10.9514 -10.0373
\i (02:41:55) trapsize 3265
\i (02:41:56) zoom out 1 
\i (02:41:56) setwindow pcb
\i (02:41:56) zoom out 8.3116 -7.5559
\i (02:41:56) trapsize 6530
\i (02:41:56) zoom out 1 
\i (02:41:56) setwindow pcb
\i (02:41:56) zoom out 8.3117 -7.5559
\i (02:41:56) trapsize 13060
\i (02:41:56) zoom in 1 
\i (02:41:56) setwindow pcb
\i (02:41:56) zoom in 37.5000 -7.6866
\i (02:41:56) trapsize 6530
\i (02:41:57) roam start
\i (02:41:57) roam x -96
\i (02:41:57) roam x -80
\i (02:41:58) roam end
\i (02:42:06) change 
\i (02:42:17) setwindow form.mini
\i (02:42:17) FORM mini apply_size NO 
\i (02:42:18) FORM mini apply_subclass NO 
\i (02:42:42) FORM mini apply_size YES 
\i (02:43:05) setwindow pcb
\i (02:43:05) drag_start grid -6.7724 52.2575
\i (02:43:06) drag_stop 127.8731 -13.5634
\e (02:43:06) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:43:09) drag_start grid 133.4888 -12.5187
\i (02:43:09) drag_stop -9.2538 59.8321
\e (02:43:09) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:43:14) drag_start grid 117.2948 -7.2948
\i (02:43:15) drag_stop -15.1306 57.0895
\e (02:43:15) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:43:17) drag_start grid -3.2463 61.1381
\i (02:43:17) roam y 16
\i (02:43:17) roam y 16
\i (02:43:17) roam y 16
\i (02:43:17) roam y 16
\i (02:43:17) drag_stop 129.3097 -35.5037
\e (02:43:17) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:43:18) drag_start grid 129.4403 -30.5411
\i (02:43:18) drag_stop 125.0000 -24.4030
\i (02:43:19) drag_start grid -8.3396 63.2276
\i (02:43:20) drag_stop 121.0821 -16.9590
\e (02:43:20) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:43:22) drag_start grid -1.4179 50.4291
\i (02:43:22) drag_stop 144.5895 -21.1381
\e (02:43:22) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:43:25) drag_start grid -3.5075 50.0373
\i (02:43:25) drag_stop 128.0037 -13.4328
\e (02:43:25) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:43:31) enved 
\i (02:43:33) setwindow form.prfedit
\i (02:43:33) FORM prfedit no_etch_shape_display YES 
\i (02:43:34) FORM prfedit no_shape_fill YES 
\i (02:43:35) FORM prfedit done  
\i (02:43:35) setwindow pcb
\i (02:43:35) redraw 
\i (02:43:36) drag_start grid -6.2500 44.4216
\i (02:43:37) drag_stop 112.8545 -14.0858
\e (02:43:37) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:43:39) drag_start grid -6.9030 58.5261
\i (02:43:40) drag_stop 115.2052 -5.8582
\e (02:43:40) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:55:50) pick grid 129.4403 15.8209
\t (02:55:50) last pick:  129.4400 15.8200
\i (02:55:51) color192 
\i (02:55:54) setwindow cvf.dialog
\i (02:55:54) cvf global_invisible
\i (02:55:57) cvf layer_tree_item 'Manufacturing'
\i (02:55:59) cvf layers_visible manufacturing/autosilk_top TRUE
\i (02:56:01) cvf okay
\i (02:56:03) setwindow pcb
\i (02:56:03) drag_start grid 126.1754 54.0858
\i (02:56:03) drag_stop -1.4179 -10.6903
\e (02:56:03) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:56:04) pick grid -1.4179 -10.6903
\t (02:56:04) last pick:  -1.4175 -10.6900
\i (02:56:06) setwindow form.mini
\i (02:56:06) FORM mini change_subclass AUTOSILK_TOP 
\i (02:56:07) setwindow pcb
\i (02:56:07) pick grid 128.3955 38.8060
\t (02:56:07) last pick:  128.3950 38.8050
\i (02:56:08) drag_start grid 136.7537 53.1716
\i (02:56:08) drag_stop -24.4030 -18.1343
\e (02:56:08) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:56:08) pick grid 27.7052 -6.5112
\t (02:56:08) last pick:  27.7050 -6.5100
\i (02:56:10) setwindow form.mini
\i (02:56:10) FORM mini change_subclass AUTOSILK_BOTTOM 
\i (02:56:11) setwindow pcb
\i (02:56:11) layer priority 
\i (02:56:12) setwindow form.layerdlg
\i (02:56:12) FORM layerdlg cancel  
\i (02:56:13) setwindow pcb
\i (02:56:13) color192 
\i (02:56:13) setwindow cvf.dialog
\i (02:56:13) cvf layer_mode
\i (02:56:15) cvf global_invisible
\i (02:56:18) cvf layer_tree_item 'Manufacturing'
\i (02:56:19) cvf layers_visible manufacturing/autosilk_top TRUE
\i (02:56:21) cvf layers_visible manufacturing/autosilk_top FALSE
\i (02:56:21) cvf layers_visible manufacturing/autosilk_bottom TRUE
\i (02:56:23) cvf apply
\i (02:56:24) cvf okay
\i (02:56:25) setwindow pcb
\i (02:56:25) drag_start grid 95.4851 14.3843
\i (02:56:26) drag_stop 33.3209 -8.7313
\e (02:56:26) ERROR(SPMHGE-554): Text already matches option panel settings.
\i (02:56:29) artwork 
\i (02:56:31) setwindow form.film_control
\i (02:56:31) FORM film_control filmtree popup Add MetalB 
\i (02:56:46) fillin "AutoSilkBot"
\i (02:56:47) FORM film_control ok  
\i (02:56:47) setwindow pcb
\i (02:56:47) generaledit 
\i (02:56:48) pick grid 60.2239 37.6306
\t (02:56:48) last pick:  60.2250 37.6300
\i (02:56:49) color192 
\i (02:56:49) setwindow cvf.dialog
\i (02:56:49) cvf layer_mode
\i (02:56:49) setwindow pcb
\i (02:56:49) generaledit 
\i (02:56:51) setwindow cvf.dialog
\i (02:56:51) cvf layer_tree_item 'Manufacturing'
\i (02:56:52) cvf layers_visible manufacturing/autosilk_bottom FALSE
\i (02:56:53) cvf layers_visible manufacturing/autosilk_top TRUE
\i (02:56:54) cvf okay
\i (02:56:57) setwindow pcb
\i (02:56:57) artwork 
\i (02:56:59) setwindow form.film_control
\i (02:56:59) FORM film_control filmtree popup Add MetalT 
\i (02:57:05) fillin "AutoSilllkTop"
\i (02:57:06) FORM film_control ok  
\i (02:57:06) setwindow pcb
\i (02:57:06) generaledit 
\i (02:57:07) pick grid 132.0522 17.5187
\t (02:57:07) last pick:  132.0525 17.5175
\i (02:57:08) color192 
\i (02:57:08) setwindow cvf.dialog
\i (02:57:08) cvf layer_mode
\i (02:57:08) setwindow pcb
\i (02:57:08) generaledit 
\i (02:57:11) setwindow cvf.dialog
\i (02:57:11) cvf global_visible
\i (02:57:11) cvf okay
\i (02:57:12) setwindow pcb
\i (02:57:12) pick grid 79.9440 -23.8806
\t (02:57:12) last pick:  79.9450 -23.8800
\i (02:57:41) artwork 
\i (02:57:56) setwindow form.film_control
\i (02:57:56) FORM film_control cancel  
\i (02:57:56) setwindow pcb
\i (02:57:56) generaledit 
\i (02:58:17) setwindow form.vf_vis
\i (02:58:17) FORM vf_vis colorview_list Film: AutoSilkBot 
\i (02:58:25) FORM vf_vis colorview_list Last View 
\i (02:58:27) setwindow pcb
\i (02:58:27) color192 
\i (02:58:28) setwindow cvf.dialog
\i (02:58:28) cvf layer_mode
\i (02:58:28) setwindow pcb
\i (02:58:28) generaledit 
\i (02:58:31) setwindow cvf.dialog
\i (02:58:31) cvf global_invisible
\i (02:58:31) cvf layer_tree_item 'Manufacturing'
\i (02:58:32) cvf layers_visible manufacturing/autosilk_bottom TRUE
\i (02:58:34) cvf apply
\i (02:58:35) cvf okay
\i (02:58:37) setwindow pcb
\i (02:58:37) artwork 
\i (02:58:40) setwindow form.film_control
\i (02:58:40) FORM film_control filmtree popup Add MetalB 
\i (02:58:42) fillin "menu_cancel"
\i (02:58:43) FORM film_control cancel  
\i (02:58:43) setwindow pcb
\i (02:58:43) generaledit 
\i (02:58:45) pick grid 97.7052 7.3321
\t (02:58:45) last pick:  97.7050 7.3325
\i (02:58:45) undo 
\i (02:58:46) generaledit 
\i (03:15:07) setwindow form.find
\i (03:15:07) FORM find all_on  
\i (03:15:08) FORM find all_on  
\i (03:15:09) FORM find all_off  
\i (03:15:12) setwindow pcb
\i (03:15:12) color192 
\i (03:15:12) setwindow cvf.dialog
\i (03:15:12) cvf layer_mode
\i (03:15:12) setwindow pcb
\i (03:15:12) generaledit 
\i (03:15:21) setwindow cvf.dialog
\i (03:15:21) cvf layers_visible board_geometry/all_row TRUE
\i (03:15:23) cvf layers_visible board_geometry/all_row FALSE
\i (03:15:25) cvf global_visible
\i (03:15:26) cvf okay
\i (03:15:33) setwindow pcb
\i (03:15:33) zoom out 1 
\i (03:15:33) setwindow pcb
\i (03:15:33) zoom out 14.1231 11.3806
\i (03:15:33) trapsize 13060
\i (03:15:35) zoom in 1 
\i (03:15:35) setwindow pcb
\i (03:15:35) zoom in 15.5597 45.5970
\i (03:15:35) trapsize 6530
\i (03:15:36) roam start
\i (03:15:36) roam x 32
\i (03:15:36) roam y -64
\i (03:15:37) roam x 48
\i (03:15:37) roam y -80
\i (03:15:37) roam x 16
\i (03:15:37) roam y -32
\i (03:15:37) roam y 16
\i (03:15:37) roam x -32
\i (03:15:37) roam y 64
\i (03:15:37) roam x -48
\i (03:15:37) roam y 64
\i (03:15:37) roam x -16
\i (03:15:37) roam y 32
\i (03:15:37) roam x -16
\i (03:15:37) roam y 32
\i (03:15:37) roam x -32
\i (03:15:37) roam y 32
\i (03:15:37) roam x -16
\i (03:15:37) roam x -16
\i (03:15:37) roam y -16
\i (03:15:38) roam x -16
\i (03:15:38) roam x -16
\i (03:15:38) roam x -16
\i (03:15:39) roam y 16
\i (03:15:39) roam y 32
\i (03:15:39) roam end
\i (03:15:41) pick grid 58.7873 50.8209
\t (03:15:41) last pick:  58.7875 50.8200
\i (03:16:37) enved 
\i (03:16:38) generaledit 
\i (03:16:44) setwindow form.prfedit
\i (03:16:44) FORM prfedit cancel  
\i (03:16:48) setwindow pcb
\i (03:16:48) artwork 
\i (03:16:52) setwindow form.film_control
\i (03:16:52) FORM film_control database_check NO 
\i (03:16:52) FORM film_control create  
\w (03:16:52) No film records selected.
\i (03:16:55) FORM film_control create  
\w (03:16:55) No film records selected.
\i (03:16:57) FORM film_control create  
\w (03:16:57) No film records selected.
\i (03:16:57) FORM film_control create  
\w (03:16:57) No film records selected.
\i (03:16:57) FORM film_control create  
\w (03:16:57) No film records selected.
\i (03:16:57) FORM film_control create  
\w (03:16:57) No film records selected.
\i (03:16:57) FORM film_control create  
\w (03:16:57) No film records selected.
\i (03:16:58) FORM film_control create  
\w (03:16:58) No film records selected.
\i (03:16:58) FORM film_control create  
\w (03:16:58) No film records selected.
\i (03:17:00) FORM film_control filmtree 'MULTISEL YES' AutoSilkBot 
\i (03:17:03) FORM film_control select_all  
\i (03:17:03) FORM film_control create  
\t (03:17:03) Starting Create artwork films...
\w (03:17:06) WARNING(SPMHGE-269): artwork had warnings, use Viewlog to review the log file.
\w (03:17:07) Artwork generated with warnings.
\i (03:17:12) setwindow pcb
\i (03:17:12) zoom out 1 
\i (03:17:12) setwindow pcb
\i (03:17:12) zoom out 67.2761 37.5000
\i (03:17:12) trapsize 13060
\i (03:17:12) zoom out 1 
\i (03:17:12) setwindow pcb
\i (03:17:12) zoom out 152.4254 54.7388
\i (03:17:12) trapsize 13060
\i (03:17:12) zoom out 1 
\i (03:17:12) setwindow pcb
\i (03:17:12) zoom out 152.4254 54.7388
\i (03:17:12) trapsize 13060
\i (03:17:12) zoom out 1 
\i (03:17:12) setwindow pcb
\i (03:17:12) zoom out 152.4254 54.7388
\i (03:17:12) trapsize 13060
\i (03:17:25) setwindow text
\i (03:17:25) close 
\i (03:17:54) setwindow form.film_control
\i (03:17:54) FORM film_control cancel  
\i (03:17:54) setwindow pcb
\i (03:17:54) generaledit 
\i (03:18:00) ncdrill customization 
\i (03:18:00) generaledit 
\i (03:18:01) setwindow form.nc_drillcustomization
\i (03:18:01) FORM nc_drillcustomization cancel  
\i (03:18:04) setwindow pcb
\i (03:18:04) ncdrill legend 
   (03:18:04) Loading mfg.cxt 
\i (03:18:06) setwindow form.nc_drilllegend
\i (03:18:06) FORM nc_drilllegend done  
   (03:18:06) Loading axlcore.cxt 
\i (03:18:07) setwindow pcb
\i (03:18:07) zoom in 1 
\i (03:18:07) setwindow pcb
\i (03:18:07) zoom in 1.4552 60.2239
\i (03:18:07) trapsize 6530
\i (03:18:07) zoom in 1 
\i (03:18:07) setwindow pcb
\i (03:18:07) zoom in 1.4552 60.2239
\i (03:18:07) trapsize 3265
\i (03:18:08) pick grid 2.3694 63.4889
\t (03:18:08) last pick:  2.3700 63.4900
\t (03:18:08) NC Drill Legend generation successful
\i (03:18:08) generaledit 
\i (03:18:17) color192 
\i (03:18:17) setwindow cvf.dialog
\i (03:18:17) cvf layer_mode
\i (03:18:17) setwindow pcb
\i (03:18:17) generaledit 
\i (03:18:27) setwindow cvf.dialog
\i (03:18:27) cvf layer_tree_item 'Areas'
\i (03:18:28) cvf layer_tree_item 'Non-Conductor' 'Stack-Up'
\i (03:18:28) cvf layer_tree_item 'Conductor' 'Stack-Up'
\i (03:18:29) cvf layer_tree_item 'Stack-Up'
\i (03:18:30) cvf layer_tree_item 'Display'
\i (03:18:31) cvf layer_tree_item 'My Favorites'
\i (03:18:31) cvf layer_tree_item 'Components'
\i (03:18:32) cvf layer_tree_item 'Embedded Geomerty'
\i (03:18:32) cvf layer_tree_item 'Manufacturing'
\i (03:18:33) cvf layer_tree_item 'Drawing Format'
\i (03:18:34) cvf layer_tree_item 'Manufacturing'
\i (03:18:58) cvf layer_tree_item 'Stack-Up'
\i (03:19:00) cvf global_invisible
\i (03:19:01) cvf layer_tree_item 'Board Geometry'
\i (03:19:04) cvf layers_visible board_geometry/outline TRUE
\i (03:19:06) cvf layer_tree_item 'Manufacturing'
\i (03:19:13) cvf layers_visible manufacturing/nclegend-1-2 TRUE
\i (03:19:20) cvf okay
\i (03:19:21) setwindow pcb
\i (03:19:21) zoom out 1 
\i (03:19:21) setwindow pcb
\i (03:19:21) zoom out 37.6959 52.2576
\i (03:19:21) trapsize 6530
\i (03:19:21) roam start
\i (03:19:21) roam y 48
\i (03:19:21) roam y 32
\i (03:19:21) roam y 16
\i (03:19:21) roam y 32
\i (03:19:22) roam y 32
\i (03:19:22) roam y 16
\i (03:19:22) roam y 32
\i (03:19:22) roam y -16
\i (03:19:22) roam y -16
\i (03:19:22) roam end
\i (03:19:31) artwork 
\i (03:19:32) setwindow form.film_control
\i (03:19:32) FORM film_control load  
\i (03:19:33) fillin "menu_cancel"
\i (03:19:35) FORM film_control filmtree popup Add SolderB 
\i (03:19:44) fillin "menu_cancel"
\i (03:19:48) FORM film_control filmtree popup Cut DrillDraw 
\i (03:19:52) FORM film_control filmtree popup Add SolderT 
\i (03:19:58) fillin "DrillDraw"
\i (03:20:50) FORM film_control ok  
\i (03:20:50) setwindow pcb
\i (03:20:50) generaledit 
\i (03:24:56) artwork 
\i (03:25:00) setwindow form.film_control
\i (03:25:00) FORM film_control select_all  
\i (03:25:08) FORM film_control database_check NO 
\i (03:25:20) FORM film_control cancel  
\i (03:25:20) setwindow pcb
\i (03:25:20) generaledit 
\i (03:25:24) nctape_full 
\i (03:26:28) setwindow form.nc_drill
\i (03:26:28) FORM nc_drill repeat_codes NO 
\i (03:27:10) FORM nc_drill close  
\i (03:27:10) setwindow pcb
\i (03:27:10) generaledit 
\i (03:27:15) enved 
\i (03:27:16) generaledit 
\i (03:27:25) setwindow form.prfedit
\i (03:27:25) FORM prfedit treelist  Output_dir File_management 
\i (03:27:54) FORM prfedit favorite.ads_sdart YES 
\i (03:27:56) FORM prfedit cancel  
\i (03:36:55) setwindow pcb
\i (03:36:55) pick grid -1.2873 89.6082
\t (03:36:55) last pick:  -1.2875 89.6075
\i (03:36:59) nctape_full 
\i (03:37:00) setwindow form.nc_drill
\i (03:37:00) FORM nc_drill parameters  
\i (03:37:11) setwindow form.nc_parameters
\i (03:37:11) FORM nc_parameters integer_places 5 
\i (03:37:11) FORM nc_parameters done  
\i (03:37:12) setwindow form.nc_drill
\i (03:37:12) FORM nc_drill close  
\i (03:37:12) setwindow pcb
\i (03:37:12) generaledit 
\i (03:37:28) artwork 
\i (03:37:30) setwindow form.film_control
\i (03:37:30) FORM film_control general_parameters  
\i (03:42:30) FORM film_control format_int_places 5 
\i (05:09:17) FORM film_control ok  
\i (05:09:17) setwindow pcb
\i (05:09:17) generaledit 
\i (05:09:23) layer priority 
\i (05:09:24) setwindow form.layerdlg
\i (05:09:24) FORM layerdlg cancel  
\i (05:09:26) setwindow pcb
\i (05:09:26) prmed 
\i (05:09:28) setwindow form.prmedit
\i (05:09:28) FORM prmedit cancel  
\i (05:09:28) setwindow pcb
\i (05:09:28) generaledit 
\i (05:09:30) color192 
\i (05:09:30) setwindow cvf.dialog
\i (05:09:30) cvf layer_mode
\i (05:09:30) setwindow pcb
\i (05:09:30) generaledit 
\i (05:09:32) setwindow cvf.dialog
\i (05:09:32) cvf global_visible
\i (05:09:33) cvf okay
\i (05:09:35) setwindow pcb
\i (05:09:35) zoom out 1 
\i (05:09:35) setwindow pcb
\i (05:09:35) zoom out 103.4515 13.9926
\i (05:09:35) trapsize 13060
\i (05:09:36) zoom in 1 
\i (05:09:36) setwindow pcb
\i (05:09:36) zoom in 106.7164 -13.6940
\i (05:09:36) trapsize 6530
\i (05:09:37) roam start
\i (05:09:37) roam x -112
\i (05:09:37) roam x -64
\i (05:09:38) roam x 32
\i (05:09:38) roam x 16
\i (05:09:38) roam x -112
\i (05:09:38) roam x -128
\i (05:09:38) roam x -64
\i (05:09:38) roam x -32
\i (05:09:38) roam end
\i (05:09:39) save 
\i (05:09:40) fillin yes 
\i (05:09:40) generaledit 
\i (05:09:41) exit 
\t (05:09:41)     Journal end - Fri Jul 19 14:12:46 2019
