# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../programa.srcs/sources_1/new/memoria.vhd" \
"../../../../programa.srcs/sim_1/new/t_memoria.vhd" \

# Do not sort compile order
nosort
