module wideexpr_00625(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +(((($signed(u3))+(((3'sb110)>>(s5))^~(+(u7))))<=(1'sb0))<=(5'sb01001));
  assign y1 = |(|(s1));
  assign y2 = {1{(ctrl[1]?-((ctrl[7]?(ctrl[6]?(ctrl[3]?(s4)|(5'sb01101):$signed(s6)):$signed((ctrl[2]?5'sb00010:u2))):s3)):(~|(((ctrl[5]?$signed(2'b11):$signed(2'sb10)))>>(+({4'sb1001,2'sb00,2'b11}))))<=((ctrl[0]?(ctrl[4]?(ctrl[0]?(u2)>>>(s1):{4{s7}}):{(u6)>>>(s0),6'sb100001}):$signed(s1))))}};
  assign y3 = (({6'sb110111,{(-(~^({$signed(u4),s0,(3'sb111)>>>(s7)})))<<<($signed((ctrl[4]?(4'sb0101)>>>(s0):({2{u7}})<=((s3)>>>(s6))))),u0,(-((ctrl[3]?3'sb010:s6)))<(3'sb100),~(6'sb000010)}})>>(s1))+((ctrl[0]?u7:(^({(2'sb01)^($signed((ctrl[5]?(u6)-(s5):{3'sb011}))),~|((ctrl[7]?-($signed(s4)):+(6'sb100010))),$signed({((ctrl[5]?s7:u4))<<(s4),1'sb0,(s3)+({s0,s3}),{1{(u3)<(s7)}}})}))<<<((ctrl[7]?4'sb0000:5'sb11110))));
  assign y4 = +(s3);
  assign y5 = (ctrl[1]?u7:$unsigned(4'sb0000));
  assign y6 = (ctrl[1]?{{1{(((ctrl[3]?s5:|({2'sb00})))&(~(s5)))<<<(((s0)^~(s6))&((ctrl[1]?1'sb1:s6)))}},{$signed(-($signed((ctrl[0]?3'sb110:(s2)^~(s0))))),-((ctrl[0]?s1:-((1'sb1)>=(+(s6)))))},+(($unsigned(((ctrl[3]?(5'sb10011)^(3'b111):4'b0110))&((ctrl[1]?$signed(1'b1):(1'sb0)>=(4'sb0000)))))|(2'b10)),5'sb10100}:2'b01);
  assign y7 = ~&({s3});
endmodule
