class ONCHIP_MEMORY2_0:
    COMPONENT_TYPE = "altera_avalon_onchip_memory2"
    COMPONENT_NAME = "onchip_memory2_0"
    BASE = 0x0
    SPAN = 16384
    END = 0x3fff
    ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR = 0
    ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE = 0
    CONTENTS_INFO = ""
    DUAL_PORT = 0
    GUI_RAM_BLOCK_TYPE = "AUTO"
    INIT_CONTENTS_FILE = "soc_system_onchip_memory2_0"
    INIT_MEM_CONTENT = 1
    INSTANCE_ID = "NONE"
    NON_DEFAULT_INIT_FILE_ENABLED = 0
    RAM_BLOCK_TYPE = "AUTO"
    READ_DURING_WRITE_MODE = "DONT_CARE"
    SINGLE_CLOCK_OP = 0
    SIZE_MULTIPLE = 1
    SIZE_VALUE = 16384
    WRITABLE = 1
    MEMORY_INFO_DAT_SYM_INSTALL_DIR = "SIM_DIR"
    MEMORY_INFO_GENERATE_DAT_SYM = 1
    MEMORY_INFO_GENERATE_HEX = 1
    MEMORY_INFO_HAS_BYTE_LANE = 0
    MEMORY_INFO_HEX_INSTALL_DIR = "QPF_DIR"
    MEMORY_INFO_MEM_INIT_DATA_WIDTH = 32
    MEMORY_INFO_MEM_INIT_FILENAME = "soc_system_onchip_memory2_0"

class SYSID_QSYS:
    COMPONENT_TYPE = "altera_avalon_sysid_qsys"
    COMPONENT_NAME = "sysid_qsys"
    BASE = 0x1000
    SPAN = 8
    END = 0x1007
    ID = 2899645442
    TIMESTAMP = 1436531320

class INTR_CAPTURER_0:
    COMPONENT_TYPE = "intr_capturer"
    COMPONENT_NAME = "intr_capturer_0"
    BASE = 0x6000
    SPAN = 8
    END = 0x6007

class VALIDATOR_SUBSYS_0:
    COMPONENT_TYPE = "validator_subsys"
    COMPONENT_NAME = "validator_subsys_0"
    BASE = 0x10000
    SPAN = 1024
    END = 0x103ff

class MEMCPY_MSGDMA_CSR:
    COMPONENT_TYPE = "altera_msgdma"
    COMPONENT_NAME = "memcpy_msgdma"
    BASE = 0x20000
    SPAN = 32
    END = 0x2001f
    IRQ = 7
    BURST_ENABLE = 1
    BURST_WRAPPING_SUPPORT = 0
    CHANNEL_ENABLE = 0
    CHANNEL_ENABLE_DERIVED = 0
    CHANNEL_WIDTH = 8
    DATA_FIFO_DEPTH = 32
    DATA_WIDTH = 64
    DESCRIPTOR_FIFO_DEPTH = 128
    DMA_MODE = 0
    ENHANCED_FEATURES = 0
    ERROR_ENABLE = 0
    ERROR_ENABLE_DERIVED = 0
    ERROR_WIDTH = 8
    MAX_BURST_COUNT = 8
    MAX_BYTE = 1024
    MAX_STRIDE = 1
    PACKET_ENABLE = 0
    PACKET_ENABLE_DERIVED = 0
    PROGRAMMABLE_BURST_ENABLE = 0
    RESPONSE_PORT = 2
    STRIDE_ENABLE = 0
    STRIDE_ENABLE_DERIVED = 0
    TRANSFER_TYPE = "Unaligned Accesses"

class MEMCPY_MSGDMA_DESCRIPTOR_SLAVE:
    COMPONENT_TYPE = "altera_msgdma"
    COMPONENT_NAME = "memcpy_msgdma"
    BASE = 0x20020
    SPAN = 16
    END = 0x2002f
    BURST_ENABLE = 1
    BURST_WRAPPING_SUPPORT = 0
    CHANNEL_ENABLE = 0
    CHANNEL_ENABLE_DERIVED = 0
    CHANNEL_WIDTH = 8
    DATA_FIFO_DEPTH = 32
    DATA_WIDTH = 64
    DESCRIPTOR_FIFO_DEPTH = 128
    DMA_MODE = 0
    ENHANCED_FEATURES = 0
    ERROR_ENABLE = 0
    ERROR_ENABLE_DERIVED = 0
    ERROR_WIDTH = 8
    MAX_BURST_COUNT = 8
    MAX_BYTE = 1024
    MAX_STRIDE = 1
    PACKET_ENABLE = 0
    PACKET_ENABLE_DERIVED = 0
    PROGRAMMABLE_BURST_ENABLE = 0
    RESPONSE_PORT = 2
    STRIDE_ENABLE = 0
    STRIDE_ENABLE_DERIVED = 0
    TRANSFER_TYPE = "Unaligned Accesses"

class DEMO_DRIVER_SUBSYS_0:
    COMPONENT_TYPE = "demo_driver_subsys"
    COMPONENT_NAME = "demo_driver_subsys_0"
    BASE = 0x30000
    SPAN = 4096
    END = 0x30fff
    IRQ = 8

class FIFO_0_IN_CSR:
    COMPONENT_TYPE = "altera_avalon_fifo"
    COMPONENT_NAME = "fifo_0"
    BASE = 0x40000
    SPAN = 32
    END = 0x4001f
    AVALONMM_AVALONMM_DATA_WIDTH = 32
    AVALONMM_AVALONST_DATA_WIDTH = 32
    BITS_PER_SYMBOL = 16
    CHANNEL_WIDTH = 8
    ERROR_WIDTH = 8
    FIFO_DEPTH = 256
    SINGLE_CLOCK_MODE = 1
    SYMBOLS_PER_BEAT = 2
    USE_AVALONMM_READ_SLAVE = 1
    USE_AVALONMM_WRITE_SLAVE = 1
    USE_AVALONST_SINK = 0
    USE_AVALONST_SOURCE = 0
    USE_BACKPRESSURE = 1
    USE_IRQ = 0
    USE_PACKET = 1
    USE_READ_CONTROL = 0
    USE_REGISTER = 0
    USE_WRITE_CONTROL = 1

class FIFO_0_IN:
    CSR_COMPONENT_TYPE = "altera_avalon_fifo"
    CSR_COMPONENT_NAME = "fifo_0"
    CSR_BASE = 0x40000
    CSR_SPAN = 32
    CSR_END = 0x4001f
    CSR_AVALONMM_AVALONMM_DATA_WIDTH = 32
    CSR_AVALONMM_AVALONST_DATA_WIDTH = 32
    CSR_BITS_PER_SYMBOL = 16
    CSR_CHANNEL_WIDTH = 8
    CSR_ERROR_WIDTH = 8
    CSR_FIFO_DEPTH = 256
    CSR_SINGLE_CLOCK_MODE = 1
    CSR_SYMBOLS_PER_BEAT = 2
    CSR_USE_AVALONMM_READ_SLAVE = 1
    CSR_USE_AVALONMM_WRITE_SLAVE = 1
    CSR_USE_AVALONST_SINK = 0
    CSR_USE_AVALONST_SOURCE = 0
    CSR_USE_BACKPRESSURE = 1
    CSR_USE_IRQ = 0
    CSR_USE_PACKET = 1
    CSR_USE_READ_CONTROL = 0
    CSR_USE_REGISTER = 0
    CSR_USE_WRITE_CONTROL = 1
    COMPONENT_TYPE = "altera_avalon_fifo"
    COMPONENT_NAME = "fifo_0"
    BASE = 0x40020
    SPAN = 4
    END = 0x40023
    AVALONMM_AVALONMM_DATA_WIDTH = 32
    AVALONMM_AVALONST_DATA_WIDTH = 32
    BITS_PER_SYMBOL = 16
    CHANNEL_WIDTH = 8
    ERROR_WIDTH = 8
    FIFO_DEPTH = 256
    SINGLE_CLOCK_MODE = 1
    SYMBOLS_PER_BEAT = 2
    USE_AVALONMM_READ_SLAVE = 1
    USE_AVALONMM_WRITE_SLAVE = 1
    USE_AVALONST_SINK = 0
    USE_AVALONST_SOURCE = 0
    USE_BACKPRESSURE = 1
    USE_IRQ = 0
    USE_PACKET = 1
    USE_READ_CONTROL = 0
    USE_REGISTER = 0
    USE_WRITE_CONTROL = 1

class FIFO_0_OUT:
    COMPONENT_TYPE = "altera_avalon_fifo"
    COMPONENT_NAME = "fifo_0"
    BASE = 0x40030
    SPAN = 4
    END = 0x40033
    AVALONMM_AVALONMM_DATA_WIDTH = 32
    AVALONMM_AVALONST_DATA_WIDTH = 32
    BITS_PER_SYMBOL = 16
    CHANNEL_WIDTH = 8
    ERROR_WIDTH = 8
    FIFO_DEPTH = 256
    SINGLE_CLOCK_MODE = 1
    SYMBOLS_PER_BEAT = 2
    USE_AVALONMM_READ_SLAVE = 1
    USE_AVALONMM_WRITE_SLAVE = 1
    USE_AVALONST_SINK = 0
    USE_AVALONST_SOURCE = 0
    USE_BACKPRESSURE = 1
    USE_IRQ = 0
    USE_PACKET = 1
    USE_READ_CONTROL = 0
    USE_REGISTER = 0
    USE_WRITE_CONTROL = 1

class FIFO_1_IN_CSR:
    COMPONENT_TYPE = "altera_avalon_fifo"
    COMPONENT_NAME = "fifo_1"
    BASE = 0x44000
    SPAN = 32
    END = 0x4401f
    AVALONMM_AVALONMM_DATA_WIDTH = 32
    AVALONMM_AVALONST_DATA_WIDTH = 32
    BITS_PER_SYMBOL = 16
    CHANNEL_WIDTH = 8
    ERROR_WIDTH = 8
    FIFO_DEPTH = 256
    SINGLE_CLOCK_MODE = 1
    SYMBOLS_PER_BEAT = 2
    USE_AVALONMM_READ_SLAVE = 1
    USE_AVALONMM_WRITE_SLAVE = 1
    USE_AVALONST_SINK = 0
    USE_AVALONST_SOURCE = 0
    USE_BACKPRESSURE = 1
    USE_IRQ = 0
    USE_PACKET = 1
    USE_READ_CONTROL = 0
    USE_REGISTER = 0
    USE_WRITE_CONTROL = 1

class FIFO_1_IN:
    CSR_COMPONENT_TYPE = "altera_avalon_fifo"
    CSR_COMPONENT_NAME = "fifo_1"
    CSR_BASE = 0x44000
    CSR_SPAN = 32
    CSR_END = 0x4401f
    CSR_AVALONMM_AVALONMM_DATA_WIDTH = 32
    CSR_AVALONMM_AVALONST_DATA_WIDTH = 32
    CSR_BITS_PER_SYMBOL = 16
    CSR_CHANNEL_WIDTH = 8
    CSR_ERROR_WIDTH = 8
    CSR_FIFO_DEPTH = 256
    CSR_SINGLE_CLOCK_MODE = 1
    CSR_SYMBOLS_PER_BEAT = 2
    CSR_USE_AVALONMM_READ_SLAVE = 1
    CSR_USE_AVALONMM_WRITE_SLAVE = 1
    CSR_USE_AVALONST_SINK = 0
    CSR_USE_AVALONST_SOURCE = 0
    CSR_USE_BACKPRESSURE = 1
    CSR_USE_IRQ = 0
    CSR_USE_PACKET = 1
    CSR_USE_READ_CONTROL = 0
    CSR_USE_REGISTER = 0
    CSR_USE_WRITE_CONTROL = 1
    COMPONENT_TYPE = "altera_avalon_fifo"
    COMPONENT_NAME = "fifo_1"
    BASE = 0x44020
    SPAN = 4
    END = 0x44023
    AVALONMM_AVALONMM_DATA_WIDTH = 32
    AVALONMM_AVALONST_DATA_WIDTH = 32
    BITS_PER_SYMBOL = 16
    CHANNEL_WIDTH = 8
    ERROR_WIDTH = 8
    FIFO_DEPTH = 256
    SINGLE_CLOCK_MODE = 1
    SYMBOLS_PER_BEAT = 2
    USE_AVALONMM_READ_SLAVE = 1
    USE_AVALONMM_WRITE_SLAVE = 1
    USE_AVALONST_SINK = 0
    USE_AVALONST_SOURCE = 0
    USE_BACKPRESSURE = 1
    USE_IRQ = 0
    USE_PACKET = 1
    USE_READ_CONTROL = 0
    USE_REGISTER = 0
    USE_WRITE_CONTROL = 1

class FIFO_1_OUT:
    COMPONENT_TYPE = "altera_avalon_fifo"
    COMPONENT_NAME = "fifo_1"
    BASE = 0x44030
    SPAN = 4
    END = 0x44033
    AVALONMM_AVALONMM_DATA_WIDTH = 32
    AVALONMM_AVALONST_DATA_WIDTH = 32
    BITS_PER_SYMBOL = 16
    CHANNEL_WIDTH = 8
    ERROR_WIDTH = 8
    FIFO_DEPTH = 256
    SINGLE_CLOCK_MODE = 1
    SYMBOLS_PER_BEAT = 2
    USE_AVALONMM_READ_SLAVE = 1
    USE_AVALONMM_WRITE_SLAVE = 1
    USE_AVALONST_SINK = 0
    USE_AVALONST_SOURCE = 0
    USE_BACKPRESSURE = 1
    USE_IRQ = 0
    USE_PACKET = 1
    USE_READ_CONTROL = 0
    USE_REGISTER = 0
    USE_WRITE_CONTROL = 1

class FIFO_2_IN_CSR:
    COMPONENT_TYPE = "altera_avalon_fifo"
    COMPONENT_NAME = "fifo_2"
    BASE = 0x48000
    SPAN = 32
    END = 0x4801f
    AVALONMM_AVALONMM_DATA_WIDTH = 32
    AVALONMM_AVALONST_DATA_WIDTH = 32
    BITS_PER_SYMBOL = 16
    CHANNEL_WIDTH = 8
    ERROR_WIDTH = 8
    FIFO_DEPTH = 256
    SINGLE_CLOCK_MODE = 1
    SYMBOLS_PER_BEAT = 2
    USE_AVALONMM_READ_SLAVE = 1
    USE_AVALONMM_WRITE_SLAVE = 1
    USE_AVALONST_SINK = 0
    USE_AVALONST_SOURCE = 0
    USE_BACKPRESSURE = 1
    USE_IRQ = 0
    USE_PACKET = 1
    USE_READ_CONTROL = 0
    USE_REGISTER = 0
    USE_WRITE_CONTROL = 1

class FIFO_2_IN:
    CSR_COMPONENT_TYPE = "altera_avalon_fifo"
    CSR_COMPONENT_NAME = "fifo_2"
    CSR_BASE = 0x48000
    CSR_SPAN = 32
    CSR_END = 0x4801f
    CSR_AVALONMM_AVALONMM_DATA_WIDTH = 32
    CSR_AVALONMM_AVALONST_DATA_WIDTH = 32
    CSR_BITS_PER_SYMBOL = 16
    CSR_CHANNEL_WIDTH = 8
    CSR_ERROR_WIDTH = 8
    CSR_FIFO_DEPTH = 256
    CSR_SINGLE_CLOCK_MODE = 1
    CSR_SYMBOLS_PER_BEAT = 2
    CSR_USE_AVALONMM_READ_SLAVE = 1
    CSR_USE_AVALONMM_WRITE_SLAVE = 1
    CSR_USE_AVALONST_SINK = 0
    CSR_USE_AVALONST_SOURCE = 0
    CSR_USE_BACKPRESSURE = 1
    CSR_USE_IRQ = 0
    CSR_USE_PACKET = 1
    CSR_USE_READ_CONTROL = 0
    CSR_USE_REGISTER = 0
    CSR_USE_WRITE_CONTROL = 1
    COMPONENT_TYPE = "altera_avalon_fifo"
    COMPONENT_NAME = "fifo_2"
    BASE = 0x48020
    SPAN = 4
    END = 0x48023
    AVALONMM_AVALONMM_DATA_WIDTH = 32
    AVALONMM_AVALONST_DATA_WIDTH = 32
    BITS_PER_SYMBOL = 16
    CHANNEL_WIDTH = 8
    ERROR_WIDTH = 8
    FIFO_DEPTH = 256
    SINGLE_CLOCK_MODE = 1
    SYMBOLS_PER_BEAT = 2
    USE_AVALONMM_READ_SLAVE = 1
    USE_AVALONMM_WRITE_SLAVE = 1
    USE_AVALONST_SINK = 0
    USE_AVALONST_SOURCE = 0
    USE_BACKPRESSURE = 1
    USE_IRQ = 0
    USE_PACKET = 1
    USE_READ_CONTROL = 0
    USE_REGISTER = 0
    USE_WRITE_CONTROL = 1

class FIFO_2_OUT:
    COMPONENT_TYPE = "altera_avalon_fifo"
    COMPONENT_NAME = "fifo_2"
    BASE = 0x48030
    SPAN = 4
    END = 0x48033
    AVALONMM_AVALONMM_DATA_WIDTH = 32
    AVALONMM_AVALONST_DATA_WIDTH = 32
    BITS_PER_SYMBOL = 16
    CHANNEL_WIDTH = 8
    ERROR_WIDTH = 8
    FIFO_DEPTH = 256
    SINGLE_CLOCK_MODE = 1
    SYMBOLS_PER_BEAT = 2
    USE_AVALONMM_READ_SLAVE = 1
    USE_AVALONMM_WRITE_SLAVE = 1
    USE_AVALONST_SINK = 0
    USE_AVALONST_SOURCE = 0
    USE_BACKPRESSURE = 1
    USE_IRQ = 0
    USE_PACKET = 1
    USE_READ_CONTROL = 0
    USE_REGISTER = 0
    USE_WRITE_CONTROL = 1

class FFT_SUB_SGDMA_TO_FFT_CSR:
    COMPONENT_TYPE = "altera_msgdma"
    COMPONENT_NAME = "fft_sub_sgdma_to_fft"
    BASE = 0x80000
    SPAN = 32
    END = 0x8001f
    IRQ = 4
    BURST_ENABLE = 0
    BURST_WRAPPING_SUPPORT = 0
    CHANNEL_ENABLE = 0
    CHANNEL_ENABLE_DERIVED = 0
    CHANNEL_WIDTH = 8
    DATA_FIFO_DEPTH = 128
    DATA_WIDTH = 32
    DESCRIPTOR_FIFO_DEPTH = 128
    DMA_MODE = 1
    ENHANCED_FEATURES = 0
    ERROR_ENABLE = 1
    ERROR_ENABLE_DERIVED = 1
    ERROR_WIDTH = 2
    MAX_BURST_COUNT = 2
    MAX_BYTE = 131072
    MAX_STRIDE = 1
    PACKET_ENABLE = 1
    PACKET_ENABLE_DERIVED = 1
    PROGRAMMABLE_BURST_ENABLE = 0
    RESPONSE_PORT = 2
    STRIDE_ENABLE = 0
    STRIDE_ENABLE_DERIVED = 0
    TRANSFER_TYPE = "Aligned Accesses"

class FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE:
    COMPONENT_TYPE = "altera_msgdma"
    COMPONENT_NAME = "fft_sub_sgdma_to_fft"
    BASE = 0x90000
    SPAN = 16
    END = 0x9000f
    BURST_ENABLE = 0
    BURST_WRAPPING_SUPPORT = 0
    CHANNEL_ENABLE = 0
    CHANNEL_ENABLE_DERIVED = 0
    CHANNEL_WIDTH = 8
    DATA_FIFO_DEPTH = 128
    DATA_WIDTH = 32
    DESCRIPTOR_FIFO_DEPTH = 128
    DMA_MODE = 1
    ENHANCED_FEATURES = 0
    ERROR_ENABLE = 1
    ERROR_ENABLE_DERIVED = 1
    ERROR_WIDTH = 2
    MAX_BURST_COUNT = 2
    MAX_BYTE = 131072
    MAX_STRIDE = 1
    PACKET_ENABLE = 1
    PACKET_ENABLE_DERIVED = 1
    PROGRAMMABLE_BURST_ENABLE = 0
    RESPONSE_PORT = 2
    STRIDE_ENABLE = 0
    STRIDE_ENABLE_DERIVED = 0
    TRANSFER_TYPE = "Aligned Accesses"

class FFT_SUB_SGDMA_FROM_FFT_CSR:
    COMPONENT_TYPE = "altera_msgdma"
    COMPONENT_NAME = "fft_sub_sgdma_from_fft"
    BASE = 0xa0000
    SPAN = 32
    END = 0xa001f
    IRQ = 3
    BURST_ENABLE = 0
    BURST_WRAPPING_SUPPORT = 0
    CHANNEL_ENABLE = 0
    CHANNEL_ENABLE_DERIVED = 0
    CHANNEL_WIDTH = 8
    DATA_FIFO_DEPTH = 128
    DATA_WIDTH = 64
    DESCRIPTOR_FIFO_DEPTH = 128
    DMA_MODE = 2
    ENHANCED_FEATURES = 0
    ERROR_ENABLE = 1
    ERROR_ENABLE_DERIVED = 1
    ERROR_WIDTH = 2
    MAX_BURST_COUNT = 2
    MAX_BYTE = 131072
    MAX_STRIDE = 1
    PACKET_ENABLE = 1
    PACKET_ENABLE_DERIVED = 1
    PROGRAMMABLE_BURST_ENABLE = 0
    RESPONSE_PORT = 2
    STRIDE_ENABLE = 0
    STRIDE_ENABLE_DERIVED = 0
    TRANSFER_TYPE = "Aligned Accesses"

class FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE:
    COMPONENT_TYPE = "altera_msgdma"
    COMPONENT_NAME = "fft_sub_sgdma_from_fft"
    BASE = 0xb0000
    SPAN = 16
    END = 0xb000f
    BURST_ENABLE = 0
    BURST_WRAPPING_SUPPORT = 0
    CHANNEL_ENABLE = 0
    CHANNEL_ENABLE_DERIVED = 0
    CHANNEL_WIDTH = 8
    DATA_FIFO_DEPTH = 128
    DATA_WIDTH = 64
    DESCRIPTOR_FIFO_DEPTH = 128
    DMA_MODE = 2
    ENHANCED_FEATURES = 0
    ERROR_ENABLE = 1
    ERROR_ENABLE_DERIVED = 1
    ERROR_WIDTH = 2
    MAX_BURST_COUNT = 2
    MAX_BYTE = 131072
    MAX_STRIDE = 1
    PACKET_ENABLE = 1
    PACKET_ENABLE_DERIVED = 1
    PROGRAMMABLE_BURST_ENABLE = 0
    RESPONSE_PORT = 2
    STRIDE_ENABLE = 0
    STRIDE_ENABLE_DERIVED = 0
    TRANSFER_TYPE = "Aligned Accesses"

class FFT_SUB_DATA:
    COMPONENT_TYPE = "altera_avalon_onchip_memory2"
    COMPONENT_NAME = "fft_sub_data"
    BASE = 0xc0000
    SPAN = 65536
    END = 0xcffff
    ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR = 0
    ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE = 0
    CONTENTS_INFO = ""
    DUAL_PORT = 0
    GUI_RAM_BLOCK_TYPE = "AUTO"
    INIT_CONTENTS_FILE = "soc_system_fft_sub_data"
    INIT_MEM_CONTENT = 1
    INSTANCE_ID = "NONE"
    NON_DEFAULT_INIT_FILE_ENABLED = 0
    RAM_BLOCK_TYPE = "AUTO"
    READ_DURING_WRITE_MODE = "DONT_CARE"
    SINGLE_CLOCK_OP = 0
    SIZE_MULTIPLE = 1
    SIZE_VALUE = 65536
    WRITABLE = 1
    MEMORY_INFO_DAT_SYM_INSTALL_DIR = "SIM_DIR"
    MEMORY_INFO_GENERATE_DAT_SYM = 1
    MEMORY_INFO_GENERATE_HEX = 1
    MEMORY_INFO_HAS_BYTE_LANE = 0
    MEMORY_INFO_HEX_INSTALL_DIR = "QPF_DIR"
    MEMORY_INFO_MEM_INIT_DATA_WIDTH = 64
    MEMORY_INFO_MEM_INIT_FILENAME = "soc_system_fft_sub_data"

class FFT_SUB_FFT_STADAPTER_0:
    COMPONENT_TYPE = "FFT_STadapter"
    COMPONENT_NAME = "fft_sub_FFT_STadapter_0"
    BASE = 0xd0000
    SPAN = 16
    END = 0xd000f

class FFT_SUB_SGDMA_FROM_FFT_FFT_SUB_DATA:
    COMPONENT_TYPE = "altera_avalon_onchip_memory2"
    COMPONENT_NAME = "fft_sub_data"
    BASE = 0x40000
    SPAN = 65536
    END = 0x4ffff
    ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR = 0
    ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE = 0
    CONTENTS_INFO = ""
    DUAL_PORT = 0
    GUI_RAM_BLOCK_TYPE = "AUTO"
    INIT_CONTENTS_FILE = "soc_system_fft_sub_data"
    INIT_MEM_CONTENT = 1
    INSTANCE_ID = "NONE"
    NON_DEFAULT_INIT_FILE_ENABLED = 0
    RAM_BLOCK_TYPE = "AUTO"
    READ_DURING_WRITE_MODE = "DONT_CARE"
    SINGLE_CLOCK_OP = 0
    SIZE_MULTIPLE = 1
    SIZE_VALUE = 65536
    WRITABLE = 1
    MEMORY_INFO_DAT_SYM_INSTALL_DIR = "SIM_DIR"
    MEMORY_INFO_GENERATE_DAT_SYM = 1
    MEMORY_INFO_GENERATE_HEX = 1
    MEMORY_INFO_HAS_BYTE_LANE = 0
    MEMORY_INFO_HEX_INSTALL_DIR = "QPF_DIR"
    MEMORY_INFO_MEM_INIT_DATA_WIDTH = 64
    MEMORY_INFO_MEM_INIT_FILENAME = "soc_system_fft_sub_data"

