// Seed: 1618482349
module module_0 (
    output wire id_0,
    output uwire id_1,
    output tri1 id_2,
    input uwire id_3,
    output wire id_4,
    input tri1 id_5,
    output wor id_6,
    output wor id_7,
    input wand id_8,
    input wire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri id_12,
    input supply1 id_13,
    output wor id_14,
    input wor id_15,
    input tri1 id_16,
    output wand id_17,
    output wire id_18,
    input wand id_19,
    output wire id_20
);
  wire id_22;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input logic id_2,
    output supply1 id_3,
    input wand id_4,
    output tri id_5,
    output tri1 id_6,
    output wor id_7,
    output logic id_8
);
  always_latch id_8 = #1 id_2;
  module_0(
      id_3,
      id_3,
      id_5,
      id_0,
      id_5,
      id_1,
      id_6,
      id_6,
      id_0,
      id_0,
      id_4,
      id_0,
      id_0,
      id_1,
      id_3,
      id_0,
      id_1,
      id_6,
      id_5,
      id_4,
      id_7
  );
endmodule
