Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Jun  2 00:00:13 2022
| Host             : LAPTOP-63KSL160 running 64-bit major release  (build 9200)
| Command          : report_power -file test_top_power_routed.rpt -pb test_top_power_summary_routed.pb -rpx test_top_power_routed.rpx
| Design           : test_top
| Device           : xc7a35tlftg256-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 15.002       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 14.815       |
| Device Static (W)        | 0.187        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 27.2         |
| Junction Temperature (C) | 97.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     2.081 |     2147 |       --- |             --- |
|   LUT as Logic          |     1.658 |      641 |     20800 |            3.08 |
|   CARRY4                |     0.214 |      132 |      8150 |            1.62 |
|   Register              |     0.201 |     1119 |     41600 |            2.69 |
|   BUFG                  |     0.005 |        3 |        32 |            9.38 |
|   LUT as Shift Register |     0.003 |        8 |      9600 |            0.08 |
|   Others                |     0.000 |      109 |       --- |             --- |
| Signals                 |     2.074 |     1700 |       --- |             --- |
| I/O                     |    10.660 |       40 |       170 |           23.53 |
| Static Power            |     0.187 |          |           |                 |
| Total                   |    15.002 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.900 |     4.743 |       4.641 |      0.102 |
| Vccaux    |       1.800 |     0.419 |       0.390 |      0.029 |
| Vcco33    |       3.300 |     3.012 |       3.011 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| test_top            |    14.815 |
|   MODULE_1_u        |     1.259 |
|     Buzzer_shine_u  |     0.942 |
|       Buzzer_Mozart |     0.333 |
|         Buzzer_u    |     0.130 |
|       Buzzer_u      |     0.008 |
|       Buzzer_u0     |     0.008 |
|     Judge2_u        |    <0.001 |
|       KEYNUM_u      |     0.000 |
|       keyboard_u    |     0.000 |
|         reg_2bit_u  |     0.000 |
|         reg_4bit_u  |     0.000 |
|     Timer_u         |    <0.001 |
|     add10_u         |     0.189 |
|       reg_A_u       |     0.039 |
|       reg_B_u       |     0.064 |
|       reg_S_u       |     0.022 |
|     get_rand1_u     |     0.128 |
|       Keyboard      |     0.000 |
|         reg_2bit_u  |     0.000 |
|       rand1_u1      |     0.064 |
|         reg_2bit_u  |     0.000 |
|       rand1_u2      |     0.063 |
|         reg_2bit_u  |     0.000 |
|   MODULE_2_u        |     1.805 |
|     Buzzer_shine_u  |     1.139 |
|       Buzzer_Mozart |     0.435 |
|         Buzzer_u    |     0.174 |
|       Buzzer_u      |     0.025 |
|       Buzzer_u0     |     0.027 |
|     Judge3_u        |    <0.001 |
|       KEYNUM_u      |     0.000 |
|       keyboard_u    |     0.000 |
|         reg_2bit_u  |     0.000 |
|     Timer_u         |    <0.001 |
|     add10_u         |     0.227 |
|       reg_A_u       |     0.028 |
|       reg_B_u       |     0.071 |
|       reg_S_u       |     0.036 |
|     get_rand2_u     |     0.427 |
|       Keyboard      |     0.006 |
|         reg_2bit_u  |     0.000 |
|       rand1_u1      |     0.135 |
|         reg_2bit_u  |     0.009 |
|       rand1_u2      |     0.215 |
|         reg_2bit_u  |     0.007 |
|   MODULE_Adder_u    |     0.401 |
|     KeyIn_u         |     0.088 |
|       KEYNUM_u      |     0.000 |
|       keyboard_u    |     0.003 |
|         reg_2bit_u  |     0.000 |
|         reg_4bit_u  |     0.002 |
|       reg_24bit_u1  |     0.041 |
|       reg_24bit_u2  |     0.045 |
|     add10_u         |     0.309 |
|       reg_A_u       |     0.045 |
|       reg_B_u       |     0.037 |
|       reg_S_u       |     0.038 |
|   led_disp_u        |     0.279 |
+---------------------+-----------+


