LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY eighBitComparator IS
	PORT(
		i_GTPrevious, i_LTPrevious	: IN	STD_LOGIC;
		i_Ai, i_Bi			: IN	STD_LOGIC;
		o_GT, o_LT			: OUT	STD_LOGIC);
END eighBitComparator;

ARCHITECTURE rtl OF eighBitComparator IS

	component 


BEGIN



END rtl;