Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jan 26 23:52:29 2025
| Host         : BOOK-SA9USV77NK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MODEM_timing_summary_routed.rpt -pb MODEM_timing_summary_routed.pb -rpx MODEM_timing_summary_routed.rpx -warn_on_violation
| Design       : MODEM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   330         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (330)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (700)
5. checking no_input_delay (11)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (330)
--------------------------
 There are 330 register/latch pins with no clock driven by root clock pin: CLK_inp (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (700)
--------------------------------------------------
 There are 700 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  701          inf        0.000                      0                  701           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           701 Endpoints
Min Delay           701 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DEMODU/FILTER_LP/samples_reg[27][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DEMODU/FILTER_LP/sum_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.385ns  (logic 4.177ns (36.688%)  route 7.208ns (63.312%))
  Logic Levels:           14  (CARRY4=6 FDCE=1 LUT3=3 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE                         0.000     0.000 r  DEMODU/FILTER_LP/samples_reg[27][2]/C
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  DEMODU/FILTER_LP/samples_reg[27][2]/Q
                         net (fo=3, routed)           1.433     1.889    DEMODU/FILTER_LP/samples_reg[27][2]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.154     2.043 r  DEMODU/FILTER_LP/sum[11]_i_142/O
                         net (fo=2, routed)           1.112     3.154    DEMODU/FILTER_LP/sum[11]_i_142_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I3_O)        0.327     3.481 r  DEMODU/FILTER_LP/sum[11]_i_145/O
                         net (fo=1, routed)           0.000     3.481    DEMODU/FILTER_LP/sum[11]_i_145_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.882 r  DEMODU/FILTER_LP/sum_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000     3.882    DEMODU/FILTER_LP/sum_reg[11]_i_112_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.105 r  DEMODU/FILTER_LP/sum_reg[12]_i_41/O[0]
                         net (fo=2, routed)           0.790     4.895    DEMODU/FILTER_LP/sum_reg[12]_i_41_n_7
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.327     5.222 r  DEMODU/FILTER_LP/sum[11]_i_49/O
                         net (fo=2, routed)           1.418     6.640    DEMODU/FILTER_LP/sum[11]_i_49_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.326     6.966 r  DEMODU/FILTER_LP/sum[11]_i_53/O
                         net (fo=1, routed)           0.000     6.966    DEMODU/FILTER_LP/sum[11]_i_53_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  DEMODU/FILTER_LP/sum_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.516    DEMODU/FILTER_LP/sum_reg[11]_i_24_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.755 r  DEMODU/FILTER_LP/sum_reg[12]_i_5/O[2]
                         net (fo=3, routed)           0.772     8.527    DEMODU/FILTER_LP/sum_reg[12]_i_5_n_5
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.302     8.829 r  DEMODU/FILTER_LP/sum[11]_i_21/O
                         net (fo=2, routed)           0.802     9.631    DEMODU/FILTER_LP/sum[11]_i_21_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I1_O)        0.124     9.755 r  DEMODU/FILTER_LP/sum[11]_i_3/O
                         net (fo=2, routed)           0.882    10.637    DEMODU/FILTER_LP/sum[11]_i_3_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    10.761 r  DEMODU/FILTER_LP/sum[11]_i_7/O
                         net (fo=1, routed)           0.000    10.761    DEMODU/FILTER_LP/sum[11]_i_7_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.162 r  DEMODU/FILTER_LP/sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.162    DEMODU/FILTER_LP/sum_reg[11]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.385 r  DEMODU/FILTER_LP/sum_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.385    DEMODU/FILTER_LP/sum_reg[12]_i_1_n_7
    SLICE_X4Y8           FDCE                                         r  DEMODU/FILTER_LP/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMODU/FILTER_LP/samples_reg[27][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DEMODU/FILTER_LP/sum_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.150ns  (logic 4.174ns (37.436%)  route 6.976ns (62.564%))
  Logic Levels:           13  (CARRY4=5 FDCE=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE                         0.000     0.000 r  DEMODU/FILTER_LP/samples_reg[27][2]/C
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  DEMODU/FILTER_LP/samples_reg[27][2]/Q
                         net (fo=3, routed)           1.433     1.889    DEMODU/FILTER_LP/samples_reg[27][2]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.154     2.043 r  DEMODU/FILTER_LP/sum[11]_i_142/O
                         net (fo=2, routed)           1.112     3.154    DEMODU/FILTER_LP/sum[11]_i_142_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I3_O)        0.327     3.481 r  DEMODU/FILTER_LP/sum[11]_i_145/O
                         net (fo=1, routed)           0.000     3.481    DEMODU/FILTER_LP/sum[11]_i_145_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.882 r  DEMODU/FILTER_LP/sum_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000     3.882    DEMODU/FILTER_LP/sum_reg[11]_i_112_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.105 r  DEMODU/FILTER_LP/sum_reg[12]_i_41/O[0]
                         net (fo=2, routed)           0.790     4.895    DEMODU/FILTER_LP/sum_reg[12]_i_41_n_7
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.327     5.222 r  DEMODU/FILTER_LP/sum[11]_i_49/O
                         net (fo=2, routed)           1.418     6.640    DEMODU/FILTER_LP/sum[11]_i_49_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.326     6.966 r  DEMODU/FILTER_LP/sum[11]_i_53/O
                         net (fo=1, routed)           0.000     6.966    DEMODU/FILTER_LP/sum[11]_i_53_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  DEMODU/FILTER_LP/sum_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.516    DEMODU/FILTER_LP/sum_reg[11]_i_24_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.739 r  DEMODU/FILTER_LP/sum_reg[12]_i_5/O[0]
                         net (fo=3, routed)           0.477     8.217    DEMODU/FILTER_LP/sum_reg[12]_i_5_n_7
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.299     8.516 r  DEMODU/FILTER_LP/sum[11]_i_23/O
                         net (fo=2, routed)           0.642     9.158    DEMODU/FILTER_LP/sum[11]_i_23_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I1_O)        0.124     9.282 r  DEMODU/FILTER_LP/sum[11]_i_5/O
                         net (fo=2, routed)           1.104    10.386    DEMODU/FILTER_LP/sum[11]_i_5_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.510 r  DEMODU/FILTER_LP/sum[11]_i_9/O
                         net (fo=1, routed)           0.000    10.510    DEMODU/FILTER_LP/sum[11]_i_9_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.150 r  DEMODU/FILTER_LP/sum_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.150    DEMODU/FILTER_LP/sum_reg[11]_i_1_n_4
    SLICE_X4Y7           FDCE                                         r  DEMODU/FILTER_LP/sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMODU/FILTER_LP/samples_reg[27][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DEMODU/FILTER_LP/sum_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.090ns  (logic 4.114ns (37.098%)  route 6.976ns (62.902%))
  Logic Levels:           13  (CARRY4=5 FDCE=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE                         0.000     0.000 r  DEMODU/FILTER_LP/samples_reg[27][2]/C
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  DEMODU/FILTER_LP/samples_reg[27][2]/Q
                         net (fo=3, routed)           1.433     1.889    DEMODU/FILTER_LP/samples_reg[27][2]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.154     2.043 r  DEMODU/FILTER_LP/sum[11]_i_142/O
                         net (fo=2, routed)           1.112     3.154    DEMODU/FILTER_LP/sum[11]_i_142_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I3_O)        0.327     3.481 r  DEMODU/FILTER_LP/sum[11]_i_145/O
                         net (fo=1, routed)           0.000     3.481    DEMODU/FILTER_LP/sum[11]_i_145_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.882 r  DEMODU/FILTER_LP/sum_reg[11]_i_112/CO[3]
                         net (fo=1, routed)           0.000     3.882    DEMODU/FILTER_LP/sum_reg[11]_i_112_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.105 r  DEMODU/FILTER_LP/sum_reg[12]_i_41/O[0]
                         net (fo=2, routed)           0.790     4.895    DEMODU/FILTER_LP/sum_reg[12]_i_41_n_7
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.327     5.222 r  DEMODU/FILTER_LP/sum[11]_i_49/O
                         net (fo=2, routed)           1.418     6.640    DEMODU/FILTER_LP/sum[11]_i_49_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.326     6.966 r  DEMODU/FILTER_LP/sum[11]_i_53/O
                         net (fo=1, routed)           0.000     6.966    DEMODU/FILTER_LP/sum[11]_i_53_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  DEMODU/FILTER_LP/sum_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.516    DEMODU/FILTER_LP/sum_reg[11]_i_24_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.739 r  DEMODU/FILTER_LP/sum_reg[12]_i_5/O[0]
                         net (fo=3, routed)           0.477     8.217    DEMODU/FILTER_LP/sum_reg[12]_i_5_n_7
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.299     8.516 r  DEMODU/FILTER_LP/sum[11]_i_23/O
                         net (fo=2, routed)           0.642     9.158    DEMODU/FILTER_LP/sum[11]_i_23_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I1_O)        0.124     9.282 r  DEMODU/FILTER_LP/sum[11]_i_5/O
                         net (fo=2, routed)           1.104    10.386    DEMODU/FILTER_LP/sum[11]_i_5_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.510 r  DEMODU/FILTER_LP/sum[11]_i_9/O
                         net (fo=1, routed)           0.000    10.510    DEMODU/FILTER_LP/sum[11]_i_9_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.090 r  DEMODU/FILTER_LP/sum_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.090    DEMODU/FILTER_LP/sum_reg[11]_i_1_n_5
    SLICE_X4Y7           FDCE                                         r  DEMODU/FILTER_LP/sum_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PDU_LENGTH_inp[2]
                            (input port)
  Destination:            MODU/Counter_sig_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.065ns  (logic 6.086ns (55.007%)  route 4.978ns (44.993%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  PDU_LENGTH_inp[2] (IN)
                         net (fo=0)                   0.000     0.000    PDU_LENGTH_inp[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  PDU_LENGTH_inp_IBUF[2]_inst/O
                         net (fo=1, routed)           1.502     2.436    MODU/A[2]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[2])
                                                      3.841     6.277 r  MODU/Counter_sig1/P[2]
                         net (fo=1, routed)           1.141     7.418    MODU/Counter_sig1_n_103
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  MODU/Counter_sig0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.542    MODU/Counter_sig0_carry_i_4_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.074 r  MODU/Counter_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.074    MODU/Counter_sig0_carry_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  MODU/Counter_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.188    MODU/Counter_sig0_carry__0_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.416 r  MODU/Counter_sig0_carry__1/CO[2]
                         net (fo=2, routed)           0.804     9.220    MODU/Counter_sig0_carry__1_n_1
    SLICE_X7Y6           LUT4 (Prop_lut4_I1_O)        0.313     9.533 r  MODU/Counter_sig[0]_i_1/O
                         net (fo=32, routed)          1.532    11.065    MODU/Counter_sig[0]_i_1_n_0
    SLICE_X10Y0          FDRE                                         r  MODU/Counter_sig_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PDU_LENGTH_inp[2]
                            (input port)
  Destination:            MODU/Counter_sig_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.065ns  (logic 6.086ns (55.007%)  route 4.978ns (44.993%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  PDU_LENGTH_inp[2] (IN)
                         net (fo=0)                   0.000     0.000    PDU_LENGTH_inp[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  PDU_LENGTH_inp_IBUF[2]_inst/O
                         net (fo=1, routed)           1.502     2.436    MODU/A[2]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[2])
                                                      3.841     6.277 r  MODU/Counter_sig1/P[2]
                         net (fo=1, routed)           1.141     7.418    MODU/Counter_sig1_n_103
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  MODU/Counter_sig0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.542    MODU/Counter_sig0_carry_i_4_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.074 r  MODU/Counter_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.074    MODU/Counter_sig0_carry_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  MODU/Counter_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.188    MODU/Counter_sig0_carry__0_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.416 r  MODU/Counter_sig0_carry__1/CO[2]
                         net (fo=2, routed)           0.804     9.220    MODU/Counter_sig0_carry__1_n_1
    SLICE_X7Y6           LUT4 (Prop_lut4_I1_O)        0.313     9.533 r  MODU/Counter_sig[0]_i_1/O
                         net (fo=32, routed)          1.532    11.065    MODU/Counter_sig[0]_i_1_n_0
    SLICE_X10Y0          FDRE                                         r  MODU/Counter_sig_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PDU_LENGTH_inp[2]
                            (input port)
  Destination:            MODU/Counter_sig_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.065ns  (logic 6.086ns (55.007%)  route 4.978ns (44.993%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  PDU_LENGTH_inp[2] (IN)
                         net (fo=0)                   0.000     0.000    PDU_LENGTH_inp[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  PDU_LENGTH_inp_IBUF[2]_inst/O
                         net (fo=1, routed)           1.502     2.436    MODU/A[2]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[2])
                                                      3.841     6.277 r  MODU/Counter_sig1/P[2]
                         net (fo=1, routed)           1.141     7.418    MODU/Counter_sig1_n_103
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  MODU/Counter_sig0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.542    MODU/Counter_sig0_carry_i_4_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.074 r  MODU/Counter_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.074    MODU/Counter_sig0_carry_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  MODU/Counter_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.188    MODU/Counter_sig0_carry__0_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.416 r  MODU/Counter_sig0_carry__1/CO[2]
                         net (fo=2, routed)           0.804     9.220    MODU/Counter_sig0_carry__1_n_1
    SLICE_X7Y6           LUT4 (Prop_lut4_I1_O)        0.313     9.533 r  MODU/Counter_sig[0]_i_1/O
                         net (fo=32, routed)          1.532    11.065    MODU/Counter_sig[0]_i_1_n_0
    SLICE_X10Y0          FDRE                                         r  MODU/Counter_sig_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PDU_LENGTH_inp[2]
                            (input port)
  Destination:            MODU/Counter_sig_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.065ns  (logic 6.086ns (55.007%)  route 4.978ns (44.993%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  PDU_LENGTH_inp[2] (IN)
                         net (fo=0)                   0.000     0.000    PDU_LENGTH_inp[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  PDU_LENGTH_inp_IBUF[2]_inst/O
                         net (fo=1, routed)           1.502     2.436    MODU/A[2]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[2])
                                                      3.841     6.277 r  MODU/Counter_sig1/P[2]
                         net (fo=1, routed)           1.141     7.418    MODU/Counter_sig1_n_103
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  MODU/Counter_sig0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.542    MODU/Counter_sig0_carry_i_4_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.074 r  MODU/Counter_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.074    MODU/Counter_sig0_carry_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  MODU/Counter_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.188    MODU/Counter_sig0_carry__0_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.416 r  MODU/Counter_sig0_carry__1/CO[2]
                         net (fo=2, routed)           0.804     9.220    MODU/Counter_sig0_carry__1_n_1
    SLICE_X7Y6           LUT4 (Prop_lut4_I1_O)        0.313     9.533 r  MODU/Counter_sig[0]_i_1/O
                         net (fo=32, routed)          1.532    11.065    MODU/Counter_sig[0]_i_1_n_0
    SLICE_X10Y0          FDRE                                         r  MODU/Counter_sig_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PDU_LENGTH_inp[2]
                            (input port)
  Destination:            MODU/Counter_sig_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.876ns  (logic 6.086ns (55.963%)  route 4.789ns (44.037%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  PDU_LENGTH_inp[2] (IN)
                         net (fo=0)                   0.000     0.000    PDU_LENGTH_inp[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  PDU_LENGTH_inp_IBUF[2]_inst/O
                         net (fo=1, routed)           1.502     2.436    MODU/A[2]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[2])
                                                      3.841     6.277 r  MODU/Counter_sig1/P[2]
                         net (fo=1, routed)           1.141     7.418    MODU/Counter_sig1_n_103
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  MODU/Counter_sig0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.542    MODU/Counter_sig0_carry_i_4_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.074 r  MODU/Counter_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.074    MODU/Counter_sig0_carry_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  MODU/Counter_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.188    MODU/Counter_sig0_carry__0_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.416 r  MODU/Counter_sig0_carry__1/CO[2]
                         net (fo=2, routed)           0.804     9.220    MODU/Counter_sig0_carry__1_n_1
    SLICE_X7Y6           LUT4 (Prop_lut4_I1_O)        0.313     9.533 r  MODU/Counter_sig[0]_i_1/O
                         net (fo=32, routed)          1.342    10.876    MODU/Counter_sig[0]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  MODU/Counter_sig_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PDU_LENGTH_inp[2]
                            (input port)
  Destination:            MODU/Counter_sig_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.876ns  (logic 6.086ns (55.963%)  route 4.789ns (44.037%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  PDU_LENGTH_inp[2] (IN)
                         net (fo=0)                   0.000     0.000    PDU_LENGTH_inp[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  PDU_LENGTH_inp_IBUF[2]_inst/O
                         net (fo=1, routed)           1.502     2.436    MODU/A[2]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[2])
                                                      3.841     6.277 r  MODU/Counter_sig1/P[2]
                         net (fo=1, routed)           1.141     7.418    MODU/Counter_sig1_n_103
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  MODU/Counter_sig0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.542    MODU/Counter_sig0_carry_i_4_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.074 r  MODU/Counter_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.074    MODU/Counter_sig0_carry_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  MODU/Counter_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.188    MODU/Counter_sig0_carry__0_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.416 r  MODU/Counter_sig0_carry__1/CO[2]
                         net (fo=2, routed)           0.804     9.220    MODU/Counter_sig0_carry__1_n_1
    SLICE_X7Y6           LUT4 (Prop_lut4_I1_O)        0.313     9.533 r  MODU/Counter_sig[0]_i_1/O
                         net (fo=32, routed)          1.342    10.876    MODU/Counter_sig[0]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  MODU/Counter_sig_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PDU_LENGTH_inp[2]
                            (input port)
  Destination:            MODU/Counter_sig_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.876ns  (logic 6.086ns (55.963%)  route 4.789ns (44.037%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  PDU_LENGTH_inp[2] (IN)
                         net (fo=0)                   0.000     0.000    PDU_LENGTH_inp[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  PDU_LENGTH_inp_IBUF[2]_inst/O
                         net (fo=1, routed)           1.502     2.436    MODU/A[2]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[2])
                                                      3.841     6.277 r  MODU/Counter_sig1/P[2]
                         net (fo=1, routed)           1.141     7.418    MODU/Counter_sig1_n_103
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  MODU/Counter_sig0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.542    MODU/Counter_sig0_carry_i_4_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.074 r  MODU/Counter_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.074    MODU/Counter_sig0_carry_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  MODU/Counter_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.188    MODU/Counter_sig0_carry__0_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.416 r  MODU/Counter_sig0_carry__1/CO[2]
                         net (fo=2, routed)           0.804     9.220    MODU/Counter_sig0_carry__1_n_1
    SLICE_X7Y6           LUT4 (Prop_lut4_I1_O)        0.313     9.533 r  MODU/Counter_sig[0]_i_1/O
                         net (fo=32, routed)          1.342    10.876    MODU/Counter_sig[0]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  MODU/Counter_sig_reg[14]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DEMODU/FILTER_LP/samples_reg[22][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DEMODU/FILTER_LP/samples_reg[23][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  DEMODU/FILTER_LP/samples_reg[22][5]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DEMODU/FILTER_LP/samples_reg[22][5]/Q
                         net (fo=3, routed)           0.067     0.208    DEMODU/FILTER_LP/samples_reg[22][5]
    SLICE_X3Y11          FDCE                                         r  DEMODU/FILTER_LP/samples_reg[23][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMODU/FILTER_LP/samples_reg[11][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DEMODU/FILTER_LP/samples_reg[12][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE                         0.000     0.000 r  DEMODU/FILTER_LP/samples_reg[11][4]/C
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DEMODU/FILTER_LP/samples_reg[11][4]/Q
                         net (fo=3, routed)           0.068     0.209    DEMODU/FILTER_LP/samples_reg[11][4]
    SLICE_X11Y7          FDCE                                         r  DEMODU/FILTER_LP/samples_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMODU/FILTER_LP/samples_reg[22][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DEMODU/FILTER_LP/samples_reg[23][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  DEMODU/FILTER_LP/samples_reg[22][4]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DEMODU/FILTER_LP/samples_reg[22][4]/Q
                         net (fo=3, routed)           0.068     0.209    DEMODU/FILTER_LP/samples_reg[22][4]
    SLICE_X3Y11          FDCE                                         r  DEMODU/FILTER_LP/samples_reg[23][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMODU/FILTER_LP/samples_reg[28][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DEMODU/FILTER_LP/samples_reg[29][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  DEMODU/FILTER_LP/samples_reg[28][1]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DEMODU/FILTER_LP/samples_reg[28][1]/Q
                         net (fo=3, routed)           0.069     0.210    DEMODU/FILTER_LP/samples_reg[28][1]
    SLICE_X0Y6           FDCE                                         r  DEMODU/FILTER_LP/samples_reg[29][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMODU/FILTER_LP/samples_reg[28][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DEMODU/FILTER_LP/samples_reg[29][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.871%)  route 0.070ns (33.129%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  DEMODU/FILTER_LP/samples_reg[28][2]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DEMODU/FILTER_LP/samples_reg[28][2]/Q
                         net (fo=3, routed)           0.070     0.211    DEMODU/FILTER_LP/samples_reg[28][2]
    SLICE_X0Y6           FDCE                                         r  DEMODU/FILTER_LP/samples_reg[29][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMODU/FILTER_LP/samples_reg[28][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DEMODU/FILTER_LP/samples_reg[29][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  DEMODU/FILTER_LP/samples_reg[28][3]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DEMODU/FILTER_LP/samples_reg[28][3]/Q
                         net (fo=3, routed)           0.073     0.214    DEMODU/FILTER_LP/samples_reg[28][3]
    SLICE_X0Y6           FDCE                                         r  DEMODU/FILTER_LP/samples_reg[29][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMODU/FILTER_LP/samples_reg[28][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DEMODU/FILTER_LP/samples_reg[29][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  DEMODU/FILTER_LP/samples_reg[28][0]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DEMODU/FILTER_LP/samples_reg[28][0]/Q
                         net (fo=3, routed)           0.076     0.217    DEMODU/FILTER_LP/samples_reg[28][0]
    SLICE_X0Y6           FDCE                                         r  DEMODU/FILTER_LP/samples_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMODU/FILTER_LP/samples_reg[3][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DEMODU/FILTER_LP/samples_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE                         0.000     0.000 r  DEMODU/FILTER_LP/samples_reg[3][2]/C
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DEMODU/FILTER_LP/samples_reg[3][2]/Q
                         net (fo=3, routed)           0.056     0.220    DEMODU/FILTER_LP/samples_reg[3][2]
    SLICE_X6Y3           FDCE                                         r  DEMODU/FILTER_LP/samples_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMODU/Modulated_sig_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEMODU/FILTER_LP/samples_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.128ns (56.407%)  route 0.099ns (43.593%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  DEMODU/Modulated_sig_reg[2]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DEMODU/Modulated_sig_reg[2]/Q
                         net (fo=1, routed)           0.099     0.227    DEMODU/FILTER_LP/Q[2]
    SLICE_X3Y3           FDCE                                         r  DEMODU/FILTER_LP/samples_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEMODU/FILTER_LP/samples_reg[3][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DEMODU/FILTER_LP/samples_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE                         0.000     0.000 r  DEMODU/FILTER_LP/samples_reg[3][1]/C
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DEMODU/FILTER_LP/samples_reg[3][1]/Q
                         net (fo=3, routed)           0.067     0.231    DEMODU/FILTER_LP/samples_reg[3][1]
    SLICE_X6Y3           FDCE                                         r  DEMODU/FILTER_LP/samples_reg[4][1]/D
  -------------------------------------------------------------------    -------------------





