# MIPS-CPU
A 5-stage pipelined MIPS processor ðŸ’», which supports stall, forwarding, branch-not-taken and cache.
