;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 1.6.2018. 16:54:15
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x00300A3C  JMP	_main
0x0004	0x00300A64  JMP	___GenExcept
0x0008	0x00300A64  JMP	___GenExcept
0x000C	0x00300A64  JMP	___GenExcept
0x0010	0x00300A64  JMP	___GenExcept
0x0014	0x00300A64  JMP	___GenExcept
0x0018	0x00300A64  JMP	___GenExcept
0x001C	0x00300A64  JMP	___GenExcept
0x0020	0x00300A64  JMP	___GenExcept
0x0024	0x00300A64  JMP	___GenExcept
0x0028	0x00300A64  JMP	___GenExcept
0x002C	0x00300A64  JMP	___GenExcept
0x0030	0x00300A64  JMP	___GenExcept
0x0034	0x00300A64  JMP	___GenExcept
0x0038	0x00300A64  JMP	___GenExcept
0x003C	0x00300A64  JMP	___GenExcept
0x0040	0x00300A45  JMP	_UART_Interrupt
0x0044	0x00300A64  JMP	___GenExcept
0x0048	0x00300A64  JMP	___GenExcept
0x004C	0x00300A64  JMP	___GenExcept
0x0050	0x00300A64  JMP	___GenExcept
0x0054	0x00300A64  JMP	___GenExcept
0x0058	0x00300A64  JMP	___GenExcept
0x005C	0x00300A64  JMP	___GenExcept
0x0060	0x00300A64  JMP	___GenExcept
0x0064	0x00300A64  JMP	___GenExcept
0x0068	0x00300A64  JMP	___GenExcept
0x006C	0x00300A64  JMP	___GenExcept
0x0070	0x00300A64  JMP	___GenExcept
0x0074	0x00300A64  JMP	___GenExcept
0x0078	0x00300A64  JMP	___GenExcept
0x007C	0x00300A64  JMP	___GenExcept
0x0080	0x00300A64  JMP	___GenExcept
0x0084	0x00300A64  JMP	___GenExcept
0x0088	0x00300A64  JMP	___GenExcept
0x008C	0x00300A64  JMP	___GenExcept
; end of ____SysVT
_main:
;Click_UART1Wire_FT90x.c, 96 :: 		void main()
0x28F0	0x65F0FFFC  LDK.L	SP, #65532
0x28F4	0x00340AC8  CALL	_ZeroStaticLink
0x28F8	0x00340A60  CALL	__Lib_System_InitialSetUpCLKPMC
0x28FC	0x00340ABF  CALL	_InitStaticLink
;Click_UART1Wire_FT90x.c, 98 :: 		systemInit();
0x2900	0x00340A0A  CALL	_systemInit+0
;Click_UART1Wire_FT90x.c, 99 :: 		applicationInit();
0x2904	0x00340A1E  CALL	_applicationInit+0
;Click_UART1Wire_FT90x.c, 101 :: 		while (1)
L_main6:
;Click_UART1Wire_FT90x.c, 103 :: 		applicationTask();
0x2908	0x003409C5  CALL	_applicationTask+0
;Click_UART1Wire_FT90x.c, 104 :: 		}
0x290C	0x00300A42  JMP	L_main6
;Click_UART1Wire_FT90x.c, 105 :: 		}
L_end_main:
L__main_end_loop:
0x2910	0x00300A44  JMP	L__main_end_loop
; end of _main
_systemInit:
;Click_UART1Wire_FT90x.c, 36 :: 		void systemInit()
;Click_UART1Wire_FT90x.c, 38 :: 		mikrobus_uartInit( _MIKROBUS1, &_UART1WIRE_UART_CFG[0] );
0x2828	0x64002AF8  LDK.L	R0, #__UART1WIRE_UART_CFG+0
0x282C	0x44104000  MOVE.L	R1, R0
0x2830	0x64000000  LDK.L	R0, #0
0x2834	0x0034098F  CALL	_mikrobus_uartInit+0
;Click_UART1Wire_FT90x.c, 39 :: 		mikrobus_logInit( _LOG_USBUART, 9600 );
0x2838	0x64102580  LDK.L	R1, #9600
0x283C	0x64000010  LDK.L	R0, #16
0x2840	0x00340859  CALL	_mikrobus_logInit+0
;Click_UART1Wire_FT90x.c, 40 :: 		mikrobus_logWrite(" --- System init --- ", _LOG_LINE);
0x2844	0x6400001E  LDK.L	R0, #?lstr1_Click_UART1Wire_FT90x+0
0x2848	0x64100002  LDK.L	R1, #2
0x284C	0x0034086D  CALL	_mikrobus_logWrite+0
;Click_UART1Wire_FT90x.c, 41 :: 		Delay_ms( 100 );
0x2850	0x6DC00A1A  LPM.L	R28, $+24
0x2854	0x44004000  NOP	
L_systemInit0:
0x2858	0x45CE4012  SUB.L	R28, R28, #1
0x285C	0x5DEE4002  CMP.L	R28, #0
0x2860	0x00200A16  JMPC	R30, Z, #0, L_systemInit0
0x2864	0x00300A1B  JMP	$+8
0x2868	0x0032DCD3  	#3333331
0x286C	0x44004000  NOP	
0x2870	0x44004000  NOP	
;Click_UART1Wire_FT90x.c, 42 :: 		}
L_end_systemInit:
0x2874	0xA0000000  RETURN	
; end of _systemInit
_mikrobus_uartInit:
;easyft90x_v7_FT900.c, 253 :: 		T_mikrobus_ret mikrobus_uartInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easyft90x_v7_FT900.c, 255 :: 		switch( bus )
0x263C	0x00300998  JMP	L_mikrobus_uartInit83
; bus end address is: 0 (R0)
;easyft90x_v7_FT900.c, 258 :: 		case _MIKROBUS1 : return _uartInit_1( cfg );
L_mikrobus_uartInit85:
0x2640	0x4400C000  MOVE.L	R0, R1
; cfg end address is: 4 (R1)
0x2644	0x00340647  CALL	easyft90x_v7_FT900__uartInit_1+0
0x2648	0x0030099D  JMP	L_end_mikrobus_uartInit
;easyft90x_v7_FT900.c, 261 :: 		case _MIKROBUS2 : return _uartInit_2( cfg );
L_mikrobus_uartInit86:
; cfg start address is: 4 (R1)
0x264C	0x4400C000  MOVE.L	R0, R1
; cfg end address is: 4 (R1)
0x2650	0x00340643  CALL	easyft90x_v7_FT900__uartInit_2+0
0x2654	0x0030099D  JMP	L_end_mikrobus_uartInit
;easyft90x_v7_FT900.c, 275 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_uartInit87:
0x2658	0x64000001  LDK.L	R0, #1
0x265C	0x0030099D  JMP	L_end_mikrobus_uartInit
;easyft90x_v7_FT900.c, 276 :: 		}
L_mikrobus_uartInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2660	0x59E04002  CMP.B	R0, #0
0x2664	0x00280990  JMPC	R30, Z, #1, L_mikrobus_uartInit85
0x2668	0x59E04012  CMP.B	R0, #1
0x266C	0x00280993  JMPC	R30, Z, #1, L_mikrobus_uartInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x2670	0x00300996  JMP	L_mikrobus_uartInit87
;easyft90x_v7_FT900.c, 278 :: 		}
L_end_mikrobus_uartInit:
0x2674	0xA0000000  RETURN	
; end of _mikrobus_uartInit
easyft90x_v7_FT900__uartInit_1:
;__ef_ft900_uart.c, 29 :: 		static T_mikrobus_ret _uartInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ef_ft900_uart.c, 31 :: 		UART2_Init( (unsigned long) cfg[0] );
0x191C	0xCC000000  LPMI.L	R0, R0, #0
; cfg end address is: 0 (R0)
0x1920	0x003405C0  CALL	_UART2_Init+0
;__ef_ft900_uart.c, 32 :: 		return _MIKROBUS_OK;
0x1924	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_uart.c, 33 :: 		}
L_end__uartInit_1:
0x1928	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__uartInit_1
_UART2_Init:
;__Lib_UART.c, 682 :: 		
; baudRate start address is: 0 (R0)
0x1700	0x95D00004  LINK	LR, #4
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;__Lib_UART.c, 684 :: 		
0x1704	0xC41000F4  LDA.L	R1, __Lib_UART_UART2+0
0x1708	0xB5F08000  STI.L	SP, #0, R1
0x170C	0x64400000  LDK.L	R4, #0
0x1710	0x64300000  LDK.L	R3, #0
0x1714	0x64200003  LDK.L	R2, #3
0x1718	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
0x171C	0xAC0F8000  LDI.L	R0, SP, #0
0x1720	0x003403A6  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 685 :: 		
L_end_UART2_Init:
0x1724	0x99D00000  UNLINK	LR
0x1728	0xA0000000  RETURN	
; end of _UART2_Init
__Lib_UART_UARTx_Init_Advanced:
;__Lib_UART.c, 1986 :: 		
; stopBits start address is: 16 (R4)
; parity start address is: 12 (R3)
; dataBits start address is: 8 (R2)
; baudRate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0E98	0x95D0000C  LINK	LR, #12
0x0E9C	0x44B04000  MOVE.L	R11, R0
; stopBits end address is: 16 (R4)
; parity end address is: 12 (R3)
; dataBits end address is: 8 (R2)
; baudRate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 44 (R11)
; baudRate start address is: 4 (R1)
; dataBits start address is: 8 (R2)
; parity start address is: 12 (R3)
; stopBits start address is: 16 (R4)
;__Lib_UART.c, 1990 :: 		
0x0EA0	0xC45000F0  LDA.L	R5, __Lib_UART_UART1+0
0x0EA4	0x5DE58052  CMP.L	R11, R5
0x0EA8	0x002003B4  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced156
;__Lib_UART.c, 1992 :: 		
0x0EAC	0x6450184C  LDK.L	R5, #_UART1_Read+0
0x0EB0	0xBC50013C  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 1993 :: 		
0x0EB4	0x645016E0  LDK.L	R5, #_UART1_Write+0
0x0EB8	0xBC500140  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 1994 :: 		
0x0EBC	0x64501840  LDK.L	R5, #_UART1_Data_Ready+0
0x0EC0	0xBC500144  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 1995 :: 		
0x0EC4	0x645017C8  LDK.L	R5, #_UART1_Tx_Idle+0
0x0EC8	0xBC500148  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 1996 :: 		
0x0ECC	0x003003BF  JMP	L___Lib_UART_UARTx_Init_Advanced157
L___Lib_UART_UARTx_Init_Advanced156:
;__Lib_UART.c, 1997 :: 		
0x0ED0	0xC45000F4  LDA.L	R5, __Lib_UART_UART2+0
0x0ED4	0x5DE58052  CMP.L	R11, R5
0x0ED8	0x002003BF  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced158
;__Lib_UART.c, 1999 :: 		
0x0EDC	0x645017BC  LDK.L	R5, #_UART2_Read+0
0x0EE0	0xBC50013C  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 2000 :: 		
0x0EE4	0x645016AC  LDK.L	R5, #_UART2_Write+0
0x0EE8	0xBC500140  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 2001 :: 		
0x0EEC	0x645017D4  LDK.L	R5, #_UART2_Data_Ready+0
0x0EF0	0xBC500144  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 2002 :: 		
0x0EF4	0x645017F8  LDK.L	R5, #_UART2_Tx_Idle+0
0x0EF8	0xBC500148  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 2003 :: 		
L___Lib_UART_UARTx_Init_Advanced158:
L___Lib_UART_UARTx_Init_Advanced157:
;__Lib_UART.c, 2005 :: 		
0x0EFC	0xB5F08008  STI.L	SP, #8, R1
; baudRate end address is: 4 (R1)
;__Lib_UART.c, 2006 :: 		
0x0F00	0x00340327  CALL	_Get_Peripheral_Clock_kHz+0
0x0F04	0x645003E8  LDK.L	R5, #1000
0x0F08	0xF4500058  MUL.L	R5, R0, R5
0x0F0C	0xB5F28000  STI.L	SP, #0, R5
;__Lib_UART.c, 2007 :: 		
0x0F10	0xB1F10005  STI.B	SP, #5, R2
; dataBits end address is: 8 (R2)
;__Lib_UART.c, 2008 :: 		
0x0F14	0xB1F20004  STI.B	SP, #4, R4
; stopBits end address is: 16 (R4)
;__Lib_UART.c, 2009 :: 		
0x0F18	0xB1F18006  STI.B	SP, #6, R3
; parity end address is: 12 (R3)
;__Lib_UART.c, 2011 :: 		
0x0F1C	0x4405C000  MOVE.L	R0, R11
0x0F20	0x003402FA  CALL	__Lib_UART_UARTx_Sys_Init+0
;__Lib_UART.c, 2012 :: 		
0x0F24	0x4405C000  MOVE.L	R0, R11
0x0F28	0x00340394  CALL	__Lib_UART_UARTx_Soft_Reset+0
;__Lib_UART.c, 2015 :: 		
0x0F2C	0x6410000F  LDK.L	R1, #15
0x0F30	0x4405C000  MOVE.L	R0, R11
0x0F34	0x0034008B  CALL	__Lib_UART_UARTx_Read_ICR+0
0x0F38	0x44507FE4  AND.L	R5, R0, #-2
0x0F3C	0x64200026  LDK.L	R2, #38
0x0F40	0x4412D00D  BEXTU.L	R1, R5, #256
0x0F44	0x4405C000  MOVE.L	R0, R11
0x0F48	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 2017 :: 		
0x0F4C	0xAC2F8000  LDI.L	R2, SP, #0
0x0F50	0xAC1F8008  LDI.L	R1, SP, #8
0x0F54	0x4405C000  MOVE.L	R0, R11
0x0F58	0x00340286  CALL	__Lib_UART_UARTx_Set_Baud_Rate+0
;__Lib_UART.c, 2018 :: 		
0x0F5C	0xA81F8005  LDI.B	R1, SP, #5
0x0F60	0x4405C000  MOVE.L	R0, R11
0x0F64	0x0034024F  CALL	__Lib_UART_UARTx_Set_Data_Bits+0
;__Lib_UART.c, 2019 :: 		
0x0F68	0xA81F8004  LDI.B	R1, SP, #4
0x0F6C	0x4405C000  MOVE.L	R0, R11
0x0F70	0x0034023A  CALL	__Lib_UART_UARTx_Set_Stop_Bits+0
;__Lib_UART.c, 2020 :: 		
0x0F74	0xA81F8006  LDI.B	R1, SP, #6
0x0F78	0x4405C000  MOVE.L	R0, R11
0x0F7C	0x003402B4  CALL	__Lib_UART_UARTx_Set_Polarity+0
;__Lib_UART.c, 2021 :: 		
0x0F80	0x4405C000  MOVE.L	R0, R11
; UARTx end address is: 44 (R11)
0x0F84	0x00340231  CALL	__Lib_UART_UARTx_Set_Flow_Control+0
;__Lib_UART.c, 2022 :: 		
L_end_UARTx_Init_Advanced:
0x0F88	0x99D00000  UNLINK	LR
0x0F8C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Init_Advanced
_Get_Peripheral_Clock_kHz:
;__Lib_Delays.c, 13 :: 		unsigned long Get_Peripheral_Clock_kHz() {
;__Lib_Delays.c, 17 :: 		if (CLKCFG.B31) {
0x0C9C	0xC4010008  LDA.L	R0, CLKCFG+0
0x0CA0	0x440043FD  BEXTU.L	R0, R0, #63
0x0CA4	0x5DE04002  CMP.L	R0, #0
0x0CA8	0x00280334  JMPC	R30, Z, #1, L_Get_Peripheral_Clock_kHz0
;__Lib_Delays.c, 20 :: 		cpuClockDiv = ((CLKCFG >> 16) & 0x0F);
0x0CAC	0xC4010008  LDA.L	R0, CLKCFG+0
0x0CB0	0x44004109  LSHR.L	R0, R0, #16
0x0CB4	0x441040F4  AND.L	R1, R0, #15
;__Lib_Delays.c, 21 :: 		return (100000  / (1 << cpuClockDiv));
0x0CB8	0x64000001  LDK.L	R0, #1
0x0CBC	0x44100018  ASHL.L	R1, R0, R1
0x0CC0	0x4410C00C  BEXTS.L	R1, R1, #0
0x0CC4	0x640186A0  LDK.L	R0, #100000
0x0CC8	0xF4000012  DIV.L	R0, R0, R1
0x0CCC	0x00300335  JMP	L_end_Get_Peripheral_Clock_kHz
;__Lib_Delays.c, 22 :: 		}
L_Get_Peripheral_Clock_kHz0:
;__Lib_Delays.c, 24 :: 		return 100000;
0x0CD0	0x640186A0  LDK.L	R0, #100000
;__Lib_Delays.c, 26 :: 		}
L_end_Get_Peripheral_Clock_kHz:
0x0CD4	0xA0000000  RETURN	
; end of _Get_Peripheral_Clock_kHz
__Lib_UART_UARTx_Sys_Init:
;__Lib_UART.c, 843 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 845 :: 		
0x0BE8	0xC41000F0  LDA.L	R1, __Lib_UART_UART1+0
0x0BEC	0x5DE00012  CMP.L	R0, R1
0x0BF0	0x00200311  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Sys_Init11
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 848 :: 		
0x0BF4	0xC4110008  LDA.L	R1, CLKCFG+0
0x0BF8	0x4410C105  OR.L	R1, R1, #16
0x0BFC	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 851 :: 		
0x0C00	0xC421004C  LDA.L	R2, PIN_48_51+0
0x0C04	0x641F0000  LDK.L	R1, #-65536
0x0C08	0x44110014  AND.L	R1, R2, R1
0x0C0C	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 852 :: 		
0x0C10	0xC421004C  LDA.L	R2, PIN_48_51+0
0x0C14	0x6410D0D0  LDK.L	R1, #53456
0x0C18	0x44110015  OR.L	R1, R2, R1
0x0C1C	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 856 :: 		
0x0C20	0xC4210018  LDA.L	R2, MSC0CFG+0
0x0C24	0x6C100325  LPM.L	R1, $+112
0x0C28	0x44110014  AND.L	R1, R2, R1
0x0C2C	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 857 :: 		
0x0C30	0xC4210018  LDA.L	R2, MSC0CFG+0
0x0C34	0x6C100326  LPM.L	R1, $+100
0x0C38	0x44110015  OR.L	R1, R2, R1
0x0C3C	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 858 :: 		
0x0C40	0x00300324  JMP	L___Lib_UART_UARTx_Sys_Init12
L___Lib_UART_UARTx_Sys_Init11:
;__Lib_UART.c, 862 :: 		
0x0C44	0xC4110008  LDA.L	R1, CLKCFG+0
0x0C48	0x4410C085  OR.L	R1, R1, #8
0x0C4C	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 865 :: 		
0x0C50	0xC4210050  LDA.L	R2, PIN_52_55+0
0x0C54	0x641F0000  LDK.L	R1, #-65536
0x0C58	0x44110014  AND.L	R1, R2, R1
0x0C5C	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 866 :: 		
0x0C60	0xC4210050  LDA.L	R2, PIN_52_55+0
0x0C64	0x64109090  LDK.L	R1, #37008
0x0C68	0x44110015  OR.L	R1, R2, R1
0x0C6C	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 869 :: 		
0x0C70	0xC4210018  LDA.L	R2, MSC0CFG+0
0x0C74	0x6C100325  LPM.L	R1, $+32
0x0C78	0x44110014  AND.L	R1, R2, R1
0x0C7C	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 870 :: 		
0x0C80	0xC4210018  LDA.L	R2, MSC0CFG+0
0x0C84	0x64150000  LDK.L	R1, #327680
0x0C88	0x44110015  OR.L	R1, R2, R1
0x0C8C	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 871 :: 		
L___Lib_UART_UARTx_Sys_Init12:
;__Lib_UART.c, 872 :: 		
;__Lib_UART.c, 873 :: 		
L_end_UARTx_Sys_Init:
0x0C90	0xA0000000  RETURN	
0x0C94	0xFF00FFFF  	#-16711681
0x0C98	0x00280000  	#2621440
; end of __Lib_UART_UARTx_Sys_Init
__Lib_UART_UARTx_Soft_Reset:
;__Lib_UART.c, 1964 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1966 :: 		
0x0E50	0x6420000C  LDK.L	R2, #12
0x0E54	0x64100000  LDK.L	R1, #0
; UARTx end address is: 0 (R0)
0x0E58	0x0034005C  CALL	__Lib_UART_UARTx_Write_ICR+0
;__Lib_UART.c, 1967 :: 		
L_end_UARTx_Soft_Reset:
0x0E5C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Soft_Reset
__Lib_UART_UARTx_Write_ICR:
;__Lib_UART.c, 1590 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0170	0x44504000  MOVE.L	R5, R0
0x0174	0x4460D00D  BEXTU.L	R6, R1, #256
0x0178	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1592 :: 		
; tmpLCR start address is: 0 (R0)
0x017C	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1595 :: 		
0x0180	0x4432C560  ADD.L	R3, R5, #86
0x0184	0xA8318000  LDI.B	R3, R3, #0
0x0188	0x59E1CBF2  CMP.B	R3, #191
0x018C	0x00200073  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR159
; tmpLCR end address is: 0 (R0)
;__Lib_UART.c, 1597 :: 		
0x0190	0x4442C560  ADD.L	R4, R5, #86
0x0194	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 32 (R8)
0x0198	0x4481D00D  BEXTU.L	R8, R3, #256
;__Lib_UART.c, 1598 :: 		
0x019C	0x4432C550  ADD.L	R3, R5, #85
0x01A0	0xA8318000  LDI.B	R3, R3, #0
0x01A4	0x4431C7F4  AND.L	R3, R3, #127
0x01A8	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1599 :: 		
0x01AC	0x4432C560  ADD.L	R3, R5, #86
0x01B0	0xA8318000  LDI.B	R3, R3, #0
0x01B4	0x64200027  LDK.L	R2, #39
0x01B8	0x4411D00D  BEXTU.L	R1, R3, #256
0x01BC	0x4402C000  MOVE.L	R0, R5
0x01C0	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
0x01C4	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1600 :: 		
0x01C8	0x00300074  JMP	L___Lib_UART_UARTx_Write_ICR109
L___Lib_UART_UARTx_Write_ICR159:
;__Lib_UART.c, 1595 :: 		
0x01CC	0x4440500D  BEXTU.L	R4, R0, #256
;__Lib_UART.c, 1600 :: 		
L___Lib_UART_UARTx_Write_ICR109:
;__Lib_UART.c, 1603 :: 		
; tmpLCR start address is: 16 (R4)
0x01D0	0x59E3C002  CMP.B	R7, #0
0x01D4	0x00200078  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR110
;__Lib_UART.c, 1605 :: 		
0x01D8	0x4432C540  ADD.L	R3, R5, #84
0x01DC	0xB0330000  STI.B	R3, #0, R6
;__Lib_UART.c, 1606 :: 		
L___Lib_UART_UARTx_Write_ICR110:
;__Lib_UART.c, 1609 :: 		
0x01E0	0x6420002B  LDK.L	R2, #43
0x01E4	0x4413D00D  BEXTU.L	R1, R7, #256
; addr end address is: 28 (R7)
0x01E8	0x4402C000  MOVE.L	R0, R5
0x01EC	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1611 :: 		
0x01F0	0x64200035  LDK.L	R2, #53
0x01F4	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x01F8	0x4402C000  MOVE.L	R0, R5
0x01FC	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1614 :: 		
0x0200	0x59E24BF2  CMP.B	R4, #191
0x0204	0x0020008A  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR111
;__Lib_UART.c, 1616 :: 		
0x0208	0x4432C560  ADD.L	R3, R5, #86
0x020C	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1617 :: 		
0x0210	0x4432C560  ADD.L	R3, R5, #86
0x0214	0xA8318000  LDI.B	R3, R3, #0
0x0218	0x64200027  LDK.L	R2, #39
0x021C	0x4411D00D  BEXTU.L	R1, R3, #256
0x0220	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0224	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1618 :: 		
L___Lib_UART_UARTx_Write_ICR111:
;__Lib_UART.c, 1620 :: 		
;__Lib_UART.c, 1621 :: 		
L_end_UARTx_Write_ICR:
0x0228	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_ICR
__Lib_UART_UARTx_Write_Reg:
;__Lib_UART.c, 970 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; val start address is: 4 (R1)
; addr start address is: 8 (R2)
;__Lib_UART.c, 972 :: 		
0x0CD8	0x00300374  JMP	L___Lib_UART_UARTx_Write_Reg35
; addr end address is: 8 (R2)
;__Lib_UART.c, 974 :: 		
L___Lib_UART_UARTx_Write_Reg37:
;__Lib_UART.c, 975 :: 		
0x0CDC	0x44304040  ADD.L	R3, R0, #4
; UARTx end address is: 0 (R0)
0x0CE0	0xAC318000  LDI.L	R3, R3, #0
0x0CE4	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 976 :: 		
0x0CE8	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 977 :: 		
L___Lib_UART_UARTx_Write_Reg38:
;__Lib_UART.c, 978 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0CEC	0x443040C0  ADD.L	R3, R0, #12
; UARTx end address is: 0 (R0)
0x0CF0	0xAC318000  LDI.L	R3, R3, #0
0x0CF4	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 979 :: 		
0x0CF8	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 980 :: 		
L___Lib_UART_UARTx_Write_Reg39:
;__Lib_UART.c, 981 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0CFC	0x44304080  ADD.L	R3, R0, #8
; UARTx end address is: 0 (R0)
0x0D00	0xAC318000  LDI.L	R3, R3, #0
0x0D04	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 982 :: 		
0x0D08	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 983 :: 		
L___Lib_UART_UARTx_Write_Reg40:
;__Lib_UART.c, 984 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D0C	0x44304100  ADD.L	R3, R0, #16
; UARTx end address is: 0 (R0)
0x0D10	0xAC318000  LDI.L	R3, R3, #0
0x0D14	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 985 :: 		
0x0D18	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 986 :: 		
L___Lib_UART_UARTx_Write_Reg41:
;__Lib_UART.c, 987 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D1C	0x44304180  ADD.L	R3, R0, #24
; UARTx end address is: 0 (R0)
0x0D20	0xAC318000  LDI.L	R3, R3, #0
0x0D24	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 988 :: 		
0x0D28	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 989 :: 		
L___Lib_UART_UARTx_Write_Reg42:
;__Lib_UART.c, 990 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D2C	0x443041C0  ADD.L	R3, R0, #28
; UARTx end address is: 0 (R0)
0x0D30	0xAC318000  LDI.L	R3, R3, #0
0x0D34	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 991 :: 		
0x0D38	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 992 :: 		
L___Lib_UART_UARTx_Write_Reg43:
;__Lib_UART.c, 993 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D3C	0x44304200  ADD.L	R3, R0, #32
; UARTx end address is: 0 (R0)
0x0D40	0xAC318000  LDI.L	R3, R3, #0
0x0D44	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 994 :: 		
0x0D48	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 995 :: 		
L___Lib_UART_UARTx_Write_Reg44:
;__Lib_UART.c, 996 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D4C	0x443042C0  ADD.L	R3, R0, #44
; UARTx end address is: 0 (R0)
0x0D50	0xAC318000  LDI.L	R3, R3, #0
0x0D54	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 997 :: 		
0x0D58	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 998 :: 		
L___Lib_UART_UARTx_Write_Reg45:
;__Lib_UART.c, 999 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D5C	0x44304300  ADD.L	R3, R0, #48
; UARTx end address is: 0 (R0)
0x0D60	0xAC318000  LDI.L	R3, R3, #0
0x0D64	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1000 :: 		
0x0D68	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1001 :: 		
L___Lib_UART_UARTx_Write_Reg46:
;__Lib_UART.c, 1002 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D6C	0x44304340  ADD.L	R3, R0, #52
; UARTx end address is: 0 (R0)
0x0D70	0xAC318000  LDI.L	R3, R3, #0
0x0D74	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1003 :: 		
0x0D78	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1004 :: 		
L___Lib_UART_UARTx_Write_Reg47:
;__Lib_UART.c, 1005 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D7C	0x44304380  ADD.L	R3, R0, #56
; UARTx end address is: 0 (R0)
0x0D80	0xAC318000  LDI.L	R3, R3, #0
0x0D84	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1006 :: 		
0x0D88	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1007 :: 		
L___Lib_UART_UARTx_Write_Reg48:
;__Lib_UART.c, 1008 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D8C	0x443043C0  ADD.L	R3, R0, #60
; UARTx end address is: 0 (R0)
0x0D90	0xAC318000  LDI.L	R3, R3, #0
0x0D94	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1009 :: 		
0x0D98	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1010 :: 		
L___Lib_UART_UARTx_Write_Reg49:
;__Lib_UART.c, 1011 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0D9C	0x44304400  ADD.L	R3, R0, #64
; UARTx end address is: 0 (R0)
0x0DA0	0xAC318000  LDI.L	R3, R3, #0
0x0DA4	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1012 :: 		
0x0DA8	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1013 :: 		
L___Lib_UART_UARTx_Write_Reg50:
;__Lib_UART.c, 1014 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0DAC	0x44304440  ADD.L	R3, R0, #68
; UARTx end address is: 0 (R0)
0x0DB0	0xAC318000  LDI.L	R3, R3, #0
0x0DB4	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1015 :: 		
0x0DB8	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1016 :: 		
L___Lib_UART_UARTx_Write_Reg51:
;__Lib_UART.c, 1017 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0DBC	0x44304500  ADD.L	R3, R0, #80
; UARTx end address is: 0 (R0)
0x0DC0	0xAC318000  LDI.L	R3, R3, #0
0x0DC4	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1018 :: 		
0x0DC8	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1019 :: 		
L___Lib_UART_UARTx_Write_Reg52:
;__Lib_UART.c, 1020 :: 		
0x0DCC	0x00300393  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1022 :: 		
L___Lib_UART_UARTx_Write_Reg35:
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0DD0	0x59E14212  CMP.B	R2, #33
0x0DD4	0x00280337  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg37
0x0DD8	0x59E14232  CMP.B	R2, #35
0x0DDC	0x0028033B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg38
0x0DE0	0x59E14222  CMP.B	R2, #34
0x0DE4	0x0028033F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg39
0x0DE8	0x59E14242  CMP.B	R2, #36
0x0DEC	0x00280343  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg40
0x0DF0	0x59E14262  CMP.B	R2, #38
0x0DF4	0x00280347  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg41
0x0DF8	0x59E14272  CMP.B	R2, #39
0x0DFC	0x0028034B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg42
0x0E00	0x59E14282  CMP.B	R2, #40
0x0E04	0x0028034F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg43
0x0E08	0x59E142B2  CMP.B	R2, #43
0x0E0C	0x00280353  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg44
0x0E10	0x59E142C2  CMP.B	R2, #44
0x0E14	0x00280357  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg45
0x0E18	0x59E142D2  CMP.B	R2, #45
0x0E1C	0x0028035B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg46
0x0E20	0x59E142E2  CMP.B	R2, #46
0x0E24	0x0028035F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg47
0x0E28	0x59E14302  CMP.B	R2, #48
0x0E2C	0x00280363  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg48
0x0E30	0x59E14312  CMP.B	R2, #49
0x0E34	0x00280367  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg49
0x0E38	0x59E14322  CMP.B	R2, #50
0x0E3C	0x0028036B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg50
0x0E40	0x59E14352  CMP.B	R2, #53
0x0E44	0x0028036F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg51
; UARTx end address is: 0 (R0)
; val end address is: 4 (R1)
; addr end address is: 8 (R2)
0x0E48	0x00300373  JMP	L___Lib_UART_UARTx_Write_Reg52
L___Lib_UART_UARTx_Write_Reg36:
;__Lib_UART.c, 1024 :: 		
;__Lib_UART.c, 1025 :: 		
L_end_UARTx_Write_Reg:
0x0E4C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_Reg
__Lib_UART_UARTX_Write_Reg550:
;__Lib_UART.c, 1264 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0554	0x44504000  MOVE.L	R5, R0
0x0558	0x4460D00D  BEXTU.L	R6, R1, #256
0x055C	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1266 :: 		
; tmpLCR start address is: 32 (R8)
0x0560	0x64800000  LDK.L	R8, #0
; tmpLCR1 start address is: 36 (R9)
0x0564	0x64900000  LDK.L	R9, #0
;__Lib_UART.c, 1268 :: 		
0x0568	0x00300223  JMP	L___Lib_UART_UARTX_Write_Reg55082
; addr end address is: 28 (R7)
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1270 :: 		
L___Lib_UART_UARTX_Write_Reg55084:
;__Lib_UART.c, 1273 :: 		
0x056C	0x4432C560  ADD.L	R3, R5, #86
0x0570	0xA8318000  LDI.B	R3, R3, #0
0x0574	0x4431C804  AND.L	R3, R3, #128
0x0578	0x59E1C802  CMP.B	R3, #128
0x057C	0x0020016F  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550160
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1275 :: 		
0x0580	0x4442C560  ADD.L	R4, R5, #86
0x0584	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 28 (R7)
0x0588	0x4471D00D  BEXTU.L	R7, R3, #256
;__Lib_UART.c, 1276 :: 		
0x058C	0x4432C550  ADD.L	R3, R5, #85
0x0590	0xA8318000  LDI.B	R3, R3, #0
0x0594	0x4431C7F4  AND.L	R3, R3, #127
0x0598	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1277 :: 		
0x059C	0x4432C560  ADD.L	R3, R5, #86
0x05A0	0xA8318000  LDI.B	R3, R3, #0
0x05A4	0x64200027  LDK.L	R2, #39
0x05A8	0x4411D00D  BEXTU.L	R1, R3, #256
0x05AC	0x4402C000  MOVE.L	R0, R5
0x05B0	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x05B4	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1278 :: 		
0x05B8	0x00300170  JMP	L___Lib_UART_UARTX_Write_Reg55085
L___Lib_UART_UARTX_Write_Reg550160:
;__Lib_UART.c, 1273 :: 		
0x05BC	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1278 :: 		
L___Lib_UART_UARTX_Write_Reg55085:
;__Lib_UART.c, 1280 :: 		
; tmpLCR start address is: 16 (R4)
0x05C0	0x64200021  LDK.L	R2, #33
0x05C4	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x05C8	0x4402C000  MOVE.L	R0, R5
0x05CC	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1283 :: 		
0x05D0	0x44324804  AND.L	R3, R4, #128
0x05D4	0x59E1C802  CMP.B	R3, #128
0x05D8	0x0020017F  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55086
;__Lib_UART.c, 1285 :: 		
0x05DC	0x4432C560  ADD.L	R3, R5, #86
0x05E0	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1286 :: 		
0x05E4	0x4432C560  ADD.L	R3, R5, #86
0x05E8	0xA8318000  LDI.B	R3, R3, #0
0x05EC	0x64200027  LDK.L	R2, #39
0x05F0	0x4411D00D  BEXTU.L	R1, R3, #256
0x05F4	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x05F8	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1287 :: 		
L___Lib_UART_UARTX_Write_Reg55086:
;__Lib_UART.c, 1288 :: 		
0x05FC	0x00300230  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1291 :: 		
L___Lib_UART_UARTX_Write_Reg55087:
;__Lib_UART.c, 1295 :: 		
; tmpLCR start address is: 32 (R8)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x0600	0x4432C560  ADD.L	R3, R5, #86
0x0604	0xA8318000  LDI.B	R3, R3, #0
0x0608	0x4431C804  AND.L	R3, R3, #128
0x060C	0x59E1C802  CMP.B	R3, #128
0x0610	0x00200193  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550161
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1297 :: 		
0x0614	0x4442C560  ADD.L	R4, R5, #86
0x0618	0xA8720000  LDI.B	R7, R4, #0
; tmpLCR start address is: 28 (R7)
;__Lib_UART.c, 1298 :: 		
0x061C	0x4432C550  ADD.L	R3, R5, #85
0x0620	0xA8318000  LDI.B	R3, R3, #0
0x0624	0x4431C7F4  AND.L	R3, R3, #127
0x0628	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1299 :: 		
0x062C	0x4432C560  ADD.L	R3, R5, #86
0x0630	0xA8318000  LDI.B	R3, R3, #0
0x0634	0x64200027  LDK.L	R2, #39
0x0638	0x4411D00D  BEXTU.L	R1, R3, #256
0x063C	0x4402C000  MOVE.L	R0, R5
0x0640	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x0644	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1300 :: 		
0x0648	0x00300194  JMP	L___Lib_UART_UARTX_Write_Reg55088
L___Lib_UART_UARTX_Write_Reg550161:
;__Lib_UART.c, 1295 :: 		
0x064C	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1300 :: 		
L___Lib_UART_UARTX_Write_Reg55088:
;__Lib_UART.c, 1303 :: 		
; tmpLCR start address is: 16 (R4)
0x0650	0x4432C540  ADD.L	R3, R5, #84
0x0654	0xA8318000  LDI.B	R3, R3, #0
0x0658	0x4431C804  AND.L	R3, R3, #128
0x065C	0x59E1C802  CMP.B	R3, #128
0x0660	0x002001A4  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55089
;__Lib_UART.c, 1306 :: 		
0x0664	0x6420002B  LDK.L	R2, #43
0x0668	0x64100000  LDK.L	R1, #0
0x066C	0x4402C000  MOVE.L	R0, R5
0x0670	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1308 :: 		
0x0674	0x4432C540  ADD.L	R3, R5, #84
0x0678	0xA8318000  LDI.B	R3, R3, #0
0x067C	0x4431C7F4  AND.L	R3, R3, #127
0x0680	0x64200035  LDK.L	R2, #53
0x0684	0x4411D00D  BEXTU.L	R1, R3, #256
0x0688	0x4402C000  MOVE.L	R0, R5
0x068C	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1309 :: 		
L___Lib_UART_UARTX_Write_Reg55089:
;__Lib_UART.c, 1312 :: 		
0x0690	0x64200024  LDK.L	R2, #36
0x0694	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x0698	0x4402C000  MOVE.L	R0, R5
0x069C	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1315 :: 		
0x06A0	0x4432C540  ADD.L	R3, R5, #84
0x06A4	0xA8318000  LDI.B	R3, R3, #0
0x06A8	0x4431C804  AND.L	R3, R3, #128
0x06AC	0x59E1C802  CMP.B	R3, #128
0x06B0	0x002001B8  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55090
;__Lib_UART.c, 1317 :: 		
0x06B4	0x6420002B  LDK.L	R2, #43
0x06B8	0x64100000  LDK.L	R1, #0
0x06BC	0x4402C000  MOVE.L	R0, R5
0x06C0	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1318 :: 		
0x06C4	0x4432C540  ADD.L	R3, R5, #84
0x06C8	0xA8318000  LDI.B	R3, R3, #0
0x06CC	0x4431C805  OR.L	R3, R3, #128
0x06D0	0x64200035  LDK.L	R2, #53
0x06D4	0x4411D00D  BEXTU.L	R1, R3, #256
0x06D8	0x4402C000  MOVE.L	R0, R5
0x06DC	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1319 :: 		
L___Lib_UART_UARTX_Write_Reg55090:
;__Lib_UART.c, 1322 :: 		
0x06E0	0x44324804  AND.L	R3, R4, #128
0x06E4	0x59E1C802  CMP.B	R3, #128
0x06E8	0x002001C3  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55091
;__Lib_UART.c, 1324 :: 		
0x06EC	0x4432C560  ADD.L	R3, R5, #86
0x06F0	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1325 :: 		
0x06F4	0x4432C560  ADD.L	R3, R5, #86
0x06F8	0xA8318000  LDI.B	R3, R3, #0
0x06FC	0x64200027  LDK.L	R2, #39
0x0700	0x4411D00D  BEXTU.L	R1, R3, #256
0x0704	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0708	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1326 :: 		
L___Lib_UART_UARTX_Write_Reg55091:
;__Lib_UART.c, 1327 :: 		
0x070C	0x00300230  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1330 :: 		
L___Lib_UART_UARTX_Write_Reg55092:
;__Lib_UART.c, 1331 :: 		
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
L___Lib_UART_UARTX_Write_Reg55093:
;__Lib_UART.c, 1332 :: 		
L___Lib_UART_UARTX_Write_Reg55094:
;__Lib_UART.c, 1336 :: 		
0x0710	0x4432C560  ADD.L	R3, R5, #86
0x0714	0xA8318000  LDI.B	R3, R3, #0
0x0718	0x59E1CBF2  CMP.B	R3, #191
0x071C	0x002001D5  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550162
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1338 :: 		
0x0720	0x4442C560  ADD.L	R4, R5, #86
0x0724	0xA8820000  LDI.B	R8, R4, #0
; tmpLCR start address is: 32 (R8)
;__Lib_UART.c, 1339 :: 		
0x0728	0x4432C550  ADD.L	R3, R5, #85
0x072C	0xA8318000  LDI.B	R3, R3, #0
0x0730	0x4431C7F4  AND.L	R3, R3, #127
0x0734	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1340 :: 		
0x0738	0x4432C560  ADD.L	R3, R5, #86
0x073C	0xA8318000  LDI.B	R3, R3, #0
0x0740	0x64200027  LDK.L	R2, #39
0x0744	0x4411D00D  BEXTU.L	R1, R3, #256
0x0748	0x4402C000  MOVE.L	R0, R5
0x074C	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1341 :: 		
0x0750	0x003001D5  JMP	L___Lib_UART_UARTX_Write_Reg55095
L___Lib_UART_UARTX_Write_Reg550162:
;__Lib_UART.c, 1336 :: 		
;__Lib_UART.c, 1341 :: 		
L___Lib_UART_UARTX_Write_Reg55095:
;__Lib_UART.c, 1344 :: 		
; tmpLCR start address is: 32 (R8)
0x0754	0x59E3C262  CMP.B	R7, #38
0x0758	0x002001ED  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550164
;__Lib_UART.c, 1347 :: 		
0x075C	0x4432C560  ADD.L	R3, R5, #86
0x0760	0xA8318000  LDI.B	R3, R3, #0
0x0764	0x4431C804  AND.L	R3, R3, #128
0x0768	0x59E1C002  CMP.B	R3, #0
0x076C	0x002001EB  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550163
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1349 :: 		
0x0770	0x4442C560  ADD.L	R4, R5, #86
0x0774	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR1 start address is: 36 (R9)
0x0778	0x4491D00D  BEXTU.L	R9, R3, #256
;__Lib_UART.c, 1350 :: 		
0x077C	0x4432C550  ADD.L	R3, R5, #85
0x0780	0xA8318000  LDI.B	R3, R3, #0
0x0784	0x4431C805  OR.L	R3, R3, #128
0x0788	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1351 :: 		
0x078C	0x4432C560  ADD.L	R3, R5, #86
0x0790	0xA8318000  LDI.B	R3, R3, #0
0x0794	0x64200027  LDK.L	R2, #39
0x0798	0x4411D00D  BEXTU.L	R1, R3, #256
0x079C	0x4402C000  MOVE.L	R0, R5
0x07A0	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR1 end address is: 36 (R9)
0x07A4	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
0x07A8	0x003001EC  JMP	L___Lib_UART_UARTX_Write_Reg55097
L___Lib_UART_UARTX_Write_Reg550163:
;__Lib_UART.c, 1347 :: 		
0x07AC	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
L___Lib_UART_UARTX_Write_Reg55097:
;__Lib_UART.c, 1353 :: 		
; tmpLCR1 start address is: 16 (R4)
; tmpLCR1 end address is: 16 (R4)
0x07B0	0x003001EE  JMP	L___Lib_UART_UARTX_Write_Reg55096
L___Lib_UART_UARTX_Write_Reg550164:
;__Lib_UART.c, 1344 :: 		
0x07B4	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1353 :: 		
L___Lib_UART_UARTX_Write_Reg55096:
;__Lib_UART.c, 1356 :: 		
; tmpLCR1 start address is: 16 (R4)
0x07B8	0x4433D00D  BEXTU.L	R3, R7, #256
0x07BC	0x4421D00D  BEXTU.L	R2, R3, #256
0x07C0	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x07C4	0x4402C000  MOVE.L	R0, R5
0x07C8	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1358 :: 		
0x07CC	0x59E3C262  CMP.B	R7, #38
0x07D0	0x00200200  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55098
; addr end address is: 28 (R7)
;__Lib_UART.c, 1360 :: 		
0x07D4	0x44324804  AND.L	R3, R4, #128
0x07D8	0x59E1C002  CMP.B	R3, #0
0x07DC	0x00200200  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55099
;__Lib_UART.c, 1362 :: 		
0x07E0	0x4432C560  ADD.L	R3, R5, #86
0x07E4	0xB0320000  STI.B	R3, #0, R4
; tmpLCR1 end address is: 16 (R4)
;__Lib_UART.c, 1363 :: 		
0x07E8	0x4432C560  ADD.L	R3, R5, #86
0x07EC	0xA8318000  LDI.B	R3, R3, #0
0x07F0	0x64200027  LDK.L	R2, #39
0x07F4	0x4411D00D  BEXTU.L	R1, R3, #256
0x07F8	0x4402C000  MOVE.L	R0, R5
0x07FC	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1364 :: 		
L___Lib_UART_UARTX_Write_Reg55099:
;__Lib_UART.c, 1365 :: 		
L___Lib_UART_UARTX_Write_Reg55098:
;__Lib_UART.c, 1368 :: 		
0x0800	0x59E44BF2  CMP.B	R8, #191
0x0804	0x0020020A  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550100
;__Lib_UART.c, 1370 :: 		
0x0808	0x4432C560  ADD.L	R3, R5, #86
0x080C	0xB0340000  STI.B	R3, #0, R8
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1371 :: 		
0x0810	0x4432C560  ADD.L	R3, R5, #86
0x0814	0xA8318000  LDI.B	R3, R3, #0
0x0818	0x64200027  LDK.L	R2, #39
0x081C	0x4411D00D  BEXTU.L	R1, R3, #256
0x0820	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0824	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1372 :: 		
L___Lib_UART_UARTX_Write_Reg550100:
;__Lib_UART.c, 1373 :: 		
0x0828	0x00300230  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1376 :: 		
L___Lib_UART_UARTX_Write_Reg550101:
;__Lib_UART.c, 1381 :: 		
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x082C	0x4432C560  ADD.L	R3, R5, #86
0x0830	0xB0330000  STI.B	R3, #0, R6
; val end address is: 24 (R6)
;__Lib_UART.c, 1382 :: 		
0x0834	0x4443D00D  BEXTU.L	R4, R7, #256
; addr end address is: 28 (R7)
0x0838	0x4432C560  ADD.L	R3, R5, #86
0x083C	0xA8318000  LDI.B	R3, R3, #0
0x0840	0x4422500D  BEXTU.L	R2, R4, #256
0x0844	0x4411D00D  BEXTU.L	R1, R3, #256
0x0848	0x4402C000  MOVE.L	R0, R5
0x084C	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1384 :: 		
0x0850	0x4432C560  ADD.L	R3, R5, #86
0x0854	0xA8318000  LDI.B	R3, R3, #0
0x0858	0x59E1CBF2  CMP.B	R3, #191
0x085C	0x0020021D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550102
;__Lib_UART.c, 1386 :: 		
0x0860	0x4442C550  ADD.L	R4, R5, #85
; UARTx end address is: 20 (R5)
0x0864	0xA8320000  LDI.B	R3, R4, #0
0x0868	0x4431C805  OR.L	R3, R3, #128
0x086C	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1387 :: 		
0x0870	0x00300221  JMP	L___Lib_UART_UARTX_Write_Reg550103
L___Lib_UART_UARTX_Write_Reg550102:
;__Lib_UART.c, 1390 :: 		
; UARTx start address is: 20 (R5)
0x0874	0x4442C550  ADD.L	R4, R5, #85
0x0878	0x4432C560  ADD.L	R3, R5, #86
; UARTx end address is: 20 (R5)
0x087C	0xA8318000  LDI.B	R3, R3, #0
0x0880	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1391 :: 		
L___Lib_UART_UARTX_Write_Reg550103:
;__Lib_UART.c, 1392 :: 		
0x0884	0x00300230  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1395 :: 		
L___Lib_UART_UARTX_Write_Reg550104:
;__Lib_UART.c, 1397 :: 		
0x0888	0x00300230  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1398 :: 		
L___Lib_UART_UARTX_Write_Reg55082:
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x088C	0x59E3C212  CMP.B	R7, #33
0x0890	0x0028015B  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55084
0x0894	0x59E3C242  CMP.B	R7, #36
0x0898	0x00280180  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55087
0x089C	0x59E3C262  CMP.B	R7, #38
0x08A0	0x002801C4  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55092
0x08A4	0x59E3C282  CMP.B	R7, #40
0x08A8	0x002801C4  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55093
0x08AC	0x59E3C2B2  CMP.B	R7, #43
0x08B0	0x002801C4  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55094
; tmpLCR end address is: 32 (R8)
; tmpLCR1 end address is: 36 (R9)
0x08B4	0x59E3C272  CMP.B	R7, #39
0x08B8	0x0028020B  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg550101
; UARTx end address is: 20 (R5)
; val end address is: 24 (R6)
; addr end address is: 28 (R7)
0x08BC	0x00300222  JMP	L___Lib_UART_UARTX_Write_Reg550104
L___Lib_UART_UARTX_Write_Reg55083:
;__Lib_UART.c, 1400 :: 		
;__Lib_UART.c, 1401 :: 		
L_end_UARTX_Write_Reg550:
0x08C0	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Write_Reg550
__Lib_UART_UARTx_Read_ICR:
;__Lib_UART.c, 1530 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x022C	0x44404000  MOVE.L	R4, R0
0x0230	0x4460D00D  BEXTU.L	R6, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 24 (R6)
;__Lib_UART.c, 1532 :: 		
; tmpLCR start address is: 20 (R5)
0x0234	0x64500000  LDK.L	R5, #0
;__Lib_UART.c, 1535 :: 		
0x0238	0x44224560  ADD.L	R2, R4, #86
0x023C	0xA8210000  LDI.B	R2, R2, #0
0x0240	0x59E14BF2  CMP.B	R2, #191
0x0244	0x0020009F  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR165
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1537 :: 		
0x0248	0x44324560  ADD.L	R3, R4, #86
0x024C	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1538 :: 		
0x0250	0x44224550  ADD.L	R2, R4, #85
0x0254	0xA8210000  LDI.B	R2, R2, #0
0x0258	0x442147F4  AND.L	R2, R2, #127
0x025C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1539 :: 		
0x0260	0x44224560  ADD.L	R2, R4, #86
0x0264	0xA8210000  LDI.B	R2, R2, #0
0x0268	0x4411500D  BEXTU.L	R1, R2, #256
0x026C	0x64200027  LDK.L	R2, #39
0x0270	0x44024000  MOVE.L	R0, R4
0x0274	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1540 :: 		
0x0278	0x0030009F  JMP	L___Lib_UART_UARTx_Read_ICR105
L___Lib_UART_UARTx_Read_ICR165:
;__Lib_UART.c, 1535 :: 		
;__Lib_UART.c, 1540 :: 		
L___Lib_UART_UARTx_Read_ICR105:
;__Lib_UART.c, 1544 :: 		
; tmpLCR start address is: 20 (R5)
0x027C	0x59E34002  CMP.B	R6, #0
0x0280	0x002000AE  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR106
; addr end address is: 24 (R6)
;__Lib_UART.c, 1547 :: 		
0x0284	0x6420002B  LDK.L	R2, #43
0x0288	0x64100000  LDK.L	R1, #0
0x028C	0x44024000  MOVE.L	R0, R4
0x0290	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1549 :: 		
0x0294	0x44224540  ADD.L	R2, R4, #84
0x0298	0xA8210000  LDI.B	R2, R2, #0
0x029C	0x4411500D  BEXTU.L	R1, R2, #256
0x02A0	0x64200035  LDK.L	R2, #53
0x02A4	0x44024000  MOVE.L	R0, R4
0x02A8	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1550 :: 		
0x02AC	0x44224540  ADD.L	R2, R4, #84
0x02B0	0xA8610000  LDI.B	R6, R2, #0
; regVal start address is: 24 (R6)
;__Lib_UART.c, 1551 :: 		
; regVal end address is: 24 (R6)
0x02B4	0x003000D2  JMP	L___Lib_UART_UARTx_Read_ICR107
L___Lib_UART_UARTx_Read_ICR106:
;__Lib_UART.c, 1555 :: 		
; addr start address is: 24 (R6)
0x02B8	0x6420002B  LDK.L	R2, #43
0x02BC	0x64100000  LDK.L	R1, #0
0x02C0	0x44024000  MOVE.L	R0, R4
0x02C4	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1556 :: 		
0x02C8	0x44324540  ADD.L	R3, R4, #84
0x02CC	0xA8218000  LDI.B	R2, R3, #0
0x02D0	0x44214405  OR.L	R2, R2, #64
0x02D4	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1557 :: 		
0x02D8	0x44224540  ADD.L	R2, R4, #84
0x02DC	0xA8210000  LDI.B	R2, R2, #0
0x02E0	0x4411500D  BEXTU.L	R1, R2, #256
0x02E4	0x64200035  LDK.L	R2, #53
0x02E8	0x44024000  MOVE.L	R0, R4
0x02EC	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1559 :: 		
0x02F0	0x6420002B  LDK.L	R2, #43
0x02F4	0x4413500D  BEXTU.L	R1, R6, #256
; addr end address is: 24 (R6)
0x02F8	0x44024000  MOVE.L	R0, R4
0x02FC	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1561 :: 		
0x0300	0x64100035  LDK.L	R1, #53
0x0304	0x44024000  MOVE.L	R0, R4
0x0308	0x003400DE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x030C	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1563 :: 		
0x0310	0x6420002B  LDK.L	R2, #43
0x0314	0x64100000  LDK.L	R1, #0
0x0318	0x44024000  MOVE.L	R0, R4
0x031C	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1564 :: 		
0x0320	0x44324540  ADD.L	R3, R4, #84
0x0324	0xA8218000  LDI.B	R2, R3, #0
0x0328	0x44217BF4  AND.L	R2, R2, #-65
0x032C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1565 :: 		
0x0330	0x44224540  ADD.L	R2, R4, #84
0x0334	0xA8210000  LDI.B	R2, R2, #0
0x0338	0x4411500D  BEXTU.L	R1, R2, #256
0x033C	0x64200035  LDK.L	R2, #53
0x0340	0x44024000  MOVE.L	R0, R4
0x0344	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1566 :: 		
L___Lib_UART_UARTx_Read_ICR107:
;__Lib_UART.c, 1569 :: 		
; regVal start address is: 24 (R6)
0x0348	0x59E2CBF2  CMP.B	R5, #191
0x034C	0x002000DC  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR108
;__Lib_UART.c, 1571 :: 		
0x0350	0x44224560  ADD.L	R2, R4, #86
0x0354	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1572 :: 		
0x0358	0x44224560  ADD.L	R2, R4, #86
0x035C	0xA8210000  LDI.B	R2, R2, #0
0x0360	0x4411500D  BEXTU.L	R1, R2, #256
0x0364	0x64200027  LDK.L	R2, #39
0x0368	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x036C	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1573 :: 		
L___Lib_UART_UARTx_Read_ICR108:
;__Lib_UART.c, 1575 :: 		
0x0370	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1576 :: 		
L_end_UARTx_Read_ICR:
0x0374	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_ICR
__Lib_UART_UARTx_Read_Reg:
;__Lib_UART.c, 888 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; addr start address is: 4 (R1)
;__Lib_UART.c, 890 :: 		
; regVal start address is: 8 (R2)
0x0378	0x64200000  LDK.L	R2, #0
;__Lib_UART.c, 892 :: 		
0x037C	0x0030012D  JMP	L___Lib_UART_UARTx_Read_Reg13
; addr end address is: 4 (R1)
; regVal end address is: 8 (R2)
;__Lib_UART.c, 894 :: 		
L___Lib_UART_UARTx_Read_Reg15:
;__Lib_UART.c, 895 :: 		
0x0380	0xAC200000  LDI.L	R2, R0, #0
; UARTx end address is: 0 (R0)
0x0384	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 896 :: 		
; regVal end address is: 0 (R0)
0x0388	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 897 :: 		
L___Lib_UART_UARTx_Read_Reg16:
;__Lib_UART.c, 898 :: 		
; UARTx start address is: 0 (R0)
0x038C	0x442040C0  ADD.L	R2, R0, #12
; UARTx end address is: 0 (R0)
0x0390	0xAC210000  LDI.L	R2, R2, #0
0x0394	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 899 :: 		
; regVal end address is: 0 (R0)
0x0398	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 900 :: 		
L___Lib_UART_UARTx_Read_Reg17:
;__Lib_UART.c, 901 :: 		
; UARTx start address is: 0 (R0)
0x039C	0x44204080  ADD.L	R2, R0, #8
; UARTx end address is: 0 (R0)
0x03A0	0xAC210000  LDI.L	R2, R2, #0
0x03A4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 902 :: 		
; regVal end address is: 0 (R0)
0x03A8	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 903 :: 		
L___Lib_UART_UARTx_Read_Reg18:
;__Lib_UART.c, 904 :: 		
; UARTx start address is: 0 (R0)
0x03AC	0x44204100  ADD.L	R2, R0, #16
; UARTx end address is: 0 (R0)
0x03B0	0xAC210000  LDI.L	R2, R2, #0
0x03B4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 905 :: 		
; regVal end address is: 0 (R0)
0x03B8	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 906 :: 		
L___Lib_UART_UARTx_Read_Reg19:
;__Lib_UART.c, 907 :: 		
; UARTx start address is: 0 (R0)
0x03BC	0x44204140  ADD.L	R2, R0, #20
; UARTx end address is: 0 (R0)
0x03C0	0xAC210000  LDI.L	R2, R2, #0
0x03C4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 908 :: 		
; regVal end address is: 0 (R0)
0x03C8	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 909 :: 		
L___Lib_UART_UARTx_Read_Reg20:
;__Lib_UART.c, 910 :: 		
; UARTx start address is: 0 (R0)
0x03CC	0x442041C0  ADD.L	R2, R0, #28
; UARTx end address is: 0 (R0)
0x03D0	0xAC210000  LDI.L	R2, R2, #0
0x03D4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 911 :: 		
; regVal end address is: 0 (R0)
0x03D8	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 912 :: 		
L___Lib_UART_UARTx_Read_Reg21:
;__Lib_UART.c, 913 :: 		
; UARTx start address is: 0 (R0)
0x03DC	0x44204200  ADD.L	R2, R0, #32
; UARTx end address is: 0 (R0)
0x03E0	0xAC210000  LDI.L	R2, R2, #0
0x03E4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 914 :: 		
; regVal end address is: 0 (R0)
0x03E8	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 915 :: 		
L___Lib_UART_UARTx_Read_Reg22:
;__Lib_UART.c, 916 :: 		
; UARTx start address is: 0 (R0)
0x03EC	0x44204240  ADD.L	R2, R0, #36
; UARTx end address is: 0 (R0)
0x03F0	0xAC210000  LDI.L	R2, R2, #0
0x03F4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 917 :: 		
; regVal end address is: 0 (R0)
0x03F8	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 918 :: 		
L___Lib_UART_UARTx_Read_Reg23:
;__Lib_UART.c, 919 :: 		
; UARTx start address is: 0 (R0)
0x03FC	0x44204280  ADD.L	R2, R0, #40
; UARTx end address is: 0 (R0)
0x0400	0xAC210000  LDI.L	R2, R2, #0
0x0404	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 920 :: 		
; regVal end address is: 0 (R0)
0x0408	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 921 :: 		
L___Lib_UART_UARTx_Read_Reg24:
;__Lib_UART.c, 922 :: 		
; UARTx start address is: 0 (R0)
0x040C	0x442042C0  ADD.L	R2, R0, #44
; UARTx end address is: 0 (R0)
0x0410	0xAC210000  LDI.L	R2, R2, #0
0x0414	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 923 :: 		
; regVal end address is: 0 (R0)
0x0418	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 924 :: 		
L___Lib_UART_UARTx_Read_Reg25:
;__Lib_UART.c, 925 :: 		
; UARTx start address is: 0 (R0)
0x041C	0x44204300  ADD.L	R2, R0, #48
; UARTx end address is: 0 (R0)
0x0420	0xAC210000  LDI.L	R2, R2, #0
0x0424	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 926 :: 		
; regVal end address is: 0 (R0)
0x0428	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 927 :: 		
L___Lib_UART_UARTx_Read_Reg26:
;__Lib_UART.c, 928 :: 		
; UARTx start address is: 0 (R0)
0x042C	0x44204340  ADD.L	R2, R0, #52
; UARTx end address is: 0 (R0)
0x0430	0xAC210000  LDI.L	R2, R2, #0
0x0434	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 929 :: 		
; regVal end address is: 0 (R0)
0x0438	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 930 :: 		
L___Lib_UART_UARTx_Read_Reg27:
;__Lib_UART.c, 931 :: 		
; UARTx start address is: 0 (R0)
0x043C	0x44204380  ADD.L	R2, R0, #56
; UARTx end address is: 0 (R0)
0x0440	0xAC210000  LDI.L	R2, R2, #0
0x0444	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 932 :: 		
; regVal end address is: 0 (R0)
0x0448	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 933 :: 		
L___Lib_UART_UARTx_Read_Reg28:
;__Lib_UART.c, 934 :: 		
; UARTx start address is: 0 (R0)
0x044C	0x442043C0  ADD.L	R2, R0, #60
; UARTx end address is: 0 (R0)
0x0450	0xAC210000  LDI.L	R2, R2, #0
0x0454	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 935 :: 		
; regVal end address is: 0 (R0)
0x0458	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 936 :: 		
L___Lib_UART_UARTx_Read_Reg29:
;__Lib_UART.c, 937 :: 		
; UARTx start address is: 0 (R0)
0x045C	0x44204400  ADD.L	R2, R0, #64
; UARTx end address is: 0 (R0)
0x0460	0xAC210000  LDI.L	R2, R2, #0
0x0464	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 938 :: 		
; regVal end address is: 0 (R0)
0x0468	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 939 :: 		
L___Lib_UART_UARTx_Read_Reg30:
;__Lib_UART.c, 940 :: 		
; UARTx start address is: 0 (R0)
0x046C	0x44204440  ADD.L	R2, R0, #68
; UARTx end address is: 0 (R0)
0x0470	0xAC210000  LDI.L	R2, R2, #0
0x0474	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 941 :: 		
; regVal end address is: 0 (R0)
0x0478	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 942 :: 		
L___Lib_UART_UARTx_Read_Reg31:
;__Lib_UART.c, 943 :: 		
; UARTx start address is: 0 (R0)
0x047C	0x442044C0  ADD.L	R2, R0, #76
; UARTx end address is: 0 (R0)
0x0480	0xAC210000  LDI.L	R2, R2, #0
0x0484	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 944 :: 		
; regVal end address is: 0 (R0)
0x0488	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 945 :: 		
L___Lib_UART_UARTx_Read_Reg32:
;__Lib_UART.c, 946 :: 		
; UARTx start address is: 0 (R0)
0x048C	0x44204480  ADD.L	R2, R0, #72
; UARTx end address is: 0 (R0)
0x0490	0xAC210000  LDI.L	R2, R2, #0
0x0494	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 947 :: 		
; regVal end address is: 0 (R0)
0x0498	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 948 :: 		
L___Lib_UART_UARTx_Read_Reg33:
;__Lib_UART.c, 949 :: 		
; UARTx start address is: 0 (R0)
0x049C	0x44204500  ADD.L	R2, R0, #80
; UARTx end address is: 0 (R0)
0x04A0	0xAC210000  LDI.L	R2, R2, #0
0x04A4	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 950 :: 		
; regVal end address is: 0 (R0)
0x04A8	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 951 :: 		
L___Lib_UART_UARTx_Read_Reg34:
;__Lib_UART.c, 952 :: 		
; regVal start address is: 8 (R2)
0x04AC	0x4401500D  BEXTU.L	R0, R2, #256
0x04B0	0x00300154  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 954 :: 		
L___Lib_UART_UARTx_Read_Reg13:
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x04B4	0x59E0C202  CMP.B	R1, #32
0x04B8	0x002800E0  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg15
0x04BC	0x59E0C232  CMP.B	R1, #35
0x04C0	0x002800E3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg16
0x04C4	0x59E0C222  CMP.B	R1, #34
0x04C8	0x002800E7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg17
0x04CC	0x59E0C242  CMP.B	R1, #36
0x04D0	0x002800EB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg18
0x04D4	0x59E0C252  CMP.B	R1, #37
0x04D8	0x002800EF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg19
0x04DC	0x59E0C272  CMP.B	R1, #39
0x04E0	0x002800F3  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg20
0x04E4	0x59E0C282  CMP.B	R1, #40
0x04E8	0x002800F7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg21
0x04EC	0x59E0C292  CMP.B	R1, #41
0x04F0	0x002800FB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg22
0x04F4	0x59E0C2A2  CMP.B	R1, #42
0x04F8	0x002800FF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg23
0x04FC	0x59E0C2B2  CMP.B	R1, #43
0x0500	0x00280103  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg24
0x0504	0x59E0C2C2  CMP.B	R1, #44
0x0508	0x00280107  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg25
0x050C	0x59E0C2D2  CMP.B	R1, #45
0x0510	0x0028010B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg26
0x0514	0x59E0C2E2  CMP.B	R1, #46
0x0518	0x0028010F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg27
0x051C	0x59E0C302  CMP.B	R1, #48
0x0520	0x00280113  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg28
0x0524	0x59E0C312  CMP.B	R1, #49
0x0528	0x00280117  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg29
0x052C	0x59E0C322  CMP.B	R1, #50
0x0530	0x0028011B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg30
0x0534	0x59E0C342  CMP.B	R1, #52
0x0538	0x0028011F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg31
0x053C	0x59E0C332  CMP.B	R1, #51
0x0540	0x00280123  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg32
0x0544	0x59E0C352  CMP.B	R1, #53
0x0548	0x00280127  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg33
; UARTx end address is: 0 (R0)
; addr end address is: 4 (R1)
0x054C	0x0030012B  JMP	L___Lib_UART_UARTx_Read_Reg34
; regVal end address is: 8 (R2)
L___Lib_UART_UARTx_Read_Reg14:
;__Lib_UART.c, 955 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 956 :: 		
L_end_UARTx_Read_Reg:
0x0550	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_Reg
__Lib_UART_UARTx_Set_Baud_Rate:
;__Lib_UART.c, 1636 :: 		
; clk_freq start address is: 8 (R2)
; baudrate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0A18	0x44704000  MOVE.L	R7, R0
0x0A1C	0x4480C000  MOVE.L	R8, R1
0x0A20	0x44914000  MOVE.L	R9, R2
; clk_freq end address is: 8 (R2)
; baudrate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; baudrate start address is: 32 (R8)
; clk_freq start address is: 36 (R9)
;__Lib_UART.c, 1642 :: 		
0x0A24	0x64100028  LDK.L	R1, #40
0x0A28	0x4403C000  MOVE.L	R0, R7
0x0A2C	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0A30	0x44304804  AND.L	R3, R0, #128
0x0A34	0x59E1C002  CMP.B	R3, #0
0x0A38	0x00280298  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Baud_Rate112
;__Lib_UART.c, 1644 :: 		
0x0A3C	0x64100001  LDK.L	R1, #1
0x0A40	0x4403C000  MOVE.L	R0, R7
0x0A44	0x0034008B  CALL	__Lib_UART_UARTx_Read_ICR+0
0x0A48	0x4430500D  BEXTU.L	R3, R0, #256
0x0A4C	0x44A1C039  LSHR.L	R10, R3, #3
0x0A50	0x44A5500D  BEXTU.L	R10, R10, #256
0x0A54	0x44A541F4  AND.L	R10, R10, #31
0x0A58	0x44A5500D  BEXTU.L	R10, R10, #256
; prescaler start address is: 40 (R10)
;__Lib_UART.c, 1645 :: 		
; prescaler end address is: 40 (R10)
0x0A5C	0x00300299  JMP	L___Lib_UART_UARTx_Set_Baud_Rate113
L___Lib_UART_UARTx_Set_Baud_Rate112:
;__Lib_UART.c, 1648 :: 		
; prescaler start address is: 40 (R10)
0x0A60	0x64A00001  LDK.L	R10, #1
; prescaler end address is: 40 (R10)
;__Lib_UART.c, 1649 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate113:
;__Lib_UART.c, 1652 :: 		
; prescaler start address is: 40 (R10)
0x0A64	0x64100002  LDK.L	R1, #2
0x0A68	0x4403C000  MOVE.L	R0, R7
0x0A6C	0x0034008B  CALL	__Lib_UART_UARTx_Read_ICR+0
0x0A70	0x443040F4  AND.L	R3, R0, #15
; sample_clock start address is: 0 (R0)
0x0A74	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_UART.c, 1653 :: 		
0x0A78	0x59E1C032  CMP.B	R3, #3
0x0A7C	0x01A802A2  JMPC	R30, A, #1, L___Lib_UART_UARTx_Set_Baud_Rate171
;__Lib_UART.c, 1655 :: 		
0x0A80	0x64000010  LDK.L	R0, #16
; sample_clock end address is: 0 (R0)
;__Lib_UART.c, 1656 :: 		
0x0A84	0x003002A2  JMP	L___Lib_UART_UARTx_Set_Baud_Rate114
L___Lib_UART_UARTx_Set_Baud_Rate171:
;__Lib_UART.c, 1653 :: 		
;__Lib_UART.c, 1656 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate114:
;__Lib_UART.c, 1659 :: 		
; sample_clock start address is: 0 (R0)
0x0A88	0x4430500D  BEXTU.L	R3, R0, #256
; sample_clock end address is: 0 (R0)
0x0A8C	0xF4418088  MUL.L	R4, R3, R8
; baudrate end address is: 32 (R8)
0x0A90	0x4435500D  BEXTU.L	R3, R10, #256
; prescaler end address is: 40 (R10)
0x0A94	0xF4320038  MUL.L	R3, R4, R3
0x0A98	0xF4348030  UDIV.L	R3, R9, R3
; clk_freq end address is: 36 (R9)
; divisior start address is: 32 (R8)
0x0A9C	0x4481C00D  BEXTU.L	R8, R3, #0
;__Lib_UART.c, 1660 :: 		
0x0AA0	0x4431C00D  BEXTU.L	R3, R3, #0
0x0AA4	0x4431C089  LSHR.L	R3, R3, #8
0x0AA8	0x4431C00D  BEXTU.L	R3, R3, #0
0x0AAC	0x4431CFF4  AND.L	R3, R3, #255
0x0AB0	0x4411D00D  BEXTU.L	R1, R3, #256
0x0AB4	0x4403C000  MOVE.L	R0, R7
0x0AB8	0x00340040  CALL	__Lib_UART_UARTx_Write_RegDLM+0
;__Lib_UART.c, 1661 :: 		
0x0ABC	0x44344FF4  AND.L	R3, R8, #255
; divisior end address is: 32 (R8)
0x0AC0	0x4411D00D  BEXTU.L	R1, R3, #256
0x0AC4	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0AC8	0x00340024  CALL	__Lib_UART_UARTx_Write_RegDLL+0
;__Lib_UART.c, 1663 :: 		
L_end_UARTx_Set_Baud_Rate:
0x0ACC	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Baud_Rate
__Lib_UART_UARTX_Read_Reg550:
;__Lib_UART.c, 1043 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0F90	0x44404000  MOVE.L	R4, R0
0x0F94	0x4450D00D  BEXTU.L	R5, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 20 (R5)
;__Lib_UART.c, 1045 :: 		
; tmpLCR start address is: 24 (R6)
0x0F98	0x64600000  LDK.L	R6, #0
; regVal start address is: 0 (R0)
0x0F9C	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1047 :: 		
0x0FA0	0x00300513  JMP	L___Lib_UART_UARTX_Read_Reg55053
; addr end address is: 20 (R5)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1049 :: 		
L___Lib_UART_UARTX_Read_Reg55055:
;__Lib_UART.c, 1052 :: 		
0x0FA4	0x44224560  ADD.L	R2, R4, #86
0x0FA8	0xA8210000  LDI.B	R2, R2, #0
0x0FAC	0x44214804  AND.L	R2, R2, #128
0x0FB0	0x59E14802  CMP.B	R2, #128
0x0FB4	0x002003FD  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550166
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1054 :: 		
0x0FB8	0x44324560  ADD.L	R3, R4, #86
0x0FBC	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 20 (R5)
0x0FC0	0x4451500D  BEXTU.L	R5, R2, #256
;__Lib_UART.c, 1055 :: 		
0x0FC4	0x44224550  ADD.L	R2, R4, #85
0x0FC8	0xA8210000  LDI.B	R2, R2, #0
0x0FCC	0x442147F4  AND.L	R2, R2, #127
0x0FD0	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1056 :: 		
0x0FD4	0x44224560  ADD.L	R2, R4, #86
0x0FD8	0xA8210000  LDI.B	R2, R2, #0
0x0FDC	0x4411500D  BEXTU.L	R1, R2, #256
0x0FE0	0x64200027  LDK.L	R2, #39
0x0FE4	0x44024000  MOVE.L	R0, R4
0x0FE8	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
0x0FEC	0x4432D00D  BEXTU.L	R3, R5, #256
;__Lib_UART.c, 1057 :: 		
0x0FF0	0x003003FE  JMP	L___Lib_UART_UARTX_Read_Reg55056
L___Lib_UART_UARTX_Read_Reg550166:
;__Lib_UART.c, 1052 :: 		
0x0FF4	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1057 :: 		
L___Lib_UART_UARTX_Read_Reg55056:
;__Lib_UART.c, 1060 :: 		
; tmpLCR start address is: 12 (R3)
0x0FF8	0x64100020  LDK.L	R1, #32
0x0FFC	0x44024000  MOVE.L	R0, R4
0x1000	0x003400DE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x1004	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1063 :: 		
0x1008	0x4421C804  AND.L	R2, R3, #128
0x100C	0x59E14802  CMP.B	R2, #128
0x1010	0x0020040D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55057
;__Lib_UART.c, 1065 :: 		
0x1014	0x44224560  ADD.L	R2, R4, #86
0x1018	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1066 :: 		
0x101C	0x44224560  ADD.L	R2, R4, #86
0x1020	0xA8210000  LDI.B	R2, R2, #0
0x1024	0x4411500D  BEXTU.L	R1, R2, #256
0x1028	0x64200027  LDK.L	R2, #39
0x102C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x1030	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1067 :: 		
L___Lib_UART_UARTX_Read_Reg55057:
;__Lib_UART.c, 1068 :: 		
0x1034	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x1038	0x00300524  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1071 :: 		
L___Lib_UART_UARTX_Read_Reg55058:
;__Lib_UART.c, 1074 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x103C	0x44224560  ADD.L	R2, R4, #86
0x1040	0xA8210000  LDI.B	R2, R2, #0
0x1044	0x44214804  AND.L	R2, R2, #128
0x1048	0x59E14802  CMP.B	R2, #128
0x104C	0x00200421  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550167
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1076 :: 		
0x1050	0x44324560  ADD.L	R3, R4, #86
0x1054	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1077 :: 		
0x1058	0x44224550  ADD.L	R2, R4, #85
0x105C	0xA8210000  LDI.B	R2, R2, #0
0x1060	0x442147F4  AND.L	R2, R2, #127
0x1064	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1078 :: 		
0x1068	0x44224560  ADD.L	R2, R4, #86
0x106C	0xA8210000  LDI.B	R2, R2, #0
0x1070	0x4411500D  BEXTU.L	R1, R2, #256
0x1074	0x64200027  LDK.L	R2, #39
0x1078	0x44024000  MOVE.L	R0, R4
0x107C	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1079 :: 		
0x1080	0x00300422  JMP	L___Lib_UART_UARTX_Read_Reg55059
L___Lib_UART_UARTX_Read_Reg550167:
;__Lib_UART.c, 1074 :: 		
0x1084	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1079 :: 		
L___Lib_UART_UARTX_Read_Reg55059:
;__Lib_UART.c, 1082 :: 		
; tmpLCR start address is: 20 (R5)
0x1088	0x44224540  ADD.L	R2, R4, #84
0x108C	0xA8210000  LDI.B	R2, R2, #0
0x1090	0x44214804  AND.L	R2, R2, #128
0x1094	0x59E14802  CMP.B	R2, #128
0x1098	0x00200432  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55060
;__Lib_UART.c, 1085 :: 		
0x109C	0x6420002B  LDK.L	R2, #43
0x10A0	0x64100000  LDK.L	R1, #0
0x10A4	0x44024000  MOVE.L	R0, R4
0x10A8	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1088 :: 		
0x10AC	0x44224540  ADD.L	R2, R4, #84
0x10B0	0xA8210000  LDI.B	R2, R2, #0
0x10B4	0x442147F4  AND.L	R2, R2, #127
0x10B8	0x4411500D  BEXTU.L	R1, R2, #256
0x10BC	0x64200035  LDK.L	R2, #53
0x10C0	0x44024000  MOVE.L	R0, R4
0x10C4	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1089 :: 		
L___Lib_UART_UARTX_Read_Reg55060:
;__Lib_UART.c, 1092 :: 		
0x10C8	0x64100024  LDK.L	R1, #36
0x10CC	0x44024000  MOVE.L	R0, R4
0x10D0	0x003400DE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x10D4	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1094 :: 		
0x10D8	0x44224540  ADD.L	R2, R4, #84
0x10DC	0xA8210000  LDI.B	R2, R2, #0
0x10E0	0x44214804  AND.L	R2, R2, #128
0x10E4	0x59E14802  CMP.B	R2, #128
0x10E8	0x00200446  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55061
;__Lib_UART.c, 1097 :: 		
0x10EC	0x6420002B  LDK.L	R2, #43
0x10F0	0x64100000  LDK.L	R1, #0
0x10F4	0x44024000  MOVE.L	R0, R4
0x10F8	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1100 :: 		
0x10FC	0x44224540  ADD.L	R2, R4, #84
0x1100	0xA8210000  LDI.B	R2, R2, #0
0x1104	0x44214805  OR.L	R2, R2, #128
0x1108	0x4411500D  BEXTU.L	R1, R2, #256
0x110C	0x64200035  LDK.L	R2, #53
0x1110	0x44024000  MOVE.L	R0, R4
0x1114	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1101 :: 		
L___Lib_UART_UARTX_Read_Reg55061:
;__Lib_UART.c, 1104 :: 		
0x1118	0x4422C804  AND.L	R2, R5, #128
0x111C	0x59E14802  CMP.B	R2, #128
0x1120	0x00200451  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55062
;__Lib_UART.c, 1106 :: 		
0x1124	0x44224560  ADD.L	R2, R4, #86
0x1128	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1107 :: 		
0x112C	0x44224560  ADD.L	R2, R4, #86
0x1130	0xA8210000  LDI.B	R2, R2, #0
0x1134	0x4411500D  BEXTU.L	R1, R2, #256
0x1138	0x64200027  LDK.L	R2, #39
0x113C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x1140	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1108 :: 		
L___Lib_UART_UARTX_Read_Reg55062:
;__Lib_UART.c, 1109 :: 		
0x1144	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x1148	0x00300524  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1112 :: 		
L___Lib_UART_UARTX_Read_Reg55063:
;__Lib_UART.c, 1113 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
L___Lib_UART_UARTX_Read_Reg55064:
;__Lib_UART.c, 1114 :: 		
L___Lib_UART_UARTX_Read_Reg55065:
;__Lib_UART.c, 1118 :: 		
0x114C	0x44224560  ADD.L	R2, R4, #86
0x1150	0xA8210000  LDI.B	R2, R2, #0
0x1154	0x59E14BF2  CMP.B	R2, #191
0x1158	0x00200466  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550168
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1120 :: 		
0x115C	0x44324560  ADD.L	R3, R4, #86
0x1160	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x1164	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1121 :: 		
0x1168	0x44224550  ADD.L	R2, R4, #85
0x116C	0xA8210000  LDI.B	R2, R2, #0
0x1170	0x442147F4  AND.L	R2, R2, #127
0x1174	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1122 :: 		
0x1178	0x44224560  ADD.L	R2, R4, #86
0x117C	0xA8210000  LDI.B	R2, R2, #0
0x1180	0x4411500D  BEXTU.L	R1, R2, #256
0x1184	0x64200027  LDK.L	R2, #39
0x1188	0x44024000  MOVE.L	R0, R4
0x118C	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
0x1190	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
0x1194	0x00300467  JMP	L___Lib_UART_UARTX_Read_Reg55066
L___Lib_UART_UARTX_Read_Reg550168:
;__Lib_UART.c, 1118 :: 		
0x1198	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
L___Lib_UART_UARTX_Read_Reg55066:
;__Lib_UART.c, 1126 :: 		
; tmpLCR start address is: 12 (R3)
0x119C	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x11A0	0x4411500D  BEXTU.L	R1, R2, #256
0x11A4	0x44024000  MOVE.L	R0, R4
0x11A8	0x003400DE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x11AC	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1129 :: 		
0x11B0	0x59E1CBF2  CMP.B	R3, #191
0x11B4	0x00200476  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55067
;__Lib_UART.c, 1131 :: 		
0x11B8	0x44224560  ADD.L	R2, R4, #86
0x11BC	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1132 :: 		
0x11C0	0x44224560  ADD.L	R2, R4, #86
0x11C4	0xA8210000  LDI.B	R2, R2, #0
0x11C8	0x4411500D  BEXTU.L	R1, R2, #256
0x11CC	0x64200027  LDK.L	R2, #39
0x11D0	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x11D4	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1133 :: 		
L___Lib_UART_UARTX_Read_Reg55067:
;__Lib_UART.c, 1134 :: 		
0x11D8	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x11DC	0x00300524  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1137 :: 		
L___Lib_UART_UARTX_Read_Reg55068:
;__Lib_UART.c, 1145 :: 		
; UARTx start address is: 16 (R4)
0x11E0	0x44224560  ADD.L	R2, R4, #86
0x11E4	0xA8210000  LDI.B	R2, R2, #0
0x11E8	0x4411500D  BEXTU.L	R1, R2, #256
0x11EC	0x64200027  LDK.L	R2, #39
0x11F0	0x44024000  MOVE.L	R0, R4
0x11F4	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1146 :: 		
0x11F8	0x44224560  ADD.L	R2, R4, #86
0x11FC	0xA8210000  LDI.B	R2, R2, #0
0x1200	0x59E14BF2  CMP.B	R2, #191
0x1204	0x00200487  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55069
;__Lib_UART.c, 1148 :: 		
0x1208	0x44324550  ADD.L	R3, R4, #85
0x120C	0xA8218000  LDI.B	R2, R3, #0
0x1210	0x44214805  OR.L	R2, R2, #128
0x1214	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1149 :: 		
0x1218	0x0030048B  JMP	L___Lib_UART_UARTX_Read_Reg55070
L___Lib_UART_UARTX_Read_Reg55069:
;__Lib_UART.c, 1152 :: 		
0x121C	0x44324550  ADD.L	R3, R4, #85
0x1220	0x44224560  ADD.L	R2, R4, #86
0x1224	0xA8210000  LDI.B	R2, R2, #0
0x1228	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1153 :: 		
L___Lib_UART_UARTX_Read_Reg55070:
;__Lib_UART.c, 1155 :: 		
0x122C	0x44224550  ADD.L	R2, R4, #85
; UARTx end address is: 16 (R4)
0x1230	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 1156 :: 		
; regVal end address is: 0 (R0)
0x1234	0x00300524  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1159 :: 		
L___Lib_UART_UARTX_Read_Reg55071:
;__Lib_UART.c, 1166 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x1238	0x44224560  ADD.L	R2, R4, #86
0x123C	0xA8210000  LDI.B	R2, R2, #0
0x1240	0x59E14BF2  CMP.B	R2, #191
0x1244	0x0020049F  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550169
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1168 :: 		
0x1248	0x44324560  ADD.L	R3, R4, #86
0x124C	0xA8618000  LDI.B	R6, R3, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1169 :: 		
0x1250	0x44224550  ADD.L	R2, R4, #85
0x1254	0xA8210000  LDI.B	R2, R2, #0
0x1258	0x442147F4  AND.L	R2, R2, #127
0x125C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1170 :: 		
0x1260	0x44224560  ADD.L	R2, R4, #86
0x1264	0xA8210000  LDI.B	R2, R2, #0
0x1268	0x4411500D  BEXTU.L	R1, R2, #256
0x126C	0x64200027  LDK.L	R2, #39
0x1270	0x44024000  MOVE.L	R0, R4
0x1274	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1171 :: 		
0x1278	0x0030049F  JMP	L___Lib_UART_UARTX_Read_Reg55072
L___Lib_UART_UARTX_Read_Reg550169:
;__Lib_UART.c, 1166 :: 		
;__Lib_UART.c, 1171 :: 		
L___Lib_UART_UARTX_Read_Reg55072:
;__Lib_UART.c, 1174 :: 		
; tmpLCR start address is: 24 (R6)
0x127C	0x44224540  ADD.L	R2, R4, #84
0x1280	0xA8210000  LDI.B	R2, R2, #0
0x1284	0x44214804  AND.L	R2, R2, #128
0x1288	0x59E14802  CMP.B	R2, #128
0x128C	0x002004AF  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55073
;__Lib_UART.c, 1177 :: 		
0x1290	0x6420002B  LDK.L	R2, #43
0x1294	0x64100000  LDK.L	R1, #0
0x1298	0x44024000  MOVE.L	R0, R4
0x129C	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1179 :: 		
0x12A0	0x44224540  ADD.L	R2, R4, #84
0x12A4	0xA8210000  LDI.B	R2, R2, #0
0x12A8	0x442147F4  AND.L	R2, R2, #127
0x12AC	0x4411500D  BEXTU.L	R1, R2, #256
0x12B0	0x64200035  LDK.L	R2, #53
0x12B4	0x44024000  MOVE.L	R0, R4
0x12B8	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1180 :: 		
L___Lib_UART_UARTX_Read_Reg55073:
;__Lib_UART.c, 1183 :: 		
0x12BC	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x12C0	0x4411500D  BEXTU.L	R1, R2, #256
0x12C4	0x44024000  MOVE.L	R0, R4
0x12C8	0x003400DE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x12CC	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1186 :: 		
0x12D0	0x44224540  ADD.L	R2, R4, #84
0x12D4	0xA8210000  LDI.B	R2, R2, #0
0x12D8	0x44214804  AND.L	R2, R2, #128
0x12DC	0x59E14802  CMP.B	R2, #128
0x12E0	0x002004C4  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55074
;__Lib_UART.c, 1188 :: 		
0x12E4	0x6420002B  LDK.L	R2, #43
0x12E8	0x64100000  LDK.L	R1, #0
0x12EC	0x44024000  MOVE.L	R0, R4
0x12F0	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1189 :: 		
0x12F4	0x44224540  ADD.L	R2, R4, #84
0x12F8	0xA8210000  LDI.B	R2, R2, #0
0x12FC	0x44214805  OR.L	R2, R2, #128
0x1300	0x4411500D  BEXTU.L	R1, R2, #256
0x1304	0x64200035  LDK.L	R2, #53
0x1308	0x44024000  MOVE.L	R0, R4
0x130C	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1190 :: 		
L___Lib_UART_UARTX_Read_Reg55074:
;__Lib_UART.c, 1193 :: 		
0x1310	0x59E34BF2  CMP.B	R6, #191
0x1314	0x002004CE  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55075
;__Lib_UART.c, 1195 :: 		
0x1318	0x44224560  ADD.L	R2, R4, #86
0x131C	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1196 :: 		
0x1320	0x44224560  ADD.L	R2, R4, #86
0x1324	0xA8210000  LDI.B	R2, R2, #0
0x1328	0x4411500D  BEXTU.L	R1, R2, #256
0x132C	0x64200027  LDK.L	R2, #39
0x1330	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x1334	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1197 :: 		
L___Lib_UART_UARTX_Read_Reg55075:
;__Lib_UART.c, 1198 :: 		
0x1338	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x133C	0x00300524  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1201 :: 		
L___Lib_UART_UARTX_Read_Reg55076:
;__Lib_UART.c, 1208 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x1340	0x44224560  ADD.L	R2, R4, #86
0x1344	0xA8210000  LDI.B	R2, R2, #0
0x1348	0x59E14BF2  CMP.B	R2, #191
0x134C	0x002004E1  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550170
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1210 :: 		
0x1350	0x44324560  ADD.L	R3, R4, #86
0x1354	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1211 :: 		
0x1358	0x44224550  ADD.L	R2, R4, #85
0x135C	0xA8210000  LDI.B	R2, R2, #0
0x1360	0x442147F4  AND.L	R2, R2, #127
0x1364	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1212 :: 		
0x1368	0x44224560  ADD.L	R2, R4, #86
0x136C	0xA8210000  LDI.B	R2, R2, #0
0x1370	0x4411500D  BEXTU.L	R1, R2, #256
0x1374	0x64200027  LDK.L	R2, #39
0x1378	0x44024000  MOVE.L	R0, R4
0x137C	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1213 :: 		
0x1380	0x003004E2  JMP	L___Lib_UART_UARTX_Read_Reg55077
L___Lib_UART_UARTX_Read_Reg550170:
;__Lib_UART.c, 1208 :: 		
0x1384	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1213 :: 		
L___Lib_UART_UARTX_Read_Reg55077:
;__Lib_UART.c, 1215 :: 		
; tmpLCR start address is: 20 (R5)
0x1388	0x44224540  ADD.L	R2, R4, #84
0x138C	0xA8210000  LDI.B	R2, R2, #0
0x1390	0x44214404  AND.L	R2, R2, #64
0x1394	0x59E14402  CMP.B	R2, #64
0x1398	0x002004F2  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55078
;__Lib_UART.c, 1218 :: 		
0x139C	0x6420002B  LDK.L	R2, #43
0x13A0	0x64100000  LDK.L	R1, #0
0x13A4	0x44024000  MOVE.L	R0, R4
0x13A8	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1220 :: 		
0x13AC	0x44224540  ADD.L	R2, R4, #84
0x13B0	0xA8210000  LDI.B	R2, R2, #0
0x13B4	0x44217BF4  AND.L	R2, R2, #-65
0x13B8	0x4411500D  BEXTU.L	R1, R2, #256
0x13BC	0x64200035  LDK.L	R2, #53
0x13C0	0x44024000  MOVE.L	R0, R4
0x13C4	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1221 :: 		
L___Lib_UART_UARTX_Read_Reg55078:
;__Lib_UART.c, 1224 :: 		
0x13C8	0x64100029  LDK.L	R1, #41
0x13CC	0x44024000  MOVE.L	R0, R4
0x13D0	0x003400DE  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x13D4	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1226 :: 		
0x13D8	0x44224540  ADD.L	R2, R4, #84
0x13DC	0xA8210000  LDI.B	R2, R2, #0
0x13E0	0x44214404  AND.L	R2, R2, #64
0x13E4	0x59E14402  CMP.B	R2, #64
0x13E8	0x00200506  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55079
;__Lib_UART.c, 1229 :: 		
0x13EC	0x6420002B  LDK.L	R2, #43
0x13F0	0x64100000  LDK.L	R1, #0
0x13F4	0x44024000  MOVE.L	R0, R4
0x13F8	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1231 :: 		
0x13FC	0x44224540  ADD.L	R2, R4, #84
0x1400	0xA8210000  LDI.B	R2, R2, #0
0x1404	0x44214405  OR.L	R2, R2, #64
0x1408	0x4411500D  BEXTU.L	R1, R2, #256
0x140C	0x64200035  LDK.L	R2, #53
0x1410	0x44024000  MOVE.L	R0, R4
0x1414	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1232 :: 		
L___Lib_UART_UARTX_Read_Reg55079:
;__Lib_UART.c, 1235 :: 		
0x1418	0x59E2CBF2  CMP.B	R5, #191
0x141C	0x00200510  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55080
;__Lib_UART.c, 1237 :: 		
0x1420	0x44224560  ADD.L	R2, R4, #86
0x1424	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1238 :: 		
0x1428	0x44224560  ADD.L	R2, R4, #86
0x142C	0xA8210000  LDI.B	R2, R2, #0
0x1430	0x4411500D  BEXTU.L	R1, R2, #256
0x1434	0x64200027  LDK.L	R2, #39
0x1438	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x143C	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1239 :: 		
L___Lib_UART_UARTX_Read_Reg55080:
;__Lib_UART.c, 1240 :: 		
0x1440	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x1444	0x00300524  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1243 :: 		
L___Lib_UART_UARTX_Read_Reg55081:
;__Lib_UART.c, 1244 :: 		
; regVal start address is: 0 (R0)
0x1448	0x00300524  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1245 :: 		
L___Lib_UART_UARTX_Read_Reg55053:
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x144C	0x59E2C202  CMP.B	R5, #32
0x1450	0x002803E9  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55055
0x1454	0x59E2C242  CMP.B	R5, #36
0x1458	0x0028040F  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55058
0x145C	0x59E2C252  CMP.B	R5, #37
0x1460	0x00280453  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55063
0x1464	0x59E2C2A2  CMP.B	R5, #42
0x1468	0x00280453  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55064
0x146C	0x59E2C2B2  CMP.B	R5, #43
0x1470	0x00280453  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55065
0x1474	0x59E2C272  CMP.B	R5, #39
0x1478	0x00280478  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55068
0x147C	0x59E2C282  CMP.B	R5, #40
0x1480	0x0028048E  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55071
0x1484	0x59E2C292  CMP.B	R5, #41
0x1488	0x002804D0  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55076
; UARTx end address is: 16 (R4)
; addr end address is: 20 (R5)
; tmpLCR end address is: 24 (R6)
0x148C	0x00300512  JMP	L___Lib_UART_UARTX_Read_Reg55081
; regVal end address is: 0 (R0)
L___Lib_UART_UARTX_Read_Reg55054:
;__Lib_UART.c, 1247 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1248 :: 		
L_end_UARTX_Read_Reg550:
0x1490	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Read_Reg550
__Lib_UART_UARTx_Write_RegDLM:
;__Lib_UART.c, 1500 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0100	0x44404000  MOVE.L	R4, R0
0x0104	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1505 :: 		
0x0108	0x44324560  ADD.L	R3, R4, #86
0x010C	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0110	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1506 :: 		
0x0114	0x44224550  ADD.L	R2, R4, #85
0x0118	0xA8210000  LDI.B	R2, R2, #0
0x011C	0x44214805  OR.L	R2, R2, #128
0x0120	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1507 :: 		
0x0124	0x44224560  ADD.L	R2, R4, #86
0x0128	0xA8210000  LDI.B	R2, R2, #0
0x012C	0x4411500D  BEXTU.L	R1, R2, #256
0x0130	0x64200027  LDK.L	R2, #39
0x0134	0x44024000  MOVE.L	R0, R4
0x0138	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1509 :: 		
0x013C	0x64200022  LDK.L	R2, #34
0x0140	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x0144	0x44024000  MOVE.L	R0, R4
0x0148	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1511 :: 		
0x014C	0x44224560  ADD.L	R2, R4, #86
0x0150	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1512 :: 		
0x0154	0x44224560  ADD.L	R2, R4, #86
0x0158	0xA8210000  LDI.B	R2, R2, #0
0x015C	0x4411500D  BEXTU.L	R1, R2, #256
0x0160	0x64200027  LDK.L	R2, #39
0x0164	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0168	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1514 :: 		
;__Lib_UART.c, 1515 :: 		
L_end_UARTx_Write_RegDLM:
0x016C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLM
__Lib_UART_UARTx_Write_RegDLL:
;__Lib_UART.c, 1443 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0090	0x44404000  MOVE.L	R4, R0
0x0094	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1448 :: 		
0x0098	0x44324560  ADD.L	R3, R4, #86
0x009C	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x00A0	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1449 :: 		
0x00A4	0x44224550  ADD.L	R2, R4, #85
0x00A8	0xA8210000  LDI.B	R2, R2, #0
0x00AC	0x44214805  OR.L	R2, R2, #128
0x00B0	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1450 :: 		
0x00B4	0x44224560  ADD.L	R2, R4, #86
0x00B8	0xA8210000  LDI.B	R2, R2, #0
0x00BC	0x4411500D  BEXTU.L	R1, R2, #256
0x00C0	0x64200027  LDK.L	R2, #39
0x00C4	0x44024000  MOVE.L	R0, R4
0x00C8	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1452 :: 		
0x00CC	0x64200023  LDK.L	R2, #35
0x00D0	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x00D4	0x44024000  MOVE.L	R0, R4
0x00D8	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1454 :: 		
0x00DC	0x44224560  ADD.L	R2, R4, #86
0x00E0	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1455 :: 		
0x00E4	0x44224560  ADD.L	R2, R4, #86
0x00E8	0xA8210000  LDI.B	R2, R2, #0
0x00EC	0x4411500D  BEXTU.L	R1, R2, #256
0x00F0	0x64200027  LDK.L	R2, #39
0x00F4	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x00F8	0x00340336  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1457 :: 		
;__Lib_UART.c, 1458 :: 		
L_end_UARTx_Write_RegDLL:
0x00FC	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLL
__Lib_UART_UARTx_Set_Data_Bits:
;__Lib_UART.c, 1676 :: 		
; bits start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x093C	0x44704000  MOVE.L	R7, R0
; bits end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; bits start address is: 4 (R1)
;__Lib_UART.c, 1678 :: 		
0x0940	0x0030027C  JMP	L___Lib_UART_UARTx_Set_Data_Bits115
; bits end address is: 4 (R1)
;__Lib_UART.c, 1680 :: 		
L___Lib_UART_UARTx_Set_Data_Bits117:
;__Lib_UART.c, 1682 :: 		
0x0944	0x64100027  LDK.L	R1, #39
0x0948	0x4403C000  MOVE.L	R0, R7
0x094C	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0950	0x44207FC4  AND.L	R2, R0, #-4
0x0954	0x4411500D  BEXTU.L	R1, R2, #256
0x0958	0x64200027  LDK.L	R2, #39
0x095C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0960	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1683 :: 		
0x0964	0x00300285  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1685 :: 		
L___Lib_UART_UARTx_Set_Data_Bits118:
;__Lib_UART.c, 1687 :: 		
; UARTx start address is: 28 (R7)
0x0968	0x64100027  LDK.L	R1, #39
0x096C	0x4403C000  MOVE.L	R0, R7
0x0970	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0974	0x44207FD4  AND.L	R2, R0, #-3
0x0978	0x4421400C  BEXTS.L	R2, R2, #0
0x097C	0x44214015  OR.L	R2, R2, #1
0x0980	0x4411500D  BEXTU.L	R1, R2, #256
0x0984	0x64200027  LDK.L	R2, #39
0x0988	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x098C	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1688 :: 		
0x0990	0x00300285  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1690 :: 		
L___Lib_UART_UARTx_Set_Data_Bits119:
;__Lib_UART.c, 1692 :: 		
; UARTx start address is: 28 (R7)
0x0994	0x64100027  LDK.L	R1, #39
0x0998	0x4403C000  MOVE.L	R0, R7
0x099C	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x09A0	0x44207FE4  AND.L	R2, R0, #-2
0x09A4	0x4421400C  BEXTS.L	R2, R2, #0
0x09A8	0x44214025  OR.L	R2, R2, #2
0x09AC	0x4411500D  BEXTU.L	R1, R2, #256
0x09B0	0x64200027  LDK.L	R2, #39
0x09B4	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x09B8	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1693 :: 		
0x09BC	0x00300285  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1695 :: 		
L___Lib_UART_UARTx_Set_Data_Bits120:
;__Lib_UART.c, 1697 :: 		
; UARTx start address is: 28 (R7)
0x09C0	0x64100027  LDK.L	R1, #39
0x09C4	0x4403C000  MOVE.L	R0, R7
0x09C8	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x09CC	0x44204025  OR.L	R2, R0, #2
0x09D0	0x4421500D  BEXTU.L	R2, R2, #256
0x09D4	0x44214015  OR.L	R2, R2, #1
0x09D8	0x4411500D  BEXTU.L	R1, R2, #256
0x09DC	0x64200027  LDK.L	R2, #39
0x09E0	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x09E4	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1698 :: 		
0x09E8	0x00300285  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1700 :: 		
L___Lib_UART_UARTx_Set_Data_Bits121:
;__Lib_UART.c, 1701 :: 		
0x09EC	0x00300285  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1702 :: 		
L___Lib_UART_UARTx_Set_Data_Bits115:
; bits start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x09F0	0x59E0C002  CMP.B	R1, #0
0x09F4	0x00280251  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits117
0x09F8	0x59E0C012  CMP.B	R1, #1
0x09FC	0x0028025A  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits118
0x0A00	0x59E0C022  CMP.B	R1, #2
0x0A04	0x00280265  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits119
0x0A08	0x59E0C032  CMP.B	R1, #3
0x0A0C	0x00280270  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits120
; UARTx end address is: 28 (R7)
; bits end address is: 4 (R1)
0x0A10	0x0030027B  JMP	L___Lib_UART_UARTx_Set_Data_Bits121
L___Lib_UART_UARTx_Set_Data_Bits116:
;__Lib_UART.c, 1704 :: 		
;__Lib_UART.c, 1705 :: 		
L_end_UARTx_Set_Data_Bits:
0x0A14	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Data_Bits
__Lib_UART_UARTx_Set_Stop_Bits:
;__Lib_UART.c, 1718 :: 		
; stop start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x08E8	0x44704000  MOVE.L	R7, R0
; stop end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; stop start address is: 4 (R1)
;__Lib_UART.c, 1720 :: 		
0x08EC	0x59E0C002  CMP.B	R1, #0
0x08F0	0x00200246  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Set_Stop_Bits122
; stop end address is: 4 (R1)
;__Lib_UART.c, 1722 :: 		
0x08F4	0x64100027  LDK.L	R1, #39
0x08F8	0x4403C000  MOVE.L	R0, R7
0x08FC	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0900	0x44207FB4  AND.L	R2, R0, #-5
0x0904	0x4411500D  BEXTU.L	R1, R2, #256
0x0908	0x64200027  LDK.L	R2, #39
0x090C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0910	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1723 :: 		
0x0914	0x0030024E  JMP	L___Lib_UART_UARTx_Set_Stop_Bits123
L___Lib_UART_UARTx_Set_Stop_Bits122:
;__Lib_UART.c, 1726 :: 		
; UARTx start address is: 28 (R7)
0x0918	0x64100027  LDK.L	R1, #39
0x091C	0x4403C000  MOVE.L	R0, R7
0x0920	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0924	0x44204045  OR.L	R2, R0, #4
0x0928	0x4411500D  BEXTU.L	R1, R2, #256
0x092C	0x64200027  LDK.L	R2, #39
0x0930	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0934	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1727 :: 		
L___Lib_UART_UARTx_Set_Stop_Bits123:
;__Lib_UART.c, 1729 :: 		
;__Lib_UART.c, 1730 :: 		
L_end_UARTx_Set_Stop_Bits:
0x0938	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Stop_Bits
__Lib_UART_UARTx_Set_Polarity:
;__Lib_UART.c, 1743 :: 		
; parity start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0AD0	0x44704000  MOVE.L	R7, R0
; parity end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; parity start address is: 4 (R1)
;__Lib_UART.c, 1745 :: 		
0x0AD4	0x003002EF  JMP	L___Lib_UART_UARTx_Set_Polarity124
; parity end address is: 4 (R1)
;__Lib_UART.c, 1747 :: 		
L___Lib_UART_UARTx_Set_Polarity126:
;__Lib_UART.c, 1749 :: 		
0x0AD8	0x64100027  LDK.L	R1, #39
0x0ADC	0x4403C000  MOVE.L	R0, R7
0x0AE0	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0AE4	0x44207F74  AND.L	R2, R0, #-9
0x0AE8	0x4411500D  BEXTU.L	R1, R2, #256
0x0AEC	0x64200027  LDK.L	R2, #39
0x0AF0	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0AF4	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1750 :: 		
0x0AF8	0x003002F9  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1752 :: 		
L___Lib_UART_UARTx_Set_Polarity127:
;__Lib_UART.c, 1754 :: 		
; UARTx start address is: 28 (R7)
0x0AFC	0x64100027  LDK.L	R1, #39
0x0B00	0x4403C000  MOVE.L	R0, R7
0x0B04	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0B08	0x44204085  OR.L	R2, R0, #8
0x0B0C	0x4421500D  BEXTU.L	R2, R2, #256
0x0B10	0x44217EF4  AND.L	R2, R2, #-17
0x0B14	0x4411500D  BEXTU.L	R1, R2, #256
0x0B18	0x64200027  LDK.L	R2, #39
0x0B1C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0B20	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1755 :: 		
0x0B24	0x003002F9  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1757 :: 		
L___Lib_UART_UARTx_Set_Polarity128:
;__Lib_UART.c, 1759 :: 		
; UARTx start address is: 28 (R7)
0x0B28	0x64100027  LDK.L	R1, #39
0x0B2C	0x4403C000  MOVE.L	R0, R7
0x0B30	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0B34	0x44204085  OR.L	R2, R0, #8
0x0B38	0x4421500D  BEXTU.L	R2, R2, #256
0x0B3C	0x44214105  OR.L	R2, R2, #16
0x0B40	0x4411500D  BEXTU.L	R1, R2, #256
0x0B44	0x64200027  LDK.L	R2, #39
0x0B48	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0B4C	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1760 :: 		
0x0B50	0x003002F9  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1762 :: 		
L___Lib_UART_UARTx_Set_Polarity129:
;__Lib_UART.c, 1764 :: 		
; UARTx start address is: 28 (R7)
0x0B54	0x64100027  LDK.L	R1, #39
0x0B58	0x4403C000  MOVE.L	R0, R7
0x0B5C	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0B60	0x44204085  OR.L	R2, R0, #8
0x0B64	0x4421500D  BEXTU.L	R2, R2, #256
0x0B68	0x44214205  OR.L	R2, R2, #32
0x0B6C	0x4421500D  BEXTU.L	R2, R2, #256
0x0B70	0x44217EF4  AND.L	R2, R2, #-17
0x0B74	0x4411500D  BEXTU.L	R1, R2, #256
0x0B78	0x64200027  LDK.L	R2, #39
0x0B7C	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0B80	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1765 :: 		
0x0B84	0x003002F9  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1767 :: 		
L___Lib_UART_UARTx_Set_Polarity130:
;__Lib_UART.c, 1769 :: 		
; UARTx start address is: 28 (R7)
0x0B88	0x64100027  LDK.L	R1, #39
0x0B8C	0x4403C000  MOVE.L	R0, R7
0x0B90	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0B94	0x44204085  OR.L	R2, R0, #8
0x0B98	0x4421500D  BEXTU.L	R2, R2, #256
0x0B9C	0x44214205  OR.L	R2, R2, #32
0x0BA0	0x4421500D  BEXTU.L	R2, R2, #256
0x0BA4	0x44214105  OR.L	R2, R2, #16
0x0BA8	0x4411500D  BEXTU.L	R1, R2, #256
0x0BAC	0x64200027  LDK.L	R2, #39
0x0BB0	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0BB4	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1770 :: 		
0x0BB8	0x003002F9  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1772 :: 		
L___Lib_UART_UARTx_Set_Polarity124:
; parity start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x0BBC	0x59E0C002  CMP.B	R1, #0
0x0BC0	0x002802B6  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity126
0x0BC4	0x59E0C012  CMP.B	R1, #1
0x0BC8	0x002802BF  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity127
0x0BCC	0x59E0C022  CMP.B	R1, #2
0x0BD0	0x002802CA  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity128
0x0BD4	0x59E0C032  CMP.B	R1, #3
0x0BD8	0x002802D5  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity129
0x0BDC	0x59E0C042  CMP.B	R1, #4
0x0BE0	0x002802E2  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity130
; UARTx end address is: 28 (R7)
; parity end address is: 4 (R1)
L___Lib_UART_UARTx_Set_Polarity125:
;__Lib_UART.c, 1774 :: 		
;__Lib_UART.c, 1775 :: 		
L_end_UARTx_Set_Polarity:
0x0BE4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Polarity
__Lib_UART_UARTx_Set_Flow_Control:
;__Lib_UART.c, 1792 :: 		
; UARTx start address is: 0 (R0)
0x08C4	0x44704000  MOVE.L	R7, R0
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
;__Lib_UART.c, 1797 :: 		
0x08C8	0x64100028  LDK.L	R1, #40
0x08CC	0x4403C000  MOVE.L	R0, R7
0x08D0	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1798 :: 		
0x08D4	0x44104DF4  AND.L	R1, R0, #223
;__Lib_UART.c, 1799 :: 		
0x08D8	0x64200028  LDK.L	R2, #40
0x08DC	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x08E0	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1800 :: 		
L_end_UARTx_Set_Flow_Control:
0x08E4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Flow_Control
easyft90x_v7_FT900__uartInit_2:
;__ef_ft900_uart.c, 35 :: 		static T_mikrobus_ret _uartInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__ef_ft900_uart.c, 37 :: 		UART2_Init( (unsigned long) cfg[0] );
0x190C	0xCC000000  LPMI.L	R0, R0, #0
; cfg end address is: 0 (R0)
0x1910	0x003405C0  CALL	_UART2_Init+0
;__ef_ft900_uart.c, 38 :: 		return _MIKROBUS_OK;
0x1914	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_uart.c, 39 :: 		}
L_end__uartInit_2:
0x1918	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__uartInit_2
_mikrobus_logInit:
;easyft90x_v7_FT900.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easyft90x_v7_FT900.c, 285 :: 		switch( port )
0x2164	0x00300865  JMP	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easyft90x_v7_FT900.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x2168	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x216C	0x0034064B  CALL	easyft90x_v7_FT900__log_init1+0
0x2170	0x0030086C  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x2174	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x2178	0x00340834  CALL	easyft90x_v7_FT900__log_init2+0
0x217C	0x0030086C  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 306 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x2180	0x4400C000  MOVE.L	R0, R1
; baud end address is: 4 (R1)
0x2184	0x00340839  CALL	easyft90x_v7_FT900__log_initUart+0
0x2188	0x0030086C  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit93:
0x218C	0x64000001  LDK.L	R0, #1
0x2190	0x0030086C  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2194	0x59E04002  CMP.B	R0, #0
0x2198	0x0028085A  JMPC	R30, Z, #1, L_mikrobus_logInit90
0x219C	0x59E04012  CMP.B	R0, #1
0x21A0	0x0028085D  JMPC	R30, Z, #1, L_mikrobus_logInit91
0x21A4	0x59E04102  CMP.B	R0, #16
0x21A8	0x00280860  JMPC	R30, Z, #1, L_mikrobus_logInit92
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x21AC	0x00300863  JMP	L_mikrobus_logInit93
;easyft90x_v7_FT900.c, 317 :: 		}
L_end_mikrobus_logInit:
0x21B0	0xA0000000  RETURN	
; end of _mikrobus_logInit
easyft90x_v7_FT900__log_init1:
;__ef_ft900_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x192C	0x003405C0  CALL	_UART2_Init+0
;__ef_ft900_log.c, 26 :: 		logger = UART2_Write;
0x1930	0x641016AC  LDK.L	R1, #_UART2_Write+0
0x1934	0xBC100134  STA.L	_logger+0, R1
;__ef_ft900_log.c, 27 :: 		return 0;
0x1938	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 28 :: 		}
L_end__log_init1:
0x193C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init1
easyft90x_v7_FT900__log_init2:
;__ef_ft900_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 32 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x20D0	0x003405C0  CALL	_UART2_Init+0
;__ef_ft900_log.c, 33 :: 		logger = UART2_Write;
0x20D4	0x641016AC  LDK.L	R1, #_UART2_Write+0
0x20D8	0xBC100134  STA.L	_logger+0, R1
;__ef_ft900_log.c, 34 :: 		return 0;
0x20DC	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 35 :: 		}
L_end__log_init2:
0x20E0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init2
easyft90x_v7_FT900__log_initUart:
;__ef_ft900_log.c, 37 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 39 :: 		UART1_Init(baud);
; baud end address is: 0 (R0)
0x20E4	0x003405CB  CALL	_UART1_Init+0
;__ef_ft900_log.c, 40 :: 		logger = UART1_Write;
0x20E8	0x641016E0  LDK.L	R1, #_UART1_Write+0
0x20EC	0xBC100134  STA.L	_logger+0, R1
;__ef_ft900_log.c, 41 :: 		return 0;
0x20F0	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 42 :: 		}
L_end__log_initUart:
0x20F4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_initUart
_UART1_Init:
;__Lib_UART.c, 624 :: 		
; baudRate start address is: 0 (R0)
0x172C	0x95D00004  LINK	LR, #4
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;__Lib_UART.c, 626 :: 		
0x1730	0xC41000F0  LDA.L	R1, __Lib_UART_UART1+0
0x1734	0xB5F08000  STI.L	SP, #0, R1
0x1738	0x64400000  LDK.L	R4, #0
0x173C	0x64300000  LDK.L	R3, #0
0x1740	0x64200003  LDK.L	R2, #3
0x1744	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
0x1748	0xAC0F8000  LDI.L	R0, SP, #0
0x174C	0x003403A6  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 627 :: 		
L_end_UART1_Init:
0x1750	0x99D00000  UNLINK	LR
0x1754	0xA0000000  RETURN	
; end of _UART1_Init
_mikrobus_logWrite:
;easyft90x_v7_FT900.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x21B4	0x95D00008  LINK	LR, #8
0x21B8	0x44204000  MOVE.L	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easyft90x_v7_FT900.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x21BC	0x44014000  MOVE.L	R0, R2
; data_ end address is: 8 (R2)
;easyft90x_v7_FT900.c, 322 :: 		uint8_t row = 13;
0x21C0	0x6420000D  LDK.L	R2, #13
0x21C4	0xB1F10004  STI.B	SP, #4, R2
0x21C8	0x6420000A  LDK.L	R2, #10
0x21CC	0xB1F10005  STI.B	SP, #5, R2
;easyft90x_v7_FT900.c, 323 :: 		uint8_t line = 10;
;easyft90x_v7_FT900.c, 324 :: 		switch( format )
0x21D0	0x00300891  JMP	L_mikrobus_logWrite94
; format end address is: 4 (R1)
;easyft90x_v7_FT900.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite96:
;easyft90x_v7_FT900.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x21D4	0x003406C9  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 328 :: 		break;
0x21D8	0x00300898  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite97:
;easyft90x_v7_FT900.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite98:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x21DC	0xA8200000  LDI.B	R2, R0, #0
0x21E0	0x59E14002  CMP.B	R2, #0
0x21E4	0x0028087F  JMPC	R30, Z, #1, L_mikrobus_logWrite99
;easyft90x_v7_FT900.c, 332 :: 		_log_write( ptr );
0x21E8	0xB5F00000  STI.L	SP, #0, R0
0x21EC	0x003406C9  CALL	easyft90x_v7_FT900__log_write+0
0x21F0	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 333 :: 		ptr++;
0x21F4	0x44004010  ADD.L	R0, R0, #1
;easyft90x_v7_FT900.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x21F8	0x00300877  JMP	L_mikrobus_logWrite98
L_mikrobus_logWrite99:
;easyft90x_v7_FT900.c, 335 :: 		break;
0x21FC	0x00300898  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite100:
;easyft90x_v7_FT900.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite101:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x2200	0xA8200000  LDI.B	R2, R0, #0
0x2204	0x59E14002  CMP.B	R2, #0
0x2208	0x00280888  JMPC	R30, Z, #1, L_mikrobus_logWrite102
;easyft90x_v7_FT900.c, 339 :: 		_log_write( ptr );
0x220C	0xB5F00000  STI.L	SP, #0, R0
0x2210	0x003406C9  CALL	easyft90x_v7_FT900__log_write+0
0x2214	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 340 :: 		ptr++;
0x2218	0x44004010  ADD.L	R0, R0, #1
;easyft90x_v7_FT900.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x221C	0x00300880  JMP	L_mikrobus_logWrite101
L_mikrobus_logWrite102:
;easyft90x_v7_FT900.c, 342 :: 		_log_write( &row );
0x2220	0x442FC040  ADD.L	R2, SP, #4
0x2224	0x44014000  MOVE.L	R0, R2
0x2228	0x003406C9  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 343 :: 		_log_write( &line );
0x222C	0x442FC050  ADD.L	R2, SP, #5
0x2230	0x44014000  MOVE.L	R0, R2
0x2234	0x003406C9  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 344 :: 		break;
0x2238	0x00300898  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 345 :: 		default :
L_mikrobus_logWrite103:
;easyft90x_v7_FT900.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x223C	0x64000006  LDK.L	R0, #6
0x2240	0x00300899  JMP	L_end_mikrobus_logWrite
;easyft90x_v7_FT900.c, 347 :: 		}
L_mikrobus_logWrite94:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x2244	0x59E0C002  CMP.B	R1, #0
0x2248	0x00280875  JMPC	R30, Z, #1, L_mikrobus_logWrite96
0x224C	0x59E0C012  CMP.B	R1, #1
0x2250	0x00280877  JMPC	R30, Z, #1, L_mikrobus_logWrite97
0x2254	0x59E0C022  CMP.B	R1, #2
0x2258	0x00280880  JMPC	R30, Z, #1, L_mikrobus_logWrite100
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x225C	0x0030088F  JMP	L_mikrobus_logWrite103
L_mikrobus_logWrite95:
;easyft90x_v7_FT900.c, 348 :: 		return 0;
0x2260	0x64000000  LDK.L	R0, #0
;easyft90x_v7_FT900.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x2264	0x99D00000  UNLINK	LR
0x2268	0xA0000000  RETURN	
; end of _mikrobus_logWrite
easyft90x_v7_FT900__log_write:
;__ef_ft900_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ef_ft900_log.c, 19 :: 		logger( *data_ );
0x1B24	0xA8100000  LDI.B	R1, R0, #0
; data_ end address is: 0 (R0)
0x1B28	0x4460D00D  BEXTU.L	R6, R1, #256
0x1B2C	0x4403500D  BEXTU.L	R0, R6, #256
0x1B30	0xC4600134  LDA.L	R6, _logger+0
0x1B34	0x08340060  CALLI	R6
;__ef_ft900_log.c, 20 :: 		return 0;
0x1B38	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 21 :: 		}
L_end__log_write:
0x1B3C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_write
_UART1_Write:
;__Lib_UART.c, 638 :: 		
; dataOut start address is: 0 (R0)
0x16E0	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 640 :: 		
0x16E4	0xC41000F0  LDA.L	R1, __Lib_UART_UART1+0
0x16E8	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x16EC	0x4410500D  BEXTU.L	R1, R0, #256
0x16F0	0xAC0F8000  LDI.L	R0, SP, #0
0x16F4	0x00340398  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 641 :: 		
L_end_UART1_Write:
0x16F8	0x99D00000  UNLINK	LR
0x16FC	0xA0000000  RETURN	
; end of _UART1_Write
__Lib_UART_UARTx_Write:
;__Lib_UART.c, 1822 :: 		
; value start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; value end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; value start address is: 4 (R1)
0x0E60	0x44804000  MOVE.L	R8, R0
; UARTx end address is: 0 (R0)
; value end address is: 4 (R1)
0x0E64	0x4470D00D  BEXTU.L	R7, R1, #256
;__Lib_UART.c, 1825 :: 		
L___Lib_UART_UARTx_Write133:
; value start address is: 28 (R7)
; UARTx start address is: 32 (R8)
0x0E68	0x64100029  LDK.L	R1, #41
0x0E6C	0x44044000  MOVE.L	R0, R8
0x0E70	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0E74	0x44204604  AND.L	R2, R0, #96
0x0E78	0x59E14602  CMP.B	R2, #96
0x0E7C	0x002803A1  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write134
0x0E80	0x0030039A  JMP	L___Lib_UART_UARTx_Write133
L___Lib_UART_UARTx_Write134:
;__Lib_UART.c, 1828 :: 		
0x0E84	0x64200021  LDK.L	R2, #33
0x0E88	0x4413D00D  BEXTU.L	R1, R7, #256
; value end address is: 28 (R7)
0x0E8C	0x44044000  MOVE.L	R0, R8
; UARTx end address is: 32 (R8)
0x0E90	0x00340155  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1830 :: 		
;__Lib_UART.c, 1831 :: 		
L_end_UARTx_Write:
0x0E94	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write
_UART2_Write:
;__Lib_UART.c, 696 :: 		
; dataOut start address is: 0 (R0)
0x16AC	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 698 :: 		
0x16B0	0xC41000F4  LDA.L	R1, __Lib_UART_UART2+0
0x16B4	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x16B8	0x4410500D  BEXTU.L	R1, R0, #256
0x16BC	0xAC0F8000  LDI.L	R0, SP, #0
0x16C0	0x00340398  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 699 :: 		
L_end_UART2_Write:
0x16C4	0x99D00000  UNLINK	LR
0x16C8	0xA0000000  RETURN	
; end of _UART2_Write
easyft90x_v7_FT900__setAN_1:
;__ef_ft900_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_PIN9_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x16CC	0xC4110084  LDA.L	R1, GPIO_PIN9_bit+0
0x16D0	0x45E04293  LDL.L	R30, R0, #BitPos(GPIO_PIN9_bit+0)
0x16D4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x16D8	0xBC110084  STA.L	GPIO_PIN9_bit+0, R1
L_end__setAN_1:
0x16DC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_1
easyft90x_v7_FT900__setRST_1:
;__ef_ft900_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_PIN1_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x17A8	0xC4110084  LDA.L	R1, GPIO_PIN1_bit+0
0x17AC	0x45E04213  LDL.L	R30, R0, #BitPos(GPIO_PIN1_bit+0)
0x17B0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x17B4	0xBC110084  STA.L	GPIO_PIN1_bit+0, R1
L_end__setRST_1:
0x17B8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_1
easyft90x_v7_FT900__setCS_1:
;__ef_ft900_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_PIN28_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1794	0xC4110084  LDA.L	R1, GPIO_PIN28_bit+0
0x1798	0x45E043C3  LDL.L	R30, R0, #BitPos(GPIO_PIN28_bit+0)
0x179C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x17A0	0xBC110084  STA.L	GPIO_PIN28_bit+0, R1
L_end__setCS_1:
0x17A4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_1
easyft90x_v7_FT900__setSCK_1:
;__ef_ft900_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1780	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x1784	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x1788	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x178C	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_1:
0x1790	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_1
easyft90x_v7_FT900__setMISO_1:
;__ef_ft900_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1758	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x175C	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x1760	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1764	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_1:
0x1768	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_1
easyft90x_v7_FT900__setMOSI_1:
;__ef_ft900_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x176C	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x1770	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x1774	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1778	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_1:
0x177C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_1
easyft90x_v7_FT900__setPWM_1:
;__ef_ft900_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_PIN56_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x150C	0xC4110088  LDA.L	R1, GPIO_PIN56_bit+0
0x1510	0x45E04383  LDL.L	R30, R0, #BitPos(GPIO_PIN56_bit+0)
0x1514	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1518	0xBC110088  STA.L	GPIO_PIN56_bit+0, R1
L_end__setPWM_1:
0x151C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_1
easyft90x_v7_FT900__setINT_1:
;__ef_ft900_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_PIN3_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x14F8	0xC4110084  LDA.L	R1, GPIO_PIN3_bit+0
0x14FC	0x45E04233  LDL.L	R30, R0, #BitPos(GPIO_PIN3_bit+0)
0x1500	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1504	0xBC110084  STA.L	GPIO_PIN3_bit+0, R1
L_end__setINT_1:
0x1508	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_1
easyft90x_v7_FT900__setRX_1:
;__ef_ft900_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1520	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x1524	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x1528	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x152C	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_1:
0x1530	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_1
easyft90x_v7_FT900__setTX_1:
;__ef_ft900_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1548	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x154C	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x1550	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1554	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_1:
0x1558	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_1
easyft90x_v7_FT900__setSCL_1:
;__ef_ft900_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1534	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x1538	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x153C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1540	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_1:
0x1544	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_1
easyft90x_v7_FT900__setSDA_1:
;__ef_ft900_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x14E4	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x14E8	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x14EC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x14F0	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_1:
0x14F4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_1
easyft90x_v7_FT900__setAN_2:
;__ef_ft900_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIO_PIN54_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1494	0xC4110088  LDA.L	R1, GPIO_PIN54_bit+0
0x1498	0x45E04363  LDL.L	R30, R0, #BitPos(GPIO_PIN54_bit+0)
0x149C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x14A0	0xBC110088  STA.L	GPIO_PIN54_bit+0, R1
L_end__setAN_2:
0x14A4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_2
easyft90x_v7_FT900__setRST_2:
;__ef_ft900_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIO_PIN4_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x14A8	0xC4110084  LDA.L	R1, GPIO_PIN4_bit+0
0x14AC	0x45E04243  LDL.L	R30, R0, #BitPos(GPIO_PIN4_bit+0)
0x14B0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x14B4	0xBC110084  STA.L	GPIO_PIN4_bit+0, R1
L_end__setRST_2:
0x14B8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_2
easyft90x_v7_FT900__setCS_2:
;__ef_ft900_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIO_PIN61_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x14D0	0xC4110088  LDA.L	R1, GPIO_PIN61_bit+0
0x14D4	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN61_bit+0)
0x14D8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x14DC	0xBC110088  STA.L	GPIO_PIN61_bit+0, R1
L_end__setCS_2:
0x14E0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_2
easyft90x_v7_FT900__setSCK_2:
;__ef_ft900_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x14BC	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x14C0	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x14C4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x14C8	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_2:
0x14CC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_2
easyft90x_v7_FT900__setMISO_2:
;__ef_ft900_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x165C	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x1660	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x1664	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1668	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_2:
0x166C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_2
easyft90x_v7_FT900__setMOSI_2:
;__ef_ft900_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1648	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x164C	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x1650	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1654	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_2:
0x1658	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_2
easyft90x_v7_FT900__setPWM_2:
;__ef_ft900_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIO_PIN57_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1670	0xC4110088  LDA.L	R1, GPIO_PIN57_bit+0
0x1674	0x45E04393  LDL.L	R30, R0, #BitPos(GPIO_PIN57_bit+0)
0x1678	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x167C	0xBC110088  STA.L	GPIO_PIN57_bit+0, R1
L_end__setPWM_2:
0x1680	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_2
easyft90x_v7_FT900__setINT_2:
;__ef_ft900_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIO_PIN5_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1698	0xC4110084  LDA.L	R1, GPIO_PIN5_bit+0
0x169C	0x45E04253  LDL.L	R30, R0, #BitPos(GPIO_PIN5_bit+0)
0x16A0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x16A4	0xBC110084  STA.L	GPIO_PIN5_bit+0, R1
L_end__setINT_2:
0x16A8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_2
easyft90x_v7_FT900__setRX_2:
;__ef_ft900_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1684	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x1688	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x168C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1690	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_2:
0x1694	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_2
easyft90x_v7_FT900__setTX_2:
;__ef_ft900_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1634	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x1638	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x163C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1640	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_2:
0x1644	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_2
easyft90x_v7_FT900__setSCL_2:
;__ef_ft900_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x160C	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x1610	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x1614	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x1618	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_2:
0x161C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_2
easyft90x_v7_FT900__setSDA_2:
;__ef_ft900_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1620	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x1624	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x1628	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x162C	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_2:
0x1630	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_2
_applicationInit:
;Click_UART1Wire_FT90x.c, 44 :: 		void applicationInit()
;Click_UART1Wire_FT90x.c, 46 :: 		uart1wire_uartDriverInit( (T_UART1WIRE_P)&_MIKROBUS1_GPIO, (T_UART1WIRE_P)&_MIKROBUS1_UART );
0x2878	0x64102AEC  LDK.L	R1, #__MIKROBUS1_UART+0
0x287C	0x64002A50  LDK.L	R0, #__MIKROBUS1_GPIO+0
0x2880	0x00340853  CALL	_uart1wire_uartDriverInit+0
;Click_UART1Wire_FT90x.c, 49 :: 		UART2_FCR |= ( 1 << FIFO_EN ) | ( 1 << RCVR_RST );
0x2884	0xC0010332  LDA.B	R0, UART2_FCR+0
0x2888	0x44004035  OR.L	R0, R0, #3
0x288C	0xB8010332  STA.B	UART2_FCR+0, R0
;Click_UART1Wire_FT90x.c, 50 :: 		UART2_INT_ENABLE |= ( 1 << RX_AVL_EN );
0x2890	0xC0010331  LDA.B	R0, UART2_INT_ENABLE+0
0x2894	0x44004015  OR.L	R0, R0, #1
0x2898	0xB8010331  STA.B	UART2_INT_ENABLE+0, R0
;Click_UART1Wire_FT90x.c, 51 :: 		IRQ_CTRL &= ~( 1 << GLOBAL_INTERRUPT_MASK );;
0x289C	0xC41100E0  LDA.L	R1, IRQ_CTRL+0
0x28A0	0x6C000A39  LPM.L	R0, $+68
0x28A4	0x44008004  AND.L	R0, R1, R0
0x28A8	0xBC0100E0  STA.L	IRQ_CTRL+0, R0
;Click_UART1Wire_FT90x.c, 54 :: 		uart1wire_reset();
0x28AC	0x003409AF  CALL	_uart1wire_reset+0
;Click_UART1Wire_FT90x.c, 55 :: 		uart1wire_goToDataMode();
0x28B0	0x003409AC  CALL	_uart1wire_goToDataMode+0
;Click_UART1Wire_FT90x.c, 56 :: 		Delay_10ms();
0x28B4	0x003409B8  CALL	_Delay_10ms+0
;Click_UART1Wire_FT90x.c, 57 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x28B8	0x640000CC  LDK.L	R0, __UART1WIRE_SKIP_ROM
0x28BC	0x003409B6  CALL	_uart1wire_writeCommand+0
;Click_UART1Wire_FT90x.c, 58 :: 		uart1wire_writeCommand( 0x4E );
0x28C0	0x6400004E  LDK.L	R0, #78
0x28C4	0x003409B6  CALL	_uart1wire_writeCommand+0
;Click_UART1Wire_FT90x.c, 59 :: 		uart1wire_writeCommand( 0x00 );
0x28C8	0x64000000  LDK.L	R0, #0
0x28CC	0x003409B6  CALL	_uart1wire_writeCommand+0
;Click_UART1Wire_FT90x.c, 60 :: 		uart1wire_writeCommand( 0x00 );
0x28D0	0x64000000  LDK.L	R0, #0
0x28D4	0x003409B6  CALL	_uart1wire_writeCommand+0
;Click_UART1Wire_FT90x.c, 61 :: 		uart1wire_writeCommand( 0x60 );
0x28D8	0x64000060  LDK.L	R0, #96
0x28DC	0x003409B6  CALL	_uart1wire_writeCommand+0
;Click_UART1Wire_FT90x.c, 62 :: 		}
L_end_applicationInit:
0x28E0	0xA0000000  RETURN	
0x28E4	0x7FFFFFFF  	#2147483647
; end of _applicationInit
_uart1wire_uartDriverInit:
;__uart1wire_Driver.c, 66 :: 		void uart1wire_uartDriverInit(T_UART1WIRE_P gpioObj, T_UART1WIRE_P uartObj)
; uartObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x214C	0x44204000  MOVE.L	R2, R0
; uartObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 8 (R2)
; uartObj start address is: 4 (R1)
;__uart1wire_Driver.c, 68 :: 		hal_uartMap( (T_HAL_P)uartObj );
0x2150	0x4400C000  MOVE.L	R0, R1
; uartObj end address is: 4 (R1)
0x2154	0x00340657  CALL	__uart1wire_Driver_hal_uartMap+0
;__uart1wire_Driver.c, 69 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x2158	0x44014000  MOVE.L	R0, R2
; gpioObj end address is: 8 (R2)
0x215C	0x00340656  CALL	__uart1wire_Driver_hal_gpioMap+0
;__uart1wire_Driver.c, 70 :: 		}
L_end_uart1wire_uartDriverInit:
0x2160	0xA0000000  RETURN	
; end of _uart1wire_uartDriverInit
__uart1wire_Driver_hal_uartMap:
;__hal_ft90x.c, 152 :: 		static void hal_uartMap(T_HAL_P uartObj)
; uartObj start address is: 0 (R0)
; uartObj end address is: 0 (R0)
; uartObj start address is: 0 (R0)
;__hal_ft90x.c, 156 :: 		fp_uartWrite = tmp->uartWrite;
0x195C	0xCC100000  LPMI.L	R1, R0, #0
0x1960	0xBC10014C  STA.L	__uart1wire_Driver_fp_uartWrite+0, R1
;__hal_ft90x.c, 157 :: 		fp_uartRead  = tmp->uartRead;
0x1964	0x44104040  ADD.L	R1, R0, #4
0x1968	0xCC108000  LPMI.L	R1, R1, #0
0x196C	0xBC100150  STA.L	__uart1wire_Driver_fp_uartRead+0, R1
;__hal_ft90x.c, 158 :: 		fp_uartReady = tmp->uartReady;
0x1970	0x44104080  ADD.L	R1, R0, #8
; uartObj end address is: 0 (R0)
0x1974	0xCC108000  LPMI.L	R1, R1, #0
0x1978	0xBC100154  STA.L	__uart1wire_Driver_fp_uartReady+0, R1
;__hal_ft90x.c, 159 :: 		}
L_end_hal_uartMap:
0x197C	0xA0000000  RETURN	
; end of __uart1wire_Driver_hal_uartMap
__uart1wire_Driver_hal_gpioMap:
;__uart1wire_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__uart1wire_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x1958	0xA0000000  RETURN	
; end of __uart1wire_Driver_hal_gpioMap
_uart1wire_reset:
;__uart1wire_Driver.c, 96 :: 		void uart1wire_reset()
;__uart1wire_Driver.c, 98 :: 		hal_uartWrite( _UART1WIRE_COMMAND_MODE );
0x26BC	0x640000E3  LDK.L	R0, #227
0x26C0	0x0034066A  CALL	__uart1wire_Driver_hal_uartWrite+0
;__uart1wire_Driver.c, 99 :: 		Delay_1ms();
0x26C4	0x00340660  CALL	_Delay_1ms+0
;__uart1wire_Driver.c, 100 :: 		Delay_1ms();
0x26C8	0x00340660  CALL	_Delay_1ms+0
;__uart1wire_Driver.c, 101 :: 		hal_uartWrite( _UART1WIRE_RESET );
0x26CC	0x640000C1  LDK.L	R0, #193
0x26D0	0x0034066A  CALL	__uart1wire_Driver_hal_uartWrite+0
;__uart1wire_Driver.c, 102 :: 		}
L_end_uart1wire_reset:
0x26D4	0xA0000000  RETURN	
; end of _uart1wire_reset
__uart1wire_Driver_hal_uartWrite:
;__hal_ft90x.c, 161 :: 		static void hal_uartWrite(uint8_t input)
; input start address is: 0 (R0)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;__hal_ft90x.c, 163 :: 		fp_uartWrite(input);
; input end address is: 0 (R0)
0x19A8	0xC460014C  LDA.L	R6, __uart1wire_Driver_fp_uartWrite+0
0x19AC	0x08340060  CALLI	R6
;__hal_ft90x.c, 164 :: 		}
L_end_hal_uartWrite:
0x19B0	0xA0000000  RETURN	
; end of __uart1wire_Driver_hal_uartWrite
_Delay_1ms:
;__Lib_Delays.c, 56 :: 		void Delay_1ms() {
;__Lib_Delays.c, 57 :: 		Delay_ms(1);
0x1980	0x6DC00666  LPM.L	R28, $+24
0x1984	0x44004000  NOP	
L_Delay_1ms16:
0x1988	0x45CE4012  SUB.L	R28, R28, #1
0x198C	0x5DEE4002  CMP.L	R28, #0
0x1990	0x00200662  JMPC	R30, Z, #0, L_Delay_1ms16
0x1994	0x00300667  JMP	$+8
0x1998	0x00008233  	#33331
0x199C	0x44004000  NOP	
0x19A0	0x44004000  NOP	
;__Lib_Delays.c, 58 :: 		}
L_end_Delay_1ms:
0x19A4	0xA0000000  RETURN	
; end of _Delay_1ms
_uart1wire_goToDataMode:
;__uart1wire_Driver.c, 91 :: 		void uart1wire_goToDataMode()
;__uart1wire_Driver.c, 93 :: 		hal_uartWrite( _UART1WIRE_DATA_MODE );
0x26B0	0x640000E1  LDK.L	R0, #225
0x26B4	0x0034066A  CALL	__uart1wire_Driver_hal_uartWrite+0
;__uart1wire_Driver.c, 94 :: 		}
L_end_uart1wire_goToDataMode:
0x26B8	0xA0000000  RETURN	
; end of _uart1wire_goToDataMode
_Delay_10ms:
;__Lib_Delays.c, 72 :: 		void Delay_10ms() {
;__Lib_Delays.c, 73 :: 		Delay_ms(10);
0x26E0	0x6DC009BE  LPM.L	R28, $+24
0x26E4	0x44004000  NOP	
L_Delay_10ms24:
0x26E8	0x45CE4012  SUB.L	R28, R28, #1
0x26EC	0x5DEE4002  CMP.L	R28, #0
0x26F0	0x002009BA  JMPC	R30, Z, #0, L_Delay_10ms24
0x26F4	0x003009BF  JMP	$+8
0x26F8	0x00051613  	#333331
0x26FC	0x44004000  NOP	
0x2700	0x44004000  NOP	
;__Lib_Delays.c, 74 :: 		}
L_end_Delay_10ms:
0x2704	0xA0000000  RETURN	
; end of _Delay_10ms
_uart1wire_writeCommand:
;__uart1wire_Driver.c, 76 :: 		void uart1wire_writeCommand(uint8_t input)
; input start address is: 0 (R0)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;__uart1wire_Driver.c, 78 :: 		hal_uartWrite( input );
; input end address is: 0 (R0)
0x26D8	0x0034066A  CALL	__uart1wire_Driver_hal_uartWrite+0
;__uart1wire_Driver.c, 79 :: 		}
L_end_uart1wire_writeCommand:
0x26DC	0xA0000000  RETURN	
; end of _uart1wire_writeCommand
_applicationTask:
;Click_UART1Wire_FT90x.c, 64 :: 		void applicationTask()
;Click_UART1Wire_FT90x.c, 67 :: 		uart1wire_reset();
0x2714	0x003409AF  CALL	_uart1wire_reset+0
;Click_UART1Wire_FT90x.c, 68 :: 		uart1wire_goToDataMode();
0x2718	0x003409AC  CALL	_uart1wire_goToDataMode+0
;Click_UART1Wire_FT90x.c, 69 :: 		Delay_10ms();
0x271C	0x003409B8  CALL	_Delay_10ms+0
;Click_UART1Wire_FT90x.c, 70 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x2720	0x640000CC  LDK.L	R0, __UART1WIRE_SKIP_ROM
0x2724	0x003409B6  CALL	_uart1wire_writeCommand+0
;Click_UART1Wire_FT90x.c, 71 :: 		uart1wire_writeCommand( 0x44 );
0x2728	0x64000044  LDK.L	R0, #68
0x272C	0x003409B6  CALL	_uart1wire_writeCommand+0
;Click_UART1Wire_FT90x.c, 72 :: 		Delay_ms( 750 );
0x2730	0x6DC009D2  LPM.L	R28, $+24
0x2734	0x44004000  NOP	
L_applicationTask2:
0x2738	0x45CE4012  SUB.L	R28, R28, #1
0x273C	0x5DEE4002  CMP.L	R28, #0
0x2740	0x002009CE  JMPC	R30, Z, #0, L_applicationTask2
0x2744	0x003009D3  JMP	$+8
0x2748	0x017D783E  	#24999998
0x274C	0x44004000  NOP	
;Click_UART1Wire_FT90x.c, 75 :: 		uart1wire_reset();
0x2750	0x003409AF  CALL	_uart1wire_reset+0
;Click_UART1Wire_FT90x.c, 76 :: 		uart1wire_goToDataMode();
0x2754	0x003409AC  CALL	_uart1wire_goToDataMode+0
;Click_UART1Wire_FT90x.c, 77 :: 		Delay_10ms();
0x2758	0x003409B8  CALL	_Delay_10ms+0
;Click_UART1Wire_FT90x.c, 78 :: 		uart1wire_writeCommand(_UART1WIRE_SKIP_ROM);
0x275C	0x640000CC  LDK.L	R0, __UART1WIRE_SKIP_ROM
0x2760	0x003409B6  CALL	_uart1wire_writeCommand+0
;Click_UART1Wire_FT90x.c, 79 :: 		uart1wire_writeCommand( 0xBE );
0x2764	0x640000BE  LDK.L	R0, #190
0x2768	0x003409B6  CALL	_uart1wire_writeCommand+0
;Click_UART1Wire_FT90x.c, 80 :: 		Delay_10ms();
0x276C	0x003409B8  CALL	_Delay_10ms+0
;Click_UART1Wire_FT90x.c, 82 :: 		uart1wire_readData(&dataBuffer[0], 8);
0x2770	0x64100008  LDK.L	R1, #8
0x2774	0x64000004  LDK.L	R0, #_dataBuffer+0
0x2778	0x0034096E  CALL	_uart1wire_readData+0
;Click_UART1Wire_FT90x.c, 84 :: 		Temp = dataBuffer[ 1 ];
0x277C	0xC0000005  LDA.B	R0, _dataBuffer+1
0x2780	0xBA0000F8  STA.S	_Temp+0, R0
;Click_UART1Wire_FT90x.c, 85 :: 		Temp = Temp << 8;
0x2784	0xC20000F8  LDA.S	R0, _Temp+0
0x2788	0x44104088  ASHL.L	R1, R0, #8
0x278C	0x4410C00D  BEXTU.L	R1, R1, #0
0x2790	0xBA1000F8  STA.S	_Temp+0, R1
;Click_UART1Wire_FT90x.c, 86 :: 		Temp = Temp | dataBuffer[ 0 ];
0x2794	0xC0000004  LDA.B	R0, _dataBuffer+0
0x2798	0x44008005  OR.L	R0, R1, R0
0x279C	0x4400400D  BEXTU.L	R0, R0, #0
0x27A0	0xBA0000F8  STA.S	_Temp+0, R0
;Click_UART1Wire_FT90x.c, 88 :: 		fTemp = Temp * 0.0625;
0x27A4	0x4440400D  BEXTU.L	R4, R0, #0
0x27A8	0x0034099E  CALL	__Unsigned16IntToFloat+0
0x27AC	0x44404000  MOVE.L	R4, R0
0x27B0	0x6C600A02  LPM.L	R6, $+88
0x27B4	0x003406D0  CALL	__Mul_FP+0
0x27B8	0xBC0000FC  STA.L	_fTemp+0, R0
;Click_UART1Wire_FT90x.c, 89 :: 		mikrobus_logWrite(" Temperature : ", _LOG_TEXT);
0x27BC	0x6400000E  LDK.L	R0, #?lstr2_Click_UART1Wire_FT90x+0
0x27C0	0x64100001  LDK.L	R1, #1
0x27C4	0x0034086D  CALL	_mikrobus_logWrite+0
;Click_UART1Wire_FT90x.c, 90 :: 		FloatToStr(fTemp, demoText);
0x27C8	0xC40000FC  LDA.L	R0, _fTemp+0
0x27CC	0x64100100  LDK.L	R1, #_demoText+0
0x27D0	0x0034089B  CALL	_FloatToStr+0
;Click_UART1Wire_FT90x.c, 91 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x27D4	0x64100002  LDK.L	R1, #2
0x27D8	0x64000100  LDK.L	R0, #_demoText+0
0x27DC	0x0034086D  CALL	_mikrobus_logWrite+0
;Click_UART1Wire_FT90x.c, 93 :: 		Delay_ms( 1000 );
0x27E0	0x6DC009FE  LPM.L	R28, $+24
0x27E4	0x44004000  NOP	
L_applicationTask4:
0x27E8	0x45CE4012  SUB.L	R28, R28, #1
0x27EC	0x5DEE4002  CMP.L	R28, #0
0x27F0	0x002009FA  JMPC	R30, Z, #0, L_applicationTask4
0x27F4	0x003009FF  JMP	$+8
0x27F8	0x01FCA053  	#33333331
0x27FC	0x44004000  NOP	
0x2800	0x44004000  NOP	
;Click_UART1Wire_FT90x.c, 94 :: 		}
L_end_applicationTask:
0x2804	0xA0000000  RETURN	
0x2808	0x3D800000  	#1031798784
; end of _applicationTask
_uart1wire_readData:
;__uart1wire_Driver.c, 110 :: 		void uart1wire_readData(uint8_t *buf, uint8_t nData)
0x25B8	0x95D0000C  LINK	LR, #12
0x25BC	0xB5F00004  STI.L	SP, #4, R0
0x25C0	0xB1F08008  STI.B	SP, #8, R1
;__uart1wire_Driver.c, 114 :: 		for(cnt = 0; cnt < nData; cnt++)
0x25C4	0x64200000  LDK.L	R2, #0
0x25C8	0xB1F10000  STI.B	SP, #0, R2
L_uart1wire_readData0:
0x25CC	0xA83F8008  LDI.B	R3, SP, #8
0x25D0	0xA82F8000  LDI.B	R2, SP, #0
0x25D4	0x59E10032  CMP.B	R2, R3
0x25D8	0x0060098A  JMPC	R30, C, #0, L_uart1wire_readData1
;__uart1wire_Driver.c, 116 :: 		_readyFlag = 0;
0x25DC	0x64200000  LDK.L	R2, #0
0x25E0	0xB820003E  STA.B	__uart1wire_Driver__readyFlag+0, R2
;__uart1wire_Driver.c, 117 :: 		hal_uartWrite(_UART1WIRE_READ_SEQ);
0x25E4	0x640000FF  LDK.L	R0, #255
0x25E8	0x0034066A  CALL	__uart1wire_Driver_hal_uartWrite+0
;__uart1wire_Driver.c, 118 :: 		while(1)
L_uart1wire_readData3:
;__uart1wire_Driver.c, 120 :: 		if(_readyFlag == 1)
0x25EC	0xC020003E  LDA.B	R2, __uart1wire_Driver__readyFlag+0
0x25F0	0x59E14012  CMP.B	R2, #1
0x25F4	0x00200984  JMPC	R30, Z, #0, L_uart1wire_readData5
;__uart1wire_Driver.c, 122 :: 		buf[ cnt ] = _readData;
0x25F8	0xA83F8000  LDI.B	R3, SP, #0
0x25FC	0xAC2F8004  LDI.L	R2, SP, #4
0x2600	0x44310030  ADD.L	R3, R2, R3
0x2604	0xC020003F  LDA.B	R2, __uart1wire_Driver__readData+0
0x2608	0xB0310000  STI.B	R3, #0, R2
;__uart1wire_Driver.c, 123 :: 		break;
0x260C	0x00300985  JMP	L_uart1wire_readData4
;__uart1wire_Driver.c, 124 :: 		}
L_uart1wire_readData5:
;__uart1wire_Driver.c, 125 :: 		}
0x2610	0x0030097B  JMP	L_uart1wire_readData3
L_uart1wire_readData4:
;__uart1wire_Driver.c, 126 :: 		Delay_10ms();
0x2614	0x003409B8  CALL	_Delay_10ms+0
;__uart1wire_Driver.c, 114 :: 		for(cnt = 0; cnt < nData; cnt++)
0x2618	0xA82F8000  LDI.B	R2, SP, #0
0x261C	0x44214010  ADD.L	R2, R2, #1
0x2620	0xB1F10000  STI.B	SP, #0, R2
;__uart1wire_Driver.c, 127 :: 		}
0x2624	0x00300973  JMP	L_uart1wire_readData0
L_uart1wire_readData1:
;__uart1wire_Driver.c, 128 :: 		}
L_end_uart1wire_readData:
0x2628	0x99D00000  UNLINK	LR
0x262C	0xA0000000  RETURN	
; end of _uart1wire_readData
_FloatToStr:
;__Lib_Conversions.c, 639 :: 		
; str start address is: 4 (R1)
; fnum start address is: 0 (R0)
0x226C	0x95D00004  LINK	LR, #4
0x2270	0x44204000  MOVE.L	R2, R0
0x2274	0x4440C000  MOVE.L	R4, R1
; str end address is: 4 (R1)
; fnum end address is: 0 (R0)
; fnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 641 :: 		
; bpoint start address is: 0 (R0)
0x2278	0x64000000  LDK.L	R0, #0
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 4 (R1)
0x227C	0x64100000  LDK.L	R1, #0
;__Lib_Conversions.c, 646 :: 		
0x2280	0xB5F10000  STI.L	SP, #0, R2
; fnum end address is: 8 (R2)
;__Lib_Conversions.c, 647 :: 		
0x2284	0xAC3F8000  LDI.L	R3, SP, #0
0x2288	0x642FFFFF  LDK.L	R2, #-1
0x228C	0x5DE18022  CMP.L	R3, R2
0x2290	0x002008AB  JMPC	R30, Z, #0, L_FloatToStr90
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 648 :: 		
0x2294	0x64200034  LDK.L	R2, #?lstr1___Lib_Conversions+0
0x2298	0x44114000  MOVE.L	R1, R2
0x229C	0x44024000  MOVE.L	R0, R4
; str end address is: 16 (R4)
0x22A0	0x0034083E  CALL	_strcpy+0
;__Lib_Conversions.c, 649 :: 		
0x22A4	0x64000003  LDK.L	R0, #3
0x22A8	0x00300968  JMP	L_end_FloatToStr
;__Lib_Conversions.c, 650 :: 		
L_FloatToStr90:
;__Lib_Conversions.c, 651 :: 		
; dexpon start address is: 4 (R1)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x22AC	0x64500001  LDK.L	R5, #1
;__Lib_Conversions.c, 652 :: 		
0x22B0	0x442FC000  ADD.L	R2, SP, #0
0x22B4	0x44214030  ADD.L	R2, R2, #3
0x22B8	0xA8210000  LDI.B	R2, R2, #0
0x22BC	0x44214804  AND.L	R2, R2, #128
0x22C0	0x59E14002  CMP.B	R2, #0
0x22C4	0x002808BE  JMPC	R30, Z, #1, L__FloatToStr125
;__Lib_Conversions.c, 653 :: 		
0x22C8	0x442FC000  ADD.L	R2, SP, #0
0x22CC	0x44314030  ADD.L	R3, R2, #3
0x22D0	0xA8218000  LDI.B	R2, R3, #0
0x22D4	0x44214806  XOR.L	R2, R2, #128
0x22D8	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 654 :: 		
0x22DC	0x4422C010  ADD.L	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 12 (R3)
0x22E0	0x4431500D  BEXTU.L	R3, R2, #256
;__Lib_Conversions.c, 655 :: 		
0x22E4	0x6420002D  LDK.L	R2, #45
0x22E8	0xB0410000  STI.B	R4, #0, R2
0x22EC	0x44424010  ADD.L	R4, R4, #1
; i end address is: 12 (R3)
; str end address is: 16 (R4)
0x22F0	0x4461D00D  BEXTU.L	R6, R3, #256
;__Lib_Conversions.c, 656 :: 		
0x22F4	0x003008BF  JMP	L_FloatToStr91
L__FloatToStr125:
;__Lib_Conversions.c, 652 :: 		
0x22F8	0x4462D00D  BEXTU.L	R6, R5, #256
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr91:
;__Lib_Conversions.c, 657 :: 		
; str start address is: 16 (R4)
; i start address is: 24 (R6)
0x22FC	0xAC2F8000  LDI.L	R2, SP, #0
0x2300	0x5DE14002  CMP.L	R2, #0
0x2304	0x002008C8  JMPC	R30, Z, #0, L_FloatToStr92
; bpoint end address is: 0 (R0)
; i end address is: 24 (R6)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 658 :: 		
0x2308	0x64200038  LDK.L	R2, #?lstr2___Lib_Conversions+0
0x230C	0x44114000  MOVE.L	R1, R2
0x2310	0x44024000  MOVE.L	R0, R4
; str end address is: 16 (R4)
0x2314	0x0034083E  CALL	_strcpy+0
;__Lib_Conversions.c, 659 :: 		
0x2318	0x64000000  LDK.L	R0, #0
0x231C	0x00300968  JMP	L_end_FloatToStr
;__Lib_Conversions.c, 660 :: 		
L_FloatToStr92:
;__Lib_Conversions.c, 661 :: 		
; dexpon start address is: 4 (R1)
; i start address is: 24 (R6)
; str start address is: 16 (R4)
; bpoint start address is: 0 (R0)
0x2320	0xAC3F8000  LDI.L	R3, SP, #0
0x2324	0x6C20096A  LPM.L	R2, $+644
0x2328	0x5DE18022  CMP.L	R3, R2
0x232C	0x002008D2  JMPC	R30, Z, #0, L_FloatToStr93
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 662 :: 		
0x2330	0x6420003A  LDK.L	R2, #?lstr3___Lib_Conversions+0
0x2334	0x44114000  MOVE.L	R1, R2
0x2338	0x44024000  MOVE.L	R0, R4
; str end address is: 16 (R4)
0x233C	0x0034083E  CALL	_strcpy+0
;__Lib_Conversions.c, 663 :: 		
0x2340	0x4403500D  BEXTU.L	R0, R6, #256
; i end address is: 24 (R6)
0x2344	0x00300968  JMP	L_end_FloatToStr
;__Lib_Conversions.c, 664 :: 		
L_FloatToStr93:
;__Lib_Conversions.c, 672 :: 		
; dexpon start address is: 4 (R1)
; str start address is: 16 (R4)
; bpoint start address is: 0 (R0)
0x2348	0x44D0500D  BEXTU.L	R13, R0, #256
; str end address is: 16 (R4)
; dexpon end address is: 4 (R1)
0x234C	0x44E24000  MOVE.L	R14, R4
L_FloatToStr94:
; bpoint end address is: 0 (R0)
; str start address is: 56 (R14)
; dexpon start address is: 4 (R1)
; bpoint start address is: 52 (R13)
0x2350	0x6C60096B  LPM.L	R6, $+604
0x2354	0xAC4F8000  LDI.L	R4, SP, #0
0x2358	0x00340692  CALL	__Compare_FP+0
0x235C	0x012808DF  JMPC	R30, GTE, #1, L_FloatToStr95
;__Lib_Conversions.c, 673 :: 		
0x2360	0xAC4F8000  LDI.L	R4, SP, #0
0x2364	0x6C60096C  LPM.L	R6, $+588
0x2368	0x003406D0  CALL	__Mul_FP+0
0x236C	0xB5F00000  STI.L	SP, #0, R0
;__Lib_Conversions.c, 674 :: 		
0x2370	0x4410C012  SUB.L	R1, R1, #1
0x2374	0x4410D00C  BEXTS.L	R1, R1, #256
;__Lib_Conversions.c, 675 :: 		
0x2378	0x003008D4  JMP	L_FloatToStr94
L_FloatToStr95:
;__Lib_Conversions.c, 680 :: 		
; str end address is: 56 (R14)
; dexpon end address is: 4 (R1)
L_FloatToStr96:
; bpoint end address is: 52 (R13)
; bpoint start address is: 52 (R13)
; dexpon start address is: 4 (R1)
; str start address is: 56 (R14)
0x237C	0x6C60096C  LPM.L	R6, $+564
0x2380	0xAC4F8000  LDI.L	R4, SP, #0
0x2384	0x00340692  CALL	__Compare_FP+0
0x2388	0x64000000  LDK.L	R0, #0
0x238C	0x012008E5  JMPC	R30, GTE, #0, L__FloatToStr176
0x2390	0x64000001  LDK.L	R0, #1
L__FloatToStr176:
0x2394	0x5DE04002  CMP.L	R0, #0
0x2398	0x002808EE  JMPC	R30, Z, #1, L_FloatToStr97
;__Lib_Conversions.c, 681 :: 		
0x239C	0xAC4F8000  LDI.L	R4, SP, #0
0x23A0	0x6C60096D  LPM.L	R6, $+532
0x23A4	0x003406D0  CALL	__Mul_FP+0
0x23A8	0xB5F00000  STI.L	SP, #0, R0
;__Lib_Conversions.c, 682 :: 		
0x23AC	0x4410C010  ADD.L	R1, R1, #1
0x23B0	0x4410D00C  BEXTS.L	R1, R1, #256
;__Lib_Conversions.c, 683 :: 		
0x23B4	0x003008DF  JMP	L_FloatToStr96
L_FloatToStr97:
;__Lib_Conversions.c, 688 :: 		
0x23B8	0xAC2F8000  LDI.L	R2, SP, #0
0x23BC	0x44214018  ASHL.L	R2, R2, #1
0x23C0	0xB5F10000  STI.L	SP, #0, R2
;__Lib_Conversions.c, 697 :: 		
0x23C4	0x442FC000  ADD.L	R2, SP, #0
0x23C8	0x44214030  ADD.L	R2, R2, #3
0x23CC	0xA8210000  LDI.B	R2, R2, #0
0x23D0	0x442147F2  SUB.L	R2, R2, #127
; d start address is: 0 (R0)
0x23D4	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_Conversions.c, 700 :: 		
0x23D8	0x442FC000  ADD.L	R2, SP, #0
0x23DC	0x44314030  ADD.L	R3, R2, #3
0x23E0	0x64200001  LDK.L	R2, #1
0x23E4	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 701 :: 		
0x23E8	0x4430500D  BEXTU.L	R3, R0, #256
; d end address is: 0 (R0)
0x23EC	0xAC2F8000  LDI.L	R2, SP, #0
0x23F0	0x44210038  ASHL.L	R2, R2, R3
0x23F4	0xB5F10000  STI.L	SP, #0, R2
;__Lib_Conversions.c, 702 :: 		
0x23F8	0x442FC000  ADD.L	R2, SP, #0
0x23FC	0x44214030  ADD.L	R2, R2, #3
0x2400	0xA8210000  LDI.B	R2, R2, #0
0x2404	0x44214300  ADD.L	R2, R2, #48
0x2408	0xB0E10000  STI.B	R14, #0, R2
0x240C	0x44074010  ADD.L	R0, R14, #1
; str end address is: 56 (R14)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 703 :: 		
0x2410	0x59E0C012  CMP.B	R1, #1
0x2414	0x0120090B  JMPC	R30, GTE, #0, L__FloatToStr124
0x2418	0x59E0C062  CMP.B	R1, #6
0x241C	0x0168090B  JMPC	R30, GT, #1, L__FloatToStr123
0x2420	0x44504000  MOVE.L	R5, R0
; bpoint end address is: 52 (R13)
0x2424	0x4426D00D  BEXTU.L	R2, R13, #256
0x2428	0x0030090F  JMP	L_FloatToStr100
L__FloatToStr124:
L__FloatToStr123:
;__Lib_Conversions.c, 704 :: 		
0x242C	0x6420002E  LDK.L	R2, #46
0x2430	0xB0010000  STI.B	R0, #0, R2
0x2434	0x44504010  ADD.L	R5, R0, #1
; str end address is: 0 (R0)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 705 :: 		
; bpoint start address is: 8 (R2)
0x2438	0x64200001  LDK.L	R2, #1
; bpoint end address is: 8 (R2)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 706 :: 		
L_FloatToStr100:
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 8 (R2)
; str start address is: 20 (R5)
; d start address is: 0 (R0)
0x243C	0x64000006  LDK.L	R0, #6
; dexpon end address is: 4 (R1)
; bpoint end address is: 8 (R2)
; str end address is: 20 (R5)
; d end address is: 0 (R0)
0x2440	0x4440D00C  BEXTS.L	R4, R1, #256
0x2444	0x4411500D  BEXTU.L	R1, R2, #256
L_FloatToStr101:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x2448	0x59E04002  CMP.B	R0, #0
0x244C	0x00280936  JMPC	R30, Z, #1, L_FloatToStr102
;__Lib_Conversions.c, 708 :: 		
0x2450	0x442FC000  ADD.L	R2, SP, #0
0x2454	0x44314030  ADD.L	R3, R2, #3
0x2458	0x64200000  LDK.L	R2, #0
0x245C	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 709 :: 		
0x2460	0xAC2F8000  LDI.L	R2, SP, #0
0x2464	0x44314028  ASHL.L	R3, R2, #2
0x2468	0xAC2F8000  LDI.L	R2, SP, #0
0x246C	0x44210030  ADD.L	R2, R2, R3
0x2470	0xB5F10000  STI.L	SP, #0, R2
;__Lib_Conversions.c, 710 :: 		
0x2474	0xAC2F8000  LDI.L	R2, SP, #0
0x2478	0x44214018  ASHL.L	R2, R2, #1
0x247C	0xB5F10000  STI.L	SP, #0, R2
;__Lib_Conversions.c, 711 :: 		
0x2480	0x442FC000  ADD.L	R2, SP, #0
0x2484	0x44214030  ADD.L	R2, R2, #3
0x2488	0xA8210000  LDI.B	R2, R2, #0
0x248C	0x44214300  ADD.L	R2, R2, #48
0x2490	0xB0510000  STI.B	R5, #0, R2
0x2494	0x4452C010  ADD.L	R5, R5, #1
;__Lib_Conversions.c, 712 :: 		
0x2498	0x59E0C002  CMP.B	R1, #0
0x249C	0x00200933  JMPC	R30, Z, #0, L__FloatToStr127
;__Lib_Conversions.c, 713 :: 		
0x24A0	0x44224012  SUB.L	R2, R4, #1
; dexpon end address is: 16 (R4)
; dexpon start address is: 12 (R3)
0x24A4	0x4431500C  BEXTS.L	R3, R2, #256
0x24A8	0x59E14002  CMP.B	R2, #0
0x24AC	0x00200931  JMPC	R30, Z, #0, L__FloatToStr126
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 714 :: 		
0x24B0	0x6420002E  LDK.L	R2, #46
0x24B4	0xB0510000  STI.B	R5, #0, R2
0x24B8	0x4452C010  ADD.L	R5, R5, #1
;__Lib_Conversions.c, 715 :: 		
; bpoint start address is: 4 (R1)
0x24BC	0x64100001  LDK.L	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 716 :: 		
0x24C0	0x00300931  JMP	L_FloatToStr105
L__FloatToStr126:
;__Lib_Conversions.c, 713 :: 		
;__Lib_Conversions.c, 716 :: 		
L_FloatToStr105:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x24C4	0x4441D00C  BEXTS.L	R4, R3, #256
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x24C8	0x00300933  JMP	L_FloatToStr104
L__FloatToStr127:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 716 :: 		
L_FloatToStr104:
;__Lib_Conversions.c, 707 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x24CC	0x44004012  SUB.L	R0, R0, #1
0x24D0	0x4400500D  BEXTU.L	R0, R0, #256
;__Lib_Conversions.c, 717 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x24D4	0x00300912  JMP	L_FloatToStr101
L_FloatToStr102:
;__Lib_Conversions.c, 718 :: 		
0x24D8	0x4412C000  MOVE.L	R1, R5
; dexpon end address is: 16 (R4)
0x24DC	0x4402500C  BEXTS.L	R0, R4, #256
L_FloatToStr106:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0x24E0	0x4420FFF0  ADD.L	R2, R1, #-1
0x24E4	0xA8210000  LDI.B	R2, R2, #0
0x24E8	0x59E14302  CMP.B	R2, #48
0x24EC	0x0020093E  JMPC	R30, Z, #0, L_FloatToStr107
;__Lib_Conversions.c, 719 :: 		
0x24F0	0x4410C012  SUB.L	R1, R1, #1
0x24F4	0x00300938  JMP	L_FloatToStr106
L_FloatToStr107:
;__Lib_Conversions.c, 720 :: 		
0x24F8	0x4420FFF0  ADD.L	R2, R1, #-1
0x24FC	0xA8210000  LDI.B	R2, R2, #0
0x2500	0x59E142E2  CMP.B	R2, #46
0x2504	0x00200944  JMPC	R30, Z, #0, L__FloatToStr128
;__Lib_Conversions.c, 721 :: 		
0x2508	0x4410C012  SUB.L	R1, R1, #1
; str end address is: 4 (R1)
0x250C	0x00300944  JMP	L_FloatToStr108
L__FloatToStr128:
;__Lib_Conversions.c, 720 :: 		
;__Lib_Conversions.c, 721 :: 		
L_FloatToStr108:
;__Lib_Conversions.c, 722 :: 		
; str start address is: 4 (R1)
0x2510	0x59E04002  CMP.B	R0, #0
0x2514	0x00280964  JMPC	R30, Z, #1, L__FloatToStr131
;__Lib_Conversions.c, 723 :: 		
0x2518	0x64200065  LDK.L	R2, #101
0x251C	0xB0110000  STI.B	R1, #0, R2
0x2520	0x4410C010  ADD.L	R1, R1, #1
;__Lib_Conversions.c, 724 :: 		
0x2524	0x59E04002  CMP.B	R0, #0
0x2528	0x01280953  JMPC	R30, GTE, #1, L__FloatToStr129
;__Lib_Conversions.c, 725 :: 		
0x252C	0x6420002D  LDK.L	R2, #45
0x2530	0xB0110000  STI.B	R1, #0, R2
0x2534	0x4410C010  ADD.L	R1, R1, #1
;__Lib_Conversions.c, 726 :: 		
0x2538	0x64200000  LDK.L	R2, #0
0x253C	0x44210002  SUB.L	R2, R2, R0
0x2540	0x4401500C  BEXTS.L	R0, R2, #256
; dexpon end address is: 0 (R0)
; str end address is: 4 (R1)
0x2544	0x4430500C  BEXTS.L	R3, R0, #256
;__Lib_Conversions.c, 727 :: 		
0x2548	0x00300954  JMP	L_FloatToStr110
L__FloatToStr129:
;__Lib_Conversions.c, 724 :: 		
0x254C	0x4430500C  BEXTS.L	R3, R0, #256
;__Lib_Conversions.c, 727 :: 		
L_FloatToStr110:
;__Lib_Conversions.c, 728 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0x2550	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_Conversions.c, 729 :: 		
0x2554	0x4421D00D  BEXTU.L	R2, R3, #256
; dexpon end address is: 12 (R3)
0x2558	0x59E14092  CMP.B	R2, #9
0x255C	0x01A0095E  JMPC	R30, A, #0, L__FloatToStr130
;__Lib_Conversions.c, 730 :: 		
0x2560	0xF42040A0  UDIV.L	R2, R0, #10
0x2564	0x4421500D  BEXTU.L	R2, R2, #256
0x2568	0x44214300  ADD.L	R2, R2, #48
0x256C	0xB0110000  STI.B	R1, #0, R2
0x2570	0x4410C010  ADD.L	R1, R1, #1
; str end address is: 4 (R1)
0x2574	0x0030095E  JMP	L_FloatToStr111
L__FloatToStr130:
;__Lib_Conversions.c, 729 :: 		
;__Lib_Conversions.c, 730 :: 		
L_FloatToStr111:
;__Lib_Conversions.c, 731 :: 		
; str start address is: 4 (R1)
0x2578	0xF42040A1  UMOD.L	R2, R0, #10
0x257C	0x4421500D  BEXTU.L	R2, R2, #256
; d end address is: 0 (R0)
0x2580	0x44214300  ADD.L	R2, R2, #48
0x2584	0xB0110000  STI.B	R1, #0, R2
0x2588	0x4400C010  ADD.L	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 732 :: 		
0x258C	0x00300965  JMP	L_FloatToStr109
L__FloatToStr131:
;__Lib_Conversions.c, 722 :: 		
0x2590	0x4400C000  MOVE.L	R0, R1
;__Lib_Conversions.c, 732 :: 		
L_FloatToStr109:
;__Lib_Conversions.c, 733 :: 		
; str start address is: 0 (R0)
0x2594	0x64200000  LDK.L	R2, #0
0x2598	0xB0010000  STI.B	R0, #0, R2
; str end address is: 0 (R0)
;__Lib_Conversions.c, 734 :: 		
0x259C	0x64000000  LDK.L	R0, #0
;__Lib_Conversions.c, 735 :: 		
L_end_FloatToStr:
0x25A0	0x99D00000  UNLINK	LR
0x25A4	0xA0000000  RETURN	
0x25A8	0x7F800000  	#2139095040
0x25AC	0x3F800000  	#1065353216
0x25B0	0x41200000  	#1092616192
0x25B4	0x3DCCCCCD  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x20F8	0x95D00004  LINK	LR, #4
0x20FC	0xB5F08000  STI.L	SP, #0, R1
0x2100	0x44104000  MOVE.L	R1, R0
0x2104	0xAC0F8000  LDI.L	R0, SP, #0
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x2108	0x4430C000  MOVE.L	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x210C	0x4441C000  MOVE.L	R4, R3
0x2110	0x4421C010  ADD.L	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x2114	0x44514000  MOVE.L	R5, R2
; cp end address is: 20 (R5)
0x2118	0x44304000  MOVE.L	R3, R0
0x211C	0x44204010  ADD.L	R2, R0, #1
0x2120	0x44014000  MOVE.L	R0, R2
; from end address is: 0 (R0)
0x2124	0xA8218000  LDI.B	R2, R3, #0
0x2128	0xB0410000  STI.B	R4, #0, R2
0x212C	0xA8220000  LDI.B	R2, R4, #0
0x2130	0x59E14002  CMP.B	R2, #0
0x2134	0x00280850  JMPC	R30, Z, #1, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x2138	0x4432C000  MOVE.L	R3, R5
0x213C	0x00300843  JMP	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x2140	0x4400C000  MOVE.L	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x2144	0x99D00000  UNLINK	LR
0x2148	0xA0000000  RETURN	
; end of _strcpy
__Compare_FP:
;__Lib_MathDouble.c, 1748 :: 		
;__Lib_MathDouble.c, 1751 :: 		
0x1A48	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1753 :: 		
0x1A4C	0x44807FE0  ADD.L	R8, R0, #-2
;__Lib_MathDouble.c, 1754 :: 		
0x1A50	0x44524018  ASHL.L	R5, R4, #1
;__Lib_MathDouble.c, 1755 :: 		
0x1A54	0x44734018  ASHL.L	R7, R6, #1
;__Lib_MathDouble.c, 1756 :: 		
0x1A58	0x44928075  OR.L	R9, R5, R7
;__Lib_MathDouble.c, 1758 :: 		
0x1A5C	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1759 :: 		
0x1A60	0x002806C3  JMPC	R30, Z, #1, label49
;__Lib_MathDouble.c, 1761 :: 		
0x1A64	0x64F0FF00  LDK.L	R15, #65280
;__Lib_MathDouble.c, 1762 :: 		
0x1A68	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1764 :: 		
0x1A6C	0x44F7C015  OR.L	R15, R15, #1
;__Lib_MathDouble.c, 1766 :: 		
0x1A70	0x5DE280F2  CMP.L	R5, R15
;__Lib_MathDouble.c, 1767 :: 		
0x1A74	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1768 :: 		
0x1A78	0x006006A0  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1769 :: 		
0x1A7C	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1770 :: 		
label_1:
;__Lib_MathDouble.c, 1772 :: 		
0x1A80	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1773 :: 		
0x1A84	0x002806C5  JMPC	R30, Z, #1, label50
;__Lib_MathDouble.c, 1775 :: 		
0x1A88	0x64F0FF00  LDK.L	R15, #65280
;__Lib_MathDouble.c, 1776 :: 		
0x1A8C	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1778 :: 		
0x1A90	0x44F7C015  OR.L	R15, R15, #1
;__Lib_MathDouble.c, 1780 :: 		
0x1A94	0x5DE380F2  CMP.L	R7, R15
;__Lib_MathDouble.c, 1781 :: 		
0x1A98	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1782 :: 		
0x1A9C	0x006006A9  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1783 :: 		
0x1AA0	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1784 :: 		
label_2:
;__Lib_MathDouble.c, 1786 :: 		
0x1AA4	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1787 :: 		
0x1AA8	0x002806C5  JMPC	R30, Z, #1, label50
;__Lib_MathDouble.c, 1789 :: 		
0x1AAC	0x4452C019  LSHR.L	R5, R5, #1
;__Lib_MathDouble.c, 1791 :: 		
0x1AB0	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 1792 :: 		
0x1AB4	0x012806AF  JMPC	R30, GTE, #1, label51
;__Lib_MathDouble.c, 1794 :: 		
0x1AB8	0x44500052  SUB.L	R5, R0, R5
;__Lib_MathDouble.c, 1796 :: 		
label51:
;__Lib_MathDouble.c, 1798 :: 		
0x1ABC	0x4473C019  LSHR.L	R7, R7, #1
;__Lib_MathDouble.c, 1800 :: 		
0x1AC0	0x5DE34002  CMP.L	R6, #0
;__Lib_MathDouble.c, 1801 :: 		
0x1AC4	0x012806B3  JMPC	R30, GTE, #1, label52
;__Lib_MathDouble.c, 1803 :: 		
0x1AC8	0x44700072  SUB.L	R7, R0, R7
;__Lib_MathDouble.c, 1805 :: 		
label52:
;__Lib_MathDouble.c, 1807 :: 		
0x1ACC	0x5DE28072  CMP.L	R5, R7
;__Lib_MathDouble.c, 1808 :: 		
0x1AD0	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1809 :: 		
0x1AD4	0x012806B7  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 1810 :: 		
0x1AD8	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1811 :: 		
label_3:
;__Lib_MathDouble.c, 1813 :: 		
0x1ADC	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1814 :: 		
0x1AE0	0x002806BB  JMPC	R30, Z, #1, label53
;__Lib_MathDouble.c, 1816 :: 		
0x1AE4	0x44207FF0  ADD.L	R2, R0, #-1
;__Lib_MathDouble.c, 1817 :: 		
0x1AE8	0x003006C4  JMP	label54
;__Lib_MathDouble.c, 1819 :: 		
label53:
;__Lib_MathDouble.c, 1821 :: 		
0x1AEC	0x5DE38052  CMP.L	R7, R5
;__Lib_MathDouble.c, 1822 :: 		
0x1AF0	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1823 :: 		
0x1AF4	0x012806BF  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 1824 :: 		
0x1AF8	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1825 :: 		
label_4:
;__Lib_MathDouble.c, 1827 :: 		
0x1AFC	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1828 :: 		
0x1B00	0x002806C3  JMPC	R30, Z, #1, label49
;__Lib_MathDouble.c, 1830 :: 		
0x1B04	0x44204010  ADD.L	R2, R0, #1
;__Lib_MathDouble.c, 1831 :: 		
0x1B08	0x003006C4  JMP	label54
;__Lib_MathDouble.c, 1833 :: 		
label49:
;__Lib_MathDouble.c, 1835 :: 		
0x1B0C	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 1837 :: 		
label54:
;__Lib_MathDouble.c, 1839 :: 		
0x1B10	0x003006C7  JMP	label_end
;__Lib_MathDouble.c, 1841 :: 		
label50:
;__Lib_MathDouble.c, 1843 :: 		
0x1B14	0x44200085  OR.L	R2, R0, R8
;__Lib_MathDouble.c, 1844 :: 		
0x1B18	0x003006C4  JMP	label54
;__Lib_MathDouble.c, 1846 :: 		
label_end:
;__Lib_MathDouble.c, 1848 :: 		
0x1B1C	0x5DE14002  CMP.L	R2, #0
;__Lib_MathDouble.c, 1851 :: 		
L_end__Compare_FP:
0x1B20	0xA0000000  RETURN	
; end of __Compare_FP
__Mul_FP:
;__Lib_MathDouble.c, 1116 :: 		
;__Lib_MathDouble.c, 1119 :: 		
0x1B40	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1121 :: 		
0x1B44	0x44724179  LSHR.L	R7, R4, #23
;__Lib_MathDouble.c, 1122 :: 		
0x1B48	0x4473CFF4  AND.L	R7, R7, #255
;__Lib_MathDouble.c, 1123 :: 		
0x1B4C	0x44934179  LSHR.L	R9, R6, #23
;__Lib_MathDouble.c, 1124 :: 		
0x1B50	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 1126 :: 		
0x1B54	0x64A08000  LDK.L	R10, #32768
;__Lib_MathDouble.c, 1127 :: 		
0x1B58	0x44A54108  ASHL.L	R10, R10, #16
;__Lib_MathDouble.c, 1129 :: 		
0x1B5C	0x44524088  ASHL.L	R5, R4, #8
;__Lib_MathDouble.c, 1130 :: 		
0x1B60	0x445280A5  OR.L	R5, R5, R10
;__Lib_MathDouble.c, 1131 :: 		
0x1B64	0x44834088  ASHL.L	R8, R6, #8
;__Lib_MathDouble.c, 1132 :: 		
0x1B68	0x448400A5  OR.L	R8, R8, R10
;__Lib_MathDouble.c, 1133 :: 		
0x1B6C	0x44C20066  XOR.L	R12, R4, R6
;__Lib_MathDouble.c, 1134 :: 		
0x1B70	0x44A500C4  AND.L	R10, R10, R12
;__Lib_MathDouble.c, 1135 :: 		
0x1B74	0x44C3FFF0  ADD.L	R12, R7, #-1
;__Lib_MathDouble.c, 1137 :: 		
0x1B78	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1138 :: 		
0x1B7C	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1139 :: 		
0x1B80	0x006006E2  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1140 :: 		
0x1B84	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1141 :: 		
label_1:
;__Lib_MathDouble.c, 1143 :: 		
0x1B88	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1144 :: 		
0x1B8C	0x0028070E  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 1146 :: 		
label8:
;__Lib_MathDouble.c, 1148 :: 		
0x1B90	0x44C4FFF0  ADD.L	R12, R9, #-1
;__Lib_MathDouble.c, 1150 :: 		
0x1B94	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1151 :: 		
0x1B98	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1152 :: 		
0x1B9C	0x006006E9  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1153 :: 		
0x1BA0	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1154 :: 		
label_2:
;__Lib_MathDouble.c, 1156 :: 		
0x1BA4	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1157 :: 		
0x1BA8	0x0028072E  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 1159 :: 		
label14:
;__Lib_MathDouble.c, 1164 :: 		
0x1BAC	0xF5928088  MUL.L	R25, R5, R8
;__Lib_MathDouble.c, 1165 :: 		
0x1BB0	0xF5C28089  MULUH.L	R28, R5, R8
;__Lib_MathDouble.c, 1166 :: 		
0x1BB4	0x44BCC000  MOVE.L	R11, R25
;__Lib_MathDouble.c, 1167 :: 		
0x1BB8	0x445E4000  MOVE.L	R5, R28
;__Lib_MathDouble.c, 1169 :: 		
0x1BBC	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 1170 :: 		
0x1BC0	0x002806F2  JMPC	R30, Z, #1, label3
;__Lib_MathDouble.c, 1172 :: 		
0x1BC4	0x4452C015  OR.L	R5, R5, #1
;__Lib_MathDouble.c, 1174 :: 		
label3:
;__Lib_MathDouble.c, 1176 :: 		
0x1BC8	0x5DE2C002  CMP.L	R5, #0
;__Lib_MathDouble.c, 1177 :: 		
0x1BCC	0x00E806F6  JMPC	R30, S, #1, label4
;__Lib_MathDouble.c, 1179 :: 		
0x1BD0	0x4452C018  ASHL.L	R5, R5, #1
;__Lib_MathDouble.c, 1180 :: 		
0x1BD4	0x4473FFF0  ADD.L	R7, R7, #-1
;__Lib_MathDouble.c, 1182 :: 		
label4:
;__Lib_MathDouble.c, 1184 :: 		
0x1BD8	0x44C4F820  ADD.L	R12, R9, #-126
;__Lib_MathDouble.c, 1185 :: 		
0x1BDC	0x447380C0  ADD.L	R7, R7, R12
;__Lib_MathDouble.c, 1186 :: 		
0x1BE0	0x44C3FFF0  ADD.L	R12, R7, #-1
;__Lib_MathDouble.c, 1188 :: 		
0x1BE4	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1189 :: 		
0x1BE8	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1190 :: 		
0x1BEC	0x006006FD  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 1191 :: 		
0x1BF0	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1192 :: 		
label_3:
;__Lib_MathDouble.c, 1194 :: 		
0x1BF4	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1195 :: 		
0x1BF8	0x0028074B  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 1197 :: 		
label17:
;__Lib_MathDouble.c, 1199 :: 		
0x1BFC	0x4452C800  ADD.L	R5, R5, #128
;__Lib_MathDouble.c, 1201 :: 		
0x1C00	0x5DE2C802  CMP.L	R5, #128
;__Lib_MathDouble.c, 1202 :: 		
0x1C04	0x64C00000  LDK.L	R12, #0
;__Lib_MathDouble.c, 1203 :: 		
0x1C08	0x00600704  JMPC	R30, C, #0, label_4
;__Lib_MathDouble.c, 1204 :: 		
0x1C0C	0x64C00001  LDK.L	R12, #1
;__Lib_MathDouble.c, 1205 :: 		
label_4:
;__Lib_MathDouble.c, 1207 :: 		
0x1C10	0x447380C0  ADD.L	R7, R7, R12
;__Lib_MathDouble.c, 1208 :: 		
0x1C14	0x44C2C089  LSHR.L	R12, R5, #8
;__Lib_MathDouble.c, 1209 :: 		
0x1C18	0x44C64014  AND.L	R12, R12, #1
;__Lib_MathDouble.c, 1210 :: 		
0x1C1C	0x445280C2  SUB.L	R5, R5, R12
;__Lib_MathDouble.c, 1211 :: 		
0x1C20	0x4452C018  ASHL.L	R5, R5, #1
;__Lib_MathDouble.c, 1212 :: 		
0x1C24	0x4452C099  LSHR.L	R5, R5, #9
;__Lib_MathDouble.c, 1213 :: 		
0x1C28	0x44C3C178  ASHL.L	R12, R7, #23
;__Lib_MathDouble.c, 1214 :: 		
0x1C2C	0x445280C5  OR.L	R5, R5, R12
;__Lib_MathDouble.c, 1215 :: 		
0x1C30	0x442280A5  OR.L	R2, R5, R10
;__Lib_MathDouble.c, 1217 :: 		
label15:
;__Lib_MathDouble.c, 1219 :: 		
0x1C34	0x00300762  JMP	label_end
;__Lib_MathDouble.c, 1221 :: 		
label1:
;__Lib_MathDouble.c, 1223 :: 		
0x1C38	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1224 :: 		
0x1C3C	0x00200723  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 1226 :: 		
0x1C40	0x44528050  ADD.L	R5, R5, R5
;__Lib_MathDouble.c, 1228 :: 		
0x1C44	0x5DE28002  CMP.L	R5, R0
;__Lib_MathDouble.c, 1229 :: 		
0x1C48	0x0028071F  JMPC	R30, Z, #1, label7
;__Lib_MathDouble.c, 1232 :: 		
0x1C4C	0x64B00020  LDK.L	R11, #32
;__Lib_MathDouble.c, 1233 :: 		
0x1C50	0x5DE2C002  CMP.L	R5, #0
;__Lib_MathDouble.c, 1234 :: 		
0x1C54	0x0028071C  JMPC	R30, Z, #1, label_6
;__Lib_MathDouble.c, 1236 :: 		
0x1C58	0x64BFFFFF  LDK.L	R11, #-1
;__Lib_MathDouble.c, 1237 :: 		
0x1C5C	0x4592C000  MOVE.L	R25, R5
;__Lib_MathDouble.c, 1239 :: 		
label_5:
;__Lib_MathDouble.c, 1240 :: 		
0x1C60	0x44B5C010  ADD.L	R11, R11, #1
;__Lib_MathDouble.c, 1242 :: 		
0x1C64	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1243 :: 		
0x1C68	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1244 :: 		
0x1C6C	0x00E00718  JMPC	R30, S, #0, label_5
;__Lib_MathDouble.c, 1245 :: 		
label_6:
;__Lib_MathDouble.c, 1247 :: 		
0x1C70	0x447380B2  SUB.L	R7, R7, R11
;__Lib_MathDouble.c, 1248 :: 		
0x1C74	0x445280B8  ASHL.L	R5, R5, R11
;__Lib_MathDouble.c, 1249 :: 		
0x1C78	0x003006E4  JMP	label8
;__Lib_MathDouble.c, 1251 :: 		
label7:
;__Lib_MathDouble.c, 1253 :: 		
0x1C7C	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1255 :: 		
0x1C80	0x5DE480F2  CMP.L	R9, R15
;__Lib_MathDouble.c, 1256 :: 		
0x1C84	0x00280748  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 1258 :: 		
0x1C88	0x0030073F  JMP	label10
;__Lib_MathDouble.c, 1260 :: 		
label6:
;__Lib_MathDouble.c, 1262 :: 		
0x1C8C	0x44C28050  ADD.L	R12, R5, R5
;__Lib_MathDouble.c, 1264 :: 		
0x1C90	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1265 :: 		
0x1C94	0x00200748  JMPC	R30, Z, #0, label9
;__Lib_MathDouble.c, 1267 :: 		
0x1C98	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1268 :: 		
0x1C9C	0x0020072B  JMPC	R30, Z, #0, label11
;__Lib_MathDouble.c, 1270 :: 		
0x1CA0	0x44C40080  ADD.L	R12, R8, R8
;__Lib_MathDouble.c, 1272 :: 		
0x1CA4	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1273 :: 		
0x1CA8	0x00280748  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 1275 :: 		
label11:
;__Lib_MathDouble.c, 1277 :: 		
0x1CAC	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1279 :: 		
0x1CB0	0x5DE480F2  CMP.L	R9, R15
;__Lib_MathDouble.c, 1280 :: 		
0x1CB4	0x00200744  JMPC	R30, Z, #0, label12
;__Lib_MathDouble.c, 1282 :: 		
label2:
;__Lib_MathDouble.c, 1284 :: 		
0x1CB8	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1285 :: 		
0x1CBC	0x00200741  JMPC	R30, Z, #0, label13
;__Lib_MathDouble.c, 1287 :: 		
0x1CC0	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 1289 :: 		
0x1CC4	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1290 :: 		
0x1CC8	0x0028073F  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 1293 :: 		
0x1CCC	0x64B00020  LDK.L	R11, #32
;__Lib_MathDouble.c, 1294 :: 		
0x1CD0	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 1295 :: 		
0x1CD4	0x0028073C  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 1297 :: 		
0x1CD8	0x64BFFFFF  LDK.L	R11, #-1
;__Lib_MathDouble.c, 1298 :: 		
0x1CDC	0x45944000  MOVE.L	R25, R8
;__Lib_MathDouble.c, 1300 :: 		
label_7:
;__Lib_MathDouble.c, 1301 :: 		
0x1CE0	0x44B5C010  ADD.L	R11, R11, #1
;__Lib_MathDouble.c, 1303 :: 		
0x1CE4	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1304 :: 		
0x1CE8	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1305 :: 		
0x1CEC	0x00E00738  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 1306 :: 		
label_8:
;__Lib_MathDouble.c, 1308 :: 		
0x1CF0	0x449480B2  SUB.L	R9, R9, R11
;__Lib_MathDouble.c, 1309 :: 		
0x1CF4	0x448400B8  ASHL.L	R8, R8, R11
;__Lib_MathDouble.c, 1310 :: 		
0x1CF8	0x003006EB  JMP	label14
;__Lib_MathDouble.c, 1312 :: 		
label10:
;__Lib_MathDouble.c, 1314 :: 		
0x1CFC	0x442000A5  OR.L	R2, R0, R10
;__Lib_MathDouble.c, 1315 :: 		
0x1D00	0x0030070D  JMP	label15
;__Lib_MathDouble.c, 1317 :: 		
label13:
;__Lib_MathDouble.c, 1319 :: 		
0x1D04	0x44C40080  ADD.L	R12, R8, R8
;__Lib_MathDouble.c, 1321 :: 		
0x1D08	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1322 :: 		
0x1D0C	0x00200748  JMPC	R30, Z, #0, label9
;__Lib_MathDouble.c, 1324 :: 		
label12:
;__Lib_MathDouble.c, 1326 :: 		
0x1D10	0x64F07F80  LDK.L	R15, #32640
;__Lib_MathDouble.c, 1327 :: 		
0x1D14	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1329 :: 		
0x1D18	0x442500F5  OR.L	R2, R10, R15
;__Lib_MathDouble.c, 1330 :: 		
0x1D1C	0x0030070D  JMP	label15
;__Lib_MathDouble.c, 1332 :: 		
label9:
;__Lib_MathDouble.c, 1334 :: 		
0x1D20	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1335 :: 		
0x1D24	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1337 :: 		
0x1D28	0x0030070D  JMP	label15
;__Lib_MathDouble.c, 1339 :: 		
label5:
;__Lib_MathDouble.c, 1341 :: 		
0x1D2C	0x5DE3C002  CMP.L	R7, #0
;__Lib_MathDouble.c, 1342 :: 		
0x1D30	0x01680744  JMPC	R30, GT, #1, label12
;__Lib_MathDouble.c, 1344 :: 		
0x1D34	0x44B04010  ADD.L	R11, R0, #1
;__Lib_MathDouble.c, 1345 :: 		
0x1D38	0x44B58072  SUB.L	R11, R11, R7
;__Lib_MathDouble.c, 1347 :: 		
0x1D3C	0x5DE5C202  CMP.L	R11, #32
;__Lib_MathDouble.c, 1348 :: 		
0x1D40	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1349 :: 		
0x1D44	0x00600753  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 1350 :: 		
0x1D48	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1351 :: 		
label_9:
;__Lib_MathDouble.c, 1353 :: 		
0x1D4C	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1354 :: 		
0x1D50	0x0028073F  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 1356 :: 		
0x1D54	0x44C04200  ADD.L	R12, R0, #32
;__Lib_MathDouble.c, 1357 :: 		
0x1D58	0x44C600B2  SUB.L	R12, R12, R11
;__Lib_MathDouble.c, 1358 :: 		
0x1D5C	0x447280C8  ASHL.L	R7, R5, R12
;__Lib_MathDouble.c, 1359 :: 		
0x1D60	0x445280B9  LSHR.L	R5, R5, R11
;__Lib_MathDouble.c, 1361 :: 		
0x1D64	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1362 :: 		
0x1D68	0x0028075C  JMPC	R30, Z, #1, label16
;__Lib_MathDouble.c, 1364 :: 		
0x1D6C	0x4452C025  OR.L	R5, R5, #2
;__Lib_MathDouble.c, 1366 :: 		
label16:
;__Lib_MathDouble.c, 1368 :: 		
0x1D70	0x44704000  ADD.L	R7, R0, #0
;__Lib_MathDouble.c, 1369 :: 		
0x1D74	0x44C2C800  ADD.L	R12, R5, #128
;__Lib_MathDouble.c, 1371 :: 		
0x1D78	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 1372 :: 		
0x1D7C	0x012806FF  JMPC	R30, GTE, #1, label17
;__Lib_MathDouble.c, 1374 :: 		
0x1D80	0x44704010  ADD.L	R7, R0, #1
;__Lib_MathDouble.c, 1375 :: 		
0x1D84	0x003006FF  JMP	label17
;__Lib_MathDouble.c, 1377 :: 		
label_end:
;__Lib_MathDouble.c, 1379 :: 		
0x1D88	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1382 :: 		
L_end__Mul_FP:
0x1D8C	0xA0000000  RETURN	
; end of __Mul_FP
__Unsigned16IntToFloat:
;__Lib_MathDouble.c, 645 :: 		
;__Lib_MathDouble.c, 648 :: 		
0x2678	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 650 :: 		
0x267C	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 651 :: 		
0x2680	0x012809A8  JMPC	R30, GTE, #1, label_signed
;__Lib_MathDouble.c, 653 :: 		
0x2684	0x0034066D  CALL	__SignedIntegralToFLoat+0
;__Lib_MathDouble.c, 654 :: 		
0x2688	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 656 :: 		
0x268C	0x44410005  OR.L	R4, R2, R0
;__Lib_MathDouble.c, 658 :: 		
0x2690	0x64504780  LDK.L	R5, #18304
;__Lib_MathDouble.c, 659 :: 		
0x2694	0x4452C108  ASHL.L	R5, R5, #16
;__Lib_MathDouble.c, 661 :: 		
0x2698	0x00340764  CALL	__Lib_MathDouble__UnsignedIntegralToFloat+0
;__Lib_MathDouble.c, 662 :: 		
0x269C	0x003009AA  JMP	label_end
;__Lib_MathDouble.c, 664 :: 		
label_signed:
;__Lib_MathDouble.c, 666 :: 		
0x26A0	0x0034066D  CALL	__SignedIntegralToFLoat+0
;__Lib_MathDouble.c, 667 :: 		
0x26A4	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 670 :: 		
label_end:
;__Lib_MathDouble.c, 672 :: 		
0x26A8	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 674 :: 		
L_end__Unsigned16IntToFloat:
0x26AC	0xA0000000  RETURN	
; end of __Unsigned16IntToFloat
__SignedIntegralToFLoat:
;__Lib_MathDouble.c, 166 :: 		
;__Lib_MathDouble.c, 169 :: 		
0x19B4	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 171 :: 		
0x19B8	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 172 :: 		
0x19BC	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 174 :: 		
0x19C0	0x44620034  AND.L	R6, R4, R3
;__Lib_MathDouble.c, 176 :: 		
0x19C4	0x5DE20002  CMP.L	R4, R0
;__Lib_MathDouble.c, 177 :: 		
0x19C8	0x0028068F  JMPC	R30, Z, #1, label_end
;__Lib_MathDouble.c, 179 :: 		
0x19CC	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 180 :: 		
0x19D0	0x01280676  JMPC	R30, GTE, #1, label1
;__Lib_MathDouble.c, 182 :: 		
0x19D4	0x44400042  SUB.L	R4, R0, R4
;__Lib_MathDouble.c, 184 :: 		
label1:
;__Lib_MathDouble.c, 186 :: 		
0x19D8	0x445049E0  ADD.L	R5, R0, #158
;__Lib_MathDouble.c, 189 :: 		
0x19DC	0x64700020  LDK.L	R7, #32
;__Lib_MathDouble.c, 190 :: 		
0x19E0	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 191 :: 		
0x19E4	0x00280680  JMPC	R30, Z, #1, label_2
;__Lib_MathDouble.c, 193 :: 		
0x19E8	0x647FFFFF  LDK.L	R7, #-1
;__Lib_MathDouble.c, 194 :: 		
0x19EC	0x44824000  MOVE.L	R8, R4
;__Lib_MathDouble.c, 196 :: 		
label_1:
;__Lib_MathDouble.c, 197 :: 		
0x19F0	0x4473C010  ADD.L	R7, R7, #1
;__Lib_MathDouble.c, 199 :: 		
0x19F4	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 200 :: 		
0x19F8	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 201 :: 		
0x19FC	0x00E0067C  JMPC	R30, S, #0, label_1
;__Lib_MathDouble.c, 202 :: 		
label_2:
;__Lib_MathDouble.c, 204 :: 		
0x1A00	0x44528072  SUB.L	R5, R5, R7
;__Lib_MathDouble.c, 205 :: 		
0x1A04	0x44420078  ASHL.L	R4, R4, R7
;__Lib_MathDouble.c, 206 :: 		
0x1A08	0x44424800  ADD.L	R4, R4, #128
;__Lib_MathDouble.c, 208 :: 		
0x1A0C	0x5DE24802  CMP.L	R4, #128
;__Lib_MathDouble.c, 209 :: 		
0x1A10	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 210 :: 		
0x1A14	0x00600687  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 211 :: 		
0x1A18	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 212 :: 		
label_3:
;__Lib_MathDouble.c, 214 :: 		
0x1A1C	0x44528080  ADD.L	R5, R5, R8
;__Lib_MathDouble.c, 215 :: 		
0x1A20	0x4482408A  ASHR.L	R8, R4, #8
;__Lib_MathDouble.c, 216 :: 		
0x1A24	0x44844014  AND.L	R8, R8, #1
;__Lib_MathDouble.c, 217 :: 		
0x1A28	0x44420082  SUB.L	R4, R4, R8
;__Lib_MathDouble.c, 218 :: 		
0x1A2C	0x44424018  ASHL.L	R4, R4, #1
;__Lib_MathDouble.c, 219 :: 		
0x1A30	0x44424099  LSHR.L	R4, R4, #9
;__Lib_MathDouble.c, 220 :: 		
0x1A34	0x4482C178  ASHL.L	R8, R5, #23
;__Lib_MathDouble.c, 221 :: 		
0x1A38	0x44420085  OR.L	R4, R4, R8
;__Lib_MathDouble.c, 223 :: 		
label_end:
;__Lib_MathDouble.c, 225 :: 		
0x1A3C	0x44220065  OR.L	R2, R4, R6
;__Lib_MathDouble.c, 227 :: 		
0x1A40	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 230 :: 		
L_end__SignedIntegralToFLoat:
0x1A44	0xA0000000  RETURN	
; end of __SignedIntegralToFLoat
__Lib_MathDouble__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 236 :: 		
;__Lib_MathDouble.c, 239 :: 		
0x1D90	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 241 :: 		
0x1D94	0x44924179  LSHR.L	R9, R4, #23
;__Lib_MathDouble.c, 242 :: 		
0x1D98	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 243 :: 		
0x1D9C	0x44B2C179  LSHR.L	R11, R5, #23
;__Lib_MathDouble.c, 244 :: 		
0x1DA0	0x44B5CFF4  AND.L	R11, R11, #255
;__Lib_MathDouble.c, 246 :: 		
0x1DA4	0x64708000  LDK.L	R7, #32768
;__Lib_MathDouble.c, 247 :: 		
0x1DA8	0x4473C108  ASHL.L	R7, R7, #16
;__Lib_MathDouble.c, 249 :: 		
0x1DAC	0x44824088  ASHL.L	R8, R4, #8
;__Lib_MathDouble.c, 250 :: 		
0x1DB0	0x44840075  OR.L	R8, R8, R7
;__Lib_MathDouble.c, 251 :: 		
0x1DB4	0x44A2C088  ASHL.L	R10, R5, #8
;__Lib_MathDouble.c, 252 :: 		
0x1DB8	0x44A50075  OR.L	R10, R10, R7
;__Lib_MathDouble.c, 253 :: 		
0x1DBC	0x44D4FFF0  ADD.L	R13, R9, #-1
;__Lib_MathDouble.c, 255 :: 		
0x1DC0	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 256 :: 		
0x1DC4	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 257 :: 		
0x1DC8	0x00600774  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 258 :: 		
0x1DCC	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 259 :: 		
label_1:
;__Lib_MathDouble.c, 261 :: 		
0x1DD0	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 262 :: 		
0x1DD4	0x002807F5  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 264 :: 		
label18:
;__Lib_MathDouble.c, 266 :: 		
0x1DD8	0x44D5FFF0  ADD.L	R13, R11, #-1
;__Lib_MathDouble.c, 268 :: 		
0x1DDC	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 269 :: 		
0x1DE0	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 270 :: 		
0x1DE4	0x0060077B  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 271 :: 		
0x1DE8	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 272 :: 		
label_2:
;__Lib_MathDouble.c, 274 :: 		
0x1DEC	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 275 :: 		
0x1DF0	0x00280817  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 277 :: 		
label23:
;__Lib_MathDouble.c, 279 :: 		
0x1DF4	0x44C480B2  SUB.L	R12, R9, R11
;__Lib_MathDouble.c, 281 :: 		
0x1DF8	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 282 :: 		
0x1DFC	0x00E8078F  JMPC	R30, S, #1, label3
;__Lib_MathDouble.c, 284 :: 		
0x1E00	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 285 :: 		
0x1E04	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 286 :: 		
0x1E08	0x01280784  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 287 :: 		
0x1E0C	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 288 :: 		
label_3:
;__Lib_MathDouble.c, 290 :: 		
0x1E10	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 291 :: 		
0x1E14	0x00200788  JMPC	R30, Z, #0, label4
;__Lib_MathDouble.c, 293 :: 		
0x1E18	0x0030079F  JMP	label5
;__Lib_MathDouble.c, 294 :: 		
0x1E1C	0x44A04020  ADD.L	R10, R0, #2
;__Lib_MathDouble.c, 296 :: 		
label4:
;__Lib_MathDouble.c, 298 :: 		
0x1E20	0x446000A5  OR.L	R6, R0, R10
;__Lib_MathDouble.c, 299 :: 		
0x1E24	0x44A500C9  LSHR.L	R10, R10, R12
;__Lib_MathDouble.c, 300 :: 		
0x1E28	0x44D500C8  ASHL.L	R13, R10, R12
;__Lib_MathDouble.c, 302 :: 		
0x1E2C	0x5DE68062  CMP.L	R13, R6
;__Lib_MathDouble.c, 303 :: 		
0x1E30	0x0028079F  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 305 :: 		
0x1E34	0x44A54025  OR.L	R10, R10, #2
;__Lib_MathDouble.c, 306 :: 		
0x1E38	0x0030079F  JMP	label5
;__Lib_MathDouble.c, 308 :: 		
label3:
;__Lib_MathDouble.c, 310 :: 		
0x1E3C	0x449000B5  OR.L	R9, R0, R11
;__Lib_MathDouble.c, 311 :: 		
0x1E40	0x44C000C2  SUB.L	R12, R0, R12
;__Lib_MathDouble.c, 313 :: 		
0x1E44	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 314 :: 		
0x1E48	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 315 :: 		
0x1E4C	0x01280795  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 316 :: 		
0x1E50	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 317 :: 		
label_4:
;__Lib_MathDouble.c, 319 :: 		
0x1E54	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 320 :: 		
0x1E58	0x00200799  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 322 :: 		
0x1E5C	0x44804020  ADD.L	R8, R0, #2
;__Lib_MathDouble.c, 323 :: 		
0x1E60	0x0030079F  JMP	label5
;__Lib_MathDouble.c, 325 :: 		
label6:
;__Lib_MathDouble.c, 327 :: 		
0x1E64	0x44600085  OR.L	R6, R0, R8
;__Lib_MathDouble.c, 328 :: 		
0x1E68	0x448400C9  LSHR.L	R8, R8, R12
;__Lib_MathDouble.c, 329 :: 		
0x1E6C	0x44D400C8  ASHL.L	R13, R8, R12
;__Lib_MathDouble.c, 331 :: 		
0x1E70	0x5DE68062  CMP.L	R13, R6
;__Lib_MathDouble.c, 332 :: 		
0x1E74	0x0028079F  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 334 :: 		
0x1E78	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 336 :: 		
label5:
;__Lib_MathDouble.c, 338 :: 		
0x1E7C	0x44C20074  AND.L	R12, R4, R7
;__Lib_MathDouble.c, 339 :: 		
0x1E80	0x44D60056  XOR.L	R13, R12, R5
;__Lib_MathDouble.c, 341 :: 		
0x1E84	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 342 :: 		
0x1E88	0x00E807B5  JMPC	R30, S, #1, label7
;__Lib_MathDouble.c, 344 :: 		
0x1E8C	0x448400A0  ADD.L	R8, R8, R10
;__Lib_MathDouble.c, 346 :: 		
0x1E90	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 347 :: 		
0x1E94	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 348 :: 		
0x1E98	0x006007A8  JMPC	R30, C, #0, label_5
;__Lib_MathDouble.c, 349 :: 		
0x1E9C	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 350 :: 		
label_5:
;__Lib_MathDouble.c, 352 :: 		
0x1EA0	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 353 :: 		
0x1EA4	0x002807CC  JMPC	R30, Z, #1, label8
;__Lib_MathDouble.c, 355 :: 		
0x1EA8	0x44D44014  AND.L	R13, R8, #1
;__Lib_MathDouble.c, 357 :: 		
0x1EAC	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 358 :: 		
0x1EB0	0x002807AE  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 360 :: 		
0x1EB4	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 362 :: 		
label9:
;__Lib_MathDouble.c, 364 :: 		
0x1EB8	0x44844019  LSHR.L	R8, R8, #1
;__Lib_MathDouble.c, 365 :: 		
0x1EBC	0x4494C010  ADD.L	R9, R9, #1
;__Lib_MathDouble.c, 366 :: 		
0x1EC0	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 368 :: 		
0x1EC4	0x5DE48032  CMP.L	R9, R3
;__Lib_MathDouble.c, 369 :: 		
0x1EC8	0x002007CC  JMPC	R30, Z, #0, label8
;__Lib_MathDouble.c, 371 :: 		
0x1ECC	0x44804000  ADD.L	R8, R0, #0
;__Lib_MathDouble.c, 372 :: 		
0x1ED0	0x003007CC  JMP	label8
;__Lib_MathDouble.c, 374 :: 		
label7:
;__Lib_MathDouble.c, 376 :: 		
0x1ED4	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 377 :: 		
0x1ED8	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 378 :: 		
0x1EDC	0x006007B9  JMPC	R30, C, #0, label_6
;__Lib_MathDouble.c, 379 :: 		
0x1EE0	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 380 :: 		
label_6:
;__Lib_MathDouble.c, 382 :: 		
0x1EE4	0x448400A2  SUB.L	R8, R8, R10
;__Lib_MathDouble.c, 384 :: 		
0x1EE8	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 385 :: 		
0x1EEC	0x002807BF  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 387 :: 		
0x1EF0	0x44800082  SUB.L	R8, R0, R8
;__Lib_MathDouble.c, 388 :: 		
0x1EF4	0x44C60076  XOR.L	R12, R12, R7
;__Lib_MathDouble.c, 390 :: 		
0x1EF8	0x003007C1  JMP	label11
;__Lib_MathDouble.c, 392 :: 		
label10:
;__Lib_MathDouble.c, 394 :: 		
0x1EFC	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 395 :: 		
0x1F00	0x0028082F  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 397 :: 		
label11:
;__Lib_MathDouble.c, 400 :: 		
0x1F04	0x64600020  LDK.L	R6, #32
;__Lib_MathDouble.c, 401 :: 		
0x1F08	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 402 :: 		
0x1F0C	0x002807CA  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 404 :: 		
0x1F10	0x646FFFFF  LDK.L	R6, #-1
;__Lib_MathDouble.c, 405 :: 		
0x1F14	0x44944000  MOVE.L	R9, R8
;__Lib_MathDouble.c, 407 :: 		
label_7:
;__Lib_MathDouble.c, 408 :: 		
0x1F18	0x44634010  ADD.L	R6, R6, #1
;__Lib_MathDouble.c, 410 :: 		
0x1F1C	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 411 :: 		
0x1F20	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 412 :: 		
0x1F24	0x00E007C6  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 413 :: 		
label_8:
;__Lib_MathDouble.c, 415 :: 		
0x1F28	0x44948062  SUB.L	R9, R9, R6
;__Lib_MathDouble.c, 416 :: 		
0x1F2C	0x44840068  ASHL.L	R8, R8, R6
;__Lib_MathDouble.c, 418 :: 		
label8:
;__Lib_MathDouble.c, 420 :: 		
0x1F30	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 421 :: 		
0x1F34	0x016007DD  JMPC	R30, GT, #0, label13
;__Lib_MathDouble.c, 423 :: 		
label15:
;__Lib_MathDouble.c, 425 :: 		
0x1F38	0x44844800  ADD.L	R8, R8, #128
;__Lib_MathDouble.c, 427 :: 		
0x1F3C	0x5DE44802  CMP.L	R8, #128
;__Lib_MathDouble.c, 428 :: 		
0x1F40	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 429 :: 		
0x1F44	0x006007D3  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 430 :: 		
0x1F48	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 431 :: 		
label_9:
;__Lib_MathDouble.c, 433 :: 		
0x1F4C	0x449480D0  ADD.L	R9, R9, R13
;__Lib_MathDouble.c, 434 :: 		
0x1F50	0x44D44089  LSHR.L	R13, R8, #8
;__Lib_MathDouble.c, 435 :: 		
0x1F54	0x44D6C014  AND.L	R13, R13, #1
;__Lib_MathDouble.c, 436 :: 		
0x1F58	0x448400D2  SUB.L	R8, R8, R13
;__Lib_MathDouble.c, 437 :: 		
0x1F5C	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 438 :: 		
0x1F60	0x44844099  LSHR.L	R8, R8, #9
;__Lib_MathDouble.c, 439 :: 		
0x1F64	0x44D4C178  ASHL.L	R13, R9, #23
;__Lib_MathDouble.c, 440 :: 		
0x1F68	0x448400D5  OR.L	R8, R8, R13
;__Lib_MathDouble.c, 441 :: 		
0x1F6C	0x442400C5  OR.L	R2, R8, R12
;__Lib_MathDouble.c, 442 :: 		
0x1F70	0x00300833  JMP	label_end
;__Lib_MathDouble.c, 444 :: 		
label13:
;__Lib_MathDouble.c, 446 :: 		
0x1F74	0x44604010  ADD.L	R6, R0, #1
;__Lib_MathDouble.c, 447 :: 		
0x1F78	0x44630092  SUB.L	R6, R6, R9
;__Lib_MathDouble.c, 449 :: 		
0x1F7C	0x5DE34202  CMP.L	R6, #32
;__Lib_MathDouble.c, 450 :: 		
0x1F80	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 451 :: 		
0x1F84	0x006007E3  JMPC	R30, C, #0, label_10
;__Lib_MathDouble.c, 452 :: 		
0x1F88	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 453 :: 		
label_10:
;__Lib_MathDouble.c, 455 :: 		
0x1F8C	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 456 :: 		
0x1F90	0x0028082F  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 458 :: 		
0x1F94	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 459 :: 		
0x1F98	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 461 :: 		
0x1F9C	0x44840035  OR.L	R8, R8, R3
;__Lib_MathDouble.c, 462 :: 		
0x1FA0	0x44D04200  ADD.L	R13, R0, #32
;__Lib_MathDouble.c, 463 :: 		
0x1FA4	0x44D68062  SUB.L	R13, R13, R6
;__Lib_MathDouble.c, 464 :: 		
0x1FA8	0x449400D8  ASHL.L	R9, R8, R13
;__Lib_MathDouble.c, 465 :: 		
0x1FAC	0x44840069  LSHR.L	R8, R8, R6
;__Lib_MathDouble.c, 467 :: 		
0x1FB0	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 468 :: 		
0x1FB4	0x002807EF  JMPC	R30, Z, #1, label14
;__Lib_MathDouble.c, 470 :: 		
0x1FB8	0x44844015  OR.L	R8, R8, #1
;__Lib_MathDouble.c, 472 :: 		
label14:
;__Lib_MathDouble.c, 474 :: 		
0x1FBC	0x44904000  ADD.L	R9, R0, #0
;__Lib_MathDouble.c, 475 :: 		
0x1FC0	0x44D44800  ADD.L	R13, R8, #128
;__Lib_MathDouble.c, 477 :: 		
0x1FC4	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 478 :: 		
0x1FC8	0x012807CE  JMPC	R30, GTE, #1, label15
;__Lib_MathDouble.c, 480 :: 		
0x1FCC	0x44904010  ADD.L	R9, R0, #1
;__Lib_MathDouble.c, 481 :: 		
0x1FD0	0x003007CE  JMP	label15
;__Lib_MathDouble.c, 483 :: 		
label1:
;__Lib_MathDouble.c, 485 :: 		
0x1FD4	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 486 :: 		
0x1FD8	0x0020080D  JMPC	R30, Z, #0, label16
;__Lib_MathDouble.c, 488 :: 		
0x1FDC	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 490 :: 		
0x1FE0	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 491 :: 		
0x1FE4	0x00280806  JMPC	R30, Z, #1, label17
;__Lib_MathDouble.c, 494 :: 		
0x1FE8	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 495 :: 		
0x1FEC	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 496 :: 		
0x1FF0	0x00280803  JMPC	R30, Z, #1, label_12
;__Lib_MathDouble.c, 497 :: 		
0x1FF4	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 498 :: 		
0x1FF8	0x44944000  MOVE.L	R9, R8
;__Lib_MathDouble.c, 499 :: 		
label_11:
;__Lib_MathDouble.c, 500 :: 		
0x1FFC	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 501 :: 		
0x2000	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 502 :: 		
0x2004	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 503 :: 		
0x2008	0x00E007FF  JMPC	R30, S, #0, label_11
;__Lib_MathDouble.c, 504 :: 		
label_12:
;__Lib_MathDouble.c, 506 :: 		
0x200C	0x449480C2  SUB.L	R9, R9, R12
;__Lib_MathDouble.c, 507 :: 		
0x2010	0x448400C8  ASHL.L	R8, R8, R12
;__Lib_MathDouble.c, 508 :: 		
0x2014	0x00300776  JMP	label18
;__Lib_MathDouble.c, 510 :: 		
label17:
;__Lib_MathDouble.c, 512 :: 		
0x2018	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 514 :: 		
0x201C	0x5DE58032  CMP.L	R11, R3
;__Lib_MathDouble.c, 515 :: 		
0x2020	0x00280817  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 517 :: 		
0x2024	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 518 :: 		
0x2028	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 520 :: 		
0x202C	0x5DE28032  CMP.L	R5, R3
;__Lib_MathDouble.c, 521 :: 		
0x2030	0x0020082B  JMPC	R30, Z, #0, label19
;__Lib_MathDouble.c, 523 :: 		
label16:
;__Lib_MathDouble.c, 525 :: 		
0x2034	0x44D40080  ADD.L	R13, R8, R8
;__Lib_MathDouble.c, 527 :: 		
0x2038	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 528 :: 		
0x203C	0x00200831  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 530 :: 		
0x2040	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 532 :: 		
0x2044	0x5DE58032  CMP.L	R11, R3
;__Lib_MathDouble.c, 533 :: 		
0x2048	0x0020082D  JMPC	R30, Z, #0, label21
;__Lib_MathDouble.c, 535 :: 		
0x204C	0x44D20056  XOR.L	R13, R4, R5
;__Lib_MathDouble.c, 537 :: 		
0x2050	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 538 :: 		
0x2054	0x00E80831  JMPC	R30, S, #1, label20
;__Lib_MathDouble.c, 540 :: 		
0x2058	0x0030082B  JMP	label19
;__Lib_MathDouble.c, 542 :: 		
label2:
;__Lib_MathDouble.c, 544 :: 		
0x205C	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 545 :: 		
0x2060	0x00200828  JMPC	R30, Z, #0, label22
;__Lib_MathDouble.c, 547 :: 		
0x2064	0x44A500A0  ADD.L	R10, R10, R10
;__Lib_MathDouble.c, 549 :: 		
0x2068	0x5DE50002  CMP.L	R10, R0
;__Lib_MathDouble.c, 550 :: 		
0x206C	0x0028082D  JMPC	R30, Z, #1, label21
;__Lib_MathDouble.c, 553 :: 		
0x2070	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 554 :: 		
0x2074	0x5DE54002  CMP.L	R10, #0
;__Lib_MathDouble.c, 555 :: 		
0x2078	0x00280825  JMPC	R30, Z, #1, label_14
;__Lib_MathDouble.c, 557 :: 		
0x207C	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 558 :: 		
0x2080	0x44954000  MOVE.L	R9, R10
;__Lib_MathDouble.c, 560 :: 		
label_13:
;__Lib_MathDouble.c, 561 :: 		
0x2084	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 563 :: 		
0x2088	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 564 :: 		
0x208C	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 565 :: 		
0x2090	0x00E00821  JMPC	R30, S, #0, label_13
;__Lib_MathDouble.c, 566 :: 		
label_14:
;__Lib_MathDouble.c, 568 :: 		
0x2094	0x44B580C2  SUB.L	R11, R11, R12
;__Lib_MathDouble.c, 569 :: 		
0x2098	0x44A500C8  ASHL.L	R10, R10, R12
;__Lib_MathDouble.c, 570 :: 		
0x209C	0x0030077D  JMP	label23
;__Lib_MathDouble.c, 572 :: 		
label22:
;__Lib_MathDouble.c, 574 :: 		
0x20A0	0x44D500A0  ADD.L	R13, R10, R10
;__Lib_MathDouble.c, 576 :: 		
0x20A4	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 577 :: 		
0x20A8	0x00200831  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 579 :: 		
label19:
;__Lib_MathDouble.c, 581 :: 		
0x20AC	0x44200055  OR.L	R2, R0, R5
;__Lib_MathDouble.c, 582 :: 		
0x20B0	0x00300833  JMP	label_end
;__Lib_MathDouble.c, 584 :: 		
label21:
;__Lib_MathDouble.c, 586 :: 		
0x20B4	0x44200045  OR.L	R2, R0, R4
;__Lib_MathDouble.c, 587 :: 		
0x20B8	0x00300833  JMP	label_end
;__Lib_MathDouble.c, 589 :: 		
label12:
;__Lib_MathDouble.c, 591 :: 		
0x20BC	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 592 :: 		
0x20C0	0x00300833  JMP	label_end
;__Lib_MathDouble.c, 594 :: 		
label20:
;__Lib_MathDouble.c, 596 :: 		
0x20C4	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 597 :: 		
0x20C8	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 599 :: 		
label_end:
;__Lib_MathDouble.c, 602 :: 		
L_end__UnsignedIntegralToFloat:
0x20CC	0xA0000000  RETURN	
; end of __Lib_MathDouble__UnsignedIntegralToFloat
___CC2DB:
;__Lib_System.c, 4 :: 		
;__Lib_System.c, 6 :: 		
L_loopCC2DB:
;__Lib_System.c, 7 :: 		
0x280C	0xC99E0000  LPMI.B	R25, R28, #0
;__Lib_System.c, 8 :: 		
0x2810	0xB1BC8000  STI.B	R27, #0, R25
;__Lib_System.c, 9 :: 		
0x2814	0x45CE4010  ADD.L	R28, R28, #1
;__Lib_System.c, 10 :: 		
0x2818	0x45BDC010  ADD.L	R27, R27, #1
;__Lib_System.c, 11 :: 		
0x281C	0x5DED81A2  CMP.L	R27, R26
;__Lib_System.c, 12 :: 		
0x2820	0x00200A03  JMPC	R30, Z, #0, L_loopCC2DB
;__Lib_System.c, 14 :: 		
L_end___CC2DB:
0x2824	0xA0000000  RETURN	
; end of ___CC2DB
__Lib_System_InitialSetUpCLKPMC:
;__Lib_System.c, 43 :: 		
;__Lib_System.c, 48 :: 		
0x2980	0x6C000A63  LPM.L	R0, $+12
0x2984	0xBC000138  STA.L	___System_CLOCK_IN_KHZ+0, R0
;__Lib_System.c, 52 :: 		
L_end_InitialSetUpCLKPMC:
0x2988	0xA0000000  RETURN	
0x298C	0x000186A0  	#100000
; end of __Lib_System_InitialSetUpCLKPMC
___GenExcept:
;__Lib_System.c, 79 :: 		
;__Lib_System.c, 80 :: 		
L___GenExcept4:
0x2990	0x00300A64  JMP	L___GenExcept4
;__Lib_System.c, 81 :: 		
L_end___GenExcept:
0x2994	0xA0000000  RETURN	
; end of ___GenExcept
0x2AFC	0x65B00004  LDK.L	R27, #4
0x2B00	0x65A0003F  LDK.L	R26, #63
0x2B04	0x65C02AB0  LDK.L	R28, #10928
0x2B08	0x00340A03  CALL	___CC2DB
0x2B0C	0x65B00040  LDK.L	R27, #64
0x2B10	0x65A000F8  LDK.L	R26, #248
0x2B14	0x65C02998  LDK.L	R28, #10648
0x2B18	0x00340A03  CALL	___CC2DB
0x2B1C	0xA0000000  RETURN	
0x2B20	0x64000004  LDK.L	R0, #4
0x2B24	0x64100000  LDK.L	R1, #0
0x2B28	0xF000D547  MEMSET.B	R0, R1, #340
0x2B2C	0xA0000000  RETURN	
_UART_Interrupt:
;Click_UART1Wire_FT90x.c, 108 :: 		void UART_Interrupt() iv IVT_UART2_IRQ ics ICS_AUTO
;Click_UART1Wire_FT90x.c, 110 :: 		if( UART2_LSR & ( 1 << DATA_RDY ) )
0x2914	0x84000000  PUSH.L	R0
0x2918	0x84008000  PUSH.L	R1
0x291C	0x84010000  PUSH.L	R2
0x2920	0x84018000  PUSH.L	R3
0x2924	0x84020000  PUSH.L	R4
0x2928	0x84028000  PUSH.L	R5
0x292C	0x84030000  PUSH.L	R6
0x2930	0x84038000  PUSH.L	R7
0x2934	0x840F0000  PUSH.L	R30
0x2938	0xC0010335  LDA.B	R0, UART2_LSR+0
0x293C	0x44004014  AND.L	R0, R0, #1
0x2940	0x59E04002  CMP.B	R0, #0
0x2944	0x00280A56  JMPC	R30, Z, #1, L_UART_Interrupt8
;Click_UART1Wire_FT90x.c, 112 :: 		readData = uart1wire_readByte();
0x2948	0x00340A3A  CALL	_uart1wire_readByte+0
0x294C	0xB80000FA  STA.B	_readData+0, R0
;Click_UART1Wire_FT90x.c, 113 :: 		uart1wire_storage(readData, 1);
0x2950	0x64100001  LDK.L	R1, #1
0x2954	0x003409C2  CALL	_uart1wire_storage+0
;Click_UART1Wire_FT90x.c, 114 :: 		}
L_UART_Interrupt8:
;Click_UART1Wire_FT90x.c, 115 :: 		}
L_end_UART_Interrupt:
0x2958	0x8DE00000  POP.L	R30
0x295C	0x8C700000  POP.L	R7
0x2960	0x8C600000  POP.L	R6
0x2964	0x8C500000  POP.L	R5
0x2968	0x8C400000  POP.L	R4
0x296C	0x8C300000  POP.L	R3
0x2970	0x8C200000  POP.L	R2
0x2974	0x8C100000  POP.L	R1
0x2978	0x8C000000  POP.L	R0
0x297C	0xA4000000  RETI	
; end of _UART_Interrupt
_uart1wire_readByte:
;__uart1wire_Driver.c, 81 :: 		uint8_t uart1wire_readByte()
;__uart1wire_Driver.c, 83 :: 		return hal_uartRead();
0x28E8	0x0034098C  CALL	__uart1wire_Driver_hal_uartRead+0
;__uart1wire_Driver.c, 84 :: 		}
L_end_uart1wire_readByte:
0x28EC	0xA0000000  RETURN	
; end of _uart1wire_readByte
__uart1wire_Driver_hal_uartRead:
;__hal_ft90x.c, 166 :: 		static uint8_t hal_uartRead()
;__hal_ft90x.c, 168 :: 		return ( uint8_t )fp_uartRead();
0x2630	0xC4600150  LDA.L	R6, __uart1wire_Driver_fp_uartRead+0
0x2634	0x08340060  CALLI	R6
;__hal_ft90x.c, 169 :: 		}
L_end_hal_uartRead:
0x2638	0xA0000000  RETURN	
; end of __uart1wire_Driver_hal_uartRead
_UART1_Read:
;__Lib_UART.c, 652 :: 		
;__Lib_UART.c, 654 :: 		
0x184C	0xC40000F0  LDA.L	R0, __Lib_UART_UART1+0
0x1850	0x00340571  CALL	__Lib_UART_UARTx_Read+0
;__Lib_UART.c, 655 :: 		
L_end_UART1_Read:
0x1854	0xA0000000  RETURN	
; end of _UART1_Read
__Lib_UART_UARTx_Read:
;__Lib_UART.c, 1866 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
0x15C4	0x44704000  MOVE.L	R7, R0
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 1870 :: 		
L___Lib_UART_UARTx_Read137:
;__Lib_UART.c, 1873 :: 		
; UARTx start address is: 28 (R7)
; UARTx end address is: 28 (R7)
0x15C8	0x00300573  JMP	L___Lib_UART_UARTx_Read139
L___Lib_UART_UARTx_Read172:
;__Lib_UART.c, 1877 :: 		
;__Lib_UART.c, 1873 :: 		
L___Lib_UART_UARTx_Read139:
;__Lib_UART.c, 1875 :: 		
; UARTx start address is: 28 (R7)
0x15CC	0x64100029  LDK.L	R1, #41
0x15D0	0x4403C000  MOVE.L	R0, R7
0x15D4	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
; tmpLSR start address is: 8 (R2)
0x15D8	0x4420500D  BEXTU.L	R2, R0, #256
;__Lib_UART.c, 1877 :: 		
0x15DC	0x441049F4  AND.L	R1, R0, #159
0x15E0	0x59E0C002  CMP.B	R1, #0
0x15E4	0x00280573  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read172
;__Lib_UART.c, 1879 :: 		
0x15E8	0x441149E4  AND.L	R1, R2, #158
; tmpLSR end address is: 8 (R2)
0x15EC	0x59E0C002  CMP.B	R1, #0
0x15F0	0x0020057E  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read142
;__Lib_UART.c, 1881 :: 		
0x15F4	0x0030057F  JMP	L___Lib_UART_UARTx_Read138
;__Lib_UART.c, 1882 :: 		
L___Lib_UART_UARTx_Read142:
;__Lib_UART.c, 1883 :: 		
0x15F8	0x00300572  JMP	L___Lib_UART_UARTx_Read137
L___Lib_UART_UARTx_Read138:
;__Lib_UART.c, 1885 :: 		
0x15FC	0x64100020  LDK.L	R1, #32
0x1600	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1604	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1886 :: 		
L_end_UARTx_Read:
0x1608	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART.c, 659 :: 		
;__Lib_UART.c, 661 :: 		
0x1840	0xC40000F0  LDA.L	R0, __Lib_UART_UART1+0
0x1844	0x00340557  CALL	__Lib_UART_UARTx_Data_Ready+0
;__Lib_UART.c, 662 :: 		
L_end_UART1_Data_Ready:
0x1848	0xA0000000  RETURN	
; end of _UART1_Data_Ready
__Lib_UART_UARTx_Data_Ready:
;__Lib_UART.c, 1892 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1897 :: 		
0x155C	0x64100029  LDK.L	R1, #41
; UARTx end address is: 0 (R0)
0x1560	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
; tmpLSR start address is: 8 (R2)
0x1564	0x4420500D  BEXTU.L	R2, R0, #256
;__Lib_UART.c, 1900 :: 		
0x1568	0x441049E4  AND.L	R1, R0, #158
0x156C	0x59E0C002  CMP.B	R1, #0
0x1570	0x0028055F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Data_Ready143
; tmpLSR end address is: 8 (R2)
;__Lib_UART.c, 1903 :: 		
0x1574	0x64000000  LDK.L	R0, #0
0x1578	0x00300566  JMP	L_end_UARTx_Data_Ready
;__Lib_UART.c, 1904 :: 		
L___Lib_UART_UARTx_Data_Ready143:
;__Lib_UART.c, 1908 :: 		
; tmpLSR start address is: 8 (R2)
0x157C	0x44114014  AND.L	R1, R2, #1
; tmpLSR end address is: 8 (R2)
0x1580	0x59E0C002  CMP.B	R1, #0
0x1584	0x00280564  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Data_Ready145
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 start address is: 0 (R0)
0x1588	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 end address is: 0 (R0)
0x158C	0x00300565  JMP	L___Lib_UART_UARTx_Data_Ready146
L___Lib_UART_UARTx_Data_Ready145:
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 start address is: 0 (R0)
0x1590	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 end address is: 0 (R0)
L___Lib_UART_UARTx_Data_Ready146:
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 start address is: 0 (R0)
0x1594	0x4400500D  BEXTU.L	R0, R0, #256
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1195 end address is: 0 (R0)
;__Lib_UART.c, 1910 :: 		
L_end_UARTx_Data_Ready:
0x1598	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART.c, 631 :: 		
;__Lib_UART.c, 633 :: 		
0x17C8	0xC40000F0  LDA.L	R0, __Lib_UART_UART1+0
0x17CC	0x00340567  CALL	__Lib_UART_UARTx_Tx_Idle+0
;__Lib_UART.c, 634 :: 		
L_end_UART1_Tx_Idle:
0x17D0	0xA0000000  RETURN	
; end of _UART1_Tx_Idle
__Lib_UART_UARTx_Tx_Idle:
;__Lib_UART.c, 1806 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1808 :: 		
0x159C	0x64100029  LDK.L	R1, #41
; UARTx end address is: 0 (R0)
0x15A0	0x003403E4  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x15A4	0x44104604  AND.L	R1, R0, #96
0x15A8	0x59E0C602  CMP.B	R1, #96
0x15AC	0x0028056E  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Tx_Idle131
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 start address is: 0 (R0)
0x15B0	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 end address is: 0 (R0)
0x15B4	0x0030056F  JMP	L___Lib_UART_UARTx_Tx_Idle132
L___Lib_UART_UARTx_Tx_Idle131:
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 start address is: 0 (R0)
0x15B8	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 end address is: 0 (R0)
L___Lib_UART_UARTx_Tx_Idle132:
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 start address is: 0 (R0)
0x15BC	0x4400500D  BEXTU.L	R0, R0, #256
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1177 end address is: 0 (R0)
;__Lib_UART.c, 1809 :: 		
L_end_UARTx_Tx_Idle:
0x15C0	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART.c, 710 :: 		
;__Lib_UART.c, 712 :: 		
0x17BC	0xC40000F4  LDA.L	R0, __Lib_UART_UART2+0
0x17C0	0x00340571  CALL	__Lib_UART_UARTx_Read+0
;__Lib_UART.c, 713 :: 		
L_end_UART2_Read:
0x17C4	0xA0000000  RETURN	
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART.c, 717 :: 		
;__Lib_UART.c, 719 :: 		
0x17D4	0xC40000F4  LDA.L	R0, __Lib_UART_UART2+0
0x17D8	0x00340557  CALL	__Lib_UART_UARTx_Data_Ready+0
;__Lib_UART.c, 720 :: 		
L_end_UART2_Data_Ready:
0x17DC	0xA0000000  RETURN	
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART.c, 689 :: 		
;__Lib_UART.c, 691 :: 		
0x17F8	0xC40000F4  LDA.L	R0, __Lib_UART_UART2+0
0x17FC	0x00340567  CALL	__Lib_UART_UARTx_Tx_Idle+0
;__Lib_UART.c, 692 :: 		
L_end_UART2_Tx_Idle:
0x1800	0xA0000000  RETURN	
; end of _UART2_Tx_Idle
easyft90x_v7_FT900__getAN_1:
;__ef_ft900_gpio.c, 31 :: 		static uint8_t _getAN_1  () 			{ return GPIO_PIN9_bit  ; }
0x17EC	0xC4010084  LDA.L	R0, GPIO_PIN9_bit+0
0x17F0	0x4400429D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN9_bit+0)
L_end__getAN_1:
0x17F4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getAN_1
easyft90x_v7_FT900__getRST_1:
;__ef_ft900_gpio.c, 32 :: 		static uint8_t _getRST_1 () 			{ return GPIO_PIN1_bit  ; }
0x17E0	0xC4010084  LDA.L	R0, GPIO_PIN1_bit+0
0x17E4	0x4400421D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN1_bit+0)
L_end__getRST_1:
0x17E8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRST_1
easyft90x_v7_FT900__getCS_1:
;__ef_ft900_gpio.c, 33 :: 		static uint8_t _getCS_1  () 			{ return GPIO_PIN28_bit ; }
0x1858	0xC4010084  LDA.L	R0, GPIO_PIN28_bit+0
0x185C	0x440043CD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN28_bit+0)
L_end__getCS_1:
0x1860	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getCS_1
easyft90x_v7_FT900__getSCK_1:
;__ef_ft900_gpio.c, 34 :: 		static uint8_t _getSCK_1 () 			{ return GPIO_PIN27_bit ; }
0x18D0	0xC4010084  LDA.L	R0, GPIO_PIN27_bit+0
0x18D4	0x440043BD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN27_bit+0)
L_end__getSCK_1:
0x18D8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCK_1
easyft90x_v7_FT900__getMISO_1:
;__ef_ft900_gpio.c, 35 :: 		static uint8_t _getMISO_1() 			{ return GPIO_PIN30_bit ; }
0x18C4	0xC4010084  LDA.L	R0, GPIO_PIN30_bit+0
0x18C8	0x440043ED  BEXTU.L	R0, R0, #BitPos(GPIO_PIN30_bit+0)
L_end__getMISO_1:
0x18CC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMISO_1
easyft90x_v7_FT900__getMOSI_1:
;__ef_ft900_gpio.c, 36 :: 		static uint8_t _getMOSI_1() 			{ return GPIO_PIN29_bit ; }
0x18B8	0xC4010084  LDA.L	R0, GPIO_PIN29_bit+0
0x18BC	0x440043DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN29_bit+0)
L_end__getMOSI_1:
0x18C0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMOSI_1
easyft90x_v7_FT900__getPWM_1:
;__ef_ft900_gpio.c, 37 :: 		static uint8_t _getPWM_1 () 			{ return GPIO_PIN56_bit ; }
0x18F4	0xC4010088  LDA.L	R0, GPIO_PIN56_bit+0
0x18F8	0x4400438D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN56_bit+0)
L_end__getPWM_1:
0x18FC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getPWM_1
easyft90x_v7_FT900__getINT_1:
;__ef_ft900_gpio.c, 38 :: 		static uint8_t _getINT_1 () 			{ return GPIO_PIN3_bit  ; }
0x18E8	0xC4010084  LDA.L	R0, GPIO_PIN3_bit+0
0x18EC	0x4400423D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN3_bit+0)
L_end__getINT_1:
0x18F0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getINT_1
easyft90x_v7_FT900__getRX_1:
;__ef_ft900_gpio.c, 39 :: 		static uint8_t _getRX_1  () 			{ return GPIO_PIN53_bit ; }
0x18DC	0xC4010088  LDA.L	R0, GPIO_PIN53_bit+0
0x18E0	0x4400435D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN53_bit+0)
L_end__getRX_1:
0x18E4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRX_1
easyft90x_v7_FT900__getTX_1:
;__ef_ft900_gpio.c, 40 :: 		static uint8_t _getTX_1  () 			{ return GPIO_PIN52_bit ; }
0x18AC	0xC4010088  LDA.L	R0, GPIO_PIN52_bit+0
0x18B0	0x4400434D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN52_bit+0)
L_end__getTX_1:
0x18B4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getTX_1
easyft90x_v7_FT900__getSCL_1:
;__ef_ft900_gpio.c, 41 :: 		static uint8_t _getSCL_1 () 			{ return GPIO_PIN44_bit ; }
0x187C	0xC4010088  LDA.L	R0, GPIO_PIN44_bit+0
0x1880	0x440042CD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN44_bit+0)
L_end__getSCL_1:
0x1884	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCL_1
easyft90x_v7_FT900__getSDA_1:
;__ef_ft900_gpio.c, 42 :: 		static uint8_t _getSDA_1 () 			{ return GPIO_PIN45_bit ; }
0x1870	0xC4010088  LDA.L	R0, GPIO_PIN45_bit+0
0x1874	0x440042DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN45_bit+0)
L_end__getSDA_1:
0x1878	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSDA_1
easyft90x_v7_FT900__getAN_2:
;__ef_ft900_gpio.c, 56 :: 		static uint8_t _getAN_2  ()             { return GPIO_PIN54_bit ; }
0x1864	0xC4010088  LDA.L	R0, GPIO_PIN54_bit+0
0x1868	0x4400436D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN54_bit+0)
L_end__getAN_2:
0x186C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getAN_2
easyft90x_v7_FT900__getRST_2:
;__ef_ft900_gpio.c, 57 :: 		static uint8_t _getRST_2 ()             { return GPIO_PIN4_bit  ; }
0x18A0	0xC4010084  LDA.L	R0, GPIO_PIN4_bit+0
0x18A4	0x4400424D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN4_bit+0)
L_end__getRST_2:
0x18A8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRST_2
easyft90x_v7_FT900__getCS_2:
;__ef_ft900_gpio.c, 58 :: 		static uint8_t _getCS_2  ()             { return GPIO_PIN61_bit ; }
0x1894	0xC4010088  LDA.L	R0, GPIO_PIN61_bit+0
0x1898	0x440043DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN61_bit+0)
L_end__getCS_2:
0x189C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getCS_2
easyft90x_v7_FT900__getSCK_2:
;__ef_ft900_gpio.c, 59 :: 		static uint8_t _getSCK_2 ()             { return GPIO_PIN27_bit ; }
0x1888	0xC4010084  LDA.L	R0, GPIO_PIN27_bit+0
0x188C	0x440043BD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN27_bit+0)
L_end__getSCK_2:
0x1890	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCK_2
easyft90x_v7_FT900__getMISO_2:
;__ef_ft900_gpio.c, 60 :: 		static uint8_t _getMISO_2()             { return GPIO_PIN30_bit ; }
0x1828	0xC4010084  LDA.L	R0, GPIO_PIN30_bit+0
0x182C	0x440043ED  BEXTU.L	R0, R0, #BitPos(GPIO_PIN30_bit+0)
L_end__getMISO_2:
0x1830	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMISO_2
easyft90x_v7_FT900__getMOSI_2:
;__ef_ft900_gpio.c, 61 :: 		static uint8_t _getMOSI_2()             { return GPIO_PIN29_bit ; }
0x1804	0xC4010084  LDA.L	R0, GPIO_PIN29_bit+0
0x1808	0x440043DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN29_bit+0)
L_end__getMOSI_2:
0x180C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMOSI_2
easyft90x_v7_FT900__getPWM_2:
;__ef_ft900_gpio.c, 62 :: 		static uint8_t _getPWM_2 ()             { return GPIO_PIN57_bit ; }
0x1810	0xC4010088  LDA.L	R0, GPIO_PIN57_bit+0
0x1814	0x4400439D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN57_bit+0)
L_end__getPWM_2:
0x1818	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getPWM_2
easyft90x_v7_FT900__getINT_2:
;__ef_ft900_gpio.c, 63 :: 		static uint8_t _getINT_2 ()             { return GPIO_PIN5_bit  ; }
0x181C	0xC4010084  LDA.L	R0, GPIO_PIN5_bit+0
0x1820	0x4400425D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN5_bit+0)
L_end__getINT_2:
0x1824	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getINT_2
easyft90x_v7_FT900__getRX_2:
;__ef_ft900_gpio.c, 64 :: 		static uint8_t _getRX_2  ()             { return GPIO_PIN53_bit ; }
0x1900	0xC4010088  LDA.L	R0, GPIO_PIN53_bit+0
0x1904	0x4400435D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN53_bit+0)
L_end__getRX_2:
0x1908	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRX_2
easyft90x_v7_FT900__getTX_2:
;__ef_ft900_gpio.c, 65 :: 		static uint8_t _getTX_2  ()             { return GPIO_PIN52_bit ; }
0x1940	0xC4010088  LDA.L	R0, GPIO_PIN52_bit+0
0x1944	0x4400434D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN52_bit+0)
L_end__getTX_2:
0x1948	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getTX_2
easyft90x_v7_FT900__getSCL_2:
;__ef_ft900_gpio.c, 66 :: 		static uint8_t _getSCL_2 ()             { return GPIO_PIN44_bit ; }
0x194C	0xC4010088  LDA.L	R0, GPIO_PIN44_bit+0
0x1950	0x440042CD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN44_bit+0)
L_end__getSCL_2:
0x1954	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCL_2
easyft90x_v7_FT900__getSDA_2:
;__ef_ft900_gpio.c, 67 :: 		static uint8_t _getSDA_2 ()             { return GPIO_PIN45_bit ; }
0x1834	0xC4010088  LDA.L	R0, GPIO_PIN45_bit+0
0x1838	0x440042DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN45_bit+0)
L_end__getSDA_2:
0x183C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSDA_2
_uart1wire_storage:
;__uart1wire_Driver.c, 104 :: 		void uart1wire_storage(uint8_t _data, uint8_t flag)
; flag start address is: 4 (R1)
; _data start address is: 0 (R0)
; flag end address is: 4 (R1)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; flag start address is: 4 (R1)
;__uart1wire_Driver.c, 106 :: 		_readData = _data;
0x2708	0xB800003F  STA.B	__uart1wire_Driver__readData+0, R0
; _data end address is: 0 (R0)
;__uart1wire_Driver.c, 107 :: 		_readyFlag = flag;
0x270C	0xB810003E  STA.B	__uart1wire_Driver__readyFlag+0, R1
; flag end address is: 4 (R1)
;__uart1wire_Driver.c, 108 :: 		}
L_end_uart1wire_storage:
0x2710	0xA0000000  RETURN	
; end of _uart1wire_storage
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1Struct [88]
0x2998	0x00010320 ;?ICS__Lib_UART_UART1Struct+0
0x299C	0x00010320 ;?ICS__Lib_UART_UART1Struct+4
0x29A0	0x00010321 ;?ICS__Lib_UART_UART1Struct+8
0x29A4	0x00010320 ;?ICS__Lib_UART_UART1Struct+12
0x29A8	0x00010321 ;?ICS__Lib_UART_UART1Struct+16
0x29AC	0x00010322 ;?ICS__Lib_UART_UART1Struct+20
0x29B0	0x00010322 ;?ICS__Lib_UART_UART1Struct+24
0x29B4	0x00010323 ;?ICS__Lib_UART_UART1Struct+28
0x29B8	0x00010324 ;?ICS__Lib_UART_UART1Struct+32
0x29BC	0x00010325 ;?ICS__Lib_UART_UART1Struct+36
0x29C0	0x00010326 ;?ICS__Lib_UART_UART1Struct+40
0x29C4	0x00010327 ;?ICS__Lib_UART_UART1Struct+44
0x29C8	0x00010322 ;?ICS__Lib_UART_UART1Struct+48
0x29CC	0x00010324 ;?ICS__Lib_UART_UART1Struct+52
0x29D0	0x00010325 ;?ICS__Lib_UART_UART1Struct+56
0x29D4	0x00010326 ;?ICS__Lib_UART_UART1Struct+60
0x29D8	0x00010327 ;?ICS__Lib_UART_UART1Struct+64
0x29DC	0x00010321 ;?ICS__Lib_UART_UART1Struct+68
0x29E0	0x00010323 ;?ICS__Lib_UART_UART1Struct+72
0x29E4	0x00010324 ;?ICS__Lib_UART_UART1Struct+76
0x29E8	0x00010325 ;?ICS__Lib_UART_UART1Struct+80
0x29EC	0x00000000 ;?ICS__Lib_UART_UART1Struct+84
; end of ?ICS__Lib_UART_UART1Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2Struct [88]
0x29F0	0x00010330 ;?ICS__Lib_UART_UART2Struct+0
0x29F4	0x00010330 ;?ICS__Lib_UART_UART2Struct+4
0x29F8	0x00010331 ;?ICS__Lib_UART_UART2Struct+8
0x29FC	0x00010330 ;?ICS__Lib_UART_UART2Struct+12
0x2A00	0x00010331 ;?ICS__Lib_UART_UART2Struct+16
0x2A04	0x00010332 ;?ICS__Lib_UART_UART2Struct+20
0x2A08	0x00010332 ;?ICS__Lib_UART_UART2Struct+24
0x2A0C	0x00010333 ;?ICS__Lib_UART_UART2Struct+28
0x2A10	0x00010334 ;?ICS__Lib_UART_UART2Struct+32
0x2A14	0x00010335 ;?ICS__Lib_UART_UART2Struct+36
0x2A18	0x00010336 ;?ICS__Lib_UART_UART2Struct+40
0x2A1C	0x00010337 ;?ICS__Lib_UART_UART2Struct+44
0x2A20	0x00010332 ;?ICS__Lib_UART_UART2Struct+48
0x2A24	0x00010334 ;?ICS__Lib_UART_UART2Struct+52
0x2A28	0x00010335 ;?ICS__Lib_UART_UART2Struct+56
0x2A2C	0x00010336 ;?ICS__Lib_UART_UART2Struct+60
0x2A30	0x00010337 ;?ICS__Lib_UART_UART2Struct+64
0x2A34	0x00010331 ;?ICS__Lib_UART_UART2Struct+68
0x2A38	0x00010333 ;?ICS__Lib_UART_UART2Struct+72
0x2A3C	0x00010334 ;?ICS__Lib_UART_UART2Struct+76
0x2A40	0x00010335 ;?ICS__Lib_UART_UART2Struct+80
0x2A44	0x00000000 ;?ICS__Lib_UART_UART2Struct+84
; end of ?ICS__Lib_UART_UART2Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1 [4]
0x2A48	0x00000040 ;?ICS__Lib_UART_UART1+0
; end of ?ICS__Lib_UART_UART1
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2 [4]
0x2A4C	0x00000098 ;?ICS__Lib_UART_UART2+0
; end of ?ICS__Lib_UART_UART2
;easyft90x_v7_FT900.c,47 :: __MIKROBUS1_GPIO [96]
0x2A50	0x000016CC ;__MIKROBUS1_GPIO+0
0x2A54	0x000017A8 ;__MIKROBUS1_GPIO+4
0x2A58	0x00001794 ;__MIKROBUS1_GPIO+8
0x2A5C	0x00001780 ;__MIKROBUS1_GPIO+12
0x2A60	0x00001758 ;__MIKROBUS1_GPIO+16
0x2A64	0x0000176C ;__MIKROBUS1_GPIO+20
0x2A68	0x0000150C ;__MIKROBUS1_GPIO+24
0x2A6C	0x000014F8 ;__MIKROBUS1_GPIO+28
0x2A70	0x00001520 ;__MIKROBUS1_GPIO+32
0x2A74	0x00001548 ;__MIKROBUS1_GPIO+36
0x2A78	0x00001534 ;__MIKROBUS1_GPIO+40
0x2A7C	0x000014E4 ;__MIKROBUS1_GPIO+44
0x2A80	0x000017EC ;__MIKROBUS1_GPIO+48
0x2A84	0x000017E0 ;__MIKROBUS1_GPIO+52
0x2A88	0x00001858 ;__MIKROBUS1_GPIO+56
0x2A8C	0x000018D0 ;__MIKROBUS1_GPIO+60
0x2A90	0x000018C4 ;__MIKROBUS1_GPIO+64
0x2A94	0x000018B8 ;__MIKROBUS1_GPIO+68
0x2A98	0x000018F4 ;__MIKROBUS1_GPIO+72
0x2A9C	0x000018E8 ;__MIKROBUS1_GPIO+76
0x2AA0	0x000018DC ;__MIKROBUS1_GPIO+80
0x2AA4	0x000018AC ;__MIKROBUS1_GPIO+84
0x2AA8	0x0000187C ;__MIKROBUS1_GPIO+88
0x2AAC	0x00001870 ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_UART1Wire_FT90x.c,0 :: ?ICS_dataBuffer [10]
0x2AB0	0x00000000 ;?ICS_dataBuffer+0
0x2AB4	0x00000000 ;?ICS_dataBuffer+4
0x2AB8	0x0000 ;?ICS_dataBuffer+8
; end of ?ICS_dataBuffer
;Click_UART1Wire_FT90x.c,0 :: ?ICS?lstr2_Click_UART1Wire_FT90x [16]
0x2ABA	0x6D655420 ;?ICS?lstr2_Click_UART1Wire_FT90x+0
0x2ABE	0x61726570 ;?ICS?lstr2_Click_UART1Wire_FT90x+4
0x2AC2	0x65727574 ;?ICS?lstr2_Click_UART1Wire_FT90x+8
0x2AC6	0x00203A20 ;?ICS?lstr2_Click_UART1Wire_FT90x+12
; end of ?ICS?lstr2_Click_UART1Wire_FT90x
;Click_UART1Wire_FT90x.c,0 :: ?ICS?lstr1_Click_UART1Wire_FT90x [22]
0x2ACA	0x2D2D2D20 ;?ICS?lstr1_Click_UART1Wire_FT90x+0
0x2ACE	0x73795320 ;?ICS?lstr1_Click_UART1Wire_FT90x+4
0x2AD2	0x206D6574 ;?ICS?lstr1_Click_UART1Wire_FT90x+8
0x2AD6	0x74696E69 ;?ICS?lstr1_Click_UART1Wire_FT90x+12
0x2ADA	0x2D2D2D20 ;?ICS?lstr1_Click_UART1Wire_FT90x+16
0x2ADE	0x0020 ;?ICS?lstr1_Click_UART1Wire_FT90x+20
; end of ?ICS?lstr1_Click_UART1Wire_FT90x
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x2AE0	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x2AE4	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x2AE6	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;__uart1wire_Driver.c,0 :: ?ICS__uart1wire_Driver__readyFlag [1]
0x2AEA	0x00 ;?ICS__uart1wire_Driver__readyFlag+0
; end of ?ICS__uart1wire_Driver__readyFlag
;easyft90x_v7_FT900.c,15 :: __MIKROBUS1_UART [12]
0x2AEC	0x000016AC ;__MIKROBUS1_UART+0
0x2AF0	0x000017BC ;__MIKROBUS1_UART+4
0x2AF4	0x000017D4 ;__MIKROBUS1_UART+8
; end of __MIKROBUS1_UART
;Click_UART1Wire_FT90x.c,24 :: __UART1WIRE_UART_CFG [4]
0x2AF8	0x00002580 ;__UART1WIRE_UART_CFG+0
; end of __UART1WIRE_UART_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0090     [112]    __Lib_UART_UARTx_Write_RegDLL
0x0100     [112]    __Lib_UART_UARTx_Write_RegDLM
0x0170     [188]    __Lib_UART_UARTx_Write_ICR
0x022C     [332]    __Lib_UART_UARTx_Read_ICR
0x0378     [476]    __Lib_UART_UARTx_Read_Reg
0x0554     [880]    __Lib_UART_UARTX_Write_Reg550
0x08C4      [36]    __Lib_UART_UARTx_Set_Flow_Control
0x08E8      [84]    __Lib_UART_UARTx_Set_Stop_Bits
0x093C     [220]    __Lib_UART_UARTx_Set_Data_Bits
0x0A18     [184]    __Lib_UART_UARTx_Set_Baud_Rate
0x0AD0     [280]    __Lib_UART_UARTx_Set_Polarity
0x0BE8     [180]    __Lib_UART_UARTx_Sys_Init
0x0C9C      [60]    _Get_Peripheral_Clock_kHz
0x0CD8     [376]    __Lib_UART_UARTx_Write_Reg
0x0E50      [16]    __Lib_UART_UARTx_Soft_Reset
0x0E60      [56]    __Lib_UART_UARTx_Write
0x0E98     [248]    __Lib_UART_UARTx_Init_Advanced
0x0F90    [1284]    __Lib_UART_UARTX_Read_Reg550
0x1494      [20]    easyft90x_v7_FT900__setAN_2
0x14A8      [20]    easyft90x_v7_FT900__setRST_2
0x14BC      [20]    easyft90x_v7_FT900__setSCK_2
0x14D0      [20]    easyft90x_v7_FT900__setCS_2
0x14E4      [20]    easyft90x_v7_FT900__setSDA_1
0x14F8      [20]    easyft90x_v7_FT900__setINT_1
0x150C      [20]    easyft90x_v7_FT900__setPWM_1
0x1520      [20]    easyft90x_v7_FT900__setRX_1
0x1534      [20]    easyft90x_v7_FT900__setSCL_1
0x1548      [20]    easyft90x_v7_FT900__setTX_1
0x155C      [64]    __Lib_UART_UARTx_Data_Ready
0x159C      [40]    __Lib_UART_UARTx_Tx_Idle
0x15C4      [72]    __Lib_UART_UARTx_Read
0x160C      [20]    easyft90x_v7_FT900__setSCL_2
0x1620      [20]    easyft90x_v7_FT900__setSDA_2
0x1634      [20]    easyft90x_v7_FT900__setTX_2
0x1648      [20]    easyft90x_v7_FT900__setMOSI_2
0x165C      [20]    easyft90x_v7_FT900__setMISO_2
0x1670      [20]    easyft90x_v7_FT900__setPWM_2
0x1684      [20]    easyft90x_v7_FT900__setRX_2
0x1698      [20]    easyft90x_v7_FT900__setINT_2
0x16AC      [32]    _UART2_Write
0x16CC      [20]    easyft90x_v7_FT900__setAN_1
0x16E0      [32]    _UART1_Write
0x1700      [44]    _UART2_Init
0x172C      [44]    _UART1_Init
0x1758      [20]    easyft90x_v7_FT900__setMISO_1
0x176C      [20]    easyft90x_v7_FT900__setMOSI_1
0x1780      [20]    easyft90x_v7_FT900__setSCK_1
0x1794      [20]    easyft90x_v7_FT900__setCS_1
0x17A8      [20]    easyft90x_v7_FT900__setRST_1
0x17BC      [12]    _UART2_Read
0x17C8      [12]    _UART1_Tx_Idle
0x17D4      [12]    _UART2_Data_Ready
0x17E0      [12]    easyft90x_v7_FT900__getRST_1
0x17EC      [12]    easyft90x_v7_FT900__getAN_1
0x17F8      [12]    _UART2_Tx_Idle
0x1804      [12]    easyft90x_v7_FT900__getMOSI_2
0x1810      [12]    easyft90x_v7_FT900__getPWM_2
0x181C      [12]    easyft90x_v7_FT900__getINT_2
0x1828      [12]    easyft90x_v7_FT900__getMISO_2
0x1834      [12]    easyft90x_v7_FT900__getSDA_2
0x1840      [12]    _UART1_Data_Ready
0x184C      [12]    _UART1_Read
0x1858      [12]    easyft90x_v7_FT900__getCS_1
0x1864      [12]    easyft90x_v7_FT900__getAN_2
0x1870      [12]    easyft90x_v7_FT900__getSDA_1
0x187C      [12]    easyft90x_v7_FT900__getSCL_1
0x1888      [12]    easyft90x_v7_FT900__getSCK_2
0x1894      [12]    easyft90x_v7_FT900__getCS_2
0x18A0      [12]    easyft90x_v7_FT900__getRST_2
0x18AC      [12]    easyft90x_v7_FT900__getTX_1
0x18B8      [12]    easyft90x_v7_FT900__getMOSI_1
0x18C4      [12]    easyft90x_v7_FT900__getMISO_1
0x18D0      [12]    easyft90x_v7_FT900__getSCK_1
0x18DC      [12]    easyft90x_v7_FT900__getRX_1
0x18E8      [12]    easyft90x_v7_FT900__getINT_1
0x18F4      [12]    easyft90x_v7_FT900__getPWM_1
0x1900      [12]    easyft90x_v7_FT900__getRX_2
0x190C      [16]    easyft90x_v7_FT900__uartInit_2
0x191C      [16]    easyft90x_v7_FT900__uartInit_1
0x192C      [20]    easyft90x_v7_FT900__log_init1
0x1940      [12]    easyft90x_v7_FT900__getTX_2
0x194C      [12]    easyft90x_v7_FT900__getSCL_2
0x1958       [4]    __uart1wire_Driver_hal_gpioMap
0x195C      [36]    __uart1wire_Driver_hal_uartMap
0x1980      [40]    _Delay_1ms
0x19A8      [12]    __uart1wire_Driver_hal_uartWrite
0x19B4     [148]    __SignedIntegralToFLoat
0x1A48     [220]    __Compare_FP
0x1B24      [28]    easyft90x_v7_FT900__log_write
0x1B40     [592]    __Mul_FP
0x1D90     [832]    __Lib_MathDouble__UnsignedIntegralToFloat
0x20D0      [20]    easyft90x_v7_FT900__log_init2
0x20E4      [20]    easyft90x_v7_FT900__log_initUart
0x20F8      [84]    _strcpy
0x214C      [24]    _uart1wire_uartDriverInit
0x2164      [80]    _mikrobus_logInit
0x21B4     [184]    _mikrobus_logWrite
0x226C     [844]    _FloatToStr
0x25B8     [120]    _uart1wire_readData
0x2630      [12]    __uart1wire_Driver_hal_uartRead
0x263C      [60]    _mikrobus_uartInit
0x2678      [56]    __Unsigned16IntToFloat
0x26B0      [12]    _uart1wire_goToDataMode
0x26BC      [28]    _uart1wire_reset
0x26D8       [8]    _uart1wire_writeCommand
0x26E0      [40]    _Delay_10ms
0x2708      [12]    _uart1wire_storage
0x2714     [248]    _applicationTask
0x280C      [28]    ___CC2DB
0x2828      [80]    _systemInit
0x2878     [112]    _applicationInit
0x28E8       [8]    _uart1wire_readByte
0x28F0      [36]    _main
0x2914     [108]    _UART_Interrupt
0x2980      [16]    __Lib_System_InitialSetUpCLKPMC
0x2990       [8]    ___GenExcept
0x2AFC      [36]    _InitStaticLink
0x2B20      [16]    _ZeroStaticLink
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0004      [10]    _dataBuffer
0x000E      [16]    ?lstr2_Click_UART1Wire_FT90x
0x001E      [22]    ?lstr1_Click_UART1Wire_FT90x
0x0034       [4]    ?lstr1___Lib_Conversions
0x0038       [2]    ?lstr2___Lib_Conversions
0x003A       [4]    ?lstr3___Lib_Conversions
0x003E       [1]    __uart1wire_Driver__readyFlag
0x003F       [1]    __uart1wire_Driver__readData
0x0040      [88]    __Lib_UART_UART1Struct
0x0098      [88]    __Lib_UART_UART2Struct
0x00F0       [4]    __Lib_UART_UART1
0x00F4       [4]    __Lib_UART_UART2
0x00F8       [2]    _Temp
0x00FA       [1]    _readData
0x00FC       [4]    _fTemp
0x0100      [50]    _demoText
0x0134       [4]    _logger
0x0138       [4]    ___System_CLOCK_IN_KHZ
0x013C       [4]    _UART_Rd_Ptr
0x0140       [4]    _UART_Wr_Ptr
0x0144       [4]    _UART_Rdy_Ptr
0x0148       [4]    _UART_Tx_Idle_Ptr
0x014C       [4]    __uart1wire_Driver_fp_uartWrite
0x0150       [4]    __uart1wire_Driver_fp_uartRead
0x0154       [4]    __uart1wire_Driver_fp_uartReady
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2998      [88]    ?ICS__Lib_UART_UART1Struct
0x29F0      [88]    ?ICS__Lib_UART_UART2Struct
0x2A48       [4]    ?ICS__Lib_UART_UART1
0x2A4C       [4]    ?ICS__Lib_UART_UART2
0x2A50      [96]    __MIKROBUS1_GPIO
0x2AB0      [10]    ?ICS_dataBuffer
0x2ABA      [16]    ?ICS?lstr2_Click_UART1Wire_FT90x
0x2ACA      [22]    ?ICS?lstr1_Click_UART1Wire_FT90x
0x2AE0       [4]    ?ICS?lstr1___Lib_Conversions
0x2AE4       [2]    ?ICS?lstr2___Lib_Conversions
0x2AE6       [4]    ?ICS?lstr3___Lib_Conversions
0x2AEA       [1]    ?ICS__uart1wire_Driver__readyFlag
0x2AEC      [12]    __MIKROBUS1_UART
0x2AF8       [4]    __UART1WIRE_UART_CFG
