#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 14 14:20:26 2020
# Process ID: 1772
# Current directory: /home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.runs/design_1_des_encryption_0_0_synth_1
# Command line: vivado -log design_1_des_encryption_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_des_encryption_0_0.tcl
# Log file: /home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.runs/design_1_des_encryption_0_0_synth_1/design_1_des_encryption_0_0.vds
# Journal file: /home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.runs/design_1_des_encryption_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_des_encryption_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacoboffersen/eclipse-workspace/ip_repo/des_encryption_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacoboffersen/eclipse-workspace/ip_repo/des_encoding_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacoboffersen/Program/vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_des_encryption_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1798 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1427.473 ; gain = 84.887 ; free physical = 3841 ; free virtual = 10944
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_des_encryption_0_0' [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ip/design_1_des_encryption_0_0/synth/design_1_des_encryption_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'des_encryption_v1_0' declared at '/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/hdl/des_encryption_v1_0.vhd:5' bound to instance 'U0' of component 'des_encryption_v1_0' [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ip/design_1_des_encryption_0_0/synth/design_1_des_encryption_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'des_encryption_v1_0' [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/hdl/des_encryption_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'des_encryption_v1_0_S00_AXI' declared at '/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/hdl/des_encryption_v1_0_S00_AXI.vhd:5' bound to instance 'des_encryption_v1_0_S00_AXI_inst' of component 'des_encryption_v1_0_S00_AXI' [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/hdl/des_encryption_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'des_encryption_v1_0_S00_AXI' [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/hdl/des_encryption_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'enc_data_o' is read in the process but is not in the sensitivity list [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/hdl/des_encryption_v1_0_S00_AXI.vhd:392]
INFO: [Synth 8-3491] module 'encryption' declared at '/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/src/encryption.vhd:35' bound to instance 'encryption_inst' of component 'encryption' [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/hdl/des_encryption_v1_0_S00_AXI.vhd:442]
INFO: [Synth 8-638] synthesizing module 'encryption' [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/src/encryption.vhd:47]
WARNING: [Synth 8-614] signal 'data_out' is read in the process but is not in the sensitivity list [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/src/encryption.vhd:483]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/src/encryption.vhd:483]
WARNING: [Synth 8-6014] Unused sequential element tmp64_reg was removed.  [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/src/encryption.vhd:508]
WARNING: [Synth 8-6014] Unused sequential element e_reg was removed.  [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/src/encryption.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element kxore_reg was removed.  [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/src/encryption.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element s_reg was removed.  [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/src/encryption.vhd:515]
WARNING: [Synth 8-6014] Unused sequential element fl_reg was removed.  [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/src/encryption.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'encryption' (1#1) [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/src/encryption.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/hdl/des_encryption_v1_0_S00_AXI.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/hdl/des_encryption_v1_0_S00_AXI.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/hdl/des_encryption_v1_0_S00_AXI.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'des_encryption_v1_0_S00_AXI' (2#1) [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/hdl/des_encryption_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'des_encryption_v1_0' (3#1) [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ipshared/e335/hdl/des_encryption_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_des_encryption_0_0' (4#1) [/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.srcs/sources_1/bd/design_1/ip/design_1_des_encryption_0_0/synth/design_1_des_encryption_0_0.vhd:84]
WARNING: [Synth 8-3331] design encryption has unconnected port RESET_I
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[56]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[48]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[40]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[32]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[24]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[16]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[8]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[0]
WARNING: [Synth 8-3331] design des_encryption_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design des_encryption_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design des_encryption_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design des_encryption_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design des_encryption_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design des_encryption_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1539.223 ; gain = 196.637 ; free physical = 3807 ; free virtual = 10904
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1539.223 ; gain = 196.637 ; free physical = 3826 ; free virtual = 10923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1539.223 ; gain = 196.637 ; free physical = 3826 ; free virtual = 10923
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 3561 ; free virtual = 10657
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.207 ; gain = 0.000 ; free physical = 3561 ; free virtual = 10657
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1889.207 ; gain = 2.000 ; free physical = 3557 ; free virtual = 10654
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1889.207 ; gain = 546.621 ; free physical = 3642 ; free virtual = 10739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1889.207 ; gain = 546.621 ; free physical = 3642 ; free virtual = 10739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1889.207 ; gain = 546.621 ; free physical = 3644 ; free virtual = 10741
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'nxt_state_reg' in module 'encryption'
INFO: [Synth 8-5546] ROM "nxt_left" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_done0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "nxt_state" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                            00000 |                            00000
                  s_init |                            00001 |                            00001
                    s_r1 |                            00010 |                            00010
                    s_r2 |                            00011 |                            00011
                    s_r3 |                            00100 |                            00100
                    s_r4 |                            00101 |                            00101
                    s_r5 |                            00110 |                            00110
                    s_r6 |                            00111 |                            00111
                    s_r7 |                            01000 |                            01000
                    s_r8 |                            01001 |                            01001
                    s_r9 |                            01010 |                            01010
                   s_r10 |                            01011 |                            01011
                   s_r11 |                            01100 |                            01100
                   s_r12 |                            01101 |                            01101
                   s_r13 |                            01110 |                            01110
                   s_r14 |                            01111 |                            01111
                   s_r15 |                            10000 |                            10000
                   s_r16 |                            10001 |                            10001
                s_return |                            10010 |                            10010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'nxt_state_reg' using encoding 'sequential' in module 'encryption'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1889.207 ; gain = 546.621 ; free physical = 3621 ; free virtual = 10719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 16    
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	  19 Input     64 Bit        Muxes := 1     
	  19 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 4     
	  19 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2000  
	   4 Input      3 Bit        Muxes := 48    
	  19 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module encryption 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 16    
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  19 Input     64 Bit        Muxes := 1     
	  19 Input     32 Bit        Muxes := 2     
	  19 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2000  
	   4 Input      3 Bit        Muxes := 48    
	  19 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module des_encryption_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design encryption has unconnected port RESET_I
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[56]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[48]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[40]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[32]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[24]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[16]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[8]
WARNING: [Synth 8-3331] design encryption has unconnected port KEY_I[0]
WARNING: [Synth 8-3331] design design_1_des_encryption_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_des_encryption_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_des_encryption_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_des_encryption_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_des_encryption_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_des_encryption_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/des_encryption_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/des_encryption_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/des_encryption_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/des_encryption_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/des_encryption_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/des_encryption_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2264.113 ; gain = 921.527 ; free physical = 3582 ; free virtual = 10689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2264.113 ; gain = 921.527 ; free physical = 3471 ; free virtual = 10571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2264.113 ; gain = 921.527 ; free physical = 3470 ; free virtual = 10569
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2264.113 ; gain = 921.527 ; free physical = 3449 ; free virtual = 10548
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2264.113 ; gain = 921.527 ; free physical = 3449 ; free virtual = 10548
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2264.113 ; gain = 921.527 ; free physical = 3449 ; free virtual = 10548
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2264.113 ; gain = 921.527 ; free physical = 3451 ; free virtual = 10551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2264.113 ; gain = 921.527 ; free physical = 3451 ; free virtual = 10551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2264.113 ; gain = 921.527 ; free physical = 3451 ; free virtual = 10551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2264.113 ; gain = 921.527 ; free physical = 3451 ; free virtual = 10551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |   716|
|3     |LUT3  |     5|
|4     |LUT4  |   136|
|5     |LUT5  |    83|
|6     |LUT6  |   745|
|7     |MUXF7 |    64|
|8     |FDRE  |   304|
|9     |FDSE  |     4|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |  2058|
|2     |  U0                                 |des_encryption_v1_0         |  2058|
|3     |    des_encryption_v1_0_S00_AXI_inst |des_encryption_v1_0_S00_AXI |  2058|
|4     |      encryption_inst                |encryption                  |  1791|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2264.113 ; gain = 921.527 ; free physical = 3451 ; free virtual = 10551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2264.113 ; gain = 571.543 ; free physical = 3508 ; free virtual = 10607
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2264.121 ; gain = 921.527 ; free physical = 3508 ; free virtual = 10607
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_des_encryption_0_0' is not ideal for floorplanning, since the cellview 'encryption' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.129 ; gain = 0.000 ; free physical = 3460 ; free virtual = 10559
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2296.129 ; gain = 965.109 ; free physical = 3515 ; free virtual = 10615
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2296.129 ; gain = 0.000 ; free physical = 3515 ; free virtual = 10615
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.runs/design_1_des_encryption_0_0_synth_1/design_1_des_encryption_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_des_encryption_0_0, cache-ID = 4dec945a46434b8a
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2320.141 ; gain = 0.000 ; free physical = 3515 ; free virtual = 10616
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jacoboffersen/eclipse-workspace/RTS_Exam/RTS_Exam.runs/design_1_des_encryption_0_0_synth_1/design_1_des_encryption_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_des_encryption_0_0_utilization_synth.rpt -pb design_1_des_encryption_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 14 14:21:26 2020...
