

================================================================
== Vivado HLS Report for 'Loop_1_proc554'
================================================================
* Date:           Wed Jul 27 22:57:27 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.234 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   344065|   344065| 1.720 ms | 1.720 ms |  344065|  344065|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |   344064|   344064|         7|          -|          -|  49152|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%is_last_0_loc_0_i_out_dc_0 = phi i1 [ false, %entry ], [ %is_last, %_ifconv ]"   --->   Operation 12 'phi' 'is_last_0_loc_0_i_out_dc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i16 [ 0, %entry ], [ %i, %_ifconv ]"   --->   Operation 13 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.42ns)   --->   "%icmp_ln46 = icmp eq i16 %i_0_i_i_i, -16384" [firmware/myproject_axi.cpp:46->firmware/myproject_axi.cpp:34]   --->   Operation 14 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49152, i64 49152, i64 49152)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.07ns)   --->   "%i = add i16 %i_0_i_i_i, 1" [firmware/myproject_axi.cpp:46->firmware/myproject_axi.cpp:34]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %.exit, label %_ifconv" [firmware/myproject_axi.cpp:46->firmware/myproject_axi.cpp:34]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_450 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:49->firmware/myproject_axi.cpp:34]   --->   Operation 18 'read' 'empty_450' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node is_last)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_450, 0" [firmware/myproject_axi.cpp:49->firmware/myproject_axi.cpp:34]   --->   Operation 19 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_450, 1" [firmware/myproject_axi.cpp:49->firmware/myproject_axi.cpp:34]   --->   Operation 20 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 21 [3/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 21 'fpext' 'd_assign' <Predicate = (!icmp_ln46)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.97ns) (out node of the LUT)   --->   "%is_last = or i1 %in_last_V_tmp, %is_last_0_loc_0_i_out_dc_0" [firmware/myproject_axi.cpp:49->firmware/myproject_axi.cpp:34]   --->   Operation 22 'or' 'is_last' <Predicate = (!icmp_ln46)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %is_last_0_loc_0_i_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1P(i1* %is_last_0_loc_0_i_out_out, i1 %is_last_0_loc_0_i_out_dc_0)" [firmware/myproject_axi.cpp:34]   --->   Operation 24 'write' <Predicate = (icmp_ln46)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:34]   --->   Operation 25 'ret' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 26 [2/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 26 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 27 [1/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 27 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 28 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 29 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 30 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 31 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 32 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.23>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 33 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 34 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_6 = zext i53 %tmp_i to i54" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 35 'zext' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_6" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 36 'sub' 'man_V_1' <Predicate = (p_Result_s)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_6" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 37 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 38 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 39 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 16" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 40 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -16, %F2" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 41 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 16, %F2" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 42 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 43 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 16" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 44 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i32" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 45 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 46 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.96>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 47 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 48 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (1.48ns)   --->   "%icmp_ln603 = icmp eq i7 %tmp, 0" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 49 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 50 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 51 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 52 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 53 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_38, i32 -1, i32 0" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 54 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 55 [2/2] (3.60ns)   --->   "%shl_ln604 = shl i32 %trunc_ln583, %sext_ln581" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 55 'shl' 'shl_ln604' <Predicate = true> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 56 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 57 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 58 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 59 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 60 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 61 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 62 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 63 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 64 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 65 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln583" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 66 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.88>
ST_7 : Operation 67 [1/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 67 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/2] (3.60ns)   --->   "%shl_ln604 = shl i32 %trunc_ln583, %sext_ln581" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 68 'shl' 'shl_ln604' <Predicate = true> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 69 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 70 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 71 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 72 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.88>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node ctype_V)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i32" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 73 'trunc' 'trunc_ln586' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node ctype_V)   --->   "%select_ln603 = select i1 %and_ln603, i32 %shl_ln604, i32 %trunc_ln586" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 74 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node ctype_V)   --->   "%select_ln603_2 = select i1 %or_ln603, i32 %select_ln603, i32 %select_ln603_1" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 75 'select' 'select_ln603_2' <Predicate = (or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.69ns) (out node of the LUT)   --->   "%ctype_V = select i1 %or_ln603_2, i32 %select_ln603_2, i32 0" [firmware/myproject_axi.cpp:48->firmware/myproject_axi.cpp:34]   --->   Operation 76 'select' 'ctype_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %in_local_V_V, i32 %ctype_V)" [firmware/myproject_axi.cpp:50->firmware/myproject_axi.cpp:34]   --->   Operation 77 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:46->firmware/myproject_axi.cpp:34]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_local_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ is_last_0_loc_0_i_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
br_ln0                     (br               ) [ 011111111]
is_last_0_loc_0_i_out_dc_0 (phi              ) [ 001000000]
i_0_i_i_i                  (phi              ) [ 001000000]
icmp_ln46                  (icmp             ) [ 001111111]
empty                      (speclooptripcount) [ 000000000]
i                          (add              ) [ 011111111]
br_ln46                    (br               ) [ 000000000]
empty_450                  (read             ) [ 000000000]
in_last_V_tmp              (extractvalue     ) [ 000000000]
in_data_tmp                (extractvalue     ) [ 000111100]
is_last                    (or               ) [ 011111111]
specinterface_ln0          (specinterface    ) [ 000000000]
write_ln34                 (write            ) [ 000000000]
ret_ln34                   (ret              ) [ 000000000]
d_assign                   (fpext            ) [ 000000000]
ireg_V                     (bitcast          ) [ 000000000]
trunc_ln556                (trunc            ) [ 000001000]
p_Result_s                 (bitselect        ) [ 000001000]
exp_tmp_V                  (partselect       ) [ 000001000]
trunc_ln565                (trunc            ) [ 000001000]
zext_ln461                 (zext             ) [ 000000000]
tmp_i                      (bitconcatenate   ) [ 000000000]
p_Result_6                 (zext             ) [ 000000000]
man_V_1                    (sub              ) [ 000000000]
man_V_2                    (select           ) [ 000000110]
icmp_ln571                 (icmp             ) [ 000000110]
F2                         (sub              ) [ 000000000]
icmp_ln581                 (icmp             ) [ 000000100]
add_ln581                  (add              ) [ 000000000]
sub_ln581                  (sub              ) [ 000000000]
sh_amt                     (select           ) [ 000000100]
icmp_ln582                 (icmp             ) [ 000000110]
trunc_ln583                (trunc            ) [ 000000110]
tmp                        (partselect       ) [ 000000100]
sext_ln581                 (sext             ) [ 000000010]
icmp_ln585                 (icmp             ) [ 000000000]
icmp_ln603                 (icmp             ) [ 000000000]
zext_ln586                 (zext             ) [ 000000010]
bitcast_ln696              (bitcast          ) [ 000000000]
tmp_38                     (bitselect        ) [ 000000000]
select_ln588               (select           ) [ 000000000]
or_ln582                   (or               ) [ 000000000]
xor_ln582                  (xor              ) [ 000000000]
and_ln581                  (and              ) [ 000000000]
xor_ln585                  (xor              ) [ 000000000]
and_ln585                  (and              ) [ 000000010]
and_ln585_1                (and              ) [ 000000000]
or_ln581                   (or               ) [ 000000000]
xor_ln581                  (xor              ) [ 000000000]
and_ln603                  (and              ) [ 000000011]
or_ln603                   (or               ) [ 000000011]
select_ln603_1             (select           ) [ 000000011]
ashr_ln586                 (ashr             ) [ 000000001]
shl_ln604                  (shl              ) [ 000000001]
xor_ln571                  (xor              ) [ 000000000]
and_ln582                  (and              ) [ 000000000]
or_ln603_1                 (or               ) [ 000000000]
or_ln603_2                 (or               ) [ 000000001]
trunc_ln586                (trunc            ) [ 000000000]
select_ln603               (select           ) [ 000000000]
select_ln603_2             (select           ) [ 000000000]
ctype_V                    (select           ) [ 000000000]
write_ln50                 (write            ) [ 000000000]
br_ln46                    (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_last_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_local_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="is_last_0_loc_0_i_out_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_last_0_loc_0_i_out_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="empty_450_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="33" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_450/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln34_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln50_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/8 "/>
</bind>
</comp>

<comp id="110" class="1005" name="is_last_0_loc_0_i_out_dc_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_last_0_loc_0_i_out_dc_0 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="is_last_0_loc_0_i_out_dc_0_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_last_0_loc_0_i_out_dc_0/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_0_i_i_i_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="1"/>
<pin id="124" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_0_i_i_i_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="16" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln46_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="15" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="in_last_V_tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="33" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_last_V_tmp/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="in_data_tmp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="33" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_tmp/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="is_last_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="is_last/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="ireg_V_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln556_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_Result_s_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="exp_tmp_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="0" index="3" bw="7" slack="0"/>
<pin id="184" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln565_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln461_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="1"/>
<pin id="195" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="53" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="52" slack="1"/>
<pin id="200" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Result_6_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="53" slack="0"/>
<pin id="205" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_6/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="man_V_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="53" slack="0"/>
<pin id="210" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="man_V_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="54" slack="0"/>
<pin id="216" dir="0" index="2" bw="53" slack="0"/>
<pin id="217" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln571_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="63" slack="1"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="F2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="0" index="1" bw="11" slack="0"/>
<pin id="228" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln581_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="0" index="1" bw="6" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln581_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="12" slack="0"/>
<pin id="240" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sub_ln581_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="12" slack="0"/>
<pin id="246" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sh_amt_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="12" slack="0"/>
<pin id="252" dir="0" index="2" bw="12" slack="0"/>
<pin id="253" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln582_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln583_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="54" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="12" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="0" index="3" bw="5" slack="0"/>
<pin id="272" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln581_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln585_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="12" slack="1"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln603_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="1"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln586_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="54" slack="1"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="bitcast_ln696_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="4"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_38_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="6" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln588_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="0" index="1" bw="12" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_ln582_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="1" slack="1"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="xor_ln582_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="and_ln581_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="xor_ln585_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="and_ln585_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="and_ln585_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="or_ln581_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="1"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="xor_ln581_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="and_ln603_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln603_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln603_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="32" slack="1"/>
<pin id="383" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="xor_ln571_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="2"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="and_ln582_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="2"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="or_ln603_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="or_ln603_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln586_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="54" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln603_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="2"/>
<pin id="411" dir="0" index="1" bw="32" slack="1"/>
<pin id="412" dir="0" index="2" bw="32" slack="0"/>
<pin id="413" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln603_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="2"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="32" slack="2"/>
<pin id="419" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="ctype_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ctype_V/8 "/>
</bind>
</comp>

<comp id="432" class="1005" name="i_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="437" class="1005" name="in_data_tmp_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_data_tmp "/>
</bind>
</comp>

<comp id="443" class="1005" name="is_last_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="is_last "/>
</bind>
</comp>

<comp id="448" class="1005" name="trunc_ln556_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="63" slack="1"/>
<pin id="450" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln556 "/>
</bind>
</comp>

<comp id="453" class="1005" name="p_Result_s_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="458" class="1005" name="exp_tmp_V_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="1"/>
<pin id="460" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_V "/>
</bind>
</comp>

<comp id="463" class="1005" name="trunc_ln565_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="52" slack="1"/>
<pin id="465" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="468" class="1005" name="man_V_2_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="54" slack="1"/>
<pin id="470" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="473" class="1005" name="icmp_ln571_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="479" class="1005" name="icmp_ln581_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="485" class="1005" name="sh_amt_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="12" slack="1"/>
<pin id="487" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="491" class="1005" name="icmp_ln582_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="497" class="1005" name="trunc_ln583_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="1"/>
<pin id="505" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="508" class="1005" name="sext_ln581_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln581 "/>
</bind>
</comp>

<comp id="513" class="1005" name="zext_ln586_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="54" slack="1"/>
<pin id="515" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln586 "/>
</bind>
</comp>

<comp id="518" class="1005" name="and_ln585_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln585 "/>
</bind>
</comp>

<comp id="523" class="1005" name="and_ln603_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="2"/>
<pin id="525" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln603 "/>
</bind>
</comp>

<comp id="528" class="1005" name="or_ln603_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603 "/>
</bind>
</comp>

<comp id="534" class="1005" name="select_ln603_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="2"/>
<pin id="536" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln603_1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="ashr_ln586_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="54" slack="1"/>
<pin id="541" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln586 "/>
</bind>
</comp>

<comp id="544" class="1005" name="shl_ln604_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln604 "/>
</bind>
</comp>

<comp id="549" class="1005" name="or_ln603_2_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="86" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="96" pin=2"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="140"><net_src comp="126" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="126" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="88" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="88" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="161"><net_src comp="148" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="114" pin="4"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="133" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="163" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="163" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="192"><net_src comp="163" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="58" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="203" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="62" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="193" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="225" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="66" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="225" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="231" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="237" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="243" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="225" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="213" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="70" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="249" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="74" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="284"><net_src comp="76" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="78" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="277" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="307"><net_src comp="80" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="299" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="82" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="84" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="277" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="58" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="280" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="58" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="333" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="333" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="280" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="323" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="285" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="350" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="344" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="310" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="16" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="428"><net_src comp="421" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="435"><net_src comp="142" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="440"><net_src comp="152" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="446"><net_src comp="157" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="451"><net_src comp="167" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="456"><net_src comp="171" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="461"><net_src comp="179" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="466"><net_src comp="189" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="471"><net_src comp="213" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="476"><net_src comp="220" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="482"><net_src comp="231" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="488"><net_src comp="249" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="494"><net_src comp="257" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="500"><net_src comp="263" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="506"><net_src comp="267" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="511"><net_src comp="277" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="516"><net_src comp="290" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="521"><net_src comp="344" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="526"><net_src comp="367" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="531"><net_src comp="373" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="537"><net_src comp="379" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="542"><net_src comp="294" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="547"><net_src comp="318" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="552"><net_src comp="401" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="421" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_local_V_V | {8 }
	Port: is_last_0_loc_0_i_out_out | {2 }
 - Input state : 
	Port: Loop_1_proc554 : in_last_V | {2 }
	Port: Loop_1_proc554 : in_data | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln46 : 1
		i : 1
		br_ln46 : 2
		d_assign : 1
		is_last : 1
		write_ln34 : 1
	State 3
	State 4
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_s : 2
		exp_tmp_V : 2
		trunc_ln565 : 2
	State 5
		p_Result_6 : 1
		man_V_1 : 2
		man_V_2 : 3
		F2 : 1
		icmp_ln581 : 2
		add_ln581 : 2
		sub_ln581 : 2
		sh_amt : 3
		icmp_ln582 : 2
		trunc_ln583 : 4
		tmp : 4
	State 6
		zext_ln586 : 1
		ashr_ln586 : 2
		tmp_38 : 1
		select_ln588 : 2
		shl_ln604 : 1
		xor_ln585 : 1
	State 7
	State 8
		select_ln603 : 1
		select_ln603_2 : 2
		ctype_V : 3
		write_ln50 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   ashr   |        grp_fu_294       |    0    |   214   |   216   |
|----------|-------------------------|---------|---------|---------|
|    shl   |        grp_fu_318       |    0    |   140   |   126   |
|----------|-------------------------|---------|---------|---------|
|   fpext  |        grp_fu_133       |    0    |   100   |   138   |
|----------|-------------------------|---------|---------|---------|
|          |      man_V_2_fu_213     |    0    |    0    |    54   |
|          |      sh_amt_fu_249      |    0    |    0    |    12   |
|          |   select_ln588_fu_310   |    0    |    0    |    2    |
|  select  |  select_ln603_1_fu_379  |    0    |    0    |    32   |
|          |   select_ln603_fu_409   |    0    |    0    |    32   |
|          |  select_ln603_2_fu_415  |    0    |    0    |    32   |
|          |      ctype_V_fu_421     |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln46_fu_136    |    0    |    0    |    13   |
|          |    icmp_ln571_fu_220    |    0    |    0    |    29   |
|   icmp   |    icmp_ln581_fu_231    |    0    |    0    |    13   |
|          |    icmp_ln582_fu_257    |    0    |    0    |    13   |
|          |    icmp_ln585_fu_280    |    0    |    0    |    13   |
|          |    icmp_ln603_fu_285    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|          |      man_V_1_fu_207     |    0    |    0    |    60   |
|    sub   |        F2_fu_225        |    0    |    0    |    12   |
|          |     sub_ln581_fu_243    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|    add   |         i_fu_142        |    0    |    0    |    23   |
|          |     add_ln581_fu_237    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      is_last_fu_157     |    0    |    0    |    2    |
|          |     or_ln582_fu_323     |    0    |    0    |    2    |
|    or    |     or_ln581_fu_356     |    0    |    0    |    2    |
|          |     or_ln603_fu_373     |    0    |    0    |    2    |
|          |    or_ln603_1_fu_396    |    0    |    0    |    2    |
|          |    or_ln603_2_fu_401    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln581_fu_333    |    0    |    0    |    2    |
|          |     and_ln585_fu_344    |    0    |    0    |    2    |
|    and   |    and_ln585_1_fu_350   |    0    |    0    |    2    |
|          |     and_ln603_fu_367    |    0    |    0    |    2    |
|          |     and_ln582_fu_391    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln582_fu_327    |    0    |    0    |    2    |
|    xor   |     xor_ln585_fu_338    |    0    |    0    |    2    |
|          |     xor_ln581_fu_361    |    0    |    0    |    2    |
|          |     xor_ln571_fu_386    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |   empty_450_read_fu_88  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln34_write_fu_96 |    0    |    0    |    0    |
|          | write_ln50_write_fu_103 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|extractvalue|   in_last_V_tmp_fu_148  |    0    |    0    |    0    |
|          |    in_data_tmp_fu_152   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln556_fu_167   |    0    |    0    |    0    |
|   trunc  |    trunc_ln565_fu_189   |    0    |    0    |    0    |
|          |    trunc_ln583_fu_263   |    0    |    0    |    0    |
|          |    trunc_ln586_fu_406   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|    p_Result_s_fu_171    |    0    |    0    |    0    |
|          |      tmp_38_fu_302      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     exp_tmp_V_fu_179    |    0    |    0    |    0    |
|          |        tmp_fu_267       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln461_fu_193    |    0    |    0    |    0    |
|   zext   |    p_Result_6_fu_203    |    0    |    0    |    0    |
|          |    zext_ln586_fu_290    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_i_fu_196      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln581_fu_277    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |   454   |   917   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         and_ln585_reg_518        |    1   |
|         and_ln603_reg_523        |    1   |
|        ashr_ln586_reg_539        |   54   |
|         exp_tmp_V_reg_458        |   11   |
|         i_0_i_i_i_reg_122        |   16   |
|             i_reg_432            |   16   |
|        icmp_ln571_reg_473        |    1   |
|        icmp_ln581_reg_479        |    1   |
|        icmp_ln582_reg_491        |    1   |
|        in_data_tmp_reg_437       |   32   |
|is_last_0_loc_0_i_out_dc_0_reg_110|    1   |
|          is_last_reg_443         |    1   |
|          man_V_2_reg_468         |   54   |
|        or_ln603_2_reg_549        |    1   |
|         or_ln603_reg_528         |    1   |
|        p_Result_s_reg_453        |    1   |
|      select_ln603_1_reg_534      |   32   |
|        sext_ln581_reg_508        |   32   |
|          sh_amt_reg_485          |   12   |
|         shl_ln604_reg_544        |   32   |
|            tmp_reg_503           |    7   |
|        trunc_ln556_reg_448       |   63   |
|        trunc_ln565_reg_463       |   52   |
|        trunc_ln583_reg_497       |   32   |
|        zext_ln586_reg_513        |   54   |
+----------------------------------+--------+
|               Total              |   509  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_133 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_294 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_318 |  p1  |   2  |  12  |   24   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   152  ||  5.307  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   454  |   917  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   509  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   963  |   944  |
+-----------+--------+--------+--------+--------+
