===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.9237 seconds

  ----Wall Time----  ----Name----
    4.1910 ( 12.0%)  FIR Parser
   18.0977 ( 51.8%)  'firrtl.circuit' Pipeline
    1.4960 (  4.3%)    'firrtl.module' Pipeline
    1.3335 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1625 (  0.5%)      LowerCHIRRTLPass
    0.1099 (  0.3%)    InferWidths
    0.8325 (  2.4%)    InferResets
    0.0222 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0999 (  0.3%)    WireDFT
    0.1051 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8577 (  2.5%)    LowerFIRRTLTypes
    7.2788 ( 20.8%)    'firrtl.module' Pipeline
    0.8881 (  2.5%)      ExpandWhens
    0.0240 (  0.1%)      RemoveResets
    5.9441 ( 17.0%)      Canonicalizer
    0.4227 (  1.2%)      InferReadWrite
    0.6487 (  1.9%)    Inliner
    1.1929 (  3.4%)    IMConstProp
    0.0357 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0338 (  0.1%)    BlackBoxReader
    0.0338 (  0.1%)      (A) circt::firrtl::InstanceGraph
    4.4854 ( 12.8%)    'firrtl.module' Pipeline
    4.4854 ( 12.8%)      Canonicalizer
    0.4773 (  1.4%)    RemoveUnusedPorts
    0.0349 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4794 (  1.4%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.9026 ( 11.2%)  LowerFIRRTLToHW
    0.0344 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.9399 ( 14.1%)  'hw.module' Pipeline
    0.9262 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.3938 (  6.9%)    Canonicalizer
    0.7145 (  2.0%)    HWCleanup
    0.0824 (  0.2%)    HWLegalizeModules
    0.8229 (  2.4%)    PrettifyVerilog
    3.7889 ( 10.8%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   34.9237 (100.0%)  Total

{
  totalTime: 34.954,
  maxMemory: 697909248
}
