Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: seven_segment_display_VHDL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "seven_segment_display_VHDL.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "seven_segment_display_VHDL"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : seven_segment_display_VHDL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\My_Designs\LIFT\SSD-TEST.vhd" into library work
Parsing entity <seven_segment_display_VHDL>.
Parsing architecture <Behavioral> of entity <seven_segment_display_vhdl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <seven_segment_display_VHDL> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\My_Designs\LIFT\SSD-TEST.vhd" Line 70: displayed_number should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\My_Designs\LIFT\SSD-TEST.vhd" Line 75: displayed_number should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\My_Designs\LIFT\SSD-TEST.vhd" Line 80: displayed_number should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\My_Designs\LIFT\SSD-TEST.vhd" Line 85: displayed_number should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seven_segment_display_VHDL>.
    Related source file is "C:\My_Designs\LIFT\SSD-TEST.vhd".
    Found 28-bit register for signal <one_second_counter>.
    Found 16-bit register for signal <displayed_number>.
    Found 20-bit register for signal <refresh_counter>.
    Found 20-bit adder for signal <refresh_counter[19]_GND_5_o_add_1_OUT> created at line 59.
    Found 28-bit adder for signal <one_second_counter[27]_GND_5_o_add_7_OUT> created at line 99.
    Found 16-bit adder for signal <displayed_number[15]_GND_5_o_add_11_OUT> created at line 110.
    Found 16x7-bit Read Only RAM for signal <LED_out>
    Found 4x4-bit Read Only RAM for signal <Anode_Activate>
    Found 1-bit 4-to-1 multiplexer for signal <LED_BCD<3>> created at line 33.
    Found 1-bit 4-to-1 multiplexer for signal <LED_BCD<2>> created at line 33.
    Found 1-bit 4-to-1 multiplexer for signal <LED_BCD<1>> created at line 33.
    Found 1-bit 4-to-1 multiplexer for signal <LED_BCD<0>> created at line 33.
    Found 28-bit comparator lessequal for signal <n0006> created at line 96
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <seven_segment_display_VHDL> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 20-bit adder                                          : 1
 28-bit adder                                          : 1
# Registers                                            : 3
 16-bit register                                       : 1
 20-bit register                                       : 1
 28-bit register                                       : 1
# Comparators                                          : 1
 28-bit comparator lessequal                           : 1
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 28-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <seven_segment_display_VHDL>.
The following registers are absorbed into counter <one_second_counter>: 1 register on signal <one_second_counter>.
The following registers are absorbed into counter <refresh_counter>: 1 register on signal <refresh_counter>.
The following registers are absorbed into counter <displayed_number>: 1 register on signal <displayed_number>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Anode_Activate> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <refresh_counter> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Anode_Activate> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LED_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <LED_BCD>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LED_out>       |          |
    -----------------------------------------------------------------------
Unit <seven_segment_display_VHDL> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
 28-bit up counter                                     : 1
# Comparators                                          : 1
 28-bit comparator lessequal                           : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <seven_segment_display_VHDL> ...
WARNING:Xst:1710 - FF/Latch <one_second_counter_27> (without init value) has a constant value of 0 in block <seven_segment_display_VHDL>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <one_second_counter_0> in Unit <seven_segment_display_VHDL> is equivalent to the following FF/Latch, which will be removed : <refresh_counter_0> 
INFO:Xst:2261 - The FF/Latch <one_second_counter_1> in Unit <seven_segment_display_VHDL> is equivalent to the following FF/Latch, which will be removed : <refresh_counter_1> 
INFO:Xst:2261 - The FF/Latch <one_second_counter_2> in Unit <seven_segment_display_VHDL> is equivalent to the following FF/Latch, which will be removed : <refresh_counter_2> 
INFO:Xst:2261 - The FF/Latch <one_second_counter_3> in Unit <seven_segment_display_VHDL> is equivalent to the following FF/Latch, which will be removed : <refresh_counter_3> 
INFO:Xst:2261 - The FF/Latch <one_second_counter_4> in Unit <seven_segment_display_VHDL> is equivalent to the following FF/Latch, which will be removed : <refresh_counter_4> 
INFO:Xst:2261 - The FF/Latch <one_second_counter_5> in Unit <seven_segment_display_VHDL> is equivalent to the following FF/Latch, which will be removed : <refresh_counter_5> 
INFO:Xst:2261 - The FF/Latch <one_second_counter_6> in Unit <seven_segment_display_VHDL> is equivalent to the following FF/Latch, which will be removed : <refresh_counter_6> 
INFO:Xst:2261 - The FF/Latch <one_second_counter_7> in Unit <seven_segment_display_VHDL> is equivalent to the following FF/Latch, which will be removed : <refresh_counter_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block seven_segment_display_VHDL, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : seven_segment_display_VHDL.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 234
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 34
#      LUT2                        : 33
#      LUT3                        : 19
#      LUT4                        : 7
#      LUT5                        : 8
#      LUT6                        : 7
#      MUXCY                       : 67
#      VCC                         : 1
#      XORCY                       : 55
# FlipFlops/Latches                : 55
#      FDC                         : 39
#      FDCE                        : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  18224     0%  
 Number of Slice LUTs:                  110  out of   9112     1%  
    Number used as Logic:               110  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    110
   Number with an unused Flip Flop:      55  out of    110    50%  
   Number with an unused LUT:             0  out of    110     0%  
   Number of fully used LUT-FF pairs:    55  out of    110    50%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_100Mhz                       | BUFGP                  | 55    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.128ns (Maximum Frequency: 195.021MHz)
   Minimum input arrival time before clock: 3.646ns
   Maximum output required time after clock: 7.243ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_100Mhz'
  Clock period: 5.128ns (frequency: 195.021MHz)
  Total number of paths / destination ports: 16931 / 71
-------------------------------------------------------------------------
Delay:               5.128ns (Levels of Logic = 35)
  Source:            one_second_counter_0 (FF)
  Destination:       one_second_counter_26 (FF)
  Source Clock:      clock_100Mhz rising
  Destination Clock: clock_100Mhz rising

  Data Path: one_second_counter_0 to one_second_counter_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.525   1.234  one_second_counter_0 (one_second_counter_0)
     LUT5:I0->O            1   0.254   0.000  Mcompar_GND_5_o_one_second_counter[27]_LessThan_7_o_lut<0> (Mcompar_GND_5_o_one_second_counter[27]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_GND_5_o_one_second_counter[27]_LessThan_7_o_cy<0> (Mcompar_GND_5_o_one_second_counter[27]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_5_o_one_second_counter[27]_LessThan_7_o_cy<1> (Mcompar_GND_5_o_one_second_counter[27]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_5_o_one_second_counter[27]_LessThan_7_o_cy<2> (Mcompar_GND_5_o_one_second_counter[27]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_5_o_one_second_counter[27]_LessThan_7_o_cy<3> (Mcompar_GND_5_o_one_second_counter[27]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_5_o_one_second_counter[27]_LessThan_7_o_cy<4> (Mcompar_GND_5_o_one_second_counter[27]_LessThan_7_o_cy<4>)
     MUXCY:CI->O          28   0.023   1.453  Mcompar_GND_5_o_one_second_counter[27]_LessThan_7_o_cy<5> (GND_5_o_one_second_counter[27]_LessThan_7_o)
     LUT2:I1->O            1   0.254   0.000  Mcount_one_second_counter_lut<0> (Mcount_one_second_counter_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcount_one_second_counter_cy<0> (Mcount_one_second_counter_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<1> (Mcount_one_second_counter_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<2> (Mcount_one_second_counter_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<3> (Mcount_one_second_counter_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<4> (Mcount_one_second_counter_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<5> (Mcount_one_second_counter_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<6> (Mcount_one_second_counter_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<7> (Mcount_one_second_counter_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<8> (Mcount_one_second_counter_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<9> (Mcount_one_second_counter_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<10> (Mcount_one_second_counter_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<11> (Mcount_one_second_counter_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<12> (Mcount_one_second_counter_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<13> (Mcount_one_second_counter_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<14> (Mcount_one_second_counter_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<15> (Mcount_one_second_counter_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<16> (Mcount_one_second_counter_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<17> (Mcount_one_second_counter_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<18> (Mcount_one_second_counter_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<19> (Mcount_one_second_counter_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<20> (Mcount_one_second_counter_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<21> (Mcount_one_second_counter_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<22> (Mcount_one_second_counter_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<23> (Mcount_one_second_counter_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_one_second_counter_cy<24> (Mcount_one_second_counter_cy<24>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_one_second_counter_cy<25> (Mcount_one_second_counter_cy<25>)
     XORCY:CI->O           1   0.206   0.000  Mcount_one_second_counter_xor<26> (Mcount_one_second_counter26)
     FDC:D                     0.074          one_second_counter_26
    ----------------------------------------
    Total                      5.128ns (2.441ns logic, 2.687ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_100Mhz'
  Total number of paths / destination ports: 55 / 55
-------------------------------------------------------------------------
Offset:              3.646ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       one_second_counter_0 (FF)
  Destination Clock: clock_100Mhz rising

  Data Path: reset to one_second_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.328   1.859  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.459          one_second_counter_0
    ----------------------------------------
    Total                      3.646ns (1.787ns logic, 1.859ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_100Mhz'
  Total number of paths / destination ports: 176 / 11
-------------------------------------------------------------------------
Offset:              7.243ns (Levels of Logic = 3)
  Source:            refresh_counter_18 (FF)
  Destination:       LED_out<6> (PAD)
  Source Clock:      clock_100Mhz rising

  Data Path: refresh_counter_18 to LED_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.525   1.431  refresh_counter_18 (refresh_counter_18)
     LUT6:I0->O            7   0.254   1.186  Mmux_LED_BCD<0>11 (LED_BCD<0>)
     LUT4:I0->O            1   0.254   0.681  Mram_LED_out41 (LED_out_4_OBUF)
     OBUF:I->O                 2.912          LED_out_4_OBUF (LED_out<4>)
    ----------------------------------------
    Total                      7.243ns (3.945ns logic, 3.298ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_100Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_100Mhz   |    5.128|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.73 secs
 
--> 

Total memory usage is 4450616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :   10 (   0 filtered)

