/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  reg [15:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  reg [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_2z ? celloutsig_1_2z : in_data[164];
  assign celloutsig_1_7z = celloutsig_1_0z[2] ? celloutsig_1_2z : celloutsig_1_5z;
  assign celloutsig_0_8z = ~((in_data[25] | celloutsig_0_7z[2]) & (celloutsig_0_0z | celloutsig_0_2z));
  assign celloutsig_1_12z = ~((celloutsig_1_3z[2] | celloutsig_1_9z[2]) & (celloutsig_1_5z | celloutsig_1_8z[0]));
  assign celloutsig_0_0z = in_data[5:3] == in_data[90:88];
  assign celloutsig_1_2z = in_data[187:185] == in_data[157:155];
  assign celloutsig_1_14z = { celloutsig_1_8z[2], celloutsig_1_4z[1], celloutsig_1_2z } >= { celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_1_11z = { in_data[125:124], celloutsig_1_9z } < { celloutsig_1_8z[5:2], celloutsig_1_4z[1], celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_9z[3:1], celloutsig_1_12z } < { celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_3z = celloutsig_0_2z & ~(celloutsig_0_1z);
  assign celloutsig_0_2z = in_data[93:87] != in_data[67:61];
  assign celloutsig_1_4z = - celloutsig_1_3z;
  assign celloutsig_1_1z = in_data[161:157] !== { celloutsig_1_0z[2:1], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[41:34] !== { in_data[44:39], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z = { in_data[134:131], 1'h0 } !== { celloutsig_1_0z[1:0], 1'h0, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = & { celloutsig_1_17z[1:0], celloutsig_1_4z };
  assign celloutsig_1_16z = celloutsig_1_0z[2] & celloutsig_1_9z[2];
  assign celloutsig_1_17z = { celloutsig_1_4z[1:0], celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_1z } << { in_data[128:127], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_18z = { in_data[153:147], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_13z } <<< { celloutsig_1_0z, 1'h0, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_16z };
  assign celloutsig_0_7z = { in_data[87:86], celloutsig_0_2z } >>> celloutsig_0_5z[2:0];
  assign celloutsig_1_3z = celloutsig_1_0z - { in_data[162:161], celloutsig_1_2z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } ^ { in_data[17:14], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 16'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_5z = { celloutsig_0_4z[4:2], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[141:139];
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_9z = { celloutsig_1_3z[2], celloutsig_1_3z };
  assign { celloutsig_1_8z[2], celloutsig_1_8z[0], celloutsig_1_8z[5:3] } = { celloutsig_1_4z[2], celloutsig_1_4z[0], in_data[132:130] } ^ { celloutsig_1_4z[0], celloutsig_1_5z, celloutsig_1_3z[2], celloutsig_1_4z[2:1] };
  assign celloutsig_1_8z[1] = celloutsig_1_4z[1];
  assign { out_data[140:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
