Drill report for C:\Users\Azec\Desktop\CESE-PCB\AislacionUSB\USBCableIsolatorCircuit.kicad_pcb
Created on 26/07/2016 20:14:52

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'C:USBCableIsolatorCircuit.drl' contains
    plated through holes:
    =============================================================
    T1  0,40mm  0,016"  (44 holes)
    T2  1,00mm  0,039"  (4 holes)
    T3  1,02mm  0,040"  (12 holes)  (with 3 slots)
    T4  1,14mm  0,045"  (3 holes)
    T5  1,52mm  0,060"  (2 holes)
    T6  2,30mm  0,091"  (2 holes)
    T7  2,70mm  0,106"  (3 holes)

    Total plated holes count 70


Drill file 'C:USBCableIsolatorCircuit-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
