
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//df_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ce8 <.init>:
  401ce8:	stp	x29, x30, [sp, #-16]!
  401cec:	mov	x29, sp
  401cf0:	bl	402310 <__fxstatat@plt+0x60>
  401cf4:	ldp	x29, x30, [sp], #16
  401cf8:	ret

Disassembly of section .plt:

0000000000401d00 <mbrtowc@plt-0x20>:
  401d00:	stp	x16, x30, [sp, #-16]!
  401d04:	adrp	x16, 41e000 <__fxstatat@plt+0x1bd50>
  401d08:	ldr	x17, [x16, #4088]
  401d0c:	add	x16, x16, #0xff8
  401d10:	br	x17
  401d14:	nop
  401d18:	nop
  401d1c:	nop

0000000000401d20 <mbrtowc@plt>:
  401d20:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401d24:	ldr	x17, [x16]
  401d28:	add	x16, x16, #0x0
  401d2c:	br	x17

0000000000401d30 <memcpy@plt>:
  401d30:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401d34:	ldr	x17, [x16, #8]
  401d38:	add	x16, x16, #0x8
  401d3c:	br	x17

0000000000401d40 <memmove@plt>:
  401d40:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401d44:	ldr	x17, [x16, #16]
  401d48:	add	x16, x16, #0x10
  401d4c:	br	x17

0000000000401d50 <_exit@plt>:
  401d50:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401d54:	ldr	x17, [x16, #24]
  401d58:	add	x16, x16, #0x18
  401d5c:	br	x17

0000000000401d60 <getcwd@plt>:
  401d60:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401d64:	ldr	x17, [x16, #32]
  401d68:	add	x16, x16, #0x20
  401d6c:	br	x17

0000000000401d70 <strlen@plt>:
  401d70:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401d74:	ldr	x17, [x16, #40]
  401d78:	add	x16, x16, #0x28
  401d7c:	br	x17

0000000000401d80 <fputs@plt>:
  401d80:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401d84:	ldr	x17, [x16, #48]
  401d88:	add	x16, x16, #0x30
  401d8c:	br	x17

0000000000401d90 <__sprintf_chk@plt>:
  401d90:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401d94:	ldr	x17, [x16, #56]
  401d98:	add	x16, x16, #0x38
  401d9c:	br	x17

0000000000401da0 <mbstowcs@plt>:
  401da0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401da4:	ldr	x17, [x16, #64]
  401da8:	add	x16, x16, #0x40
  401dac:	br	x17

0000000000401db0 <exit@plt>:
  401db0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401db4:	ldr	x17, [x16, #72]
  401db8:	add	x16, x16, #0x48
  401dbc:	br	x17

0000000000401dc0 <error@plt>:
  401dc0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401dc4:	ldr	x17, [x16, #80]
  401dc8:	add	x16, x16, #0x50
  401dcc:	br	x17

0000000000401dd0 <fchdir@plt>:
  401dd0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401dd4:	ldr	x17, [x16, #88]
  401dd8:	add	x16, x16, #0x58
  401ddc:	br	x17

0000000000401de0 <readlink@plt>:
  401de0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401de4:	ldr	x17, [x16, #96]
  401de8:	add	x16, x16, #0x60
  401dec:	br	x17

0000000000401df0 <ferror_unlocked@plt>:
  401df0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401df4:	ldr	x17, [x16, #104]
  401df8:	add	x16, x16, #0x68
  401dfc:	br	x17

0000000000401e00 <__cxa_atexit@plt>:
  401e00:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401e04:	ldr	x17, [x16, #112]
  401e08:	add	x16, x16, #0x70
  401e0c:	br	x17

0000000000401e10 <iswcntrl@plt>:
  401e10:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401e14:	ldr	x17, [x16, #120]
  401e18:	add	x16, x16, #0x78
  401e1c:	br	x17

0000000000401e20 <statfs@plt>:
  401e20:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401e24:	ldr	x17, [x16, #128]
  401e28:	add	x16, x16, #0x80
  401e2c:	br	x17

0000000000401e30 <lseek@plt>:
  401e30:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401e34:	ldr	x17, [x16, #136]
  401e38:	add	x16, x16, #0x88
  401e3c:	br	x17

0000000000401e40 <__fpending@plt>:
  401e40:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401e44:	ldr	x17, [x16, #144]
  401e48:	add	x16, x16, #0x90
  401e4c:	br	x17

0000000000401e50 <gnu_dev_makedev@plt>:
  401e50:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401e54:	ldr	x17, [x16, #152]
  401e58:	add	x16, x16, #0x98
  401e5c:	br	x17

0000000000401e60 <localeconv@plt>:
  401e60:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401e64:	ldr	x17, [x16, #160]
  401e68:	add	x16, x16, #0xa0
  401e6c:	br	x17

0000000000401e70 <fileno@plt>:
  401e70:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401e74:	ldr	x17, [x16, #168]
  401e78:	add	x16, x16, #0xa8
  401e7c:	br	x17

0000000000401e80 <putc_unlocked@plt>:
  401e80:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401e84:	ldr	x17, [x16, #176]
  401e88:	add	x16, x16, #0xb0
  401e8c:	br	x17

0000000000401e90 <__memcpy_chk@plt>:
  401e90:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401e94:	ldr	x17, [x16, #184]
  401e98:	add	x16, x16, #0xb8
  401e9c:	br	x17

0000000000401ea0 <fclose@plt>:
  401ea0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401ea4:	ldr	x17, [x16, #192]
  401ea8:	add	x16, x16, #0xc0
  401eac:	br	x17

0000000000401eb0 <nl_langinfo@plt>:
  401eb0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401eb4:	ldr	x17, [x16, #200]
  401eb8:	add	x16, x16, #0xc8
  401ebc:	br	x17

0000000000401ec0 <fopen@plt>:
  401ec0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401ec4:	ldr	x17, [x16, #208]
  401ec8:	add	x16, x16, #0xd0
  401ecc:	br	x17

0000000000401ed0 <malloc@plt>:
  401ed0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401ed4:	ldr	x17, [x16, #216]
  401ed8:	add	x16, x16, #0xd8
  401edc:	br	x17

0000000000401ee0 <wcwidth@plt>:
  401ee0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401ee4:	ldr	x17, [x16, #224]
  401ee8:	add	x16, x16, #0xe0
  401eec:	br	x17

0000000000401ef0 <open@plt>:
  401ef0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401ef4:	ldr	x17, [x16, #232]
  401ef8:	add	x16, x16, #0xe8
  401efc:	br	x17

0000000000401f00 <wcswidth@plt>:
  401f00:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401f04:	ldr	x17, [x16, #240]
  401f08:	add	x16, x16, #0xf0
  401f0c:	br	x17

0000000000401f10 <strncmp@plt>:
  401f10:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401f14:	ldr	x17, [x16, #248]
  401f18:	add	x16, x16, #0xf8
  401f1c:	br	x17

0000000000401f20 <bindtextdomain@plt>:
  401f20:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401f24:	ldr	x17, [x16, #256]
  401f28:	add	x16, x16, #0x100
  401f2c:	br	x17

0000000000401f30 <__libc_start_main@plt>:
  401f30:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401f34:	ldr	x17, [x16, #264]
  401f38:	add	x16, x16, #0x108
  401f3c:	br	x17

0000000000401f40 <strverscmp@plt>:
  401f40:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401f44:	ldr	x17, [x16, #272]
  401f48:	add	x16, x16, #0x110
  401f4c:	br	x17

0000000000401f50 <__printf_chk@plt>:
  401f50:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401f54:	ldr	x17, [x16, #280]
  401f58:	add	x16, x16, #0x118
  401f5c:	br	x17

0000000000401f60 <memset@plt>:
  401f60:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401f64:	ldr	x17, [x16, #288]
  401f68:	add	x16, x16, #0x120
  401f6c:	br	x17

0000000000401f70 <putchar_unlocked@plt>:
  401f70:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401f74:	ldr	x17, [x16, #296]
  401f78:	add	x16, x16, #0x128
  401f7c:	br	x17

0000000000401f80 <calloc@plt>:
  401f80:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401f84:	ldr	x17, [x16, #304]
  401f88:	add	x16, x16, #0x130
  401f8c:	br	x17

0000000000401f90 <setmntent@plt>:
  401f90:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401f94:	ldr	x17, [x16, #312]
  401f98:	add	x16, x16, #0x138
  401f9c:	br	x17

0000000000401fa0 <endmntent@plt>:
  401fa0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401fa4:	ldr	x17, [x16, #320]
  401fa8:	add	x16, x16, #0x140
  401fac:	br	x17

0000000000401fb0 <bcmp@plt>:
  401fb0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401fb4:	ldr	x17, [x16, #328]
  401fb8:	add	x16, x16, #0x148
  401fbc:	br	x17

0000000000401fc0 <realloc@plt>:
  401fc0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401fc4:	ldr	x17, [x16, #336]
  401fc8:	add	x16, x16, #0x150
  401fcc:	br	x17

0000000000401fd0 <strdup@plt>:
  401fd0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401fd4:	ldr	x17, [x16, #344]
  401fd8:	add	x16, x16, #0x158
  401fdc:	br	x17

0000000000401fe0 <close@plt>:
  401fe0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401fe4:	ldr	x17, [x16, #352]
  401fe8:	add	x16, x16, #0x160
  401fec:	br	x17

0000000000401ff0 <strrchr@plt>:
  401ff0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401ff4:	ldr	x17, [x16, #360]
  401ff8:	add	x16, x16, #0x168
  401ffc:	br	x17

0000000000402000 <__gmon_start__@plt>:
  402000:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402004:	ldr	x17, [x16, #368]
  402008:	add	x16, x16, #0x170
  40200c:	br	x17

0000000000402010 <strtoumax@plt>:
  402010:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402014:	ldr	x17, [x16, #376]
  402018:	add	x16, x16, #0x178
  40201c:	br	x17

0000000000402020 <abort@plt>:
  402020:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402024:	ldr	x17, [x16, #384]
  402028:	add	x16, x16, #0x180
  40202c:	br	x17

0000000000402030 <statvfs@plt>:
  402030:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402034:	ldr	x17, [x16, #392]
  402038:	add	x16, x16, #0x188
  40203c:	br	x17

0000000000402040 <mbsinit@plt>:
  402040:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402044:	ldr	x17, [x16, #400]
  402048:	add	x16, x16, #0x190
  40204c:	br	x17

0000000000402050 <canonicalize_file_name@plt>:
  402050:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402054:	ldr	x17, [x16, #408]
  402058:	add	x16, x16, #0x198
  40205c:	br	x17

0000000000402060 <textdomain@plt>:
  402060:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402064:	ldr	x17, [x16, #416]
  402068:	add	x16, x16, #0x1a0
  40206c:	br	x17

0000000000402070 <__asprintf_chk@plt>:
  402070:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402074:	ldr	x17, [x16, #424]
  402078:	add	x16, x16, #0x1a8
  40207c:	br	x17

0000000000402080 <getopt_long@plt>:
  402080:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402084:	ldr	x17, [x16, #432]
  402088:	add	x16, x16, #0x1b0
  40208c:	br	x17

0000000000402090 <__fprintf_chk@plt>:
  402090:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402094:	ldr	x17, [x16, #440]
  402098:	add	x16, x16, #0x1b8
  40209c:	br	x17

00000000004020a0 <strcmp@plt>:
  4020a0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4020a4:	ldr	x17, [x16, #448]
  4020a8:	add	x16, x16, #0x1c0
  4020ac:	br	x17

00000000004020b0 <__ctype_b_loc@plt>:
  4020b0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4020b4:	ldr	x17, [x16, #456]
  4020b8:	add	x16, x16, #0x1c8
  4020bc:	br	x17

00000000004020c0 <fseeko@plt>:
  4020c0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4020c4:	ldr	x17, [x16, #464]
  4020c8:	add	x16, x16, #0x1d0
  4020cc:	br	x17

00000000004020d0 <getline@plt>:
  4020d0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4020d4:	ldr	x17, [x16, #472]
  4020d8:	add	x16, x16, #0x1d8
  4020dc:	br	x17

00000000004020e0 <chdir@plt>:
  4020e0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4020e4:	ldr	x17, [x16, #480]
  4020e8:	add	x16, x16, #0x1e0
  4020ec:	br	x17

00000000004020f0 <free@plt>:
  4020f0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4020f4:	ldr	x17, [x16, #488]
  4020f8:	add	x16, x16, #0x1e8
  4020fc:	br	x17

0000000000402100 <sync@plt>:
  402100:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402104:	ldr	x17, [x16, #496]
  402108:	add	x16, x16, #0x1f0
  40210c:	br	x17

0000000000402110 <__ctype_get_mb_cur_max@plt>:
  402110:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402114:	ldr	x17, [x16, #504]
  402118:	add	x16, x16, #0x1f8
  40211c:	br	x17

0000000000402120 <hasmntopt@plt>:
  402120:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402124:	ldr	x17, [x16, #512]
  402128:	add	x16, x16, #0x200
  40212c:	br	x17

0000000000402130 <strspn@plt>:
  402130:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402134:	ldr	x17, [x16, #520]
  402138:	add	x16, x16, #0x208
  40213c:	br	x17

0000000000402140 <strchr@plt>:
  402140:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402144:	ldr	x17, [x16, #528]
  402148:	add	x16, x16, #0x210
  40214c:	br	x17

0000000000402150 <memrchr@plt>:
  402150:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402154:	ldr	x17, [x16, #536]
  402158:	add	x16, x16, #0x218
  40215c:	br	x17

0000000000402160 <fcntl@plt>:
  402160:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402164:	ldr	x17, [x16, #544]
  402168:	add	x16, x16, #0x220
  40216c:	br	x17

0000000000402170 <fflush@plt>:
  402170:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402174:	ldr	x17, [x16, #552]
  402178:	add	x16, x16, #0x228
  40217c:	br	x17

0000000000402180 <__lxstat@plt>:
  402180:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402184:	ldr	x17, [x16, #560]
  402188:	add	x16, x16, #0x230
  40218c:	br	x17

0000000000402190 <memchr@plt>:
  402190:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402194:	ldr	x17, [x16, #568]
  402198:	add	x16, x16, #0x238
  40219c:	br	x17

00000000004021a0 <isatty@plt>:
  4021a0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4021a4:	ldr	x17, [x16, #576]
  4021a8:	add	x16, x16, #0x240
  4021ac:	br	x17

00000000004021b0 <wcstombs@plt>:
  4021b0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4021b4:	ldr	x17, [x16, #584]
  4021b8:	add	x16, x16, #0x248
  4021bc:	br	x17

00000000004021c0 <__mempcpy_chk@plt>:
  4021c0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4021c4:	ldr	x17, [x16, #592]
  4021c8:	add	x16, x16, #0x250
  4021cc:	br	x17

00000000004021d0 <strstr@plt>:
  4021d0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4021d4:	ldr	x17, [x16, #600]
  4021d8:	add	x16, x16, #0x258
  4021dc:	br	x17

00000000004021e0 <dcgettext@plt>:
  4021e0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4021e4:	ldr	x17, [x16, #608]
  4021e8:	add	x16, x16, #0x260
  4021ec:	br	x17

00000000004021f0 <__isoc99_sscanf@plt>:
  4021f0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4021f4:	ldr	x17, [x16, #616]
  4021f8:	add	x16, x16, #0x268
  4021fc:	br	x17

0000000000402200 <fputs_unlocked@plt>:
  402200:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402204:	ldr	x17, [x16, #624]
  402208:	add	x16, x16, #0x270
  40220c:	br	x17

0000000000402210 <__freading@plt>:
  402210:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402214:	ldr	x17, [x16, #632]
  402218:	add	x16, x16, #0x278
  40221c:	br	x17

0000000000402220 <getmntent@plt>:
  402220:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402224:	ldr	x17, [x16, #640]
  402228:	add	x16, x16, #0x280
  40222c:	br	x17

0000000000402230 <iswprint@plt>:
  402230:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402234:	ldr	x17, [x16, #648]
  402238:	add	x16, x16, #0x288
  40223c:	br	x17

0000000000402240 <openat@plt>:
  402240:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402244:	ldr	x17, [x16, #656]
  402248:	add	x16, x16, #0x290
  40224c:	br	x17

0000000000402250 <__assert_fail@plt>:
  402250:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402254:	ldr	x17, [x16, #664]
  402258:	add	x16, x16, #0x298
  40225c:	br	x17

0000000000402260 <__errno_location@plt>:
  402260:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402264:	ldr	x17, [x16, #672]
  402268:	add	x16, x16, #0x2a0
  40226c:	br	x17

0000000000402270 <uname@plt>:
  402270:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402274:	ldr	x17, [x16, #680]
  402278:	add	x16, x16, #0x2a8
  40227c:	br	x17

0000000000402280 <getenv@plt>:
  402280:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402284:	ldr	x17, [x16, #688]
  402288:	add	x16, x16, #0x2b0
  40228c:	br	x17

0000000000402290 <__xstat@plt>:
  402290:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402294:	ldr	x17, [x16, #696]
  402298:	add	x16, x16, #0x2b8
  40229c:	br	x17

00000000004022a0 <setlocale@plt>:
  4022a0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4022a4:	ldr	x17, [x16, #704]
  4022a8:	add	x16, x16, #0x2c0
  4022ac:	br	x17

00000000004022b0 <__fxstatat@plt>:
  4022b0:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  4022b4:	ldr	x17, [x16, #712]
  4022b8:	add	x16, x16, #0x2c8
  4022bc:	br	x17

Disassembly of section .text:

00000000004022c0 <.text>:
  4022c0:	mov	x29, #0x0                   	// #0
  4022c4:	mov	x30, #0x0                   	// #0
  4022c8:	mov	x5, x0
  4022cc:	ldr	x1, [sp]
  4022d0:	add	x2, sp, #0x8
  4022d4:	mov	x6, sp
  4022d8:	movz	x0, #0x0, lsl #48
  4022dc:	movk	x0, #0x0, lsl #32
  4022e0:	movk	x0, #0x40, lsl #16
  4022e4:	movk	x0, #0x26d0
  4022e8:	movz	x3, #0x0, lsl #48
  4022ec:	movk	x3, #0x0, lsl #32
  4022f0:	movk	x3, #0x40, lsl #16
  4022f4:	movk	x3, #0xc470
  4022f8:	movz	x4, #0x0, lsl #48
  4022fc:	movk	x4, #0x0, lsl #32
  402300:	movk	x4, #0x40, lsl #16
  402304:	movk	x4, #0xc4f0
  402308:	bl	401f30 <__libc_start_main@plt>
  40230c:	bl	402020 <abort@plt>
  402310:	adrp	x0, 41e000 <__fxstatat@plt+0x1bd50>
  402314:	ldr	x0, [x0, #4064]
  402318:	cbz	x0, 402320 <__fxstatat@plt+0x70>
  40231c:	b	402000 <__gmon_start__@plt>
  402320:	ret
  402324:	nop
  402328:	adrp	x0, 41f000 <__fxstatat@plt+0x1cd50>
  40232c:	add	x0, x0, #0x5a0
  402330:	adrp	x1, 41f000 <__fxstatat@plt+0x1cd50>
  402334:	add	x1, x1, #0x5a0
  402338:	cmp	x1, x0
  40233c:	b.eq	402354 <__fxstatat@plt+0xa4>  // b.none
  402340:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402344:	ldr	x1, [x1, #1384]
  402348:	cbz	x1, 402354 <__fxstatat@plt+0xa4>
  40234c:	mov	x16, x1
  402350:	br	x16
  402354:	ret
  402358:	adrp	x0, 41f000 <__fxstatat@plt+0x1cd50>
  40235c:	add	x0, x0, #0x5a0
  402360:	adrp	x1, 41f000 <__fxstatat@plt+0x1cd50>
  402364:	add	x1, x1, #0x5a0
  402368:	sub	x1, x1, x0
  40236c:	lsr	x2, x1, #63
  402370:	add	x1, x2, x1, asr #3
  402374:	cmp	xzr, x1, asr #1
  402378:	asr	x1, x1, #1
  40237c:	b.eq	402394 <__fxstatat@plt+0xe4>  // b.none
  402380:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  402384:	ldr	x2, [x2, #1392]
  402388:	cbz	x2, 402394 <__fxstatat@plt+0xe4>
  40238c:	mov	x16, x2
  402390:	br	x16
  402394:	ret
  402398:	stp	x29, x30, [sp, #-32]!
  40239c:	mov	x29, sp
  4023a0:	str	x19, [sp, #16]
  4023a4:	adrp	x19, 41f000 <__fxstatat@plt+0x1cd50>
  4023a8:	ldrb	w0, [x19, #1488]
  4023ac:	cbnz	w0, 4023bc <__fxstatat@plt+0x10c>
  4023b0:	bl	402328 <__fxstatat@plt+0x78>
  4023b4:	mov	w0, #0x1                   	// #1
  4023b8:	strb	w0, [x19, #1488]
  4023bc:	ldr	x19, [sp, #16]
  4023c0:	ldp	x29, x30, [sp], #32
  4023c4:	ret
  4023c8:	b	402358 <__fxstatat@plt+0xa8>
  4023cc:	sub	sp, sp, #0xa0
  4023d0:	stp	x20, x19, [sp, #144]
  4023d4:	mov	w19, w0
  4023d8:	stp	x29, x30, [sp, #112]
  4023dc:	stp	x22, x21, [sp, #128]
  4023e0:	add	x29, sp, #0x70
  4023e4:	cbnz	w0, 402694 <__fxstatat@plt+0x3e4>
  4023e8:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4023ec:	add	x1, x1, #0x867
  4023f0:	mov	w2, #0x5                   	// #5
  4023f4:	mov	x0, xzr
  4023f8:	bl	4021e0 <dcgettext@plt>
  4023fc:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402400:	ldr	x2, [x8, #1664]
  402404:	mov	x1, x0
  402408:	mov	w0, #0x1                   	// #1
  40240c:	bl	401f50 <__printf_chk@plt>
  402410:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402414:	add	x1, x1, #0x888
  402418:	mov	w2, #0x5                   	// #5
  40241c:	mov	x0, xzr
  402420:	bl	4021e0 <dcgettext@plt>
  402424:	adrp	x22, 41f000 <__fxstatat@plt+0x1cd50>
  402428:	ldr	x1, [x22, #1472]
  40242c:	bl	402200 <fputs_unlocked@plt>
  402430:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  402434:	add	x1, x1, #0x71
  402438:	mov	w2, #0x5                   	// #5
  40243c:	mov	x0, xzr
  402440:	bl	4021e0 <dcgettext@plt>
  402444:	ldr	x1, [x22, #1472]
  402448:	bl	402200 <fputs_unlocked@plt>
  40244c:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402450:	add	x1, x1, #0x8ec
  402454:	mov	w2, #0x5                   	// #5
  402458:	mov	x0, xzr
  40245c:	bl	4021e0 <dcgettext@plt>
  402460:	ldr	x1, [x22, #1472]
  402464:	bl	402200 <fputs_unlocked@plt>
  402468:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  40246c:	add	x1, x1, #0xa86
  402470:	mov	w2, #0x5                   	// #5
  402474:	mov	x0, xzr
  402478:	bl	4021e0 <dcgettext@plt>
  40247c:	ldr	x1, [x22, #1472]
  402480:	bl	402200 <fputs_unlocked@plt>
  402484:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402488:	add	x1, x1, #0xb85
  40248c:	mov	w2, #0x5                   	// #5
  402490:	mov	x0, xzr
  402494:	bl	4021e0 <dcgettext@plt>
  402498:	ldr	x1, [x22, #1472]
  40249c:	bl	402200 <fputs_unlocked@plt>
  4024a0:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4024a4:	add	x1, x1, #0xc8f
  4024a8:	mov	w2, #0x5                   	// #5
  4024ac:	mov	x0, xzr
  4024b0:	bl	4021e0 <dcgettext@plt>
  4024b4:	ldr	x1, [x22, #1472]
  4024b8:	bl	402200 <fputs_unlocked@plt>
  4024bc:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4024c0:	add	x1, x1, #0xd10
  4024c4:	mov	w2, #0x5                   	// #5
  4024c8:	mov	x0, xzr
  4024cc:	bl	4021e0 <dcgettext@plt>
  4024d0:	ldr	x1, [x22, #1472]
  4024d4:	bl	402200 <fputs_unlocked@plt>
  4024d8:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4024dc:	add	x1, x1, #0xdf0
  4024e0:	mov	w2, #0x5                   	// #5
  4024e4:	mov	x0, xzr
  4024e8:	bl	4021e0 <dcgettext@plt>
  4024ec:	ldr	x1, [x22, #1472]
  4024f0:	bl	402200 <fputs_unlocked@plt>
  4024f4:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4024f8:	add	x1, x1, #0xe1d
  4024fc:	mov	w2, #0x5                   	// #5
  402500:	mov	x0, xzr
  402504:	bl	4021e0 <dcgettext@plt>
  402508:	ldr	x1, [x22, #1472]
  40250c:	bl	402200 <fputs_unlocked@plt>
  402510:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  402514:	add	x1, x1, #0xbc
  402518:	mov	w2, #0x5                   	// #5
  40251c:	mov	x0, xzr
  402520:	bl	4021e0 <dcgettext@plt>
  402524:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  402528:	mov	x1, x0
  40252c:	add	x2, x2, #0xe53
  402530:	mov	w0, #0x1                   	// #1
  402534:	bl	401f50 <__printf_chk@plt>
  402538:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40253c:	add	x1, x1, #0x19b
  402540:	mov	w2, #0x5                   	// #5
  402544:	mov	x0, xzr
  402548:	bl	4021e0 <dcgettext@plt>
  40254c:	ldr	x1, [x22, #1472]
  402550:	bl	402200 <fputs_unlocked@plt>
  402554:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402558:	add	x1, x1, #0xe56
  40255c:	mov	w2, #0x5                   	// #5
  402560:	mov	x0, xzr
  402564:	bl	4021e0 <dcgettext@plt>
  402568:	ldr	x1, [x22, #1472]
  40256c:	bl	402200 <fputs_unlocked@plt>
  402570:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402574:	add	x1, x1, #0x7d0
  402578:	mov	x0, sp
  40257c:	mov	w2, #0x70                  	// #112
  402580:	mov	x21, sp
  402584:	bl	401d30 <memcpy@plt>
  402588:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40258c:	adrp	x20, 40c000 <__fxstatat@plt+0x9d50>
  402590:	add	x1, x1, #0x26f
  402594:	add	x20, x20, #0xf32
  402598:	mov	x0, x20
  40259c:	bl	4020a0 <strcmp@plt>
  4025a0:	cbz	w0, 4025ac <__fxstatat@plt+0x2fc>
  4025a4:	ldr	x1, [x21, #16]!
  4025a8:	cbnz	x1, 402598 <__fxstatat@plt+0x2e8>
  4025ac:	ldr	x8, [x21, #8]
  4025b0:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4025b4:	add	x1, x1, #0x2ce
  4025b8:	mov	w2, #0x5                   	// #5
  4025bc:	cmp	x8, #0x0
  4025c0:	mov	x0, xzr
  4025c4:	csel	x21, x20, x8, eq  // eq = none
  4025c8:	bl	4021e0 <dcgettext@plt>
  4025cc:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  4025d0:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  4025d4:	mov	x1, x0
  4025d8:	add	x2, x2, #0xf95
  4025dc:	add	x3, x3, #0x2e5
  4025e0:	mov	w0, #0x1                   	// #1
  4025e4:	bl	401f50 <__printf_chk@plt>
  4025e8:	mov	w0, #0x5                   	// #5
  4025ec:	mov	x1, xzr
  4025f0:	bl	4022a0 <setlocale@plt>
  4025f4:	cbz	x0, 402628 <__fxstatat@plt+0x378>
  4025f8:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4025fc:	add	x1, x1, #0x30d
  402600:	mov	w2, #0x3                   	// #3
  402604:	bl	401f10 <strncmp@plt>
  402608:	cbz	w0, 402628 <__fxstatat@plt+0x378>
  40260c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  402610:	add	x1, x1, #0x311
  402614:	mov	w2, #0x5                   	// #5
  402618:	mov	x0, xzr
  40261c:	bl	4021e0 <dcgettext@plt>
  402620:	ldr	x1, [x22, #1472]
  402624:	bl	402200 <fputs_unlocked@plt>
  402628:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40262c:	add	x1, x1, #0x358
  402630:	mov	w2, #0x5                   	// #5
  402634:	mov	x0, xzr
  402638:	bl	4021e0 <dcgettext@plt>
  40263c:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  402640:	mov	x1, x0
  402644:	add	x2, x2, #0x2e5
  402648:	mov	w0, #0x1                   	// #1
  40264c:	mov	x3, x20
  402650:	bl	401f50 <__printf_chk@plt>
  402654:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  402658:	add	x1, x1, #0x373
  40265c:	mov	w2, #0x5                   	// #5
  402660:	mov	x0, xzr
  402664:	bl	4021e0 <dcgettext@plt>
  402668:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  40266c:	adrp	x9, 40d000 <__fxstatat@plt+0xad50>
  402670:	add	x8, x8, #0xbb9
  402674:	add	x9, x9, #0x28b
  402678:	cmp	x21, x20
  40267c:	mov	x1, x0
  402680:	csel	x3, x9, x8, eq  // eq = none
  402684:	mov	w0, #0x1                   	// #1
  402688:	mov	x2, x21
  40268c:	bl	401f50 <__printf_chk@plt>
  402690:	b	4026c8 <__fxstatat@plt+0x418>
  402694:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402698:	ldr	x20, [x8, #1448]
  40269c:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4026a0:	add	x1, x1, #0x840
  4026a4:	mov	w2, #0x5                   	// #5
  4026a8:	mov	x0, xzr
  4026ac:	bl	4021e0 <dcgettext@plt>
  4026b0:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4026b4:	ldr	x3, [x8, #1664]
  4026b8:	mov	x2, x0
  4026bc:	mov	w1, #0x1                   	// #1
  4026c0:	mov	x0, x20
  4026c4:	bl	402090 <__fprintf_chk@plt>
  4026c8:	mov	w0, w19
  4026cc:	bl	401db0 <exit@plt>
  4026d0:	stp	x29, x30, [sp, #-96]!
  4026d4:	stp	x28, x27, [sp, #16]
  4026d8:	stp	x26, x25, [sp, #32]
  4026dc:	stp	x24, x23, [sp, #48]
  4026e0:	stp	x22, x21, [sp, #64]
  4026e4:	stp	x20, x19, [sp, #80]
  4026e8:	mov	x29, sp
  4026ec:	sub	sp, sp, #0x2f0
  4026f0:	ldr	x8, [x1]
  4026f4:	str	w0, [sp, #60]
  4026f8:	mov	x28, x1
  4026fc:	mov	x0, x8
  402700:	bl	40731c <__fxstatat@plt+0x506c>
  402704:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  402708:	add	x1, x1, #0xbb9
  40270c:	mov	w0, #0x6                   	// #6
  402710:	bl	4022a0 <setlocale@plt>
  402714:	adrp	x19, 40c000 <__fxstatat@plt+0x9d50>
  402718:	add	x19, x19, #0xf99
  40271c:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402720:	add	x1, x1, #0xf35
  402724:	mov	x0, x19
  402728:	bl	401f20 <bindtextdomain@plt>
  40272c:	mov	x0, x19
  402730:	bl	402060 <textdomain@plt>
  402734:	adrp	x0, 405000 <__fxstatat@plt+0x2d50>
  402738:	add	x0, x0, #0x1cc
  40273c:	bl	40c4f8 <__fxstatat@plt+0xa248>
  402740:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402744:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  402748:	adrp	x26, 41f000 <__fxstatat@plt+0x1cd50>
  40274c:	adrp	x13, 41f000 <__fxstatat@plt+0x1cd50>
  402750:	adrp	x12, 41f000 <__fxstatat@plt+0x1cd50>
  402754:	adrp	x14, 41f000 <__fxstatat@plt+0x1cd50>
  402758:	mov	w21, #0xffffffff            	// #-1
  40275c:	adrp	x15, 41f000 <__fxstatat@plt+0x1cd50>
  402760:	adrp	x11, 41f000 <__fxstatat@plt+0x1cd50>
  402764:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  402768:	adrp	x10, 41f000 <__fxstatat@plt+0x1cd50>
  40276c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402770:	mov	w24, #0x1                   	// #1
  402774:	add	x1, x1, #0xf47
  402778:	mov	w2, #0x5                   	// #5
  40277c:	mov	x0, xzr
  402780:	str	xzr, [x16, #1496]
  402784:	str	xzr, [x26, #1504]
  402788:	strb	wzr, [x13, #1512]
  40278c:	strb	wzr, [x12, #1513]
  402790:	str	w21, [x14, #1516]
  402794:	strb	wzr, [x15, #1520]
  402798:	strb	wzr, [x11, #1521]
  40279c:	strb	wzr, [x9, #1524]
  4027a0:	strb	wzr, [x10, #1525]
  4027a4:	str	x24, [x8, #1528]
  4027a8:	bl	4021e0 <dcgettext@plt>
  4027ac:	adrp	x22, 40c000 <__fxstatat@plt+0x9d50>
  4027b0:	adrp	x23, 40c000 <__fxstatat@plt+0x9d50>
  4027b4:	adrp	x27, 40c000 <__fxstatat@plt+0x9d50>
  4027b8:	adrp	x25, 40c000 <__fxstatat@plt+0x9d50>
  4027bc:	mov	w19, wzr
  4027c0:	add	x22, x22, #0xf70
  4027c4:	add	x23, x23, #0x5b0
  4027c8:	adrp	x20, 41f000 <__fxstatat@plt+0x1cd50>
  4027cc:	add	x27, x27, #0x59a
  4027d0:	add	x25, x25, #0x578
  4027d4:	stp	x28, x0, [sp, #40]
  4027d8:	ldr	w0, [sp, #60]
  4027dc:	add	x4, sp, #0x40
  4027e0:	mov	x1, x28
  4027e4:	mov	x2, x22
  4027e8:	mov	x3, x23
  4027ec:	str	w21, [sp, #64]
  4027f0:	bl	402080 <getopt_long@plt>
  4027f4:	cmp	w0, #0x60
  4027f8:	b.le	402824 <__fxstatat@plt+0x574>
  4027fc:	sub	w8, w0, #0x68
  402800:	cmp	w8, #0x10
  402804:	b.hi	40285c <__fxstatat@plt+0x5ac>  // b.pmore
  402808:	adr	x9, 4027d8 <__fxstatat@plt+0x528>
  40280c:	ldrh	w10, [x25, x8, lsl #1]
  402810:	add	x9, x9, x10, lsl #2
  402814:	br	x9
  402818:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  40281c:	mov	w9, #0xb0                  	// #176
  402820:	b	4028b4 <__fxstatat@plt+0x604>
  402824:	cmp	w0, #0x47
  402828:	b.gt	402884 <__fxstatat@plt+0x5d4>
  40282c:	cmp	w0, #0x41
  402830:	b.le	402a00 <__fxstatat@plt+0x750>
  402834:	cmp	w0, #0x42
  402838:	b.ne	4028c4 <__fxstatat@plt+0x614>  // b.any
  40283c:	ldr	x0, [x20, #1456]
  402840:	adrp	x1, 41f000 <__fxstatat@plt+0x1cd50>
  402844:	adrp	x2, 41f000 <__fxstatat@plt+0x1cd50>
  402848:	add	x1, x1, #0x5ec
  40284c:	add	x2, x2, #0x630
  402850:	bl	406b44 <__fxstatat@plt+0x4894>
  402854:	cbz	w0, 4027d8 <__fxstatat@plt+0x528>
  402858:	b	403b68 <__fxstatat@plt+0x18b8>
  40285c:	sub	w8, w0, #0x100
  402860:	cmp	w8, #0x3
  402864:	b.hi	40292c <__fxstatat@plt+0x67c>  // b.pmore
  402868:	adr	x9, 402878 <__fxstatat@plt+0x5c8>
  40286c:	ldrb	w10, [x27, x8]
  402870:	add	x9, x9, x10, lsl #2
  402874:	br	x9
  402878:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  40287c:	strb	wzr, [x8, #1597]
  402880:	b	4027d8 <__fxstatat@plt+0x528>
  402884:	cmp	w0, #0x48
  402888:	b.eq	4028ac <__fxstatat@plt+0x5fc>  // b.none
  40288c:	cmp	w0, #0x50
  402890:	b.ne	4028f0 <__fxstatat@plt+0x640>  // b.any
  402894:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402898:	ldr	w8, [x8, #1592]
  40289c:	cmp	w8, #0x4
  4028a0:	b.eq	403b34 <__fxstatat@plt+0x1884>  // b.none
  4028a4:	mov	w19, #0x1                   	// #1
  4028a8:	b	4027d8 <__fxstatat@plt+0x528>
  4028ac:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4028b0:	mov	w9, #0x90                  	// #144
  4028b4:	str	w9, [x8, #1516]
  4028b8:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4028bc:	str	x24, [x8, #1584]
  4028c0:	b	4027d8 <__fxstatat@plt+0x528>
  4028c4:	cmp	w0, #0x46
  4028c8:	b.ne	403b60 <__fxstatat@plt+0x18b0>  // b.any
  4028cc:	ldr	x28, [x20, #1456]
  4028d0:	mov	w0, #0x10                  	// #16
  4028d4:	bl	409060 <__fxstatat@plt+0x6db0>
  4028d8:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  4028dc:	ldr	x8, [x9, #1496]
  4028e0:	str	x0, [x9, #1496]
  4028e4:	stp	x28, x8, [x0]
  4028e8:	ldr	x28, [sp, #40]
  4028ec:	b	4027d8 <__fxstatat@plt+0x528>
  4028f0:	cmp	w0, #0x54
  4028f4:	b.ne	403b60 <__fxstatat@plt+0x18b0>  // b.any
  4028f8:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4028fc:	ldr	w8, [x8, #1592]
  402900:	cmp	w8, #0x4
  402904:	b.eq	403b40 <__fxstatat@plt+0x1890>  // b.none
  402908:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  40290c:	strb	w24, [x8, #1520]
  402910:	b	4027d8 <__fxstatat@plt+0x528>
  402914:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402918:	str	wzr, [x8, #1516]
  40291c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402920:	mov	w9, #0x400                 	// #1024
  402924:	str	x9, [x8, #1584]
  402928:	b	4027d8 <__fxstatat@plt+0x528>
  40292c:	cmp	w0, #0x61
  402930:	b.ne	403b60 <__fxstatat@plt+0x18b0>  // b.any
  402934:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402938:	strb	w24, [x8, #1512]
  40293c:	b	4027d8 <__fxstatat@plt+0x528>
  402940:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402944:	strb	w24, [x8, #1525]
  402948:	b	4027d8 <__fxstatat@plt+0x528>
  40294c:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  402950:	ldr	w8, [x9, #1592]
  402954:	cmp	w8, #0x4
  402958:	b.eq	403b28 <__fxstatat@plt+0x1878>  // b.none
  40295c:	str	w24, [x9, #1592]
  402960:	b	4027d8 <__fxstatat@plt+0x528>
  402964:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402968:	ldr	w8, [x8, #1592]
  40296c:	cmp	w8, #0x1
  402970:	b.eq	403b28 <__fxstatat@plt+0x1878>  // b.none
  402974:	cmp	w8, #0x0
  402978:	cset	w8, ne  // ne = any
  40297c:	orn	w8, w8, w19
  402980:	tbz	w8, #0, 403b34 <__fxstatat@plt+0x1884>
  402984:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402988:	ldrb	w8, [x8, #1520]
  40298c:	cmp	w8, #0x1
  402990:	b.eq	403b40 <__fxstatat@plt+0x1890>  // b.none
  402994:	ldr	x0, [x20, #1456]
  402998:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  40299c:	mov	w9, #0x4                   	// #4
  4029a0:	str	w9, [x8, #1592]
  4029a4:	cbz	x0, 4027d8 <__fxstatat@plt+0x528>
  4029a8:	bl	403bc4 <__fxstatat@plt+0x1914>
  4029ac:	b	4027d8 <__fxstatat@plt+0x528>
  4029b0:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4029b4:	str	wzr, [x8, #1516]
  4029b8:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4029bc:	mov	w9, #0x100000              	// #1048576
  4029c0:	str	x9, [x8, #1584]
  4029c4:	b	4027d8 <__fxstatat@plt+0x528>
  4029c8:	ldr	x28, [x20, #1456]
  4029cc:	mov	w0, #0x10                  	// #16
  4029d0:	bl	409060 <__fxstatat@plt+0x6db0>
  4029d4:	ldr	x8, [x26, #1504]
  4029d8:	str	x0, [x26, #1504]
  4029dc:	stp	x28, x8, [x0]
  4029e0:	ldr	x28, [sp, #40]
  4029e4:	b	4027d8 <__fxstatat@plt+0x528>
  4029e8:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4029ec:	strb	w24, [x8, #1597]
  4029f0:	b	4027d8 <__fxstatat@plt+0x528>
  4029f4:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4029f8:	strb	w24, [x8, #1596]
  4029fc:	b	4027d8 <__fxstatat@plt+0x528>
  402a00:	cmn	w0, #0x1
  402a04:	b.ne	403ac4 <__fxstatat@plt+0x1814>  // b.any
  402a08:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402a0c:	ldr	w8, [x8, #1516]
  402a10:	adrp	x25, 41f000 <__fxstatat@plt+0x1cd50>
  402a14:	adrp	x24, 41f000 <__fxstatat@plt+0x1cd50>
  402a18:	cmn	w8, #0x1
  402a1c:	b.ne	402a74 <__fxstatat@plt+0x7c4>  // b.any
  402a20:	tbz	w19, #0, 402a54 <__fxstatat@plt+0x7a4>
  402a24:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  402a28:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402a2c:	add	x0, x0, #0xfd1
  402a30:	str	wzr, [x8, #1516]
  402a34:	bl	402280 <getenv@plt>
  402a38:	cmp	x0, #0x0
  402a3c:	mov	w8, #0x200                 	// #512
  402a40:	mov	w9, #0x400                 	// #1024
  402a44:	csel	x8, x9, x8, eq  // eq = none
  402a48:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  402a4c:	str	x8, [x9, #1584]
  402a50:	b	402a74 <__fxstatat@plt+0x7c4>
  402a54:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  402a58:	add	x0, x0, #0xfe1
  402a5c:	bl	402280 <getenv@plt>
  402a60:	adrp	x1, 41f000 <__fxstatat@plt+0x1cd50>
  402a64:	adrp	x2, 41f000 <__fxstatat@plt+0x1cd50>
  402a68:	add	x1, x1, #0x5ec
  402a6c:	add	x2, x2, #0x630
  402a70:	bl	406b44 <__fxstatat@plt+0x4894>
  402a74:	ldr	w8, [x24, #1592]
  402a78:	cmp	w8, #0x1
  402a7c:	b.eq	402aa8 <__fxstatat@plt+0x7f8>  // b.none
  402a80:	cmp	w8, #0x4
  402a84:	b.eq	402aa8 <__fxstatat@plt+0x7f8>  // b.none
  402a88:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402a8c:	ldrb	w8, [x8, #1516]
  402a90:	tbnz	w8, #4, 402aa0 <__fxstatat@plt+0x7f0>
  402a94:	tbz	w19, #0, 402aa8 <__fxstatat@plt+0x7f8>
  402a98:	mov	w8, #0x3                   	// #3
  402a9c:	b	402aa4 <__fxstatat@plt+0x7f4>
  402aa0:	mov	w8, #0x2                   	// #2
  402aa4:	str	w8, [x24, #1592]
  402aa8:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402aac:	ldr	x20, [x8, #1496]
  402ab0:	cbz	x20, 402b34 <__fxstatat@plt+0x884>
  402ab4:	adrp	x19, 40c000 <__fxstatat@plt+0x9d50>
  402ab8:	mov	w22, wzr
  402abc:	add	x19, x19, #0xfef
  402ac0:	ldr	x23, [x26, #1504]
  402ac4:	cbz	x23, 402b20 <__fxstatat@plt+0x870>
  402ac8:	ldr	x21, [x20]
  402acc:	ldr	x1, [x23]
  402ad0:	mov	x0, x21
  402ad4:	bl	4020a0 <strcmp@plt>
  402ad8:	cbz	w0, 402ae8 <__fxstatat@plt+0x838>
  402adc:	ldr	x23, [x23, #8]
  402ae0:	cbnz	x23, 402acc <__fxstatat@plt+0x81c>
  402ae4:	b	402b20 <__fxstatat@plt+0x870>
  402ae8:	mov	w2, #0x5                   	// #5
  402aec:	mov	x0, xzr
  402af0:	mov	x1, x19
  402af4:	bl	4021e0 <dcgettext@plt>
  402af8:	ldr	x8, [x20]
  402afc:	mov	x21, x0
  402b00:	mov	x0, x8
  402b04:	bl	40888c <__fxstatat@plt+0x65dc>
  402b08:	mov	x3, x0
  402b0c:	mov	w0, wzr
  402b10:	mov	w1, wzr
  402b14:	mov	x2, x21
  402b18:	bl	401dc0 <error@plt>
  402b1c:	mov	w22, #0x1                   	// #1
  402b20:	ldr	x20, [x20, #8]
  402b24:	cbnz	x20, 402ac0 <__fxstatat@plt+0x810>
  402b28:	tbz	w22, #0, 402b34 <__fxstatat@plt+0x884>
  402b2c:	mov	w0, #0x1                   	// #1
  402b30:	b	403a58 <__fxstatat@plt+0x17a8>
  402b34:	adrp	x27, 41f000 <__fxstatat@plt+0x1cd50>
  402b38:	ldr	w8, [x27, #1464]
  402b3c:	ldr	w9, [sp, #60]
  402b40:	cmp	w8, w9
  402b44:	b.ge	402c2c <__fxstatat@plt+0x97c>  // b.tcont
  402b48:	ldr	w19, [sp, #60]
  402b4c:	subs	w8, w19, w8
  402b50:	b.mi	403b14 <__fxstatat@plt+0x1864>  // b.first
  402b54:	mov	w8, w8
  402b58:	lsl	x0, x8, #7
  402b5c:	bl	409060 <__fxstatat@plt+0x6db0>
  402b60:	ldr	w8, [x27, #1464]
  402b64:	str	x0, [sp, #24]
  402b68:	cmp	w8, w19
  402b6c:	b.ge	402c2c <__fxstatat@plt+0x97c>  // b.tcont
  402b70:	ldr	x11, [sp, #24]
  402b74:	sxtw	x9, w8
  402b78:	add	x22, x28, x9, lsl #3
  402b7c:	mvn	w10, w8
  402b80:	add	x20, x11, x9, lsl #7
  402b84:	ldr	w9, [sp, #60]
  402b88:	adrp	x21, 40e000 <__fxstatat@plt+0xbd50>
  402b8c:	add	x21, x21, #0xdc
  402b90:	mov	w24, #0x1                   	// #1
  402b94:	add	w23, w10, w9
  402b98:	ldr	x0, [x22]
  402b9c:	sxtw	x8, w8
  402ba0:	sub	x1, x20, x8, lsl #7
  402ba4:	bl	40c508 <__fxstatat@plt+0xa258>
  402ba8:	cbz	w0, 402be4 <__fxstatat@plt+0x934>
  402bac:	bl	402260 <__errno_location@plt>
  402bb0:	ldr	x2, [x22]
  402bb4:	ldr	w19, [x0]
  402bb8:	mov	w1, #0x3                   	// #3
  402bbc:	mov	w0, wzr
  402bc0:	bl	408748 <__fxstatat@plt+0x6498>
  402bc4:	mov	x3, x0
  402bc8:	mov	w0, wzr
  402bcc:	mov	w1, w19
  402bd0:	mov	x2, x21
  402bd4:	bl	401dc0 <error@plt>
  402bd8:	strb	w24, [x25, #1524]
  402bdc:	str	xzr, [x22]
  402be0:	b	402c10 <__fxstatat@plt+0x960>
  402be4:	ldrsw	x8, [x27, #1464]
  402be8:	sub	x8, x20, x8, lsl #7
  402bec:	ldr	w8, [x8, #16]
  402bf0:	and	w8, w8, #0xf000
  402bf4:	cmp	w8, #0x1, lsl #12
  402bf8:	b.eq	402c10 <__fxstatat@plt+0x960>  // b.none
  402bfc:	ldr	x0, [x22]
  402c00:	mov	w1, #0x100                 	// #256
  402c04:	bl	401ef0 <open@plt>
  402c08:	tbnz	w0, #31, 402c10 <__fxstatat@plt+0x960>
  402c0c:	bl	401fe0 <close@plt>
  402c10:	cbz	w23, 402c28 <__fxstatat@plt+0x978>
  402c14:	ldr	w8, [x27, #1464]
  402c18:	add	x20, x20, #0x80
  402c1c:	add	x22, x22, #0x8
  402c20:	sub	w23, w23, #0x1
  402c24:	b	402b98 <__fxstatat@plt+0x8e8>
  402c28:	adrp	x24, 41f000 <__fxstatat@plt+0x1cd50>
  402c2c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402c30:	ldr	x8, [x8, #1496]
  402c34:	ldr	x9, [x26, #1504]
  402c38:	orr	x8, x8, x9
  402c3c:	cbz	x8, 402c48 <__fxstatat@plt+0x998>
  402c40:	mov	w8, #0x1                   	// #1
  402c44:	b	402c70 <__fxstatat@plt+0x9c0>
  402c48:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402c4c:	ldrb	w8, [x8, #828]
  402c50:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  402c54:	ldrb	w9, [x9, #1520]
  402c58:	adrp	x10, 41f000 <__fxstatat@plt+0x1cd50>
  402c5c:	ldrb	w10, [x10, #1596]
  402c60:	cmp	w8, #0x0
  402c64:	cset	w8, ne  // ne = any
  402c68:	orr	w8, w9, w8
  402c6c:	orr	w8, w10, w8
  402c70:	ldr	w19, [sp, #60]
  402c74:	and	w0, w8, #0x1
  402c78:	bl	409c58 <__fxstatat@plt+0x79a8>
  402c7c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402c80:	str	x0, [x8, #1600]
  402c84:	cbnz	x0, 402ce4 <__fxstatat@plt+0xa34>
  402c88:	ldr	w8, [x27, #1464]
  402c8c:	cmp	w8, w19
  402c90:	b.ge	402ca0 <__fxstatat@plt+0x9f0>  // b.tcont
  402c94:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402c98:	ldrb	w8, [x8, #1512]
  402c9c:	tbz	w8, #0, 403a78 <__fxstatat@plt+0x17c8>
  402ca0:	adrp	x19, 40d000 <__fxstatat@plt+0xad50>
  402ca4:	add	x19, x19, #0xbb9
  402ca8:	mov	w21, #0x1                   	// #1
  402cac:	bl	402260 <__errno_location@plt>
  402cb0:	ldr	w22, [x0]
  402cb4:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  402cb8:	add	x1, x1, #0x2d
  402cbc:	mov	w2, #0x5                   	// #5
  402cc0:	mov	x0, xzr
  402cc4:	bl	4021e0 <dcgettext@plt>
  402cc8:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  402ccc:	mov	x4, x0
  402cd0:	add	x2, x2, #0x28
  402cd4:	mov	w0, w21
  402cd8:	mov	w1, w22
  402cdc:	mov	x3, x19
  402ce0:	bl	401dc0 <error@plt>
  402ce4:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402ce8:	ldrb	w8, [x8, #1597]
  402cec:	cmp	w8, #0x1
  402cf0:	b.ne	402cf8 <__fxstatat@plt+0xa48>  // b.any
  402cf4:	bl	402100 <sync@plt>
  402cf8:	ldr	w8, [x24, #1592]
  402cfc:	cmp	w8, #0x4
  402d00:	b.hi	403b80 <__fxstatat@plt+0x18d0>  // b.pmore
  402d04:	adrp	x9, 40c000 <__fxstatat@plt+0x9d50>
  402d08:	add	x9, x9, #0x59e
  402d0c:	adr	x10, 402d20 <__fxstatat@plt+0xa70>
  402d10:	ldrb	w11, [x9, x8]
  402d14:	add	x10, x10, x11, lsl #2
  402d18:	adrp	x19, 41f000 <__fxstatat@plt+0x1cd50>
  402d1c:	br	x10
  402d20:	mov	w0, wzr
  402d24:	mov	x1, xzr
  402d28:	bl	40453c <__fxstatat@plt+0x228c>
  402d2c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402d30:	ldrb	w8, [x8, #1520]
  402d34:	cmp	w8, #0x1
  402d38:	b.ne	402d48 <__fxstatat@plt+0xa98>  // b.any
  402d3c:	mov	w0, #0x1                   	// #1
  402d40:	mov	x1, xzr
  402d44:	bl	40453c <__fxstatat@plt+0x228c>
  402d48:	mov	w0, #0x2                   	// #2
  402d4c:	mov	x1, xzr
  402d50:	bl	40453c <__fxstatat@plt+0x228c>
  402d54:	mov	w0, #0x3                   	// #3
  402d58:	mov	x1, xzr
  402d5c:	bl	40453c <__fxstatat@plt+0x228c>
  402d60:	mov	w0, #0x4                   	// #4
  402d64:	mov	x1, xzr
  402d68:	b	402dd4 <__fxstatat@plt+0xb24>
  402d6c:	ldr	x8, [x19, #1608]
  402d70:	cbnz	x8, 402ea0 <__fxstatat@plt+0xbf0>
  402d74:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  402d78:	add	x0, x0, #0x58b
  402d7c:	bl	403bc4 <__fxstatat@plt+0x1914>
  402d80:	b	402ea0 <__fxstatat@plt+0xbf0>
  402d84:	mov	w0, wzr
  402d88:	mov	x1, xzr
  402d8c:	bl	40453c <__fxstatat@plt+0x228c>
  402d90:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402d94:	ldrb	w8, [x8, #1520]
  402d98:	cmp	w8, #0x1
  402d9c:	b.ne	402dac <__fxstatat@plt+0xafc>  // b.any
  402da0:	mov	w0, #0x1                   	// #1
  402da4:	mov	x1, xzr
  402da8:	bl	40453c <__fxstatat@plt+0x228c>
  402dac:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  402db0:	add	x1, x1, #0x45d
  402db4:	mov	w0, #0x2                   	// #2
  402db8:	bl	40453c <__fxstatat@plt+0x228c>
  402dbc:	mov	w0, #0x3                   	// #3
  402dc0:	mov	x1, xzr
  402dc4:	bl	40453c <__fxstatat@plt+0x228c>
  402dc8:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  402dcc:	add	x1, x1, #0x462
  402dd0:	mov	w0, #0x4                   	// #4
  402dd4:	bl	40453c <__fxstatat@plt+0x228c>
  402dd8:	mov	w0, #0x5                   	// #5
  402ddc:	b	402e8c <__fxstatat@plt+0xbdc>
  402de0:	mov	w0, wzr
  402de4:	mov	x1, xzr
  402de8:	bl	40453c <__fxstatat@plt+0x228c>
  402dec:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402df0:	ldrb	w8, [x8, #1520]
  402df4:	cmp	w8, #0x1
  402df8:	b.ne	402e08 <__fxstatat@plt+0xb58>  // b.any
  402dfc:	mov	w0, #0x1                   	// #1
  402e00:	mov	x1, xzr
  402e04:	bl	40453c <__fxstatat@plt+0x228c>
  402e08:	mov	w0, #0x2                   	// #2
  402e0c:	mov	x1, xzr
  402e10:	bl	40453c <__fxstatat@plt+0x228c>
  402e14:	mov	w0, #0x3                   	// #3
  402e18:	mov	x1, xzr
  402e1c:	bl	40453c <__fxstatat@plt+0x228c>
  402e20:	mov	w0, #0x4                   	// #4
  402e24:	mov	x1, xzr
  402e28:	bl	40453c <__fxstatat@plt+0x228c>
  402e2c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  402e30:	add	x1, x1, #0x551
  402e34:	mov	w0, #0x5                   	// #5
  402e38:	b	402e90 <__fxstatat@plt+0xbe0>
  402e3c:	mov	w0, wzr
  402e40:	mov	x1, xzr
  402e44:	bl	40453c <__fxstatat@plt+0x228c>
  402e48:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402e4c:	ldrb	w8, [x8, #1520]
  402e50:	cmp	w8, #0x1
  402e54:	b.ne	402e64 <__fxstatat@plt+0xbb4>  // b.any
  402e58:	mov	w0, #0x1                   	// #1
  402e5c:	mov	x1, xzr
  402e60:	bl	40453c <__fxstatat@plt+0x228c>
  402e64:	mov	w0, #0x6                   	// #6
  402e68:	mov	x1, xzr
  402e6c:	bl	40453c <__fxstatat@plt+0x228c>
  402e70:	mov	w0, #0x7                   	// #7
  402e74:	mov	x1, xzr
  402e78:	bl	40453c <__fxstatat@plt+0x228c>
  402e7c:	mov	w0, #0x8                   	// #8
  402e80:	mov	x1, xzr
  402e84:	bl	40453c <__fxstatat@plt+0x228c>
  402e88:	mov	w0, #0x9                   	// #9
  402e8c:	mov	x1, xzr
  402e90:	bl	40453c <__fxstatat@plt+0x228c>
  402e94:	mov	w0, #0xa                   	// #10
  402e98:	mov	x1, xzr
  402e9c:	bl	40453c <__fxstatat@plt+0x228c>
  402ea0:	bl	4045fc <__fxstatat@plt+0x234c>
  402ea4:	ldr	x8, [x19, #1608]
  402ea8:	cbz	x8, 4030f4 <__fxstatat@plt+0xe44>
  402eac:	adrp	x25, 41f000 <__fxstatat@plt+0x1cd50>
  402eb0:	mov	x26, #0xf7cf                	// #63439
  402eb4:	ldr	x8, [x25, #1616]
  402eb8:	movk	x26, #0xe353, lsl #16
  402ebc:	movk	x26, #0x9ba5, lsl #32
  402ec0:	adrp	x22, 404000 <__fxstatat@plt+0x1d50>
  402ec4:	adrp	x27, 404000 <__fxstatat@plt+0x1d50>
  402ec8:	mov	x24, xzr
  402ecc:	movk	x26, #0x20c4, lsl #48
  402ed0:	mov	w28, #0x3e8                 	// #1000
  402ed4:	adrp	x20, 41f000 <__fxstatat@plt+0x1cd50>
  402ed8:	add	x22, x22, #0x66c
  402edc:	add	x27, x27, #0x724
  402ee0:	adrp	x23, 41f000 <__fxstatat@plt+0x1cd50>
  402ee4:	stur	xzr, [x29, #-32]
  402ee8:	ldr	x8, [x8, x24, lsl #3]
  402eec:	mov	w2, #0x5                   	// #5
  402ef0:	mov	x0, xzr
  402ef4:	ldr	x1, [x8, #24]
  402ef8:	bl	4021e0 <dcgettext@plt>
  402efc:	ldr	x8, [x25, #1616]
  402f00:	mov	x19, x0
  402f04:	ldr	x8, [x8, x24, lsl #3]
  402f08:	ldr	w8, [x8]
  402f0c:	cmp	w8, #0x2
  402f10:	b.ne	403064 <__fxstatat@plt+0xdb4>  // b.any
  402f14:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402f18:	ldr	w8, [x8, #1592]
  402f1c:	cmp	w8, #0x4
  402f20:	b.eq	402f7c <__fxstatat@plt+0xccc>  // b.none
  402f24:	cmp	w8, #0x3
  402f28:	b.eq	402f3c <__fxstatat@plt+0xc8c>  // b.none
  402f2c:	cbnz	w8, 403064 <__fxstatat@plt+0xdb4>
  402f30:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402f34:	ldr	w8, [x8, #1516]
  402f38:	b	402f88 <__fxstatat@plt+0xcd8>
  402f3c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402f40:	ldr	x0, [x8, #1584]
  402f44:	add	x1, sp, #0x40
  402f48:	bl	406cc8 <__fxstatat@plt+0x4a18>
  402f4c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  402f50:	mov	x21, x0
  402f54:	mov	w2, #0x5                   	// #5
  402f58:	mov	x0, xzr
  402f5c:	add	x1, x1, #0x5d6
  402f60:	bl	4021e0 <dcgettext@plt>
  402f64:	mov	x2, x0
  402f68:	sub	x0, x29, #0x20
  402f6c:	mov	w1, #0x1                   	// #1
  402f70:	mov	x3, x21
  402f74:	mov	x4, x19
  402f78:	b	40304c <__fxstatat@plt+0xd9c>
  402f7c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  402f80:	ldr	w8, [x8, #1516]
  402f84:	tbnz	w8, #4, 403064 <__fxstatat@plt+0xdb4>
  402f88:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  402f8c:	ldr	x0, [x9, #1584]
  402f90:	mov	x9, x0
  402f94:	mov	x12, x0
  402f98:	lsr	x10, x12, #3
  402f9c:	umulh	x10, x10, x26
  402fa0:	lsr	x13, x10, #4
  402fa4:	msub	x10, x13, x28, x12
  402fa8:	and	x11, x9, #0x3ff
  402fac:	orr	x14, x10, x11
  402fb0:	lsr	x9, x9, #10
  402fb4:	mov	x12, x13
  402fb8:	cbz	x14, 402f98 <__fxstatat@plt+0xce8>
  402fbc:	mov	w9, #0x124                 	// #292
  402fc0:	cmp	x10, #0x0
  402fc4:	and	w8, w8, w9
  402fc8:	ccmp	x11, #0x0, #0x0, ne  // ne = any
  402fcc:	mov	w9, #0x98                  	// #152
  402fd0:	mov	w12, #0xb8                  	// #184
  402fd4:	csel	w9, w12, w9, eq  // eq = none
  402fd8:	cmp	x11, #0x0
  402fdc:	orr	w8, w9, w8
  402fe0:	ccmp	x10, #0x0, #0x0, ne  // ne = any
  402fe4:	and	w9, w8, #0xffffff9f
  402fe8:	csel	w8, w9, w8, eq  // eq = none
  402fec:	mov	w9, #0x100                 	// #256
  402ff0:	bic	w9, w9, w8, lsl #3
  402ff4:	orr	w2, w9, w8
  402ff8:	add	x1, sp, #0x40
  402ffc:	mov	w3, #0x1                   	// #1
  403000:	mov	w4, #0x1                   	// #1
  403004:	bl	4063f4 <__fxstatat@plt+0x4144>
  403008:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40300c:	mov	x19, x0
  403010:	mov	w2, #0x5                   	// #5
  403014:	mov	x0, xzr
  403018:	add	x1, x1, #0x4f7
  40301c:	bl	4021e0 <dcgettext@plt>
  403020:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  403024:	mov	x21, x0
  403028:	mov	w2, #0x5                   	// #5
  40302c:	mov	x0, xzr
  403030:	add	x1, x1, #0x5d6
  403034:	bl	4021e0 <dcgettext@plt>
  403038:	mov	x2, x0
  40303c:	sub	x0, x29, #0x20
  403040:	mov	w1, #0x1                   	// #1
  403044:	mov	x3, x19
  403048:	mov	x4, x21
  40304c:	bl	402070 <__asprintf_chk@plt>
  403050:	cmn	w0, #0x1
  403054:	b.ne	40305c <__fxstatat@plt+0xdac>  // b.any
  403058:	stur	xzr, [x29, #-32]
  40305c:	ldur	x19, [x29, #-32]
  403060:	b	403074 <__fxstatat@plt+0xdc4>
  403064:	mov	x0, x19
  403068:	bl	401fd0 <strdup@plt>
  40306c:	mov	x19, x0
  403070:	stur	x0, [x29, #-32]
  403074:	cbz	x19, 403b14 <__fxstatat@plt+0x1864>
  403078:	ldr	w0, [x20, #1312]
  40307c:	tbz	w0, #31, 40308c <__fxstatat@plt+0xddc>
  403080:	mov	w0, #0x1                   	// #1
  403084:	bl	4021a0 <isatty@plt>
  403088:	str	w0, [x20, #1312]
  40308c:	cmp	w0, #0x0
  403090:	csel	x8, x27, x22, eq  // eq = none
  403094:	mov	x0, x19
  403098:	blr	x8
  40309c:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  4030a0:	ldr	x8, [x23, #1624]
  4030a4:	ldr	x9, [x9, #1632]
  4030a8:	ldur	x10, [x29, #-32]
  4030ac:	mov	w1, wzr
  4030b0:	add	x8, x8, x9, lsl #3
  4030b4:	ldur	x8, [x8, #-8]
  4030b8:	str	x10, [x8, x24, lsl #3]
  4030bc:	ldur	x0, [x29, #-32]
  4030c0:	bl	407158 <__fxstatat@plt+0x4ea8>
  4030c4:	ldr	x8, [x25, #1616]
  4030c8:	sxtw	x11, w0
  4030cc:	ldr	x9, [x8, x24, lsl #3]
  4030d0:	add	x24, x24, #0x1
  4030d4:	ldr	x10, [x9, #32]
  4030d8:	cmp	x10, w0, sxtw
  4030dc:	csel	x10, x10, x11, hi  // hi = pmore
  4030e0:	str	x10, [x9, #32]
  4030e4:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  4030e8:	ldr	x9, [x9, #1608]
  4030ec:	cmp	x24, x9
  4030f0:	b.cc	402ee4 <__fxstatat@plt+0xc34>  // b.lo, b.ul, b.last
  4030f4:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4030f8:	ldrsw	x25, [x8, #1464]
  4030fc:	ldr	w23, [sp, #60]
  403100:	cmp	w25, w23
  403104:	b.ge	403650 <__fxstatat@plt+0x13a0>  // b.tcont
  403108:	ldr	x28, [sp, #40]
  40310c:	adrp	x24, 40d000 <__fxstatat@plt+0xad50>
  403110:	mov	w9, #0x1                   	// #1
  403114:	add	x24, x24, #0x60d
  403118:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  40311c:	strb	w9, [x8, #1513]
  403120:	ldr	x20, [x28, x25, lsl #3]
  403124:	cbz	x20, 403610 <__fxstatat@plt+0x1360>
  403128:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  40312c:	ldrsw	x8, [x8, #1464]
  403130:	ldr	x9, [sp, #24]
  403134:	sub	x8, x25, x8
  403138:	add	x26, x9, x8, lsl #7
  40313c:	ldr	w8, [x26, #16]
  403140:	and	w8, w8, #0xf000
  403144:	orr	w8, w8, #0x4000
  403148:	cmp	w8, #0x6, lsl #12
  40314c:	b.ne	403398 <__fxstatat@plt+0x10e8>  // b.any
  403150:	mov	x0, x20
  403154:	bl	402050 <canonicalize_file_name@plt>
  403158:	mov	x28, x20
  40315c:	cbz	x0, 40316c <__fxstatat@plt+0xebc>
  403160:	ldrb	w8, [x0]
  403164:	cmp	w8, #0x2f
  403168:	csel	x28, x0, x20, eq  // eq = none
  40316c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403170:	ldr	x24, [x8, #1600]
  403174:	cbz	x24, 403324 <__fxstatat@plt+0x1074>
  403178:	str	x25, [sp, #32]
  40317c:	mov	w25, wzr
  403180:	mov	w19, wzr
  403184:	mov	x27, #0xffffffffffffffff    	// #-1
  403188:	stp	x20, x0, [sp, #8]
  40318c:	str	xzr, [sp, #48]
  403190:	ldr	x23, [x24]
  403194:	mov	x0, x23
  403198:	bl	402050 <canonicalize_file_name@plt>
  40319c:	mov	x22, x0
  4031a0:	cbz	x0, 4031b0 <__fxstatat@plt+0xf00>
  4031a4:	ldrb	w8, [x22]
  4031a8:	cmp	w8, #0x2f
  4031ac:	csel	x23, x22, x23, eq  // eq = none
  4031b0:	mov	x0, x28
  4031b4:	mov	x1, x23
  4031b8:	bl	4020a0 <strcmp@plt>
  4031bc:	cbnz	w0, 4032c8 <__fxstatat@plt+0x1018>
  4031c0:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4031c4:	ldr	x21, [x8, #1600]
  4031c8:	ldr	x19, [x24, #8]
  4031cc:	cbz	x21, 40325c <__fxstatat@plt+0xfac>
  4031d0:	mov	x20, xzr
  4031d4:	ldr	x0, [x21, #8]
  4031d8:	mov	x1, x19
  4031dc:	bl	4020a0 <strcmp@plt>
  4031e0:	cmp	w0, #0x0
  4031e4:	csel	x20, x21, x20, eq  // eq = none
  4031e8:	ldr	x21, [x21, #48]
  4031ec:	cbnz	x21, 4031d4 <__fxstatat@plt+0xf24>
  4031f0:	cbz	x20, 40325c <__fxstatat@plt+0xfac>
  4031f4:	ldr	x0, [x20]
  4031f8:	bl	402050 <canonicalize_file_name@plt>
  4031fc:	mov	x21, x0
  403200:	cbz	x0, 403210 <__fxstatat@plt+0xf60>
  403204:	ldrb	w8, [x21]
  403208:	cmp	w8, #0x2f
  40320c:	b.eq	403228 <__fxstatat@plt+0xf78>  // b.none
  403210:	mov	x0, x21
  403214:	bl	4020f0 <free@plt>
  403218:	ldr	x0, [x20]
  40321c:	bl	409254 <__fxstatat@plt+0x6fa4>
  403220:	mov	x21, x0
  403224:	cbz	x0, 403258 <__fxstatat@plt+0xfa8>
  403228:	mov	x0, x21
  40322c:	mov	x1, x23
  403230:	bl	4020a0 <strcmp@plt>
  403234:	ldr	x19, [x24, #8]
  403238:	mov	w20, w0
  40323c:	mov	x0, x19
  403240:	bl	401d70 <strlen@plt>
  403244:	cbz	w20, 403250 <__fxstatat@plt+0xfa0>
  403248:	mov	w19, #0x1                   	// #1
  40324c:	b	4032c0 <__fxstatat@plt+0x1010>
  403250:	mov	x23, x0
  403254:	b	40326c <__fxstatat@plt+0xfbc>
  403258:	ldr	x19, [x24, #8]
  40325c:	mov	x0, x19
  403260:	bl	401d70 <strlen@plt>
  403264:	mov	x23, x0
  403268:	mov	x21, xzr
  40326c:	cmp	x23, x27
  403270:	b.cc	40327c <__fxstatat@plt+0xfcc>  // b.lo, b.ul, b.last
  403274:	eor	w8, w25, #0x1
  403278:	tbz	w8, #0, 4032bc <__fxstatat@plt+0x100c>
  40327c:	cmp	x23, x27
  403280:	add	x1, sp, #0x40
  403284:	mov	x0, x19
  403288:	cset	w20, cc  // cc = lo, ul, last
  40328c:	bl	40c508 <__fxstatat@plt+0xa258>
  403290:	cmp	w0, #0x0
  403294:	cset	w8, eq  // eq = none
  403298:	orr	w25, w25, w8
  40329c:	cbz	w0, 4032ac <__fxstatat@plt+0xffc>
  4032a0:	eor	w8, w25, #0x1
  4032a4:	and	w8, w20, w8
  4032a8:	cbz	w8, 4032bc <__fxstatat@plt+0x100c>
  4032ac:	cmp	x23, #0x1
  4032b0:	mov	x27, x23
  4032b4:	str	x24, [sp, #48]
  4032b8:	b.eq	403634 <__fxstatat@plt+0x1384>  // b.none
  4032bc:	mov	w19, wzr
  4032c0:	mov	x0, x21
  4032c4:	bl	4020f0 <free@plt>
  4032c8:	mov	x0, x22
  4032cc:	bl	4020f0 <free@plt>
  4032d0:	ldr	x24, [x24, #48]
  4032d4:	cbnz	x24, 403190 <__fxstatat@plt+0xee0>
  4032d8:	ldr	x0, [sp, #16]
  4032dc:	bl	4020f0 <free@plt>
  4032e0:	ldr	x24, [sp, #48]
  4032e4:	cbz	x24, 403338 <__fxstatat@plt+0x1088>
  4032e8:	ldrb	w8, [x24, #40]
  4032ec:	ldp	x0, x1, [x24]
  4032f0:	ldr	x4, [x24, #24]
  4032f4:	ldr	x2, [sp, #8]
  4032f8:	ubfx	w6, w8, #1, #1
  4032fc:	and	w5, w8, #0x1
  403300:	mov	x3, xzr
  403304:	mov	x7, xzr
  403308:	strb	wzr, [sp]
  40330c:	bl	403d44 <__fxstatat@plt+0x1a94>
  403310:	ldp	x25, x28, [sp, #32]
  403314:	ldr	w23, [sp, #60]
  403318:	adrp	x24, 40d000 <__fxstatat@plt+0xad50>
  40331c:	add	x24, x24, #0x60d
  403320:	b	403610 <__fxstatat@plt+0x1360>
  403324:	bl	4020f0 <free@plt>
  403328:	ldr	x28, [sp, #40]
  40332c:	adrp	x24, 40d000 <__fxstatat@plt+0xad50>
  403330:	add	x24, x24, #0x60d
  403334:	b	403398 <__fxstatat@plt+0x10e8>
  403338:	ldp	x25, x28, [sp, #32]
  40333c:	ldr	w23, [sp, #60]
  403340:	ldr	x20, [sp, #8]
  403344:	adrp	x24, 40d000 <__fxstatat@plt+0xad50>
  403348:	add	x24, x24, #0x60d
  40334c:	tbz	w19, #0, 403398 <__fxstatat@plt+0x10e8>
  403350:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  403354:	mov	w2, #0x5                   	// #5
  403358:	mov	x0, xzr
  40335c:	add	x1, x1, #0x5dc
  403360:	bl	4021e0 <dcgettext@plt>
  403364:	mov	x19, x0
  403368:	mov	w0, #0x4                   	// #4
  40336c:	mov	x1, x20
  403370:	bl	408584 <__fxstatat@plt+0x62d4>
  403374:	mov	x3, x0
  403378:	mov	w0, wzr
  40337c:	mov	w1, wzr
  403380:	mov	x2, x19
  403384:	bl	401dc0 <error@plt>
  403388:	mov	w8, #0x1                   	// #1
  40338c:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  403390:	strb	w8, [x9, #1524]
  403394:	b	403610 <__fxstatat@plt+0x1360>
  403398:	mov	x0, x20
  40339c:	mov	x27, x20
  4033a0:	bl	402050 <canonicalize_file_name@plt>
  4033a4:	mov	x22, x0
  4033a8:	cbz	x0, 4034a8 <__fxstatat@plt+0x11f8>
  4033ac:	ldrb	w8, [x22]
  4033b0:	cmp	w8, #0x2f
  4033b4:	b.ne	4034a8 <__fxstatat@plt+0x11f8>  // b.any
  4033b8:	mov	x0, x22
  4033bc:	bl	401d70 <strlen@plt>
  4033c0:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4033c4:	ldr	x24, [x8, #1600]
  4033c8:	cbz	x24, 403620 <__fxstatat@plt+0x1370>
  4033cc:	mov	x21, x0
  4033d0:	str	x25, [sp, #32]
  4033d4:	mov	x20, xzr
  4033d8:	mov	x25, xzr
  4033dc:	ldr	x0, [x24, #24]
  4033e0:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4033e4:	add	x1, x1, #0x60d
  4033e8:	bl	4020a0 <strcmp@plt>
  4033ec:	cbz	w0, 40345c <__fxstatat@plt+0x11ac>
  4033f0:	cbz	x20, 403404 <__fxstatat@plt+0x1154>
  4033f4:	ldrb	w8, [x20, #40]
  4033f8:	tbnz	w8, #0, 403404 <__fxstatat@plt+0x1154>
  4033fc:	ldrb	w8, [x24, #40]
  403400:	tbnz	w8, #0, 40345c <__fxstatat@plt+0x11ac>
  403404:	ldr	x23, [x24, #8]
  403408:	mov	x0, x23
  40340c:	bl	401d70 <strlen@plt>
  403410:	cmp	x25, x0
  403414:	b.hi	40345c <__fxstatat@plt+0x11ac>  // b.pmore
  403418:	mov	x19, x0
  40341c:	cmp	x0, x21
  403420:	b.hi	40345c <__fxstatat@plt+0x11ac>  // b.pmore
  403424:	cmp	x19, #0x1
  403428:	b.eq	403454 <__fxstatat@plt+0x11a4>  // b.none
  40342c:	cmp	x19, x21
  403430:	b.eq	403440 <__fxstatat@plt+0x1190>  // b.none
  403434:	ldrb	w8, [x22, x19]
  403438:	cmp	w8, #0x2f
  40343c:	b.ne	40345c <__fxstatat@plt+0x11ac>  // b.any
  403440:	mov	x0, x23
  403444:	mov	x1, x22
  403448:	mov	x2, x19
  40344c:	bl	401f10 <strncmp@plt>
  403450:	cbnz	w0, 40345c <__fxstatat@plt+0x11ac>
  403454:	mov	x25, x19
  403458:	mov	x20, x24
  40345c:	ldr	x24, [x24, #48]
  403460:	cbnz	x24, 4033dc <__fxstatat@plt+0x112c>
  403464:	mov	x0, x22
  403468:	bl	4020f0 <free@plt>
  40346c:	ldr	w23, [sp, #60]
  403470:	ldr	x25, [sp, #32]
  403474:	adrp	x24, 40d000 <__fxstatat@plt+0xad50>
  403478:	add	x24, x24, #0x60d
  40347c:	mov	x22, #0xfffffffffffffffe    	// #-2
  403480:	cbz	x20, 4034b4 <__fxstatat@plt+0x1204>
  403484:	ldr	x0, [x20, #8]
  403488:	add	x1, sp, #0x40
  40348c:	bl	40c508 <__fxstatat@plt+0xa258>
  403490:	cbnz	w0, 4034b4 <__fxstatat@plt+0x1204>
  403494:	ldr	x8, [sp, #64]
  403498:	ldr	x9, [x26]
  40349c:	cmp	x8, x9
  4034a0:	b.ne	4034b4 <__fxstatat@plt+0x1204>  // b.any
  4034a4:	b	4035a0 <__fxstatat@plt+0x12f0>
  4034a8:	mov	x0, x22
  4034ac:	bl	4020f0 <free@plt>
  4034b0:	mov	x22, #0xfffffffffffffffe    	// #-2
  4034b4:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4034b8:	ldr	x19, [x8, #1600]
  4034bc:	cbz	x19, 4035cc <__fxstatat@plt+0x131c>
  4034c0:	mov	x20, xzr
  4034c4:	ldr	x8, [x19, #32]
  4034c8:	mov	x21, x20
  4034cc:	cmn	x8, #0x1
  4034d0:	b.ne	403538 <__fxstatat@plt+0x1288>  // b.any
  4034d4:	ldr	x0, [x19, #8]
  4034d8:	add	x1, sp, #0x40
  4034dc:	bl	40c508 <__fxstatat@plt+0xa258>
  4034e0:	cbz	w0, 403530 <__fxstatat@plt+0x1280>
  4034e4:	bl	402260 <__errno_location@plt>
  4034e8:	ldr	w8, [x0]
  4034ec:	cmp	w8, #0x5
  4034f0:	b.ne	403528 <__fxstatat@plt+0x1278>  // b.any
  4034f4:	ldr	x2, [x19, #8]
  4034f8:	mov	w1, #0x3                   	// #3
  4034fc:	mov	w0, wzr
  403500:	bl	408748 <__fxstatat@plt+0x6498>
  403504:	adrp	x2, 40e000 <__fxstatat@plt+0xbd50>
  403508:	mov	x3, x0
  40350c:	mov	w1, #0x5                   	// #5
  403510:	mov	w0, wzr
  403514:	add	x2, x2, #0xdc
  403518:	bl	401dc0 <error@plt>
  40351c:	mov	w8, #0x1                   	// #1
  403520:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  403524:	strb	w8, [x9, #1524]
  403528:	mov	x8, #0xfffffffffffffffe    	// #-2
  40352c:	b	403534 <__fxstatat@plt+0x1284>
  403530:	ldr	x8, [sp, #64]
  403534:	str	x8, [x19, #32]
  403538:	ldr	x9, [x26]
  40353c:	cmp	x9, x8
  403540:	b.ne	403590 <__fxstatat@plt+0x12e0>  // b.any
  403544:	ldr	x0, [x19, #24]
  403548:	mov	x1, x24
  40354c:	bl	4020a0 <strcmp@plt>
  403550:	cbz	w0, 403590 <__fxstatat@plt+0x12e0>
  403554:	cbz	x21, 403568 <__fxstatat@plt+0x12b8>
  403558:	ldrb	w8, [x21, #40]
  40355c:	tbnz	w8, #0, 403568 <__fxstatat@plt+0x12b8>
  403560:	ldrb	w8, [x19, #40]
  403564:	tbnz	w8, #0, 403590 <__fxstatat@plt+0x12e0>
  403568:	ldr	x0, [x19, #8]
  40356c:	add	x1, sp, #0x40
  403570:	bl	40c508 <__fxstatat@plt+0xa258>
  403574:	cbnz	w0, 40358c <__fxstatat@plt+0x12dc>
  403578:	ldr	x8, [sp, #64]
  40357c:	ldr	x9, [x19, #32]
  403580:	mov	x20, x19
  403584:	cmp	x8, x9
  403588:	b.eq	403594 <__fxstatat@plt+0x12e4>  // b.none
  40358c:	str	x22, [x19, #32]
  403590:	mov	x20, x21
  403594:	ldr	x19, [x19, #48]
  403598:	cbnz	x19, 4034c4 <__fxstatat@plt+0x1214>
  40359c:	cbz	x20, 4035cc <__fxstatat@plt+0x131c>
  4035a0:	ldrb	w8, [x20, #40]
  4035a4:	ldp	x0, x1, [x20]
  4035a8:	ldr	x4, [x20, #24]
  4035ac:	mov	x2, x27
  4035b0:	ubfx	w6, w8, #1, #1
  4035b4:	and	w5, w8, #0x1
  4035b8:	mov	x3, x27
  4035bc:	mov	x7, xzr
  4035c0:	strb	wzr, [sp]
  4035c4:	bl	403d44 <__fxstatat@plt+0x1a94>
  4035c8:	b	403610 <__fxstatat@plt+0x1360>
  4035cc:	mov	x0, x27
  4035d0:	mov	x1, x26
  4035d4:	bl	404834 <__fxstatat@plt+0x2584>
  4035d8:	cbz	x0, 403610 <__fxstatat@plt+0x1360>
  4035dc:	mov	x19, x0
  4035e0:	mov	x0, xzr
  4035e4:	mov	x1, x19
  4035e8:	mov	x2, x27
  4035ec:	mov	x3, xzr
  4035f0:	mov	x4, xzr
  4035f4:	mov	w5, wzr
  4035f8:	mov	w6, wzr
  4035fc:	mov	x7, xzr
  403600:	strb	wzr, [sp]
  403604:	bl	403d44 <__fxstatat@plt+0x1a94>
  403608:	mov	x0, x19
  40360c:	bl	4020f0 <free@plt>
  403610:	add	x25, x25, #0x1
  403614:	cmp	w25, w23
  403618:	b.ne	403120 <__fxstatat@plt+0xe70>  // b.any
  40361c:	b	403914 <__fxstatat@plt+0x1664>
  403620:	mov	x0, x22
  403624:	bl	4020f0 <free@plt>
  403628:	adrp	x24, 40d000 <__fxstatat@plt+0xad50>
  40362c:	add	x24, x24, #0x60d
  403630:	b	4034b0 <__fxstatat@plt+0x1200>
  403634:	mov	x0, x21
  403638:	bl	4020f0 <free@plt>
  40363c:	mov	x0, x22
  403640:	bl	4020f0 <free@plt>
  403644:	ldr	x0, [sp, #16]
  403648:	bl	4020f0 <free@plt>
  40364c:	b	4032e8 <__fxstatat@plt+0x1038>
  403650:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403654:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  403658:	ldr	x8, [x8, #1600]
  40365c:	ldrb	w9, [x9, #1512]
  403660:	mov	x0, xzr
  403664:	str	w9, [sp, #60]
  403668:	cbz	x8, 403678 <__fxstatat@plt+0x13c8>
  40366c:	ldr	x8, [x8, #48]
  403670:	add	x0, x0, #0x1
  403674:	cbnz	x8, 40366c <__fxstatat@plt+0x13bc>
  403678:	adrp	x2, 404000 <__fxstatat@plt+0x1d50>
  40367c:	adrp	x3, 404000 <__fxstatat@plt+0x1d50>
  403680:	adrp	x4, 404000 <__fxstatat@plt+0x1d50>
  403684:	add	x2, x2, #0x764
  403688:	add	x3, x3, #0x774
  40368c:	add	x4, x4, #0x788
  403690:	mov	x1, xzr
  403694:	bl	40594c <__fxstatat@plt+0x369c>
  403698:	adrp	x28, 41f000 <__fxstatat@plt+0x1cd50>
  40369c:	str	x0, [x28, #1640]
  4036a0:	cbz	x0, 403b14 <__fxstatat@plt+0x1864>
  4036a4:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4036a8:	ldr	x24, [x8, #1600]
  4036ac:	cbz	x24, 403890 <__fxstatat@plt+0x15e0>
  4036b0:	mov	x27, xzr
  4036b4:	ldrb	w8, [x24, #40]
  4036b8:	tbz	w8, #1, 4036c8 <__fxstatat@plt+0x1418>
  4036bc:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  4036c0:	ldrb	w9, [x9, #1596]
  4036c4:	tbnz	w9, #0, 40378c <__fxstatat@plt+0x14dc>
  4036c8:	tbz	w8, #0, 4036e8 <__fxstatat@plt+0x1438>
  4036cc:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4036d0:	ldrb	w8, [x8, #1512]
  4036d4:	tbnz	w8, #0, 4036e8 <__fxstatat@plt+0x1438>
  4036d8:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4036dc:	ldrb	w8, [x8, #1513]
  4036e0:	cmp	w8, #0x1
  4036e4:	b.ne	40378c <__fxstatat@plt+0x14dc>  // b.any
  4036e8:	ldr	x19, [x24, #24]
  4036ec:	mov	x0, x19
  4036f0:	bl	40478c <__fxstatat@plt+0x24dc>
  4036f4:	tbz	w0, #0, 40378c <__fxstatat@plt+0x14dc>
  4036f8:	mov	x0, x19
  4036fc:	bl	4047e0 <__fxstatat@plt+0x2530>
  403700:	tbnz	w0, #0, 40378c <__fxstatat@plt+0x14dc>
  403704:	ldr	x0, [x24, #8]
  403708:	add	x1, sp, #0x40
  40370c:	bl	40c508 <__fxstatat@plt+0xa258>
  403710:	cmn	w0, #0x1
  403714:	b.eq	40378c <__fxstatat@plt+0x14dc>  // b.none
  403718:	ldr	x0, [x28, #1640]
  40371c:	ldr	x22, [sp, #64]
  403720:	cbz	x0, 403794 <__fxstatat@plt+0x14e4>
  403724:	sub	x1, x29, #0x20
  403728:	stur	x22, [x29, #-32]
  40372c:	bl	40567c <__fxstatat@plt+0x33cc>
  403730:	cbz	x0, 403794 <__fxstatat@plt+0x14e4>
  403734:	ldr	x20, [x0, #8]
  403738:	mov	x19, x0
  40373c:	ldr	x0, [x20, #8]
  403740:	str	x0, [sp, #40]
  403744:	bl	401d70 <strlen@plt>
  403748:	ldr	x21, [x24, #8]
  40374c:	str	x0, [sp, #48]
  403750:	mov	x0, x21
  403754:	bl	401d70 <strlen@plt>
  403758:	ldr	x8, [x20, #16]
  40375c:	mov	x23, x0
  403760:	cbz	x8, 4037c8 <__fxstatat@plt+0x1518>
  403764:	ldr	x26, [x24, #16]
  403768:	cbz	x26, 4037cc <__fxstatat@plt+0x151c>
  40376c:	mov	x0, x8
  403770:	bl	401d70 <strlen@plt>
  403774:	mov	x25, x0
  403778:	mov	x0, x26
  40377c:	bl	401d70 <strlen@plt>
  403780:	cmp	x25, x0
  403784:	cset	w26, cc  // cc = lo, ul, last
  403788:	b	4037cc <__fxstatat@plt+0x151c>
  40378c:	ldr	x22, [x24, #32]
  403790:	str	x22, [sp, #64]
  403794:	mov	w0, #0x18                  	// #24
  403798:	bl	409060 <__fxstatat@plt+0x6db0>
  40379c:	mov	x19, x0
  4037a0:	ldr	x0, [x28, #1640]
  4037a4:	mov	x1, x19
  4037a8:	stp	x22, x24, [x19]
  4037ac:	str	x27, [x19, #16]
  4037b0:	bl	4061e4 <__fxstatat@plt+0x3f34>
  4037b4:	cbz	x0, 403b14 <__fxstatat@plt+0x1864>
  4037b8:	ldr	x24, [x24, #48]
  4037bc:	mov	x27, x19
  4037c0:	cbnz	x24, 4036b4 <__fxstatat@plt+0x1404>
  4037c4:	b	403894 <__fxstatat@plt+0x15e4>
  4037c8:	mov	w26, wzr
  4037cc:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4037d0:	ldrb	w8, [x8, #1525]
  4037d4:	tbnz	w8, #0, 4037f8 <__fxstatat@plt+0x1548>
  4037d8:	ldrb	w8, [x24, #40]
  4037dc:	tbz	w8, #1, 4037f8 <__fxstatat@plt+0x1548>
  4037e0:	ldrb	w8, [x20, #40]
  4037e4:	tbz	w8, #1, 4037f8 <__fxstatat@plt+0x1548>
  4037e8:	ldr	x0, [x20]
  4037ec:	ldr	x1, [x24]
  4037f0:	bl	4020a0 <strcmp@plt>
  4037f4:	cbnz	w0, 403794 <__fxstatat@plt+0x14e4>
  4037f8:	ldr	x25, [x24]
  4037fc:	mov	w1, #0x2f                  	// #47
  403800:	mov	x0, x25
  403804:	bl	402140 <strchr@plt>
  403808:	cbz	x0, 40381c <__fxstatat@plt+0x156c>
  40380c:	ldr	x0, [x20]
  403810:	mov	w1, #0x2f                  	// #47
  403814:	bl	402140 <strchr@plt>
  403818:	cbz	x0, 403864 <__fxstatat@plt+0x15b4>
  40381c:	ldr	x8, [sp, #48]
  403820:	eor	w9, w26, #0x1
  403824:	cmp	x8, x23
  403828:	cset	w8, hi  // hi = pmore
  40382c:	and	w8, w8, w9
  403830:	tbnz	w8, #0, 403870 <__fxstatat@plt+0x15c0>
  403834:	ldr	x0, [x20]
  403838:	mov	x1, x25
  40383c:	bl	4020a0 <strcmp@plt>
  403840:	mov	w8, w0
  403844:	mov	x0, x24
  403848:	cbz	w8, 40387c <__fxstatat@plt+0x15cc>
  40384c:	ldr	x1, [sp, #40]
  403850:	mov	x0, x21
  403854:	bl	4020a0 <strcmp@plt>
  403858:	mov	w8, w0
  40385c:	mov	x0, x24
  403860:	cbnz	w8, 40387c <__fxstatat@plt+0x15cc>
  403864:	str	x24, [x19, #8]
  403868:	mov	x0, x20
  40386c:	b	40387c <__fxstatat@plt+0x15cc>
  403870:	mov	x0, x20
  403874:	str	x24, [x19, #8]
  403878:	cbz	x20, 403794 <__fxstatat@plt+0x14e4>
  40387c:	ldr	x24, [x24, #48]
  403880:	ldr	w8, [sp, #60]
  403884:	tbnz	w8, #0, 4037c0 <__fxstatat@plt+0x1510>
  403888:	bl	40a378 <__fxstatat@plt+0x80c8>
  40388c:	b	4037c0 <__fxstatat@plt+0x1510>
  403890:	mov	x27, xzr
  403894:	ldr	w8, [sp, #60]
  403898:	tbnz	w8, #0, 4038d4 <__fxstatat@plt+0x1624>
  40389c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4038a0:	str	xzr, [x8, #1600]
  4038a4:	cbz	x27, 4038c8 <__fxstatat@plt+0x1618>
  4038a8:	mov	x9, xzr
  4038ac:	ldr	x8, [x27, #8]
  4038b0:	str	x9, [x8, #48]
  4038b4:	ldr	x27, [x27, #16]
  4038b8:	mov	x9, x8
  4038bc:	cbnz	x27, 4038ac <__fxstatat@plt+0x15fc>
  4038c0:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  4038c4:	str	x8, [x9, #1600]
  4038c8:	ldr	x0, [x28, #1640]
  4038cc:	bl	405c14 <__fxstatat@plt+0x3964>
  4038d0:	str	xzr, [x28, #1640]
  4038d4:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4038d8:	ldr	x19, [x8, #1600]
  4038dc:	cbz	x19, 403914 <__fxstatat@plt+0x1664>
  4038e0:	mov	w20, #0x1                   	// #1
  4038e4:	ldrb	w8, [x19, #40]
  4038e8:	ldp	x0, x1, [x19]
  4038ec:	ldr	x4, [x19, #24]
  4038f0:	mov	x2, xzr
  4038f4:	ubfx	w6, w8, #1, #1
  4038f8:	and	w5, w8, #0x1
  4038fc:	mov	x3, xzr
  403900:	mov	x7, xzr
  403904:	strb	w20, [sp]
  403908:	bl	403d44 <__fxstatat@plt+0x1a94>
  40390c:	ldr	x19, [x19, #48]
  403910:	cbnz	x19, 4038e4 <__fxstatat@plt+0x1634>
  403914:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403918:	ldrb	w8, [x8, #1521]
  40391c:	cmp	w8, #0x1
  403920:	b.ne	403a44 <__fxstatat@plt+0x1794>  // b.any
  403924:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403928:	ldrb	w8, [x8, #1525]
  40392c:	cmp	w8, #0x1
  403930:	b.ne	403978 <__fxstatat@plt+0x16c8>  // b.any
  403934:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403938:	ldrb	w8, [x8, #780]
  40393c:	adrp	x9, 40d000 <__fxstatat@plt+0xad50>
  403940:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  403944:	add	x9, x9, #0xdf6
  403948:	add	x0, x0, #0x509
  40394c:	cmp	w8, #0x0
  403950:	adrp	x7, 41f000 <__fxstatat@plt+0x1cd50>
  403954:	csel	x1, x0, x9, eq  // eq = none
  403958:	add	x7, x7, #0x5f8
  40395c:	mov	x2, xzr
  403960:	mov	x3, xzr
  403964:	mov	x4, xzr
  403968:	mov	w5, wzr
  40396c:	mov	w6, wzr
  403970:	strb	wzr, [sp]
  403974:	bl	403d44 <__fxstatat@plt+0x1a94>
  403978:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  40397c:	ldr	x8, [x8, #1632]
  403980:	adrp	x25, 41f000 <__fxstatat@plt+0x1cd50>
  403984:	cbz	x8, 403a50 <__fxstatat@plt+0x17a0>
  403988:	mov	x20, xzr
  40398c:	adrp	x21, 41f000 <__fxstatat@plt+0x1cd50>
  403990:	adrp	x22, 41f000 <__fxstatat@plt+0x1cd50>
  403994:	adrp	x23, 41f000 <__fxstatat@plt+0x1cd50>
  403998:	ldr	x8, [x25, #1608]
  40399c:	cbz	x8, 403a24 <__fxstatat@plt+0x1774>
  4039a0:	mov	x24, xzr
  4039a4:	ldr	x9, [x21, #1624]
  4039a8:	ldr	x9, [x9, x20, lsl #3]
  4039ac:	ldr	x19, [x9, x24, lsl #3]
  4039b0:	cbz	x24, 4039c0 <__fxstatat@plt+0x1710>
  4039b4:	mov	w0, #0x20                  	// #32
  4039b8:	bl	401f70 <putchar_unlocked@plt>
  4039bc:	ldr	x8, [x25, #1608]
  4039c0:	ldr	x9, [x22, #1616]
  4039c4:	sub	x8, x8, #0x1
  4039c8:	cmp	x24, x8
  4039cc:	cset	w8, eq  // eq = none
  4039d0:	ldr	x9, [x9, x24, lsl #3]
  4039d4:	lsl	w3, w8, #3
  4039d8:	add	x1, sp, #0x40
  4039dc:	mov	x0, x19
  4039e0:	ldr	x10, [x9, #32]
  4039e4:	str	x10, [sp, #64]
  4039e8:	ldr	w2, [x9, #40]
  4039ec:	bl	4070a4 <__fxstatat@plt+0x4df4>
  4039f0:	mov	x19, x0
  4039f4:	cbnz	x0, 403a04 <__fxstatat@plt+0x1754>
  4039f8:	ldr	x8, [x21, #1624]
  4039fc:	ldr	x8, [x8, x20, lsl #3]
  403a00:	ldr	x0, [x8, x24, lsl #3]
  403a04:	ldr	x1, [x23, #1472]
  403a08:	bl	402200 <fputs_unlocked@plt>
  403a0c:	mov	x0, x19
  403a10:	bl	4020f0 <free@plt>
  403a14:	ldr	x8, [x25, #1608]
  403a18:	add	x24, x24, #0x1
  403a1c:	cmp	x24, x8
  403a20:	b.cc	4039a4 <__fxstatat@plt+0x16f4>  // b.lo, b.ul, b.last
  403a24:	mov	w0, #0xa                   	// #10
  403a28:	bl	401f70 <putchar_unlocked@plt>
  403a2c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403a30:	ldr	x8, [x8, #1632]
  403a34:	add	x20, x20, #0x1
  403a38:	cmp	x20, x8
  403a3c:	b.cc	403998 <__fxstatat@plt+0x16e8>  // b.lo, b.ul, b.last
  403a40:	b	403a50 <__fxstatat@plt+0x17a0>
  403a44:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403a48:	ldrb	w8, [x8, #1524]
  403a4c:	tbz	w8, #0, 403ba0 <__fxstatat@plt+0x18f0>
  403a50:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403a54:	ldrb	w0, [x8, #1524]
  403a58:	add	sp, sp, #0x2f0
  403a5c:	ldp	x20, x19, [sp, #80]
  403a60:	ldp	x22, x21, [sp, #64]
  403a64:	ldp	x24, x23, [sp, #48]
  403a68:	ldp	x26, x25, [sp, #32]
  403a6c:	ldp	x28, x27, [sp, #16]
  403a70:	ldp	x29, x30, [sp], #96
  403a74:	ret
  403a78:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403a7c:	ldrb	w8, [x8, #1596]
  403a80:	adrp	x19, 40d000 <__fxstatat@plt+0xad50>
  403a84:	add	x19, x19, #0xbb9
  403a88:	mov	w21, #0x1                   	// #1
  403a8c:	tbnz	w8, #0, 402cac <__fxstatat@plt+0x9fc>
  403a90:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403a94:	ldr	x8, [x8, #1496]
  403a98:	cbnz	x8, 402cac <__fxstatat@plt+0x9fc>
  403a9c:	ldr	x8, [x26, #1504]
  403aa0:	cbnz	x8, 402cac <__fxstatat@plt+0x9fc>
  403aa4:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  403aa8:	add	x1, x1, #0x1e
  403aac:	mov	w2, #0x5                   	// #5
  403ab0:	mov	x0, xzr
  403ab4:	bl	4021e0 <dcgettext@plt>
  403ab8:	mov	x19, x0
  403abc:	mov	w21, wzr
  403ac0:	b	402cac <__fxstatat@plt+0x9fc>
  403ac4:	cmn	w0, #0x3
  403ac8:	b.ne	403b18 <__fxstatat@plt+0x1868>  // b.any
  403acc:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403ad0:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  403ad4:	ldr	x0, [x8, #1472]
  403ad8:	ldr	x3, [x9, #1320]
  403adc:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  403ae0:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  403ae4:	adrp	x4, 40c000 <__fxstatat@plt+0x9d50>
  403ae8:	adrp	x5, 40c000 <__fxstatat@plt+0x9d50>
  403aec:	adrp	x6, 40c000 <__fxstatat@plt+0x9d50>
  403af0:	add	x1, x1, #0xf32
  403af4:	add	x2, x2, #0xf95
  403af8:	add	x4, x4, #0xfa3
  403afc:	add	x5, x5, #0xfb5
  403b00:	add	x6, x6, #0xfc5
  403b04:	mov	x7, xzr
  403b08:	bl	408f54 <__fxstatat@plt+0x6ca4>
  403b0c:	mov	w0, wzr
  403b10:	bl	401db0 <exit@plt>
  403b14:	bl	40929c <__fxstatat@plt+0x6fec>
  403b18:	cmn	w0, #0x2
  403b1c:	b.ne	403b60 <__fxstatat@plt+0x18b0>  // b.any
  403b20:	mov	w0, wzr
  403b24:	bl	4023cc <__fxstatat@plt+0x11c>
  403b28:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  403b2c:	add	x3, x3, #0xf83
  403b30:	b	403b48 <__fxstatat@plt+0x1898>
  403b34:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  403b38:	add	x3, x3, #0xf92
  403b3c:	b	403b48 <__fxstatat@plt+0x1898>
  403b40:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  403b44:	add	x3, x3, #0xf8f
  403b48:	ldr	x2, [sp, #48]
  403b4c:	adrp	x4, 40c000 <__fxstatat@plt+0x9d50>
  403b50:	add	x4, x4, #0xf86
  403b54:	mov	w0, wzr
  403b58:	mov	w1, wzr
  403b5c:	bl	401dc0 <error@plt>
  403b60:	mov	w0, #0x1                   	// #1
  403b64:	bl	4023cc <__fxstatat@plt+0x11c>
  403b68:	ldr	w1, [sp, #64]
  403b6c:	ldr	x4, [x20, #1456]
  403b70:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  403b74:	add	x3, x3, #0x5b0
  403b78:	mov	w2, #0x42                  	// #66
  403b7c:	bl	409324 <__fxstatat@plt+0x7074>
  403b80:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  403b84:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  403b88:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  403b8c:	add	x0, x0, #0x55a
  403b90:	add	x1, x1, #0x479
  403b94:	add	x3, x3, #0x571
  403b98:	mov	w2, #0x222                 	// #546
  403b9c:	bl	402250 <__assert_fail@plt>
  403ba0:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  403ba4:	add	x1, x1, #0x57
  403ba8:	mov	w2, #0x5                   	// #5
  403bac:	mov	x0, xzr
  403bb0:	bl	4021e0 <dcgettext@plt>
  403bb4:	mov	x2, x0
  403bb8:	mov	w0, #0x1                   	// #1
  403bbc:	mov	w1, wzr
  403bc0:	bl	401dc0 <error@plt>
  403bc4:	stp	x29, x30, [sp, #-96]!
  403bc8:	stp	x28, x27, [sp, #16]
  403bcc:	stp	x26, x25, [sp, #32]
  403bd0:	stp	x24, x23, [sp, #48]
  403bd4:	stp	x22, x21, [sp, #64]
  403bd8:	stp	x20, x19, [sp, #80]
  403bdc:	mov	x29, sp
  403be0:	bl	409254 <__fxstatat@plt+0x6fa4>
  403be4:	adrp	x25, 41f000 <__fxstatat@plt+0x1cd50>
  403be8:	adrp	x20, 40d000 <__fxstatat@plt+0xad50>
  403bec:	adrp	x21, 40d000 <__fxstatat@plt+0xad50>
  403bf0:	mov	x19, x0
  403bf4:	add	x25, x25, #0x30c
  403bf8:	mov	w26, #0x1                   	// #1
  403bfc:	mov	w27, #0xfeb                 	// #4075
  403c00:	add	x20, x20, #0x45d
  403c04:	add	x21, x21, #0x462
  403c08:	mov	x22, x0
  403c0c:	mov	w1, #0x2c                  	// #44
  403c10:	mov	x0, x22
  403c14:	mov	x23, x22
  403c18:	bl	402140 <strchr@plt>
  403c1c:	mov	x22, x0
  403c20:	cbz	x0, 403c28 <__fxstatat@plt+0x1978>
  403c24:	strb	wzr, [x22], #1
  403c28:	mov	x24, xzr
  403c2c:	mov	x28, x25
  403c30:	ldur	x0, [x28, #-36]
  403c34:	mov	x1, x23
  403c38:	bl	4020a0 <strcmp@plt>
  403c3c:	cbz	w0, 403c54 <__fxstatat@plt+0x19a4>
  403c40:	add	x24, x24, #0x1
  403c44:	cmp	x24, #0xc
  403c48:	add	x28, x28, #0x30
  403c4c:	b.ne	403c30 <__fxstatat@plt+0x1980>  // b.any
  403c50:	b	403cc4 <__fxstatat@plt+0x1a14>
  403c54:	ldrb	w8, [x28]
  403c58:	cbnz	w8, 403d00 <__fxstatat@plt+0x1a50>
  403c5c:	cmp	w24, #0xb
  403c60:	b.hi	403d24 <__fxstatat@plt+0x1a74>  // b.pmore
  403c64:	lsl	w8, w26, w24
  403c68:	tst	w8, w27
  403c6c:	b.eq	403c84 <__fxstatat@plt+0x19d4>  // b.none
  403c70:	mov	w0, w24
  403c74:	mov	x1, xzr
  403c78:	bl	40453c <__fxstatat@plt+0x228c>
  403c7c:	cbnz	x22, 403c0c <__fxstatat@plt+0x195c>
  403c80:	b	403ca4 <__fxstatat@plt+0x19f4>
  403c84:	cmp	w24, #0x2
  403c88:	b.ne	403c98 <__fxstatat@plt+0x19e8>  // b.any
  403c8c:	mov	w0, #0x2                   	// #2
  403c90:	mov	x1, x20
  403c94:	b	403c78 <__fxstatat@plt+0x19c8>
  403c98:	mov	w0, #0x4                   	// #4
  403c9c:	mov	x1, x21
  403ca0:	b	403c78 <__fxstatat@plt+0x19c8>
  403ca4:	mov	x0, x19
  403ca8:	ldp	x20, x19, [sp, #80]
  403cac:	ldp	x22, x21, [sp, #64]
  403cb0:	ldp	x24, x23, [sp, #48]
  403cb4:	ldp	x26, x25, [sp, #32]
  403cb8:	ldp	x28, x27, [sp, #16]
  403cbc:	ldp	x29, x30, [sp], #96
  403cc0:	b	4020f0 <free@plt>
  403cc4:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  403cc8:	add	x1, x1, #0x40d
  403ccc:	mov	w2, #0x5                   	// #5
  403cd0:	mov	x0, xzr
  403cd4:	bl	4021e0 <dcgettext@plt>
  403cd8:	mov	x19, x0
  403cdc:	mov	x0, x23
  403ce0:	bl	40888c <__fxstatat@plt+0x65dc>
  403ce4:	mov	x3, x0
  403ce8:	mov	w0, wzr
  403cec:	mov	w1, wzr
  403cf0:	mov	x2, x19
  403cf4:	bl	401dc0 <error@plt>
  403cf8:	mov	w0, #0x1                   	// #1
  403cfc:	bl	4023cc <__fxstatat@plt+0x11c>
  403d00:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  403d04:	add	x1, x1, #0x42f
  403d08:	mov	w2, #0x5                   	// #5
  403d0c:	mov	x0, xzr
  403d10:	bl	4021e0 <dcgettext@plt>
  403d14:	ldur	x8, [x28, #-36]
  403d18:	mov	x19, x0
  403d1c:	mov	x0, x8
  403d20:	b	403ce0 <__fxstatat@plt+0x1a30>
  403d24:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  403d28:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  403d2c:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  403d30:	add	x0, x0, #0x468
  403d34:	add	x1, x1, #0x479
  403d38:	add	x3, x3, #0x482
  403d3c:	mov	w2, #0x1dd                 	// #477
  403d40:	bl	402250 <__assert_fail@plt>
  403d44:	str	d10, [sp, #-128]!
  403d48:	stp	d9, d8, [sp, #16]
  403d4c:	stp	x29, x30, [sp, #32]
  403d50:	stp	x28, x27, [sp, #48]
  403d54:	stp	x26, x25, [sp, #64]
  403d58:	stp	x24, x23, [sp, #80]
  403d5c:	stp	x22, x21, [sp, #96]
  403d60:	stp	x20, x19, [sp, #112]
  403d64:	mov	x29, sp
  403d68:	sub	sp, sp, #0x380
  403d6c:	mov	x24, x7
  403d70:	mov	w23, w6
  403d74:	mov	x22, x4
  403d78:	mov	x25, x3
  403d7c:	mov	x20, x2
  403d80:	mov	x27, x1
  403d84:	mov	x21, x0
  403d88:	tbz	w6, #0, 403d98 <__fxstatat@plt+0x1ae8>
  403d8c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403d90:	ldrb	w8, [x8, #1596]
  403d94:	tbnz	w8, #0, 404448 <__fxstatat@plt+0x2198>
  403d98:	tbz	w5, #0, 403db8 <__fxstatat@plt+0x1b08>
  403d9c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403da0:	ldrb	w8, [x8, #1512]
  403da4:	tbnz	w8, #0, 403db8 <__fxstatat@plt+0x1b08>
  403da8:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403dac:	ldrb	w8, [x8, #1513]
  403db0:	cmp	w8, #0x1
  403db4:	b.ne	404448 <__fxstatat@plt+0x2198>  // b.any
  403db8:	mov	x0, x22
  403dbc:	bl	40478c <__fxstatat@plt+0x24dc>
  403dc0:	tbz	w0, #0, 404448 <__fxstatat@plt+0x2198>
  403dc4:	mov	x0, x22
  403dc8:	bl	4047e0 <__fxstatat@plt+0x2530>
  403dcc:	tbnz	w0, #0, 404448 <__fxstatat@plt+0x2198>
  403dd0:	ldrb	w26, [x29, #128]
  403dd4:	sub	x19, x29, #0xd0
  403dd8:	cbz	x27, 403df8 <__fxstatat@plt+0x1b48>
  403ddc:	cbnz	x24, 403df8 <__fxstatat@plt+0x1b48>
  403de0:	ldrb	w8, [x27]
  403de4:	cmp	w8, #0x2f
  403de8:	b.ne	404448 <__fxstatat@plt+0x2198>  // b.any
  403dec:	cmp	x25, #0x0
  403df0:	csel	x25, x27, x25, eq  // eq = none
  403df4:	b	403e2c <__fxstatat@plt+0x1b7c>
  403df8:	cmp	x27, #0x0
  403dfc:	csel	x8, x27, x21, ne  // ne = any
  403e00:	cmp	x25, #0x0
  403e04:	csel	x25, x8, x25, eq  // eq = none
  403e08:	cbz	x24, 403e2c <__fxstatat@plt+0x1b7c>
  403e0c:	ldr	x8, [x24, #48]
  403e10:	ldp	q1, q0, [x24, #16]
  403e14:	ldr	q2, [x24]
  403e18:	mov	w24, #0x1                   	// #1
  403e1c:	stur	x8, [x29, #-32]
  403e20:	stp	q1, q0, [x19, #144]
  403e24:	str	q2, [x19, #128]
  403e28:	b	403ef4 <__fxstatat@plt+0x1c44>
  403e2c:	sub	x2, x29, #0x50
  403e30:	mov	x0, x25
  403e34:	mov	x1, x21
  403e38:	bl	409b0c <__fxstatat@plt+0x785c>
  403e3c:	cbz	w0, 403ecc <__fxstatat@plt+0x1c1c>
  403e40:	bl	402260 <__errno_location@plt>
  403e44:	tbz	w26, #0, 403e90 <__fxstatat@plt+0x1be0>
  403e48:	ldr	w8, [x0]
  403e4c:	cmp	w8, #0xd
  403e50:	b.eq	403e5c <__fxstatat@plt+0x1bac>  // b.none
  403e54:	cmp	w8, #0x2
  403e58:	b.ne	403e90 <__fxstatat@plt+0x1be0>  // b.any
  403e5c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403e60:	ldrb	w8, [x8, #1512]
  403e64:	cmp	w8, #0x1
  403e68:	b.ne	404448 <__fxstatat@plt+0x2198>  // b.any
  403e6c:	movi	v0.2d, #0xffffffffffffffff
  403e70:	mov	x8, #0xffffffffffffffff    	// #-1
  403e74:	adrp	x22, 40d000 <__fxstatat@plt+0xad50>
  403e78:	mov	w24, wzr
  403e7c:	sturb	wzr, [x29, #-48]
  403e80:	stp	q0, q0, [x19, #128]
  403e84:	stp	x8, x8, [x29, #-40]
  403e88:	add	x22, x22, #0xdf6
  403e8c:	b	403ef4 <__fxstatat@plt+0x1c44>
  403e90:	ldr	w19, [x0]
  403e94:	mov	w1, #0x3                   	// #3
  403e98:	mov	w0, wzr
  403e9c:	mov	x2, x25
  403ea0:	bl	408748 <__fxstatat@plt+0x6498>
  403ea4:	adrp	x2, 40e000 <__fxstatat@plt+0xbd50>
  403ea8:	mov	x3, x0
  403eac:	add	x2, x2, #0xdc
  403eb0:	mov	w0, wzr
  403eb4:	mov	w1, w19
  403eb8:	bl	401dc0 <error@plt>
  403ebc:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403ec0:	mov	w9, #0x1                   	// #1
  403ec4:	strb	w9, [x8, #1524]
  403ec8:	b	404448 <__fxstatat@plt+0x2198>
  403ecc:	tbz	w26, #0, 403ef0 <__fxstatat@plt+0x1c40>
  403ed0:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403ed4:	ldrb	w8, [x8, #1512]
  403ed8:	cmp	w8, #0x1
  403edc:	b.ne	403ef0 <__fxstatat@plt+0x1c40>  // b.any
  403ee0:	add	x1, sp, #0x20
  403ee4:	mov	x0, x25
  403ee8:	bl	40c508 <__fxstatat@plt+0xa258>
  403eec:	cbz	w0, 404470 <__fxstatat@plt+0x21c0>
  403ef0:	mov	w24, wzr
  403ef4:	ldur	x8, [x29, #-72]
  403ef8:	cbnz	x8, 403f18 <__fxstatat@plt+0x1c68>
  403efc:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403f00:	ldrb	w8, [x8, #1512]
  403f04:	tbnz	w8, #0, 403f18 <__fxstatat@plt+0x1c68>
  403f08:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403f0c:	ldrb	w8, [x8, #1513]
  403f10:	cmp	w8, #0x1
  403f14:	b.ne	404448 <__fxstatat@plt+0x2198>  // b.any
  403f18:	tbnz	w24, #0, 403f28 <__fxstatat@plt+0x1c78>
  403f1c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  403f20:	mov	w9, #0x1                   	// #1
  403f24:	strb	w9, [x8, #1521]
  403f28:	bl	4045fc <__fxstatat@plt+0x234c>
  403f2c:	adrp	x25, 40d000 <__fxstatat@plt+0xad50>
  403f30:	add	x25, x25, #0xdf6
  403f34:	cmp	x21, #0x0
  403f38:	csel	x0, x25, x21, eq  // eq = none
  403f3c:	cmp	x20, #0x0
  403f40:	csel	x8, x25, x20, eq  // eq = none
  403f44:	str	x8, [sp, #8]
  403f48:	bl	409254 <__fxstatat@plt+0x6fa4>
  403f4c:	mov	x20, x0
  403f50:	tbz	w26, #0, 403fa0 <__fxstatat@plt+0x1cf0>
  403f54:	mov	x0, x20
  403f58:	bl	401d70 <strlen@plt>
  403f5c:	cmp	x0, #0x25
  403f60:	b.cc	403fa0 <__fxstatat@plt+0x1cf0>  // b.lo, b.ul, b.last
  403f64:	add	x8, x20, x0
  403f68:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  403f6c:	sub	x0, x8, #0x24
  403f70:	add	x1, x1, #0x6cd
  403f74:	bl	402130 <strspn@plt>
  403f78:	cmp	x0, #0x24
  403f7c:	b.ne	403fa0 <__fxstatat@plt+0x1cf0>  // b.any
  403f80:	mov	x0, x20
  403f84:	mov	w1, wzr
  403f88:	bl	404c9c <__fxstatat@plt+0x29ec>
  403f8c:	cbz	x0, 403fa0 <__fxstatat@plt+0x1cf0>
  403f90:	mov	x23, x0
  403f94:	mov	x0, x20
  403f98:	bl	4020f0 <free@plt>
  403f9c:	mov	x20, x23
  403fa0:	ldp	x12, x10, [x29, #-40]
  403fa4:	cmp	x22, #0x0
  403fa8:	mov	w9, #0x1                   	// #1
  403fac:	mov	x8, #0xffffffffffffffff    	// #-1
  403fb0:	csel	x11, x25, x22, eq  // eq = none
  403fb4:	dup	v0.2d, x9
  403fb8:	cmn	x12, #0x3
  403fbc:	str	x11, [sp]
  403fc0:	str	q0, [x19]
  403fc4:	sturb	wzr, [x29, #-176]
  403fc8:	stp	x12, x10, [x29, #-192]
  403fcc:	stp	x10, x8, [x29, #-168]
  403fd0:	sturb	wzr, [x29, #-152]
  403fd4:	b.hi	403ff0 <__fxstatat@plt+0x1d40>  // b.pmore
  403fd8:	cmn	x10, #0x3
  403fdc:	b.hi	403ff0 <__fxstatat@plt+0x1d40>  // b.pmore
  403fe0:	subs	x9, x12, x10
  403fe4:	stur	x9, [x29, #-160]
  403fe8:	cset	w9, cc  // cc = lo, ul, last
  403fec:	sturb	w9, [x29, #-152]
  403ff0:	ldurb	w16, [x29, #-48]
  403ff4:	adrp	x15, 41f000 <__fxstatat@plt+0x1cd50>
  403ff8:	ldp	x13, x11, [x29, #-64]
  403ffc:	ldp	x9, x14, [x29, #-80]
  404000:	ldr	x15, [x15, #1584]
  404004:	cmp	w16, #0x0
  404008:	stp	x13, x8, [x29, #-104]
  40400c:	cset	w8, ne  // ne = any
  404010:	cmn	x11, #0x2
  404014:	stp	x9, x15, [x29, #-144]
  404018:	cset	w15, cc  // cc = lo, ul, last
  40401c:	cmn	x14, #0x3
  404020:	and	w8, w15, w8
  404024:	str	x20, [x29, #8]
  404028:	stp	x14, x11, [x29, #-128]
  40402c:	sturb	w8, [x29, #-112]
  404030:	sturb	wzr, [x29, #-88]
  404034:	b.hi	404050 <__fxstatat@plt+0x1da0>  // b.pmore
  404038:	cmn	x13, #0x3
  40403c:	b.hi	404050 <__fxstatat@plt+0x1da0>  // b.pmore
  404040:	subs	x15, x14, x13
  404044:	stur	x15, [x29, #-96]
  404048:	cset	w15, cc  // cc = lo, ul, last
  40404c:	sturb	w15, [x29, #-88]
  404050:	adrp	x15, 41f000 <__fxstatat@plt+0x1cd50>
  404054:	ldrb	w15, [x15, #1525]
  404058:	orn	w15, w24, w15
  40405c:	tbnz	w15, #0, 40413c <__fxstatat@plt+0x1e8c>
  404060:	cmn	x12, #0x3
  404064:	b.hi	404078 <__fxstatat@plt+0x1dc8>  // b.pmore
  404068:	adrp	x15, 41f000 <__fxstatat@plt+0x1cd50>
  40406c:	ldr	x16, [x15, #1568]
  404070:	add	x12, x16, x12
  404074:	str	x12, [x15, #1568]
  404078:	cmn	x10, #0x3
  40407c:	b.hi	404090 <__fxstatat@plt+0x1de0>  // b.pmore
  404080:	adrp	x12, 41f000 <__fxstatat@plt+0x1cd50>
  404084:	ldr	x15, [x12, #1576]
  404088:	add	x10, x15, x10
  40408c:	str	x10, [x12, #1576]
  404090:	cmn	x14, #0x3
  404094:	b.hi	4040a8 <__fxstatat@plt+0x1df8>  // b.pmore
  404098:	adrp	x10, 41f000 <__fxstatat@plt+0x1cd50>
  40409c:	ldr	x12, [x10, #1536]
  4040a0:	madd	x12, x14, x9, x12
  4040a4:	str	x12, [x10, #1536]
  4040a8:	cmn	x13, #0x3
  4040ac:	b.hi	4040c0 <__fxstatat@plt+0x1e10>  // b.pmore
  4040b0:	adrp	x10, 41f000 <__fxstatat@plt+0x1cd50>
  4040b4:	ldr	x12, [x10, #1544]
  4040b8:	madd	x12, x13, x9, x12
  4040bc:	str	x12, [x10, #1544]
  4040c0:	cmn	x11, #0x3
  4040c4:	b.hi	40413c <__fxstatat@plt+0x1e8c>  // b.pmore
  4040c8:	adrp	x12, 41f000 <__fxstatat@plt+0x1cd50>
  4040cc:	add	x12, x12, #0x610
  4040d0:	ldrb	w10, [x12, #8]
  4040d4:	mul	x13, x11, x9
  4040d8:	ldr	x11, [x12]
  4040dc:	cmp	w10, #0x0
  4040e0:	cset	w9, ne  // ne = any
  4040e4:	eor	w9, w9, w8
  4040e8:	cmp	w9, #0x1
  4040ec:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  4040f0:	b.eq	4040fc <__fxstatat@plt+0x1e4c>  // b.none
  4040f4:	add	x8, x11, x13
  4040f8:	b	404138 <__fxstatat@plt+0x1e88>
  4040fc:	cbz	w10, 404108 <__fxstatat@plt+0x1e58>
  404100:	neg	x11, x11
  404104:	str	x11, [x9, #1552]
  404108:	cmp	w8, #0x0
  40410c:	cneg	x14, x13, ne  // ne = any
  404110:	subs	x13, x14, x11
  404114:	b.cs	404124 <__fxstatat@plt+0x1e74>  // b.hs, b.nlast
  404118:	sub	x13, x11, x14
  40411c:	str	x13, [x9, #1552]
  404120:	b	404130 <__fxstatat@plt+0x1e80>
  404124:	mov	w10, w8
  404128:	str	x13, [x12]
  40412c:	strb	w8, [x12, #8]
  404130:	cbz	w10, 40413c <__fxstatat@plt+0x1e8c>
  404134:	neg	x8, x13
  404138:	str	x8, [x9, #1552]
  40413c:	adrp	x26, 41f000 <__fxstatat@plt+0x1cd50>
  404140:	ldr	x8, [x26, #1608]
  404144:	str	x27, [sp, #16]
  404148:	cbz	x8, 404440 <__fxstatat@plt+0x2190>
  40414c:	adrp	x28, 41f000 <__fxstatat@plt+0x1cd50>
  404150:	ldr	x8, [x28, #1616]
  404154:	adrp	x24, 40c000 <__fxstatat@plt+0x9d50>
  404158:	adrp	x22, 404000 <__fxstatat@plt+0x1d50>
  40415c:	adrp	x21, 404000 <__fxstatat@plt+0x1d50>
  404160:	mov	x27, xzr
  404164:	add	x24, x24, #0x5a3
  404168:	adrp	x20, 41f000 <__fxstatat@plt+0x1cd50>
  40416c:	add	x22, x22, #0x66c
  404170:	add	x21, x21, #0x724
  404174:	adrp	x23, 41f000 <__fxstatat@plt+0x1cd50>
  404178:	adrp	x19, 41f000 <__fxstatat@plt+0x1cd50>
  40417c:	fmov	d8, #-1.000000000000000000e+00
  404180:	fmov	d9, #1.000000000000000000e+00
  404184:	fmov	d10, xzr
  404188:	ldr	x9, [x8, x27, lsl #3]
  40418c:	ldr	w8, [x9, #16]
  404190:	cbz	w8, 4041b4 <__fxstatat@plt+0x1f04>
  404194:	cmp	w8, #0x2
  404198:	b.eq	4041ac <__fxstatat@plt+0x1efc>  // b.none
  40419c:	cmp	w8, #0x1
  4041a0:	b.ne	4044d4 <__fxstatat@plt+0x2224>  // b.any
  4041a4:	sub	x8, x29, #0xd0
  4041a8:	b	4041b8 <__fxstatat@plt+0x1f08>
  4041ac:	mov	x8, xzr
  4041b0:	b	4041b8 <__fxstatat@plt+0x1f08>
  4041b4:	sub	x8, x29, #0x90
  4041b8:	ldr	w9, [x9]
  4041bc:	cmp	w9, #0xb
  4041c0:	b.hi	4044f4 <__fxstatat@plt+0x2244>  // b.pmore
  4041c4:	adr	x10, 4041d4 <__fxstatat@plt+0x1f24>
  4041c8:	ldrb	w11, [x24, x9]
  4041cc:	add	x10, x10, x11, lsl #2
  4041d0:	br	x10
  4041d4:	ldr	x0, [x8, #16]
  4041d8:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4041dc:	add	x1, x1, #0xdf6
  4041e0:	cmn	x0, #0x3
  4041e4:	b.hi	404200 <__fxstatat@plt+0x1f50>  // b.pmore
  4041e8:	ldp	x3, x4, [x8]
  4041ec:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4041f0:	ldr	w2, [x8, #1516]
  4041f4:	add	x1, sp, #0x20
  4041f8:	bl	4063f4 <__fxstatat@plt+0x4144>
  4041fc:	mov	x1, x0
  404200:	mov	x0, x1
  404204:	b	4042f4 <__fxstatat@plt+0x2044>
  404208:	ldrb	w25, [x8, #32]
  40420c:	ldr	x9, [x8, #24]
  404210:	cbz	x25, 404224 <__fxstatat@plt+0x1f74>
  404214:	b	404234 <__fxstatat@plt+0x1f84>
  404218:	ldrb	w25, [x8, #56]
  40421c:	ldr	x9, [x8, #48]
  404220:	cbnz	x25, 404234 <__fxstatat@plt+0x1f84>
  404224:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  404228:	cmn	x9, #0x3
  40422c:	add	x0, x0, #0xdf6
  404230:	b.hi	4042f4 <__fxstatat@plt+0x2044>  // b.pmore
  404234:	ldp	x3, x4, [x8]
  404238:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  40423c:	ldr	w2, [x8, #1516]
  404240:	cmp	w25, #0x0
  404244:	add	x8, sp, #0x20
  404248:	cneg	x0, x9, ne  // ne = any
  40424c:	add	x1, x8, x25
  404250:	bl	4063f4 <__fxstatat@plt+0x4144>
  404254:	cbz	w25, 4042f4 <__fxstatat@plt+0x2044>
  404258:	mov	w8, #0x2d                  	// #45
  40425c:	strb	w8, [x0, #-1]!
  404260:	b	4042f4 <__fxstatat@plt+0x2044>
  404264:	ldr	x10, [x8, #48]
  404268:	cmn	x10, #0x3
  40426c:	b.hi	4043fc <__fxstatat@plt+0x214c>  // b.pmore
  404270:	ldr	x9, [x8, #24]
  404274:	cmn	x9, #0x3
  404278:	b.hi	4043fc <__fxstatat@plt+0x214c>  // b.pmore
  40427c:	mov	x12, #0x8f5c                	// #36700
  404280:	ldrb	w11, [x8, #56]
  404284:	movk	x12, #0xf5c2, lsl #16
  404288:	movk	x12, #0x5c28, lsl #32
  40428c:	movk	x12, #0x28f, lsl #48
  404290:	cmp	x10, x12
  404294:	b.hi	40437c <__fxstatat@plt+0x20cc>  // b.pmore
  404298:	cbnz	w11, 40437c <__fxstatat@plt+0x20cc>
  40429c:	adds	x12, x9, x10
  4042a0:	b.eq	40437c <__fxstatat@plt+0x20cc>  // b.none
  4042a4:	ldrb	w13, [x8, #32]
  4042a8:	cmp	x12, x10
  4042ac:	cset	w14, cc  // cc = lo, ul, last
  4042b0:	cmp	w13, w14
  4042b4:	b.ne	40437c <__fxstatat@plt+0x20cc>  // b.any
  4042b8:	mov	w8, #0x64                  	// #100
  4042bc:	mul	x8, x10, x8
  4042c0:	udiv	x9, x8, x12
  4042c4:	msub	x8, x9, x12, x8
  4042c8:	cmp	x8, #0x0
  4042cc:	cinc	x8, x9, ne  // ne = any
  4042d0:	ucvtf	d0, x8
  4042d4:	b	404418 <__fxstatat@plt+0x2168>
  4042d8:	ldr	x0, [sp, #16]
  4042dc:	b	4042f4 <__fxstatat@plt+0x2044>
  4042e0:	ldr	x0, [sp, #8]
  4042e4:	b	4042f4 <__fxstatat@plt+0x2044>
  4042e8:	ldr	x0, [x29, #8]
  4042ec:	b	4042f4 <__fxstatat@plt+0x2044>
  4042f0:	ldr	x0, [sp]
  4042f4:	bl	409254 <__fxstatat@plt+0x6fa4>
  4042f8:	mov	x25, x0
  4042fc:	str	x0, [sp, #24]
  404300:	cbz	x0, 404514 <__fxstatat@plt+0x2264>
  404304:	ldr	w0, [x20, #1312]
  404308:	tbz	w0, #31, 404318 <__fxstatat@plt+0x2068>
  40430c:	mov	w0, #0x1                   	// #1
  404310:	bl	4021a0 <isatty@plt>
  404314:	str	w0, [x20, #1312]
  404318:	cmp	w0, #0x0
  40431c:	csel	x8, x21, x22, eq  // eq = none
  404320:	mov	x0, x25
  404324:	blr	x8
  404328:	ldr	x0, [sp, #24]
  40432c:	mov	w1, wzr
  404330:	bl	407158 <__fxstatat@plt+0x4ea8>
  404334:	ldr	x8, [x28, #1616]
  404338:	sxtw	x11, w0
  40433c:	ldr	x9, [x8, x27, lsl #3]
  404340:	ldr	x10, [x9, #32]
  404344:	cmp	x10, w0, sxtw
  404348:	csel	x10, x10, x11, hi  // hi = pmore
  40434c:	str	x10, [x9, #32]
  404350:	ldr	x9, [x23, #1624]
  404354:	ldr	x10, [x19, #1632]
  404358:	ldr	x11, [sp, #24]
  40435c:	add	x9, x9, x10, lsl #3
  404360:	ldur	x9, [x9, #-8]
  404364:	str	x11, [x9, x27, lsl #3]
  404368:	ldr	x9, [x26, #1608]
  40436c:	add	x27, x27, #0x1
  404370:	cmp	x27, x9
  404374:	b.cc	404188 <__fxstatat@plt+0x1ed8>  // b.lo, b.ul, b.last
  404378:	b	404440 <__fxstatat@plt+0x2190>
  40437c:	ldrb	w8, [x8, #32]
  404380:	neg	x12, x10
  404384:	ucvtf	d0, x10
  404388:	neg	x10, x9
  40438c:	ucvtf	d1, x12
  404390:	cmp	w11, #0x0
  404394:	ucvtf	d2, x10
  404398:	fneg	d1, d1
  40439c:	fneg	d2, d2
  4043a0:	fcsel	d0, d0, d1, eq  // eq = none
  4043a4:	ucvtf	d1, x9
  4043a8:	cmp	w8, #0x0
  4043ac:	fcsel	d1, d1, d2, eq  // eq = none
  4043b0:	fadd	d1, d0, d1
  4043b4:	fcmp	d1, #0.0
  4043b8:	b.eq	4043fc <__fxstatat@plt+0x214c>  // b.none
  4043bc:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4043c0:	fmov	d2, x8
  4043c4:	fmul	d0, d0, d2
  4043c8:	fdiv	d0, d0, d1
  4043cc:	fcvtzs	x8, d0
  4043d0:	scvtf	d1, x8
  4043d4:	fadd	d3, d1, d9
  4043d8:	fcmp	d0, d1
  4043dc:	fadd	d2, d1, d8
  4043e0:	fcsel	d4, d9, d10, gt
  4043e4:	fcmp	d0, d3
  4043e8:	fccmp	d2, d0, #0x0, ls  // ls = plast
  4043ec:	fadd	d1, d1, d4
  4043f0:	fcsel	d0, d0, d1, pl  // pl = nfrst
  4043f4:	fcmp	d0, #0.0
  4043f8:	b.ge	404418 <__fxstatat@plt+0x2168>  // b.tcont
  4043fc:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  404400:	add	x0, x0, #0xdf6
  404404:	bl	401fd0 <strdup@plt>
  404408:	mov	x25, x0
  40440c:	str	x0, [sp, #24]
  404410:	cbnz	x25, 404304 <__fxstatat@plt+0x2054>
  404414:	b	40443c <__fxstatat@plt+0x218c>
  404418:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  40441c:	add	x0, sp, #0x18
  404420:	mov	w1, #0x1                   	// #1
  404424:	add	x2, x2, #0x6a5
  404428:	bl	402070 <__asprintf_chk@plt>
  40442c:	cmn	w0, #0x1
  404430:	b.eq	404534 <__fxstatat@plt+0x2284>  // b.none
  404434:	ldr	x25, [sp, #24]
  404438:	cbnz	x25, 404304 <__fxstatat@plt+0x2054>
  40443c:	bl	40929c <__fxstatat@plt+0x6fec>
  404440:	ldr	x0, [x29, #8]
  404444:	bl	4020f0 <free@plt>
  404448:	add	sp, sp, #0x380
  40444c:	ldp	x20, x19, [sp, #112]
  404450:	ldp	x22, x21, [sp, #96]
  404454:	ldp	x24, x23, [sp, #80]
  404458:	ldp	x26, x25, [sp, #64]
  40445c:	ldp	x28, x27, [sp, #48]
  404460:	ldp	x29, x30, [sp, #32]
  404464:	ldp	d9, d8, [sp, #16]
  404468:	ldr	d10, [sp], #128
  40446c:	ret
  404470:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  404474:	ldr	x0, [x8, #1640]
  404478:	cbz	x0, 403ef0 <__fxstatat@plt+0x1c40>
  40447c:	ldr	x8, [sp, #32]
  404480:	sub	x1, x29, #0x90
  404484:	stur	x8, [x29, #-144]
  404488:	bl	40567c <__fxstatat@plt+0x33cc>
  40448c:	cbz	x0, 403ef0 <__fxstatat@plt+0x1c40>
  404490:	ldr	x24, [x0, #8]
  404494:	cbz	x24, 403ef0 <__fxstatat@plt+0x1c40>
  404498:	ldr	x0, [x24]
  40449c:	mov	x1, x21
  4044a0:	bl	4020a0 <strcmp@plt>
  4044a4:	cbz	w0, 403ef0 <__fxstatat@plt+0x1c40>
  4044a8:	ldrb	w8, [x24, #40]
  4044ac:	tbz	w8, #1, 4044b4 <__fxstatat@plt+0x2204>
  4044b0:	tbnz	w23, #0, 403ef0 <__fxstatat@plt+0x1c40>
  4044b4:	adrp	x22, 40d000 <__fxstatat@plt+0xad50>
  4044b8:	movi	v0.2d, #0xffffffffffffffff
  4044bc:	mov	x8, #0xffffffffffffffff    	// #-1
  4044c0:	add	x22, x22, #0xdf6
  4044c4:	sturb	wzr, [x29, #-48]
  4044c8:	stp	q0, q0, [x19, #128]
  4044cc:	stp	x8, x8, [x29, #-40]
  4044d0:	b	403ef0 <__fxstatat@plt+0x1c40>
  4044d4:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  4044d8:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4044dc:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  4044e0:	add	x0, x0, #0x612
  4044e4:	add	x1, x1, #0x479
  4044e8:	add	x3, x3, #0x624
  4044ec:	mov	w2, #0x468                 	// #1128
  4044f0:	bl	402250 <__assert_fail@plt>
  4044f4:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  4044f8:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4044fc:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  404500:	add	x0, x0, #0x6ac
  404504:	add	x1, x1, #0x479
  404508:	add	x3, x3, #0x624
  40450c:	mov	w2, #0x4ce                 	// #1230
  404510:	bl	402250 <__assert_fail@plt>
  404514:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  404518:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40451c:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  404520:	add	x0, x0, #0x6bf
  404524:	add	x1, x1, #0x479
  404528:	add	x3, x3, #0x624
  40452c:	mov	w2, #0x4d2                 	// #1234
  404530:	bl	402250 <__assert_fail@plt>
  404534:	str	xzr, [sp, #24]
  404538:	bl	40929c <__fxstatat@plt+0x6fec>
  40453c:	stp	x29, x30, [sp, #-48]!
  404540:	stp	x22, x21, [sp, #16]
  404544:	adrp	x21, 41f000 <__fxstatat@plt+0x1cd50>
  404548:	ldr	x8, [x21, #1608]
  40454c:	stp	x20, x19, [sp, #32]
  404550:	mov	x29, sp
  404554:	add	x8, x8, #0x1
  404558:	lsr	x9, x8, #60
  40455c:	str	x8, [x21, #1608]
  404560:	cbnz	x9, 4045d8 <__fxstatat@plt+0x2328>
  404564:	adrp	x22, 41f000 <__fxstatat@plt+0x1cd50>
  404568:	mov	w20, w0
  40456c:	ldr	x0, [x22, #1616]
  404570:	mov	x19, x1
  404574:	lsl	x1, x8, #3
  404578:	bl	4090b0 <__fxstatat@plt+0x6e00>
  40457c:	ldr	x10, [x21, #1608]
  404580:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  404584:	add	x9, x9, #0x2e0
  404588:	mov	w11, #0x30                  	// #48
  40458c:	sxtw	x8, w20
  404590:	smaddl	x11, w20, w11, x9
  404594:	add	x10, x0, x10, lsl #3
  404598:	str	x0, [x22, #1616]
  40459c:	stur	x11, [x10, #-8]
  4045a0:	cbz	x19, 4045b0 <__fxstatat@plt+0x2300>
  4045a4:	mov	w10, #0x30                  	// #48
  4045a8:	madd	x10, x8, x10, x9
  4045ac:	str	x19, [x10, #24]
  4045b0:	mov	w10, #0x30                  	// #48
  4045b4:	madd	x8, x8, x10, x9
  4045b8:	ldrb	w9, [x8, #44]!
  4045bc:	cbnz	w9, 4045dc <__fxstatat@plt+0x232c>
  4045c0:	ldp	x20, x19, [sp, #32]
  4045c4:	ldp	x22, x21, [sp, #16]
  4045c8:	mov	w9, #0x1                   	// #1
  4045cc:	strb	w9, [x8]
  4045d0:	ldp	x29, x30, [sp], #48
  4045d4:	ret
  4045d8:	bl	40929c <__fxstatat@plt+0x6fec>
  4045dc:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  4045e0:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4045e4:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  4045e8:	add	x0, x0, #0x4a7
  4045ec:	add	x1, x1, #0x479
  4045f0:	add	x3, x3, #0x4b5
  4045f4:	mov	w2, #0x196                 	// #406
  4045f8:	bl	402250 <__assert_fail@plt>
  4045fc:	stp	x29, x30, [sp, #-32]!
  404600:	stp	x20, x19, [sp, #16]
  404604:	adrp	x19, 41f000 <__fxstatat@plt+0x1cd50>
  404608:	ldr	x8, [x19, #1632]
  40460c:	mov	x29, sp
  404610:	add	x8, x8, #0x1
  404614:	lsr	x9, x8, #60
  404618:	str	x8, [x19, #1632]
  40461c:	cbnz	x9, 404668 <__fxstatat@plt+0x23b8>
  404620:	adrp	x20, 41f000 <__fxstatat@plt+0x1cd50>
  404624:	ldr	x0, [x20, #1624]
  404628:	lsl	x1, x8, #3
  40462c:	bl	4090b0 <__fxstatat@plt+0x6e00>
  404630:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  404634:	ldr	x8, [x8, #1608]
  404638:	str	x0, [x20, #1624]
  40463c:	lsr	x9, x8, #60
  404640:	cbnz	x9, 404668 <__fxstatat@plt+0x23b8>
  404644:	lsl	x0, x8, #3
  404648:	bl	409060 <__fxstatat@plt+0x6db0>
  40464c:	ldr	x8, [x20, #1624]
  404650:	ldr	x9, [x19, #1632]
  404654:	add	x8, x8, x9, lsl #3
  404658:	stur	x0, [x8, #-8]
  40465c:	ldp	x20, x19, [sp, #16]
  404660:	ldp	x29, x30, [sp], #32
  404664:	ret
  404668:	bl	40929c <__fxstatat@plt+0x6fec>
  40466c:	sub	sp, sp, #0x50
  404670:	stp	x29, x30, [sp, #16]
  404674:	stp	x24, x23, [sp, #32]
  404678:	stp	x22, x21, [sp, #48]
  40467c:	stp	x20, x19, [sp, #64]
  404680:	add	x29, sp, #0x10
  404684:	mov	x19, x0
  404688:	bl	401d70 <strlen@plt>
  40468c:	str	xzr, [sp, #8]
  404690:	cbz	x0, 404708 <__fxstatat@plt+0x2458>
  404694:	add	x23, x19, x0
  404698:	mov	w24, #0x3f                  	// #63
  40469c:	mov	x20, x19
  4046a0:	sub	x22, x23, x20
  4046a4:	add	x0, sp, #0x4
  4046a8:	add	x3, sp, #0x8
  4046ac:	mov	x1, x20
  4046b0:	mov	x2, x22
  4046b4:	bl	409be8 <__fxstatat@plt+0x7938>
  4046b8:	cmp	x0, x22
  4046bc:	b.ls	4046c8 <__fxstatat@plt+0x2418>  // b.plast
  4046c0:	mov	w21, #0x1                   	// #1
  4046c4:	b	4046d8 <__fxstatat@plt+0x2428>
  4046c8:	mov	x21, x0
  4046cc:	ldr	w0, [sp, #4]
  4046d0:	bl	401e10 <iswcntrl@plt>
  4046d4:	cbz	w0, 4046f0 <__fxstatat@plt+0x2440>
  4046d8:	strb	w24, [x19], #1
  4046dc:	str	xzr, [sp, #8]
  4046e0:	add	x20, x20, x21
  4046e4:	cmp	x20, x23
  4046e8:	b.ne	4046a0 <__fxstatat@plt+0x23f0>  // b.any
  4046ec:	b	404708 <__fxstatat@plt+0x2458>
  4046f0:	mov	x0, x19
  4046f4:	mov	x1, x20
  4046f8:	mov	x2, x21
  4046fc:	bl	401d40 <memmove@plt>
  404700:	add	x19, x19, x21
  404704:	b	4046e0 <__fxstatat@plt+0x2430>
  404708:	strb	wzr, [x19]
  40470c:	ldp	x20, x19, [sp, #64]
  404710:	ldp	x22, x21, [sp, #48]
  404714:	ldp	x24, x23, [sp, #32]
  404718:	ldp	x29, x30, [sp, #16]
  40471c:	add	sp, sp, #0x50
  404720:	ret
  404724:	stp	x29, x30, [sp, #-32]!
  404728:	stp	x20, x19, [sp, #16]
  40472c:	ldrb	w8, [x0]
  404730:	mov	x29, sp
  404734:	cbz	w8, 404758 <__fxstatat@plt+0x24a8>
  404738:	add	x19, x0, #0x1
  40473c:	mov	w20, #0x3f                  	// #63
  404740:	and	w0, w8, #0xff
  404744:	bl	404b6c <__fxstatat@plt+0x28bc>
  404748:	tbz	w0, #0, 404750 <__fxstatat@plt+0x24a0>
  40474c:	sturb	w20, [x19, #-1]
  404750:	ldrb	w8, [x19], #1
  404754:	cbnz	w8, 404740 <__fxstatat@plt+0x2490>
  404758:	ldp	x20, x19, [sp, #16]
  40475c:	ldp	x29, x30, [sp], #32
  404760:	ret
  404764:	ldr	x8, [x0]
  404768:	udiv	x9, x8, x1
  40476c:	msub	x0, x9, x1, x8
  404770:	ret
  404774:	ldr	x8, [x0]
  404778:	ldr	x9, [x1]
  40477c:	cmp	x8, x9
  404780:	cset	w0, eq  // eq = none
  404784:	ret
  404788:	b	4020f0 <free@plt>
  40478c:	stp	x29, x30, [sp, #-32]!
  404790:	stp	x20, x19, [sp, #16]
  404794:	mov	x19, x0
  404798:	mov	w0, #0x1                   	// #1
  40479c:	mov	x29, sp
  4047a0:	cbz	x19, 4047d4 <__fxstatat@plt+0x2524>
  4047a4:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4047a8:	ldr	x20, [x8, #1496]
  4047ac:	cbz	x20, 4047d4 <__fxstatat@plt+0x2524>
  4047b0:	ldr	x1, [x20]
  4047b4:	mov	x0, x19
  4047b8:	bl	4020a0 <strcmp@plt>
  4047bc:	cbz	w0, 4047d0 <__fxstatat@plt+0x2520>
  4047c0:	ldr	x20, [x20, #8]
  4047c4:	cbnz	x20, 4047b0 <__fxstatat@plt+0x2500>
  4047c8:	mov	w0, wzr
  4047cc:	b	4047d4 <__fxstatat@plt+0x2524>
  4047d0:	mov	w0, #0x1                   	// #1
  4047d4:	ldp	x20, x19, [sp, #16]
  4047d8:	ldp	x29, x30, [sp], #32
  4047dc:	ret
  4047e0:	stp	x29, x30, [sp, #-32]!
  4047e4:	stp	x20, x19, [sp, #16]
  4047e8:	mov	x19, x0
  4047ec:	mov	w0, wzr
  4047f0:	mov	x29, sp
  4047f4:	cbz	x19, 404828 <__fxstatat@plt+0x2578>
  4047f8:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4047fc:	ldr	x20, [x8, #1504]
  404800:	cbz	x20, 404828 <__fxstatat@plt+0x2578>
  404804:	ldr	x1, [x20]
  404808:	mov	x0, x19
  40480c:	bl	4020a0 <strcmp@plt>
  404810:	cbz	w0, 404824 <__fxstatat@plt+0x2574>
  404814:	ldr	x20, [x20, #8]
  404818:	cbnz	x20, 404804 <__fxstatat@plt+0x2554>
  40481c:	mov	w0, wzr
  404820:	b	404828 <__fxstatat@plt+0x2578>
  404824:	mov	w0, #0x1                   	// #1
  404828:	ldp	x20, x19, [sp, #16]
  40482c:	ldp	x29, x30, [sp], #32
  404830:	ret
  404834:	stp	x29, x30, [sp, #-64]!
  404838:	str	x28, [sp, #16]
  40483c:	stp	x22, x21, [sp, #32]
  404840:	stp	x20, x19, [sp, #48]
  404844:	mov	x29, sp
  404848:	sub	sp, sp, #0x110
  40484c:	mov	x20, x0
  404850:	sub	x0, x29, #0x10
  404854:	mov	x19, sp
  404858:	mov	x21, x1
  40485c:	bl	408b3c <__fxstatat@plt+0x688c>
  404860:	cbz	w0, 404898 <__fxstatat@plt+0x25e8>
  404864:	bl	402260 <__errno_location@plt>
  404868:	ldr	w20, [x0]
  40486c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  404870:	add	x1, x1, #0x6e5
  404874:	mov	w2, #0x5                   	// #5
  404878:	mov	x0, xzr
  40487c:	bl	4021e0 <dcgettext@plt>
  404880:	mov	x2, x0
  404884:	mov	w0, wzr
  404888:	mov	w1, w20
  40488c:	bl	401dc0 <error@plt>
  404890:	mov	x20, xzr
  404894:	b	404aa4 <__fxstatat@plt+0x27f4>
  404898:	ldr	w8, [x21, #16]
  40489c:	and	w8, w8, #0xf000
  4048a0:	cmp	w8, #0x4, lsl #12
  4048a4:	b.ne	4048c8 <__fxstatat@plt+0x2618>  // b.any
  4048a8:	add	x0, x19, #0x80
  4048ac:	mov	w2, #0x80                  	// #128
  4048b0:	mov	x1, x21
  4048b4:	bl	401d30 <memcpy@plt>
  4048b8:	mov	x0, x20
  4048bc:	bl	4020e0 <chdir@plt>
  4048c0:	tbz	w0, #31, 404924 <__fxstatat@plt+0x2674>
  4048c4:	b	4049a4 <__fxstatat@plt+0x26f4>
  4048c8:	mov	x0, x20
  4048cc:	bl	4052a0 <__fxstatat@plt+0x2ff0>
  4048d0:	mov	x21, x0
  4048d4:	bl	401d70 <strlen@plt>
  4048d8:	add	x9, x0, #0x10
  4048dc:	mov	x8, sp
  4048e0:	and	x9, x9, #0xfffffffffffffff0
  4048e4:	sub	x20, x8, x9
  4048e8:	add	x2, x0, #0x1
  4048ec:	mov	sp, x20
  4048f0:	mov	x0, x20
  4048f4:	mov	x1, x21
  4048f8:	bl	401d30 <memcpy@plt>
  4048fc:	mov	x0, x21
  404900:	bl	4020f0 <free@plt>
  404904:	mov	x0, x20
  404908:	bl	4020e0 <chdir@plt>
  40490c:	tbnz	w0, #31, 4049a4 <__fxstatat@plt+0x26f4>
  404910:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  404914:	add	x0, x0, #0x748
  404918:	add	x1, x19, #0x80
  40491c:	bl	40c508 <__fxstatat@plt+0xa258>
  404920:	tbnz	w0, #31, 404a3c <__fxstatat@plt+0x278c>
  404924:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  404928:	add	x0, x0, #0x747
  40492c:	add	x1, x19, #0x0
  404930:	bl	40c508 <__fxstatat@plt+0xa258>
  404934:	tbnz	w0, #31, 4049e8 <__fxstatat@plt+0x2738>
  404938:	adrp	x21, 40d000 <__fxstatat@plt+0xad50>
  40493c:	adrp	x20, 40d000 <__fxstatat@plt+0xad50>
  404940:	adrp	x22, 40d000 <__fxstatat@plt+0xad50>
  404944:	add	x21, x21, #0x747
  404948:	add	x20, x20, #0x702
  40494c:	add	x22, x22, #0x74a
  404950:	ldr	x8, [x19]
  404954:	ldr	x9, [x19, #128]
  404958:	cmp	x8, x9
  40495c:	b.ne	404a30 <__fxstatat@plt+0x2780>  // b.any
  404960:	ldr	x8, [x19, #8]
  404964:	ldr	x9, [x19, #136]
  404968:	cmp	x8, x9
  40496c:	b.eq	404a30 <__fxstatat@plt+0x2780>  // b.none
  404970:	mov	x0, x21
  404974:	bl	4020e0 <chdir@plt>
  404978:	tbnz	w0, #31, 4049f0 <__fxstatat@plt+0x2740>
  40497c:	add	x0, x19, #0x80
  404980:	add	x1, x19, #0x0
  404984:	mov	w2, #0x80                  	// #128
  404988:	bl	401d30 <memcpy@plt>
  40498c:	add	x1, x19, #0x0
  404990:	mov	x0, x21
  404994:	bl	40c508 <__fxstatat@plt+0xa258>
  404998:	tbz	w0, #31, 404950 <__fxstatat@plt+0x26a0>
  40499c:	mov	x20, x22
  4049a0:	b	4049f0 <__fxstatat@plt+0x2740>
  4049a4:	bl	402260 <__errno_location@plt>
  4049a8:	ldr	w21, [x0]
  4049ac:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4049b0:	add	x1, x1, #0x702
  4049b4:	mov	w2, #0x5                   	// #5
  4049b8:	mov	x0, xzr
  4049bc:	bl	4021e0 <dcgettext@plt>
  4049c0:	mov	x22, x0
  4049c4:	mov	w0, #0x4                   	// #4
  4049c8:	mov	x1, x20
  4049cc:	bl	408584 <__fxstatat@plt+0x62d4>
  4049d0:	mov	x3, x0
  4049d4:	mov	w0, wzr
  4049d8:	mov	w1, w21
  4049dc:	mov	x2, x22
  4049e0:	bl	401dc0 <error@plt>
  4049e4:	b	404890 <__fxstatat@plt+0x25e0>
  4049e8:	adrp	x20, 40d000 <__fxstatat@plt+0xad50>
  4049ec:	add	x20, x20, #0x74a
  4049f0:	bl	402260 <__errno_location@plt>
  4049f4:	ldr	w21, [x0]
  4049f8:	mov	w2, #0x5                   	// #5
  4049fc:	mov	x0, xzr
  404a00:	mov	x1, x20
  404a04:	bl	4021e0 <dcgettext@plt>
  404a08:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  404a0c:	mov	x20, x0
  404a10:	add	x1, x1, #0x747
  404a14:	mov	w0, #0x4                   	// #4
  404a18:	bl	408584 <__fxstatat@plt+0x62d4>
  404a1c:	mov	x3, x0
  404a20:	mov	w0, wzr
  404a24:	mov	w1, w21
  404a28:	mov	x2, x20
  404a2c:	b	404a78 <__fxstatat@plt+0x27c8>
  404a30:	bl	4092e0 <__fxstatat@plt+0x7030>
  404a34:	mov	x20, x0
  404a38:	b	404a80 <__fxstatat@plt+0x27d0>
  404a3c:	bl	402260 <__errno_location@plt>
  404a40:	ldr	w21, [x0]
  404a44:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  404a48:	add	x1, x1, #0x720
  404a4c:	mov	w2, #0x5                   	// #5
  404a50:	mov	x0, xzr
  404a54:	bl	4021e0 <dcgettext@plt>
  404a58:	mov	x22, x0
  404a5c:	mov	w0, #0x4                   	// #4
  404a60:	mov	x1, x20
  404a64:	bl	408584 <__fxstatat@plt+0x62d4>
  404a68:	mov	x3, x0
  404a6c:	mov	w0, wzr
  404a70:	mov	w1, w21
  404a74:	mov	x2, x22
  404a78:	bl	401dc0 <error@plt>
  404a7c:	mov	x20, xzr
  404a80:	bl	402260 <__errno_location@plt>
  404a84:	ldr	w22, [x0]
  404a88:	mov	x21, x0
  404a8c:	sub	x0, x29, #0x10
  404a90:	bl	408b94 <__fxstatat@plt+0x68e4>
  404a94:	cbnz	w0, 404ac0 <__fxstatat@plt+0x2810>
  404a98:	sub	x0, x29, #0x10
  404a9c:	bl	408bac <__fxstatat@plt+0x68fc>
  404aa0:	str	w22, [x21]
  404aa4:	mov	x0, x20
  404aa8:	mov	sp, x29
  404aac:	ldp	x20, x19, [sp, #48]
  404ab0:	ldp	x22, x21, [sp, #32]
  404ab4:	ldr	x28, [sp, #16]
  404ab8:	ldp	x29, x30, [sp], #64
  404abc:	ret
  404ac0:	ldr	w20, [x21]
  404ac4:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  404ac8:	add	x1, x1, #0x759
  404acc:	mov	w2, #0x5                   	// #5
  404ad0:	mov	x0, xzr
  404ad4:	bl	4021e0 <dcgettext@plt>
  404ad8:	mov	x2, x0
  404adc:	mov	w0, #0x1                   	// #1
  404ae0:	mov	w1, w20
  404ae4:	bl	401dc0 <error@plt>
  404ae8:	sub	w9, w0, #0x41
  404aec:	mov	w8, w0
  404af0:	cmp	w9, #0x39
  404af4:	mov	w0, #0x1                   	// #1
  404af8:	b.hi	404b10 <__fxstatat@plt+0x2860>  // b.pmore
  404afc:	mov	w10, #0x1                   	// #1
  404b00:	lsl	x9, x10, x9
  404b04:	tst	x9, #0x3ffffff03ffffff
  404b08:	b.eq	404b10 <__fxstatat@plt+0x2860>  // b.none
  404b0c:	ret
  404b10:	sub	w8, w8, #0x30
  404b14:	cmp	w8, #0xa
  404b18:	b.cc	404b0c <__fxstatat@plt+0x285c>  // b.lo, b.ul, b.last
  404b1c:	mov	w0, wzr
  404b20:	ret
  404b24:	sub	w8, w0, #0x41
  404b28:	cmp	w8, #0x39
  404b2c:	b.hi	404b40 <__fxstatat@plt+0x2890>  // b.pmore
  404b30:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  404b34:	lsr	x8, x9, x8
  404b38:	and	w0, w8, #0x1
  404b3c:	ret
  404b40:	mov	w0, wzr
  404b44:	ret
  404b48:	cmp	w0, #0x80
  404b4c:	cset	w0, cc  // cc = lo, ul, last
  404b50:	ret
  404b54:	cmp	w0, #0x20
  404b58:	cset	w8, eq  // eq = none
  404b5c:	cmp	w0, #0x9
  404b60:	cset	w9, eq  // eq = none
  404b64:	orr	w0, w8, w9
  404b68:	ret
  404b6c:	mov	w8, w0
  404b70:	cmp	w0, #0x20
  404b74:	mov	w0, #0x1                   	// #1
  404b78:	b.cs	404b80 <__fxstatat@plt+0x28d0>  // b.hs, b.nlast
  404b7c:	ret
  404b80:	cmp	w8, #0x7f
  404b84:	b.eq	404b7c <__fxstatat@plt+0x28cc>  // b.none
  404b88:	mov	w0, wzr
  404b8c:	ret
  404b90:	sub	w8, w0, #0x30
  404b94:	cmp	w8, #0xa
  404b98:	cset	w0, cc  // cc = lo, ul, last
  404b9c:	ret
  404ba0:	sub	w8, w0, #0x21
  404ba4:	cmp	w8, #0x5e
  404ba8:	cset	w0, cc  // cc = lo, ul, last
  404bac:	ret
  404bb0:	sub	w8, w0, #0x61
  404bb4:	cmp	w8, #0x1a
  404bb8:	cset	w0, cc  // cc = lo, ul, last
  404bbc:	ret
  404bc0:	sub	w8, w0, #0x20
  404bc4:	cmp	w8, #0x5f
  404bc8:	cset	w0, cc  // cc = lo, ul, last
  404bcc:	ret
  404bd0:	sub	w9, w0, #0x21
  404bd4:	mov	w8, w0
  404bd8:	cmp	w9, #0x3f
  404bdc:	mov	w0, #0x1                   	// #1
  404be0:	b.hi	404c00 <__fxstatat@plt+0x2950>  // b.pmore
  404be4:	mov	w10, #0x1                   	// #1
  404be8:	lsl	x9, x10, x9
  404bec:	mov	x10, #0xfc00000000007fff    	// #-288230376151678977
  404bf0:	movk	x10, #0xfe00, lsl #16
  404bf4:	tst	x9, x10
  404bf8:	b.eq	404c00 <__fxstatat@plt+0x2950>  // b.none
  404bfc:	ret
  404c00:	sub	w8, w8, #0x7b
  404c04:	cmp	w8, #0x4
  404c08:	b.cc	404bfc <__fxstatat@plt+0x294c>  // b.lo, b.ul, b.last
  404c0c:	mov	w0, wzr
  404c10:	ret
  404c14:	sub	w8, w0, #0x9
  404c18:	cmp	w8, #0x17
  404c1c:	b.hi	404c34 <__fxstatat@plt+0x2984>  // b.pmore
  404c20:	mov	w9, #0x1f                  	// #31
  404c24:	movk	w9, #0x80, lsl #16
  404c28:	lsr	w8, w9, w8
  404c2c:	and	w0, w8, #0x1
  404c30:	ret
  404c34:	mov	w0, wzr
  404c38:	ret
  404c3c:	sub	w8, w0, #0x41
  404c40:	cmp	w8, #0x1a
  404c44:	cset	w0, cc  // cc = lo, ul, last
  404c48:	ret
  404c4c:	sub	w8, w0, #0x30
  404c50:	cmp	w8, #0x36
  404c54:	b.hi	404c6c <__fxstatat@plt+0x29bc>  // b.pmore
  404c58:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  404c5c:	movk	x9, #0x3ff
  404c60:	lsr	x8, x9, x8
  404c64:	and	w0, w8, #0x1
  404c68:	ret
  404c6c:	mov	w0, wzr
  404c70:	ret
  404c74:	sub	w8, w0, #0x41
  404c78:	add	w9, w0, #0x20
  404c7c:	cmp	w8, #0x1a
  404c80:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  404c84:	ret
  404c88:	sub	w8, w0, #0x61
  404c8c:	sub	w9, w0, #0x20
  404c90:	cmp	w8, #0x1a
  404c94:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  404c98:	ret
  404c9c:	sub	sp, sp, #0x110
  404ca0:	stp	x26, x25, [sp, #208]
  404ca4:	and	w26, w1, #0x3
  404ca8:	sub	w8, w26, #0x1
  404cac:	tst	w26, w8
  404cb0:	stp	x29, x30, [sp, #176]
  404cb4:	stp	x28, x27, [sp, #192]
  404cb8:	stp	x24, x23, [sp, #224]
  404cbc:	stp	x22, x21, [sp, #240]
  404cc0:	stp	x20, x19, [sp, #256]
  404cc4:	add	x29, sp, #0xb0
  404cc8:	b.ne	404cf4 <__fxstatat@plt+0x2a44>  // b.any
  404ccc:	mov	x27, x0
  404cd0:	cbz	x0, 404cf4 <__fxstatat@plt+0x2a44>
  404cd4:	ldrb	w8, [x27]
  404cd8:	mov	w22, w1
  404cdc:	cmp	w8, #0x2f
  404ce0:	b.eq	404d28 <__fxstatat@plt+0x2a78>  // b.none
  404ce4:	cbnz	w8, 404d48 <__fxstatat@plt+0x2a98>
  404ce8:	bl	402260 <__errno_location@plt>
  404cec:	mov	w8, #0x2                   	// #2
  404cf0:	b	404cfc <__fxstatat@plt+0x2a4c>
  404cf4:	bl	402260 <__errno_location@plt>
  404cf8:	mov	w8, #0x16                  	// #22
  404cfc:	mov	x21, xzr
  404d00:	str	w8, [x0]
  404d04:	mov	x0, x21
  404d08:	ldp	x20, x19, [sp, #256]
  404d0c:	ldp	x22, x21, [sp, #240]
  404d10:	ldp	x24, x23, [sp, #224]
  404d14:	ldp	x26, x25, [sp, #208]
  404d18:	ldp	x28, x27, [sp, #192]
  404d1c:	ldp	x29, x30, [sp, #176]
  404d20:	add	sp, sp, #0x110
  404d24:	ret
  404d28:	mov	w0, #0x1000                	// #4096
  404d2c:	bl	409060 <__fxstatat@plt+0x6db0>
  404d30:	mov	w8, #0x2f                  	// #47
  404d34:	mov	x19, x0
  404d38:	mov	x21, x0
  404d3c:	add	x20, x0, #0x1, lsl #12
  404d40:	strb	w8, [x19], #1
  404d44:	b	404d8c <__fxstatat@plt+0x2adc>
  404d48:	bl	4092e0 <__fxstatat@plt+0x7030>
  404d4c:	mov	x21, x0
  404d50:	cbz	x0, 404d04 <__fxstatat@plt+0x2a54>
  404d54:	mov	x0, x21
  404d58:	bl	401d70 <strlen@plt>
  404d5c:	mov	x20, x0
  404d60:	cmp	x0, #0xfff
  404d64:	b.gt	404d84 <__fxstatat@plt+0x2ad4>
  404d68:	mov	w1, #0x1000                	// #4096
  404d6c:	mov	x0, x21
  404d70:	bl	4090b0 <__fxstatat@plt+0x6e00>
  404d74:	mov	x21, x0
  404d78:	add	x19, x0, x20
  404d7c:	add	x20, x0, #0x1, lsl #12
  404d80:	b	404d8c <__fxstatat@plt+0x2adc>
  404d84:	add	x20, x21, x20
  404d88:	mov	x19, x20
  404d8c:	ldrb	w8, [x27]
  404d90:	cbz	w8, 405104 <__fxstatat@plt+0x2e54>
  404d94:	and	w9, w22, #0x7
  404d98:	mov	x24, x19
  404d9c:	mov	x23, x27
  404da0:	stp	xzr, xzr, [sp, #8]
  404da4:	str	xzr, [sp, #24]
  404da8:	stp	w22, w9, [sp, #32]
  404dac:	and	w9, w8, #0xff
  404db0:	cmp	w9, #0x2f
  404db4:	mov	x28, x23
  404db8:	b.ne	404dcc <__fxstatat@plt+0x2b1c>  // b.any
  404dbc:	ldrb	w8, [x28, #1]!
  404dc0:	cmp	w8, #0x2f
  404dc4:	b.eq	404dbc <__fxstatat@plt+0x2b0c>  // b.none
  404dc8:	mov	x23, x28
  404dcc:	mov	w9, w8
  404dd0:	ands	w9, w9, #0xff
  404dd4:	b.eq	404de8 <__fxstatat@plt+0x2b38>  // b.none
  404dd8:	cmp	w9, #0x2f
  404ddc:	b.eq	404de8 <__fxstatat@plt+0x2b38>  // b.none
  404de0:	ldrb	w9, [x23, #1]!
  404de4:	b	404dd0 <__fxstatat@plt+0x2b20>
  404de8:	sub	x25, x23, x28
  404dec:	cmp	x25, #0x1
  404df0:	b.eq	404e4c <__fxstatat@plt+0x2b9c>  // b.none
  404df4:	cmp	x25, #0x2
  404df8:	b.eq	404e04 <__fxstatat@plt+0x2b54>  // b.none
  404dfc:	cbnz	x25, 404e60 <__fxstatat@plt+0x2bb0>
  404e00:	b	40510c <__fxstatat@plt+0x2e5c>
  404e04:	and	w8, w8, #0xff
  404e08:	cmp	w8, #0x2e
  404e0c:	b.ne	404e60 <__fxstatat@plt+0x2bb0>  // b.any
  404e10:	ldrb	w8, [x28, #1]
  404e14:	cmp	w8, #0x2e
  404e18:	b.ne	404e60 <__fxstatat@plt+0x2bb0>  // b.any
  404e1c:	add	x8, x21, #0x1
  404e20:	cmp	x24, x8
  404e24:	b.ls	404e58 <__fxstatat@plt+0x2ba8>  // b.plast
  404e28:	sub	x8, x24, #0x1
  404e2c:	mov	x19, x8
  404e30:	cmp	x8, x21
  404e34:	b.ls	404f6c <__fxstatat@plt+0x2cbc>  // b.plast
  404e38:	mov	x8, x19
  404e3c:	ldrb	w9, [x8, #-1]!
  404e40:	cmp	w9, #0x2f
  404e44:	b.ne	404e2c <__fxstatat@plt+0x2b7c>  // b.any
  404e48:	b	404f6c <__fxstatat@plt+0x2cbc>
  404e4c:	and	w8, w8, #0xff
  404e50:	cmp	w8, #0x2e
  404e54:	b.ne	404e60 <__fxstatat@plt+0x2bb0>  // b.any
  404e58:	mov	x19, x24
  404e5c:	b	404f6c <__fxstatat@plt+0x2cbc>
  404e60:	ldurb	w8, [x24, #-1]
  404e64:	cmp	w8, #0x2f
  404e68:	b.eq	404e74 <__fxstatat@plt+0x2bc4>  // b.none
  404e6c:	mov	w8, #0x2f                  	// #47
  404e70:	strb	w8, [x24], #1
  404e74:	add	x8, x24, x25
  404e78:	cmp	x8, x20
  404e7c:	b.cc	404eb0 <__fxstatat@plt+0x2c00>  // b.lo, b.ul, b.last
  404e80:	cmp	x25, #0x1, lsl #12
  404e84:	mov	w9, #0x1000                	// #4096
  404e88:	sub	x8, x20, x21
  404e8c:	csinc	x9, x9, x25, lt  // lt = tstop
  404e90:	add	x22, x9, x8
  404e94:	mov	x0, x21
  404e98:	mov	x1, x22
  404e9c:	sub	x19, x24, x21
  404ea0:	bl	4090b0 <__fxstatat@plt+0x6e00>
  404ea4:	mov	x21, x0
  404ea8:	add	x20, x0, x22
  404eac:	add	x24, x0, x19
  404eb0:	mov	x0, x24
  404eb4:	mov	x1, x28
  404eb8:	mov	x2, x25
  404ebc:	bl	401d30 <memcpy@plt>
  404ec0:	ldr	w8, [sp, #36]
  404ec4:	add	x19, x24, x25
  404ec8:	strb	wzr, [x19]
  404ecc:	cmp	w8, #0x6
  404ed0:	b.eq	404f00 <__fxstatat@plt+0x2c50>  // b.none
  404ed4:	ldr	w8, [sp, #32]
  404ed8:	tbnz	w8, #2, 404f18 <__fxstatat@plt+0x2c68>
  404edc:	add	x1, sp, #0x28
  404ee0:	mov	x0, x21
  404ee4:	bl	40c518 <__fxstatat@plt+0xa268>
  404ee8:	cbz	w0, 404f28 <__fxstatat@plt+0x2c78>
  404eec:	bl	402260 <__errno_location@plt>
  404ef0:	ldr	w22, [x0]
  404ef4:	cmp	w26, #0x1
  404ef8:	b.eq	404f44 <__fxstatat@plt+0x2c94>  // b.none
  404efc:	cbz	w26, 405170 <__fxstatat@plt+0x2ec0>
  404f00:	str	wzr, [sp, #56]
  404f04:	cmp	w26, #0x2
  404f08:	b.eq	404f64 <__fxstatat@plt+0x2cb4>  // b.none
  404f0c:	ldrb	w8, [x23]
  404f10:	cbz	w8, 404f64 <__fxstatat@plt+0x2cb4>
  404f14:	b	40516c <__fxstatat@plt+0x2ebc>
  404f18:	add	x1, sp, #0x28
  404f1c:	mov	x0, x21
  404f20:	bl	40c508 <__fxstatat@plt+0xa258>
  404f24:	cbnz	w0, 404eec <__fxstatat@plt+0x2c3c>
  404f28:	ldr	w8, [sp, #56]
  404f2c:	and	w8, w8, #0xf000
  404f30:	cmp	w8, #0xa, lsl #12
  404f34:	b.eq	404f7c <__fxstatat@plt+0x2ccc>  // b.none
  404f38:	cmp	w8, #0x4, lsl #12
  404f3c:	b.eq	404f64 <__fxstatat@plt+0x2cb4>  // b.none
  404f40:	b	404f04 <__fxstatat@plt+0x2c54>
  404f44:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  404f48:	mov	x0, x23
  404f4c:	add	x1, x1, #0x955
  404f50:	bl	402130 <strspn@plt>
  404f54:	cmp	w22, #0x2
  404f58:	b.ne	405170 <__fxstatat@plt+0x2ec0>  // b.any
  404f5c:	ldrb	w8, [x23, x0]
  404f60:	cbnz	w8, 405170 <__fxstatat@plt+0x2ec0>
  404f64:	mov	x22, x23
  404f68:	mov	x23, x22
  404f6c:	ldrb	w8, [x23]
  404f70:	mov	x24, x19
  404f74:	cbnz	w8, 404dac <__fxstatat@plt+0x2afc>
  404f78:	b	405110 <__fxstatat@plt+0x2e60>
  404f7c:	ldr	x0, [sp, #24]
  404f80:	cbnz	x0, 404fac <__fxstatat@plt+0x2cfc>
  404f84:	adrp	x2, 406000 <__fxstatat@plt+0x3d50>
  404f88:	adrp	x3, 406000 <__fxstatat@plt+0x3d50>
  404f8c:	adrp	x4, 406000 <__fxstatat@plt+0x3d50>
  404f90:	mov	w0, #0x7                   	// #7
  404f94:	mov	x1, xzr
  404f98:	add	x2, x2, #0x304
  404f9c:	add	x3, x3, #0x380
  404fa0:	add	x4, x4, #0x3cc
  404fa4:	bl	40594c <__fxstatat@plt+0x369c>
  404fa8:	cbz	x0, 4051ac <__fxstatat@plt+0x2efc>
  404fac:	add	x2, sp, #0x28
  404fb0:	mov	x1, x27
  404fb4:	mov	x22, x0
  404fb8:	bl	405490 <__fxstatat@plt+0x31e0>
  404fbc:	str	x22, [sp, #24]
  404fc0:	tbz	w0, #0, 404fd0 <__fxstatat@plt+0x2d20>
  404fc4:	cmp	w26, #0x2
  404fc8:	b.eq	404f6c <__fxstatat@plt+0x2cbc>  // b.none
  404fcc:	b	40519c <__fxstatat@plt+0x2eec>
  404fd0:	add	x2, sp, #0x28
  404fd4:	mov	x0, x22
  404fd8:	mov	x1, x27
  404fdc:	bl	40540c <__fxstatat@plt+0x315c>
  404fe0:	ldr	x1, [sp, #88]
  404fe4:	mov	x0, x21
  404fe8:	bl	40a3c0 <__fxstatat@plt+0x8110>
  404fec:	cbz	x0, 405040 <__fxstatat@plt+0x2d90>
  404ff0:	mov	x28, x0
  404ff4:	bl	401d70 <strlen@plt>
  404ff8:	mov	x22, x0
  404ffc:	mov	x0, x23
  405000:	bl	401d70 <strlen@plt>
  405004:	ldr	x8, [sp, #8]
  405008:	add	x2, x0, #0x1
  40500c:	add	x27, x2, x22
  405010:	str	x22, [sp]
  405014:	cbz	x8, 40505c <__fxstatat@plt+0x2dac>
  405018:	cmp	x27, x8
  40501c:	b.ls	405080 <__fxstatat@plt+0x2dd0>  // b.plast
  405020:	ldr	x0, [sp, #16]
  405024:	mov	x1, x27
  405028:	mov	x22, x2
  40502c:	bl	4090b0 <__fxstatat@plt+0x6e00>
  405030:	mov	x2, x22
  405034:	mov	x22, x0
  405038:	str	x27, [sp, #8]
  40503c:	b	405084 <__fxstatat@plt+0x2dd4>
  405040:	bl	402260 <__errno_location@plt>
  405044:	cmp	w26, #0x2
  405048:	b.ne	4051a4 <__fxstatat@plt+0x2ef4>  // b.any
  40504c:	ldr	w8, [x0]
  405050:	cmp	w8, #0xc
  405054:	b.ne	404f6c <__fxstatat@plt+0x2cbc>  // b.any
  405058:	b	4051a4 <__fxstatat@plt+0x2ef4>
  40505c:	cmp	x27, #0x1, lsl #12
  405060:	mov	w8, #0x1000                	// #4096
  405064:	csel	x0, x27, x8, hi  // hi = pmore
  405068:	str	x0, [sp, #8]
  40506c:	mov	x22, x2
  405070:	bl	409060 <__fxstatat@plt+0x6db0>
  405074:	mov	x2, x22
  405078:	mov	x22, x0
  40507c:	b	405084 <__fxstatat@plt+0x2dd4>
  405080:	ldr	x22, [sp, #16]
  405084:	ldr	x27, [sp]
  405088:	mov	x1, x23
  40508c:	add	x0, x22, x27
  405090:	bl	401d40 <memmove@plt>
  405094:	mov	x0, x22
  405098:	mov	x1, x28
  40509c:	mov	x2, x27
  4050a0:	bl	401d30 <memcpy@plt>
  4050a4:	ldrb	w8, [x28]
  4050a8:	cmp	w8, #0x2f
  4050ac:	add	x8, x21, #0x1
  4050b0:	b.ne	4050c4 <__fxstatat@plt+0x2e14>  // b.any
  4050b4:	mov	w9, #0x2f                  	// #47
  4050b8:	strb	w9, [x21]
  4050bc:	mov	x19, x8
  4050c0:	b	4050f0 <__fxstatat@plt+0x2e40>
  4050c4:	cmp	x19, x8
  4050c8:	b.ls	4050f0 <__fxstatat@plt+0x2e40>  // b.plast
  4050cc:	add	x8, x24, x25
  4050d0:	sub	x8, x8, #0x1
  4050d4:	mov	x19, x8
  4050d8:	cmp	x8, x21
  4050dc:	b.ls	4050f0 <__fxstatat@plt+0x2e40>  // b.plast
  4050e0:	mov	x8, x19
  4050e4:	ldrb	w9, [x8, #-1]!
  4050e8:	cmp	w9, #0x2f
  4050ec:	b.ne	4050d4 <__fxstatat@plt+0x2e24>  // b.any
  4050f0:	mov	x0, x28
  4050f4:	bl	4020f0 <free@plt>
  4050f8:	mov	x27, x22
  4050fc:	str	x22, [sp, #16]
  405100:	b	404f68 <__fxstatat@plt+0x2cb8>
  405104:	stp	xzr, xzr, [sp, #16]
  405108:	b	405110 <__fxstatat@plt+0x2e60>
  40510c:	mov	x19, x24
  405110:	add	x8, x21, #0x1
  405114:	cmp	x19, x8
  405118:	b.ls	40512c <__fxstatat@plt+0x2e7c>  // b.plast
  40511c:	mov	x8, x19
  405120:	ldrb	w9, [x8, #-1]!
  405124:	cmp	w9, #0x2f
  405128:	csel	x19, x8, x19, eq  // eq = none
  40512c:	ldr	x22, [sp, #16]
  405130:	mov	x8, x19
  405134:	strb	wzr, [x8], #1
  405138:	cmp	x20, x8
  40513c:	b.eq	405154 <__fxstatat@plt+0x2ea4>  // b.none
  405140:	sub	x8, x19, x21
  405144:	add	x1, x8, #0x1
  405148:	mov	x0, x21
  40514c:	bl	4090b0 <__fxstatat@plt+0x6e00>
  405150:	mov	x21, x0
  405154:	mov	x0, x22
  405158:	bl	4020f0 <free@plt>
  40515c:	ldr	x0, [sp, #24]
  405160:	cbz	x0, 404d04 <__fxstatat@plt+0x2a54>
  405164:	bl	405c14 <__fxstatat@plt+0x3964>
  405168:	b	404d04 <__fxstatat@plt+0x2a54>
  40516c:	mov	w22, #0x14                  	// #20
  405170:	ldr	x0, [sp, #16]
  405174:	bl	4020f0 <free@plt>
  405178:	mov	x0, x21
  40517c:	bl	4020f0 <free@plt>
  405180:	ldr	x0, [sp, #24]
  405184:	cbz	x0, 40518c <__fxstatat@plt+0x2edc>
  405188:	bl	405c14 <__fxstatat@plt+0x3964>
  40518c:	bl	402260 <__errno_location@plt>
  405190:	mov	x21, xzr
  405194:	str	w22, [x0]
  405198:	b	404d04 <__fxstatat@plt+0x2a54>
  40519c:	mov	w22, #0x28                  	// #40
  4051a0:	b	405170 <__fxstatat@plt+0x2ec0>
  4051a4:	ldr	w22, [x0]
  4051a8:	b	405170 <__fxstatat@plt+0x2ec0>
  4051ac:	bl	40929c <__fxstatat@plt+0x6fec>
  4051b0:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4051b4:	str	x0, [x8, #1648]
  4051b8:	ret
  4051bc:	and	w8, w0, #0x1
  4051c0:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  4051c4:	strb	w8, [x9, #1656]
  4051c8:	ret
  4051cc:	stp	x29, x30, [sp, #-48]!
  4051d0:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4051d4:	ldr	x0, [x8, #1472]
  4051d8:	str	x21, [sp, #16]
  4051dc:	stp	x20, x19, [sp, #32]
  4051e0:	mov	x29, sp
  4051e4:	bl	40a810 <__fxstatat@plt+0x8560>
  4051e8:	cbz	w0, 405208 <__fxstatat@plt+0x2f58>
  4051ec:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4051f0:	ldrb	w8, [x8, #1656]
  4051f4:	cbz	w8, 405228 <__fxstatat@plt+0x2f78>
  4051f8:	bl	402260 <__errno_location@plt>
  4051fc:	ldr	w8, [x0]
  405200:	cmp	w8, #0x20
  405204:	b.ne	405228 <__fxstatat@plt+0x2f78>  // b.any
  405208:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  40520c:	ldr	x0, [x8, #1448]
  405210:	bl	40a810 <__fxstatat@plt+0x8560>
  405214:	cbnz	w0, 405294 <__fxstatat@plt+0x2fe4>
  405218:	ldp	x20, x19, [sp, #32]
  40521c:	ldr	x21, [sp, #16]
  405220:	ldp	x29, x30, [sp], #48
  405224:	ret
  405228:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40522c:	add	x1, x1, #0x78c
  405230:	mov	w2, #0x5                   	// #5
  405234:	mov	x0, xzr
  405238:	bl	4021e0 <dcgettext@plt>
  40523c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  405240:	ldr	x21, [x8, #1648]
  405244:	mov	x19, x0
  405248:	bl	402260 <__errno_location@plt>
  40524c:	ldr	w20, [x0]
  405250:	cbnz	x21, 405270 <__fxstatat@plt+0x2fc0>
  405254:	adrp	x2, 40e000 <__fxstatat@plt+0xbd50>
  405258:	add	x2, x2, #0xdc
  40525c:	mov	w0, wzr
  405260:	mov	w1, w20
  405264:	mov	x3, x19
  405268:	bl	401dc0 <error@plt>
  40526c:	b	405294 <__fxstatat@plt+0x2fe4>
  405270:	mov	x0, x21
  405274:	bl	408698 <__fxstatat@plt+0x63e8>
  405278:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  40527c:	mov	x3, x0
  405280:	add	x2, x2, #0x798
  405284:	mov	w0, wzr
  405288:	mov	w1, w20
  40528c:	mov	x4, x19
  405290:	bl	401dc0 <error@plt>
  405294:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  405298:	ldr	w0, [x8, #1328]
  40529c:	bl	401d50 <_exit@plt>
  4052a0:	stp	x29, x30, [sp, #-16]!
  4052a4:	mov	x29, sp
  4052a8:	bl	405314 <__fxstatat@plt+0x3064>
  4052ac:	cbz	x0, 4052b8 <__fxstatat@plt+0x3008>
  4052b0:	ldp	x29, x30, [sp], #16
  4052b4:	ret
  4052b8:	bl	40929c <__fxstatat@plt+0x6fec>
  4052bc:	stp	x29, x30, [sp, #-48]!
  4052c0:	str	x21, [sp, #16]
  4052c4:	stp	x20, x19, [sp, #32]
  4052c8:	mov	x20, x0
  4052cc:	ldrb	w8, [x20], #-1
  4052d0:	mov	x29, sp
  4052d4:	mov	x19, x0
  4052d8:	cmp	w8, #0x2f
  4052dc:	cset	w21, eq  // eq = none
  4052e0:	bl	405380 <__fxstatat@plt+0x30d0>
  4052e4:	sub	x8, x0, x19
  4052e8:	mov	x0, x8
  4052ec:	cmp	x8, x21
  4052f0:	b.ls	405304 <__fxstatat@plt+0x3054>  // b.plast
  4052f4:	ldrb	w8, [x20, x0]
  4052f8:	cmp	w8, #0x2f
  4052fc:	sub	x8, x0, #0x1
  405300:	b.eq	4052e8 <__fxstatat@plt+0x3038>  // b.none
  405304:	ldp	x20, x19, [sp, #32]
  405308:	ldr	x21, [sp, #16]
  40530c:	ldp	x29, x30, [sp], #48
  405310:	ret
  405314:	stp	x29, x30, [sp, #-48]!
  405318:	str	x21, [sp, #16]
  40531c:	stp	x20, x19, [sp, #32]
  405320:	mov	x29, sp
  405324:	mov	x21, x0
  405328:	bl	4052bc <__fxstatat@plt+0x300c>
  40532c:	cmp	x0, #0x0
  405330:	cinc	x8, x0, eq  // eq = none
  405334:	mov	x19, x0
  405338:	add	x0, x8, #0x1
  40533c:	bl	401ed0 <malloc@plt>
  405340:	mov	x20, x0
  405344:	cbz	x0, 40536c <__fxstatat@plt+0x30bc>
  405348:	mov	x0, x20
  40534c:	mov	x1, x21
  405350:	mov	x2, x19
  405354:	bl	401d30 <memcpy@plt>
  405358:	cbnz	x19, 405368 <__fxstatat@plt+0x30b8>
  40535c:	mov	w8, #0x2e                  	// #46
  405360:	mov	w19, #0x1                   	// #1
  405364:	strb	w8, [x20]
  405368:	strb	wzr, [x20, x19]
  40536c:	mov	x0, x20
  405370:	ldp	x20, x19, [sp, #32]
  405374:	ldr	x21, [sp, #16]
  405378:	ldp	x29, x30, [sp], #48
  40537c:	ret
  405380:	sub	x0, x0, #0x1
  405384:	ldrb	w10, [x0, #1]!
  405388:	cmp	w10, #0x2f
  40538c:	b.eq	405384 <__fxstatat@plt+0x30d4>  // b.none
  405390:	mov	w8, wzr
  405394:	mov	x9, x0
  405398:	and	w10, w10, #0xff
  40539c:	cmp	w10, #0x2f
  4053a0:	b.eq	4053b8 <__fxstatat@plt+0x3108>  // b.none
  4053a4:	cbz	w10, 4053c4 <__fxstatat@plt+0x3114>
  4053a8:	tst	w8, #0x1
  4053ac:	mov	w8, wzr
  4053b0:	csel	x0, x9, x0, ne  // ne = any
  4053b4:	b	4053bc <__fxstatat@plt+0x310c>
  4053b8:	mov	w8, #0x1                   	// #1
  4053bc:	ldrb	w10, [x9, #1]!
  4053c0:	b	405398 <__fxstatat@plt+0x30e8>
  4053c4:	ret
  4053c8:	stp	x29, x30, [sp, #-32]!
  4053cc:	str	x19, [sp, #16]
  4053d0:	mov	x29, sp
  4053d4:	mov	x19, x0
  4053d8:	bl	401d70 <strlen@plt>
  4053dc:	mov	x8, x0
  4053e0:	sub	x9, x19, #0x1
  4053e4:	mov	x0, x8
  4053e8:	cmp	x8, #0x2
  4053ec:	b.cc	405400 <__fxstatat@plt+0x3150>  // b.lo, b.ul, b.last
  4053f0:	ldrb	w8, [x9, x0]
  4053f4:	cmp	w8, #0x2f
  4053f8:	sub	x8, x0, #0x1
  4053fc:	b.eq	4053e4 <__fxstatat@plt+0x3134>  // b.none
  405400:	ldr	x19, [sp, #16]
  405404:	ldp	x29, x30, [sp], #32
  405408:	ret
  40540c:	stp	x29, x30, [sp, #-48]!
  405410:	stp	x22, x21, [sp, #16]
  405414:	stp	x20, x19, [sp, #32]
  405418:	mov	x29, sp
  40541c:	cbz	x0, 40547c <__fxstatat@plt+0x31cc>
  405420:	mov	x20, x0
  405424:	mov	w0, #0x18                  	// #24
  405428:	mov	x21, x2
  40542c:	mov	x22, x1
  405430:	bl	409060 <__fxstatat@plt+0x6db0>
  405434:	mov	x19, x0
  405438:	mov	x0, x22
  40543c:	bl	409254 <__fxstatat@plt+0x6fa4>
  405440:	str	x0, [x19]
  405444:	ldr	q0, [x21]
  405448:	mov	x0, x20
  40544c:	mov	x1, x19
  405450:	ext	v0.16b, v0.16b, v0.16b, #8
  405454:	stur	q0, [x19, #8]
  405458:	bl	4061e4 <__fxstatat@plt+0x3f34>
  40545c:	cbz	x0, 40548c <__fxstatat@plt+0x31dc>
  405460:	cmp	x0, x19
  405464:	b.eq	40547c <__fxstatat@plt+0x31cc>  // b.none
  405468:	mov	x0, x19
  40546c:	ldp	x20, x19, [sp, #32]
  405470:	ldp	x22, x21, [sp, #16]
  405474:	ldp	x29, x30, [sp], #48
  405478:	b	4063cc <__fxstatat@plt+0x411c>
  40547c:	ldp	x20, x19, [sp, #32]
  405480:	ldp	x22, x21, [sp, #16]
  405484:	ldp	x29, x30, [sp], #48
  405488:	ret
  40548c:	bl	40929c <__fxstatat@plt+0x6fec>
  405490:	cbz	x0, 4054c8 <__fxstatat@plt+0x3218>
  405494:	sub	sp, sp, #0x30
  405498:	stp	x29, x30, [sp, #32]
  40549c:	str	x1, [sp, #8]
  4054a0:	ldr	q0, [x2]
  4054a4:	add	x1, sp, #0x8
  4054a8:	add	x29, sp, #0x20
  4054ac:	ext	v0.16b, v0.16b, v0.16b, #8
  4054b0:	stur	q0, [sp, #16]
  4054b4:	bl	40567c <__fxstatat@plt+0x33cc>
  4054b8:	ldp	x29, x30, [sp, #32]
  4054bc:	cmp	x0, #0x0
  4054c0:	cset	w0, ne  // ne = any
  4054c4:	add	sp, sp, #0x30
  4054c8:	ret
  4054cc:	ldr	x0, [x0, #16]
  4054d0:	ret
  4054d4:	ldr	x0, [x0, #24]
  4054d8:	ret
  4054dc:	ldr	x0, [x0, #32]
  4054e0:	ret
  4054e4:	ldp	x8, x9, [x0]
  4054e8:	cmp	x8, x9
  4054ec:	b.cs	405528 <__fxstatat@plt+0x3278>  // b.hs, b.nlast
  4054f0:	mov	x0, xzr
  4054f4:	ldr	x10, [x8]
  4054f8:	cbz	x10, 405518 <__fxstatat@plt+0x3268>
  4054fc:	mov	x10, xzr
  405500:	mov	x11, x8
  405504:	ldr	x11, [x11, #8]
  405508:	add	x10, x10, #0x1
  40550c:	cbnz	x11, 405504 <__fxstatat@plt+0x3254>
  405510:	cmp	x10, x0
  405514:	csel	x0, x10, x0, hi  // hi = pmore
  405518:	add	x8, x8, #0x10
  40551c:	cmp	x8, x9
  405520:	b.cc	4054f4 <__fxstatat@plt+0x3244>  // b.lo, b.ul, b.last
  405524:	ret
  405528:	mov	x0, xzr
  40552c:	ret
  405530:	ldp	x9, x10, [x0]
  405534:	cmp	x9, x10
  405538:	b.cs	405570 <__fxstatat@plt+0x32c0>  // b.hs, b.nlast
  40553c:	mov	x8, xzr
  405540:	mov	x11, xzr
  405544:	ldr	x12, [x9]
  405548:	cbz	x12, 405560 <__fxstatat@plt+0x32b0>
  40554c:	mov	x12, x9
  405550:	ldr	x12, [x12, #8]
  405554:	add	x8, x8, #0x1
  405558:	cbnz	x12, 405550 <__fxstatat@plt+0x32a0>
  40555c:	add	x11, x11, #0x1
  405560:	add	x9, x9, #0x10
  405564:	cmp	x9, x10
  405568:	b.cc	405544 <__fxstatat@plt+0x3294>  // b.lo, b.ul, b.last
  40556c:	b	405578 <__fxstatat@plt+0x32c8>
  405570:	mov	x11, xzr
  405574:	mov	x8, xzr
  405578:	ldr	x9, [x0, #24]
  40557c:	cmp	x11, x9
  405580:	b.ne	405598 <__fxstatat@plt+0x32e8>  // b.any
  405584:	ldr	x9, [x0, #32]
  405588:	cmp	x8, x9
  40558c:	b.ne	405598 <__fxstatat@plt+0x32e8>  // b.any
  405590:	mov	w0, #0x1                   	// #1
  405594:	ret
  405598:	mov	w0, wzr
  40559c:	ret
  4055a0:	stp	x29, x30, [sp, #-48]!
  4055a4:	stp	x22, x21, [sp, #16]
  4055a8:	stp	x20, x19, [sp, #32]
  4055ac:	ldp	x8, x9, [x0]
  4055b0:	ldp	x20, x3, [x0, #24]
  4055b4:	ldr	x22, [x0, #16]
  4055b8:	mov	x19, x1
  4055bc:	cmp	x8, x9
  4055c0:	mov	x21, xzr
  4055c4:	mov	x29, sp
  4055c8:	b.cs	4055fc <__fxstatat@plt+0x334c>  // b.hs, b.nlast
  4055cc:	ldr	x10, [x8]
  4055d0:	cbz	x10, 4055f0 <__fxstatat@plt+0x3340>
  4055d4:	mov	x10, xzr
  4055d8:	mov	x11, x8
  4055dc:	ldr	x11, [x11, #8]
  4055e0:	add	x10, x10, #0x1
  4055e4:	cbnz	x11, 4055dc <__fxstatat@plt+0x332c>
  4055e8:	cmp	x10, x21
  4055ec:	csel	x21, x10, x21, hi  // hi = pmore
  4055f0:	add	x8, x8, #0x10
  4055f4:	cmp	x8, x9
  4055f8:	b.cc	4055cc <__fxstatat@plt+0x331c>  // b.lo, b.ul, b.last
  4055fc:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  405600:	add	x2, x2, #0x7ac
  405604:	mov	w1, #0x1                   	// #1
  405608:	mov	x0, x19
  40560c:	bl	402090 <__fprintf_chk@plt>
  405610:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  405614:	add	x2, x2, #0x7c4
  405618:	mov	w1, #0x1                   	// #1
  40561c:	mov	x0, x19
  405620:	mov	x3, x22
  405624:	bl	402090 <__fprintf_chk@plt>
  405628:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40562c:	ucvtf	d0, x20
  405630:	fmov	d1, x8
  405634:	fmul	d0, d0, d1
  405638:	ucvtf	d1, x22
  40563c:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  405640:	fdiv	d0, d0, d1
  405644:	add	x2, x2, #0x7dc
  405648:	mov	w1, #0x1                   	// #1
  40564c:	mov	x0, x19
  405650:	mov	x3, x20
  405654:	bl	402090 <__fprintf_chk@plt>
  405658:	mov	x0, x19
  40565c:	mov	x3, x21
  405660:	ldp	x20, x19, [sp, #32]
  405664:	ldp	x22, x21, [sp, #16]
  405668:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  40566c:	add	x2, x2, #0x7fd
  405670:	mov	w1, #0x1                   	// #1
  405674:	ldp	x29, x30, [sp], #48
  405678:	b	402090 <__fprintf_chk@plt>
  40567c:	stp	x29, x30, [sp, #-48]!
  405680:	stp	x20, x19, [sp, #32]
  405684:	ldr	x8, [x0, #16]
  405688:	ldr	x9, [x0, #48]
  40568c:	mov	x19, x0
  405690:	mov	x20, x1
  405694:	mov	x0, x1
  405698:	mov	x1, x8
  40569c:	str	x21, [sp, #16]
  4056a0:	mov	x29, sp
  4056a4:	blr	x9
  4056a8:	ldr	x8, [x19, #16]
  4056ac:	cmp	x0, x8
  4056b0:	b.cs	405718 <__fxstatat@plt+0x3468>  // b.hs, b.nlast
  4056b4:	ldr	x8, [x19]
  4056b8:	add	x21, x8, x0, lsl #4
  4056bc:	ldr	x1, [x21]
  4056c0:	mov	x0, xzr
  4056c4:	cbz	x1, 405708 <__fxstatat@plt+0x3458>
  4056c8:	cbz	x8, 405708 <__fxstatat@plt+0x3458>
  4056cc:	cmp	x1, x20
  4056d0:	b.eq	4056f4 <__fxstatat@plt+0x3444>  // b.none
  4056d4:	ldr	x8, [x19, #56]
  4056d8:	mov	x0, x20
  4056dc:	blr	x8
  4056e0:	tbnz	w0, #0, 4056fc <__fxstatat@plt+0x344c>
  4056e4:	ldr	x21, [x21, #8]
  4056e8:	cbz	x21, 405704 <__fxstatat@plt+0x3454>
  4056ec:	ldr	x1, [x21]
  4056f0:	b	4056cc <__fxstatat@plt+0x341c>
  4056f4:	mov	x0, x20
  4056f8:	b	405708 <__fxstatat@plt+0x3458>
  4056fc:	ldr	x0, [x21]
  405700:	b	405708 <__fxstatat@plt+0x3458>
  405704:	mov	x0, xzr
  405708:	ldp	x20, x19, [sp, #32]
  40570c:	ldr	x21, [sp, #16]
  405710:	ldp	x29, x30, [sp], #48
  405714:	ret
  405718:	bl	402020 <abort@plt>
  40571c:	stp	x29, x30, [sp, #-16]!
  405720:	ldr	x8, [x0, #32]
  405724:	mov	x29, sp
  405728:	cbz	x8, 405744 <__fxstatat@plt+0x3494>
  40572c:	ldp	x8, x9, [x0]
  405730:	cmp	x8, x9
  405734:	b.cs	405750 <__fxstatat@plt+0x34a0>  // b.hs, b.nlast
  405738:	ldr	x0, [x8], #16
  40573c:	cbz	x0, 405730 <__fxstatat@plt+0x3480>
  405740:	b	405748 <__fxstatat@plt+0x3498>
  405744:	mov	x0, xzr
  405748:	ldp	x29, x30, [sp], #16
  40574c:	ret
  405750:	bl	402020 <abort@plt>
  405754:	stp	x29, x30, [sp, #-32]!
  405758:	stp	x20, x19, [sp, #16]
  40575c:	ldr	x8, [x0, #16]
  405760:	ldr	x9, [x0, #48]
  405764:	mov	x19, x0
  405768:	mov	x20, x1
  40576c:	mov	x0, x1
  405770:	mov	x1, x8
  405774:	mov	x29, sp
  405778:	blr	x9
  40577c:	ldr	x8, [x19, #16]
  405780:	cmp	x0, x8
  405784:	b.cs	4057e0 <__fxstatat@plt+0x3530>  // b.hs, b.nlast
  405788:	ldr	x8, [x19]
  40578c:	add	x9, x8, x0, lsl #4
  405790:	ldp	x10, x9, [x9]
  405794:	cmp	x10, x20
  405798:	b.eq	4057a4 <__fxstatat@plt+0x34f4>  // b.none
  40579c:	cbnz	x9, 405790 <__fxstatat@plt+0x34e0>
  4057a0:	b	4057b0 <__fxstatat@plt+0x3500>
  4057a4:	cbz	x9, 4057b0 <__fxstatat@plt+0x3500>
  4057a8:	ldr	x0, [x9]
  4057ac:	b	4057d4 <__fxstatat@plt+0x3524>
  4057b0:	ldr	x9, [x19, #8]
  4057b4:	add	x8, x8, x0, lsl #4
  4057b8:	add	x8, x8, #0x10
  4057bc:	cmp	x8, x9
  4057c0:	b.cs	4057d0 <__fxstatat@plt+0x3520>  // b.hs, b.nlast
  4057c4:	ldr	x0, [x8], #16
  4057c8:	cbz	x0, 4057bc <__fxstatat@plt+0x350c>
  4057cc:	b	4057d4 <__fxstatat@plt+0x3524>
  4057d0:	mov	x0, xzr
  4057d4:	ldp	x20, x19, [sp, #16]
  4057d8:	ldp	x29, x30, [sp], #32
  4057dc:	ret
  4057e0:	bl	402020 <abort@plt>
  4057e4:	ldp	x9, x10, [x0]
  4057e8:	cmp	x9, x10
  4057ec:	b.cs	405844 <__fxstatat@plt+0x3594>  // b.hs, b.nlast
  4057f0:	mov	x11, xzr
  4057f4:	ldr	x8, [x9]
  4057f8:	cbz	x8, 40582c <__fxstatat@plt+0x357c>
  4057fc:	cbz	x9, 40582c <__fxstatat@plt+0x357c>
  405800:	mov	x10, x9
  405804:	cmp	x11, x2
  405808:	b.cs	40584c <__fxstatat@plt+0x359c>  // b.hs, b.nlast
  40580c:	ldr	x8, [x10]
  405810:	str	x8, [x1, x11, lsl #3]
  405814:	ldr	x10, [x10, #8]
  405818:	add	x8, x11, #0x1
  40581c:	mov	x11, x8
  405820:	cbnz	x10, 405804 <__fxstatat@plt+0x3554>
  405824:	ldr	x10, [x0, #8]
  405828:	b	405830 <__fxstatat@plt+0x3580>
  40582c:	mov	x8, x11
  405830:	add	x9, x9, #0x10
  405834:	cmp	x9, x10
  405838:	mov	x11, x8
  40583c:	b.cc	4057f4 <__fxstatat@plt+0x3544>  // b.lo, b.ul, b.last
  405840:	b	405850 <__fxstatat@plt+0x35a0>
  405844:	mov	x8, xzr
  405848:	b	405850 <__fxstatat@plt+0x35a0>
  40584c:	mov	x8, x11
  405850:	mov	x0, x8
  405854:	ret
  405858:	stp	x29, x30, [sp, #-64]!
  40585c:	stp	x24, x23, [sp, #16]
  405860:	stp	x22, x21, [sp, #32]
  405864:	stp	x20, x19, [sp, #48]
  405868:	ldp	x23, x8, [x0]
  40586c:	mov	x29, sp
  405870:	cmp	x23, x8
  405874:	b.cs	4058d8 <__fxstatat@plt+0x3628>  // b.hs, b.nlast
  405878:	mov	x19, x2
  40587c:	mov	x20, x0
  405880:	mov	x21, x1
  405884:	mov	x22, xzr
  405888:	ldr	x0, [x23]
  40588c:	cbz	x0, 4058c8 <__fxstatat@plt+0x3618>
  405890:	cbz	x23, 4058c8 <__fxstatat@plt+0x3618>
  405894:	mov	x1, x19
  405898:	blr	x21
  40589c:	tbz	w0, #0, 4058dc <__fxstatat@plt+0x362c>
  4058a0:	mov	x24, x23
  4058a4:	ldr	x24, [x24, #8]
  4058a8:	add	x22, x22, #0x1
  4058ac:	cbz	x24, 4058c4 <__fxstatat@plt+0x3614>
  4058b0:	ldr	x0, [x24]
  4058b4:	mov	x1, x19
  4058b8:	blr	x21
  4058bc:	tbnz	w0, #0, 4058a4 <__fxstatat@plt+0x35f4>
  4058c0:	b	4058dc <__fxstatat@plt+0x362c>
  4058c4:	ldr	x8, [x20, #8]
  4058c8:	add	x23, x23, #0x10
  4058cc:	cmp	x23, x8
  4058d0:	b.cc	405888 <__fxstatat@plt+0x35d8>  // b.lo, b.ul, b.last
  4058d4:	b	4058dc <__fxstatat@plt+0x362c>
  4058d8:	mov	x22, xzr
  4058dc:	mov	x0, x22
  4058e0:	ldp	x20, x19, [sp, #48]
  4058e4:	ldp	x22, x21, [sp, #32]
  4058e8:	ldp	x24, x23, [sp, #16]
  4058ec:	ldp	x29, x30, [sp], #64
  4058f0:	ret
  4058f4:	ldrb	w9, [x0]
  4058f8:	cbz	w9, 405928 <__fxstatat@plt+0x3678>
  4058fc:	mov	x8, x0
  405900:	mov	x0, xzr
  405904:	add	x8, x8, #0x1
  405908:	lsl	x10, x0, #5
  40590c:	sub	x10, x10, x0
  405910:	add	x10, x10, w9, uxtb
  405914:	ldrb	w9, [x8], #1
  405918:	udiv	x11, x10, x1
  40591c:	msub	x0, x11, x1, x10
  405920:	cbnz	w9, 405908 <__fxstatat@plt+0x3658>
  405924:	ret
  405928:	mov	x0, xzr
  40592c:	ret
  405930:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  405934:	add	x8, x8, #0x818
  405938:	ldr	w9, [x8, #16]
  40593c:	ldr	q0, [x8]
  405940:	str	w9, [x0, #16]
  405944:	str	q0, [x0]
  405948:	ret
  40594c:	stp	x29, x30, [sp, #-64]!
  405950:	adrp	x8, 405000 <__fxstatat@plt+0x2d50>
  405954:	add	x8, x8, #0xa20
  405958:	cmp	x2, #0x0
  40595c:	adrp	x9, 405000 <__fxstatat@plt+0x2d50>
  405960:	stp	x24, x23, [sp, #16]
  405964:	stp	x22, x21, [sp, #32]
  405968:	mov	x21, x0
  40596c:	add	x9, x9, #0xa30
  405970:	csel	x23, x8, x2, eq  // eq = none
  405974:	cmp	x3, #0x0
  405978:	mov	w0, #0x50                  	// #80
  40597c:	stp	x20, x19, [sp, #48]
  405980:	mov	x29, sp
  405984:	mov	x19, x4
  405988:	mov	x22, x1
  40598c:	csel	x24, x9, x3, eq  // eq = none
  405990:	bl	401ed0 <malloc@plt>
  405994:	mov	x20, x0
  405998:	cbz	x0, 405a08 <__fxstatat@plt+0x3758>
  40599c:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  4059a0:	add	x8, x8, #0x818
  4059a4:	cmp	x22, #0x0
  4059a8:	csel	x22, x8, x22, eq  // eq = none
  4059ac:	mov	x0, x20
  4059b0:	str	x22, [x20, #40]
  4059b4:	bl	405a3c <__fxstatat@plt+0x378c>
  4059b8:	tbz	w0, #0, 4059fc <__fxstatat@plt+0x374c>
  4059bc:	mov	x0, x21
  4059c0:	mov	x1, x22
  4059c4:	bl	405ad0 <__fxstatat@plt+0x3820>
  4059c8:	str	x0, [x20, #16]
  4059cc:	cbz	x0, 4059fc <__fxstatat@plt+0x374c>
  4059d0:	mov	w1, #0x10                  	// #16
  4059d4:	mov	x21, x0
  4059d8:	bl	4097b4 <__fxstatat@plt+0x7504>
  4059dc:	str	x0, [x20]
  4059e0:	cbz	x0, 4059fc <__fxstatat@plt+0x374c>
  4059e4:	add	x8, x0, x21, lsl #4
  4059e8:	stp	xzr, xzr, [x20, #24]
  4059ec:	stp	x23, x24, [x20, #48]
  4059f0:	str	x8, [x20, #8]
  4059f4:	stp	x19, xzr, [x20, #64]
  4059f8:	b	405a08 <__fxstatat@plt+0x3758>
  4059fc:	mov	x0, x20
  405a00:	bl	4020f0 <free@plt>
  405a04:	mov	x20, xzr
  405a08:	mov	x0, x20
  405a0c:	ldp	x20, x19, [sp, #48]
  405a10:	ldp	x22, x21, [sp, #32]
  405a14:	ldp	x24, x23, [sp, #16]
  405a18:	ldp	x29, x30, [sp], #64
  405a1c:	ret
  405a20:	ror	x8, x0, #3
  405a24:	udiv	x9, x8, x1
  405a28:	msub	x0, x9, x1, x8
  405a2c:	ret
  405a30:	cmp	x0, x1
  405a34:	cset	w0, eq  // eq = none
  405a38:	ret
  405a3c:	ldr	x8, [x0, #40]
  405a40:	adrp	x9, 40d000 <__fxstatat@plt+0xad50>
  405a44:	add	x9, x9, #0x818
  405a48:	cmp	x8, x9
  405a4c:	b.eq	405ab8 <__fxstatat@plt+0x3808>  // b.none
  405a50:	adrp	x10, 40d000 <__fxstatat@plt+0xad50>
  405a54:	ldr	s0, [x8, #8]
  405a58:	ldr	s1, [x10, #1952]
  405a5c:	fcmp	s0, s1
  405a60:	b.le	405ac0 <__fxstatat@plt+0x3810>
  405a64:	adrp	x10, 40d000 <__fxstatat@plt+0xad50>
  405a68:	ldr	s2, [x10, #1956]
  405a6c:	fcmp	s0, s2
  405a70:	b.pl	405ac0 <__fxstatat@plt+0x3810>  // b.nfrst
  405a74:	adrp	x10, 40d000 <__fxstatat@plt+0xad50>
  405a78:	ldr	s2, [x8, #12]
  405a7c:	ldr	s3, [x10, #1960]
  405a80:	fcmp	s2, s3
  405a84:	b.le	405ac0 <__fxstatat@plt+0x3810>
  405a88:	ldr	s2, [x8]
  405a8c:	fcmp	s2, #0.0
  405a90:	b.lt	405ac0 <__fxstatat@plt+0x3810>  // b.tstop
  405a94:	fadd	s1, s2, s1
  405a98:	fcmp	s1, s0
  405a9c:	b.pl	405ac0 <__fxstatat@plt+0x3810>  // b.nfrst
  405aa0:	ldr	s0, [x8, #4]
  405aa4:	fmov	s2, #1.000000000000000000e+00
  405aa8:	fcmp	s0, s2
  405aac:	b.hi	405ac0 <__fxstatat@plt+0x3810>  // b.pmore
  405ab0:	fcmp	s1, s0
  405ab4:	b.pl	405ac0 <__fxstatat@plt+0x3810>  // b.nfrst
  405ab8:	mov	w8, #0x1                   	// #1
  405abc:	b	405ac8 <__fxstatat@plt+0x3818>
  405ac0:	mov	w8, wzr
  405ac4:	str	x9, [x0, #40]
  405ac8:	mov	w0, w8
  405acc:	ret
  405ad0:	ldrb	w8, [x1, #16]
  405ad4:	cbnz	w8, 405af8 <__fxstatat@plt+0x3848>
  405ad8:	ldr	s0, [x1, #8]
  405adc:	ucvtf	s1, x0
  405ae0:	mov	w8, #0x5f800000            	// #1602224128
  405ae4:	fdiv	s0, s1, s0
  405ae8:	fmov	s1, w8
  405aec:	fcmp	s0, s1
  405af0:	b.ge	405b6c <__fxstatat@plt+0x38bc>  // b.tcont
  405af4:	fcvtzu	x0, s0
  405af8:	cmp	x0, #0xa
  405afc:	mov	w8, #0xa                   	// #10
  405b00:	csel	x8, x0, x8, hi  // hi = pmore
  405b04:	orr	x0, x8, #0x1
  405b08:	cmn	x0, #0x1
  405b0c:	b.eq	405b6c <__fxstatat@plt+0x38bc>  // b.none
  405b10:	cmp	x0, #0xa
  405b14:	b.cc	405b4c <__fxstatat@plt+0x389c>  // b.lo, b.ul, b.last
  405b18:	mov	w9, #0xc                   	// #12
  405b1c:	mov	w10, #0x9                   	// #9
  405b20:	mov	w8, #0x3                   	// #3
  405b24:	udiv	x11, x0, x8
  405b28:	msub	x11, x11, x8, x0
  405b2c:	cbz	x11, 405b50 <__fxstatat@plt+0x38a0>
  405b30:	add	x10, x10, x9
  405b34:	add	x10, x10, #0x4
  405b38:	add	x8, x8, #0x2
  405b3c:	cmp	x10, x0
  405b40:	add	x9, x9, #0x8
  405b44:	b.cc	405b24 <__fxstatat@plt+0x3874>  // b.lo, b.ul, b.last
  405b48:	b	405b50 <__fxstatat@plt+0x38a0>
  405b4c:	mov	w8, #0x3                   	// #3
  405b50:	udiv	x9, x0, x8
  405b54:	msub	x8, x9, x8, x0
  405b58:	cbnz	x8, 405b64 <__fxstatat@plt+0x38b4>
  405b5c:	add	x0, x0, #0x2
  405b60:	b	405b08 <__fxstatat@plt+0x3858>
  405b64:	lsr	x8, x0, #60
  405b68:	cbz	x8, 405b70 <__fxstatat@plt+0x38c0>
  405b6c:	mov	x0, xzr
  405b70:	ret
  405b74:	stp	x29, x30, [sp, #-48]!
  405b78:	str	x21, [sp, #16]
  405b7c:	stp	x20, x19, [sp, #32]
  405b80:	ldp	x20, x8, [x0]
  405b84:	mov	x19, x0
  405b88:	mov	x29, sp
  405b8c:	cmp	x20, x8
  405b90:	b.cs	405c00 <__fxstatat@plt+0x3950>  // b.hs, b.nlast
  405b94:	ldr	x9, [x20]
  405b98:	cbz	x9, 405bf8 <__fxstatat@plt+0x3948>
  405b9c:	ldr	x8, [x19, #64]
  405ba0:	ldr	x21, [x20, #8]
  405ba4:	cmp	x8, #0x0
  405ba8:	cset	w9, ne  // ne = any
  405bac:	cbz	x21, 405be4 <__fxstatat@plt+0x3934>
  405bb0:	tbz	w9, #0, 405bc0 <__fxstatat@plt+0x3910>
  405bb4:	ldr	x0, [x21]
  405bb8:	blr	x8
  405bbc:	ldr	x8, [x19, #64]
  405bc0:	str	xzr, [x21]
  405bc4:	ldr	x9, [x19, #72]
  405bc8:	ldr	x10, [x21, #8]
  405bcc:	cmp	x8, #0x0
  405bd0:	str	x9, [x21, #8]
  405bd4:	str	x21, [x19, #72]
  405bd8:	cset	w9, ne  // ne = any
  405bdc:	mov	x21, x10
  405be0:	cbnz	x10, 405bb0 <__fxstatat@plt+0x3900>
  405be4:	cbz	w9, 405bf0 <__fxstatat@plt+0x3940>
  405be8:	ldr	x0, [x20]
  405bec:	blr	x8
  405bf0:	stp	xzr, xzr, [x20]
  405bf4:	ldr	x8, [x19, #8]
  405bf8:	add	x20, x20, #0x10
  405bfc:	b	405b8c <__fxstatat@plt+0x38dc>
  405c00:	stp	xzr, xzr, [x19, #24]
  405c04:	ldp	x20, x19, [sp, #32]
  405c08:	ldr	x21, [sp, #16]
  405c0c:	ldp	x29, x30, [sp], #48
  405c10:	ret
  405c14:	stp	x29, x30, [sp, #-48]!
  405c18:	stp	x20, x19, [sp, #32]
  405c1c:	ldr	x8, [x0, #64]
  405c20:	mov	x19, x0
  405c24:	str	x21, [sp, #16]
  405c28:	mov	x29, sp
  405c2c:	cbz	x8, 405c80 <__fxstatat@plt+0x39d0>
  405c30:	ldr	x8, [x19, #32]
  405c34:	cbz	x8, 405c80 <__fxstatat@plt+0x39d0>
  405c38:	ldp	x20, x8, [x19]
  405c3c:	cmp	x20, x8
  405c40:	b.cs	405c80 <__fxstatat@plt+0x39d0>  // b.hs, b.nlast
  405c44:	ldr	x0, [x20]
  405c48:	cbz	x0, 405c78 <__fxstatat@plt+0x39c8>
  405c4c:	cbz	x20, 405c78 <__fxstatat@plt+0x39c8>
  405c50:	ldr	x8, [x19, #64]
  405c54:	blr	x8
  405c58:	ldr	x21, [x20, #8]
  405c5c:	cbz	x21, 405c74 <__fxstatat@plt+0x39c4>
  405c60:	ldr	x0, [x21]
  405c64:	ldr	x8, [x19, #64]
  405c68:	blr	x8
  405c6c:	ldr	x21, [x21, #8]
  405c70:	cbnz	x21, 405c60 <__fxstatat@plt+0x39b0>
  405c74:	ldr	x8, [x19, #8]
  405c78:	add	x20, x20, #0x10
  405c7c:	b	405c3c <__fxstatat@plt+0x398c>
  405c80:	ldp	x20, x8, [x19]
  405c84:	cmp	x20, x8
  405c88:	b.cs	405cb0 <__fxstatat@plt+0x3a00>  // b.hs, b.nlast
  405c8c:	ldr	x0, [x20, #8]
  405c90:	cbz	x0, 405ca8 <__fxstatat@plt+0x39f8>
  405c94:	ldr	x21, [x0, #8]
  405c98:	bl	4020f0 <free@plt>
  405c9c:	mov	x0, x21
  405ca0:	cbnz	x21, 405c94 <__fxstatat@plt+0x39e4>
  405ca4:	ldr	x8, [x19, #8]
  405ca8:	add	x20, x20, #0x10
  405cac:	b	405c84 <__fxstatat@plt+0x39d4>
  405cb0:	ldr	x0, [x19, #72]
  405cb4:	cbz	x0, 405cc8 <__fxstatat@plt+0x3a18>
  405cb8:	ldr	x20, [x0, #8]
  405cbc:	bl	4020f0 <free@plt>
  405cc0:	mov	x0, x20
  405cc4:	cbnz	x20, 405cb8 <__fxstatat@plt+0x3a08>
  405cc8:	ldr	x0, [x19]
  405ccc:	bl	4020f0 <free@plt>
  405cd0:	mov	x0, x19
  405cd4:	ldp	x20, x19, [sp, #32]
  405cd8:	ldr	x21, [sp, #16]
  405cdc:	ldp	x29, x30, [sp], #48
  405ce0:	b	4020f0 <free@plt>
  405ce4:	sub	sp, sp, #0x70
  405ce8:	stp	x29, x30, [sp, #80]
  405cec:	stp	x20, x19, [sp, #96]
  405cf0:	ldr	x8, [x0, #40]
  405cf4:	mov	x19, x0
  405cf8:	mov	x0, x1
  405cfc:	add	x29, sp, #0x50
  405d00:	mov	x1, x8
  405d04:	bl	405ad0 <__fxstatat@plt+0x3820>
  405d08:	cbz	x0, 405d8c <__fxstatat@plt+0x3adc>
  405d0c:	ldr	x8, [x19, #16]
  405d10:	mov	x20, x0
  405d14:	cmp	x0, x8
  405d18:	b.eq	405d88 <__fxstatat@plt+0x3ad8>  // b.none
  405d1c:	mov	w1, #0x10                  	// #16
  405d20:	mov	x0, x20
  405d24:	bl	4097b4 <__fxstatat@plt+0x7504>
  405d28:	str	x0, [sp]
  405d2c:	cbz	x0, 405d8c <__fxstatat@plt+0x3adc>
  405d30:	add	x8, x0, x20, lsl #4
  405d34:	stp	x8, x20, [sp, #8]
  405d38:	stp	xzr, xzr, [sp, #24]
  405d3c:	ldur	q0, [x19, #40]
  405d40:	mov	x0, sp
  405d44:	mov	x1, x19
  405d48:	mov	w2, wzr
  405d4c:	stur	q0, [sp, #40]
  405d50:	ldur	q0, [x19, #56]
  405d54:	stur	q0, [sp, #56]
  405d58:	ldr	x8, [x19, #72]
  405d5c:	str	x8, [sp, #72]
  405d60:	bl	405de0 <__fxstatat@plt+0x3b30>
  405d64:	tbz	w0, #0, 405d9c <__fxstatat@plt+0x3aec>
  405d68:	ldr	x0, [x19]
  405d6c:	bl	4020f0 <free@plt>
  405d70:	ldr	q0, [sp]
  405d74:	str	q0, [x19]
  405d78:	ldr	q0, [sp, #16]
  405d7c:	str	q0, [x19, #16]
  405d80:	ldr	x8, [sp, #72]
  405d84:	str	x8, [x19, #72]
  405d88:	mov	w0, #0x1                   	// #1
  405d8c:	ldp	x20, x19, [sp, #96]
  405d90:	ldp	x29, x30, [sp, #80]
  405d94:	add	sp, sp, #0x70
  405d98:	ret
  405d9c:	ldr	x8, [sp, #72]
  405da0:	mov	x1, sp
  405da4:	mov	w2, #0x1                   	// #1
  405da8:	mov	x0, x19
  405dac:	str	x8, [x19, #72]
  405db0:	bl	405de0 <__fxstatat@plt+0x3b30>
  405db4:	tbz	w0, #0, 405ddc <__fxstatat@plt+0x3b2c>
  405db8:	mov	x1, sp
  405dbc:	mov	x0, x19
  405dc0:	mov	w2, wzr
  405dc4:	bl	405de0 <__fxstatat@plt+0x3b30>
  405dc8:	tbz	w0, #0, 405ddc <__fxstatat@plt+0x3b2c>
  405dcc:	ldr	x0, [sp]
  405dd0:	bl	4020f0 <free@plt>
  405dd4:	mov	w0, wzr
  405dd8:	b	405d8c <__fxstatat@plt+0x3adc>
  405ddc:	bl	402020 <abort@plt>
  405de0:	stp	x29, x30, [sp, #-80]!
  405de4:	stp	x26, x25, [sp, #16]
  405de8:	stp	x24, x23, [sp, #32]
  405dec:	stp	x22, x21, [sp, #48]
  405df0:	stp	x20, x19, [sp, #64]
  405df4:	ldp	x24, x8, [x1]
  405df8:	mov	x29, sp
  405dfc:	cmp	x24, x8
  405e00:	b.cs	405f30 <__fxstatat@plt+0x3c80>  // b.hs, b.nlast
  405e04:	mov	w19, w2
  405e08:	mov	x20, x1
  405e0c:	mov	x21, x0
  405e10:	add	x25, x0, #0x48
  405e14:	ldr	x22, [x24]
  405e18:	cbz	x22, 405f20 <__fxstatat@plt+0x3c70>
  405e1c:	ldr	x23, [x24, #8]
  405e20:	cbz	x23, 405e90 <__fxstatat@plt+0x3be0>
  405e24:	ldr	x1, [x21, #16]
  405e28:	ldr	x22, [x23]
  405e2c:	ldr	x8, [x21, #48]
  405e30:	mov	x0, x22
  405e34:	blr	x8
  405e38:	ldr	x1, [x21, #16]
  405e3c:	cmp	x0, x1
  405e40:	b.cs	405f4c <__fxstatat@plt+0x3c9c>  // b.hs, b.nlast
  405e44:	ldr	x8, [x21]
  405e48:	add	x9, x8, x0, lsl #4
  405e4c:	ldr	x10, [x9]
  405e50:	ldr	x8, [x23, #8]
  405e54:	cbz	x10, 405e60 <__fxstatat@plt+0x3bb0>
  405e58:	add	x9, x9, #0x8
  405e5c:	b	405e78 <__fxstatat@plt+0x3bc8>
  405e60:	str	x22, [x9]
  405e64:	ldr	x9, [x21, #24]
  405e68:	add	x9, x9, #0x1
  405e6c:	str	x9, [x21, #24]
  405e70:	mov	x9, x25
  405e74:	str	xzr, [x23]
  405e78:	ldr	x10, [x9]
  405e7c:	str	x10, [x23, #8]
  405e80:	str	x23, [x9]
  405e84:	mov	x23, x8
  405e88:	cbnz	x8, 405e28 <__fxstatat@plt+0x3b78>
  405e8c:	ldr	x22, [x24]
  405e90:	str	xzr, [x24, #8]
  405e94:	tbnz	w19, #0, 405f20 <__fxstatat@plt+0x3c70>
  405e98:	ldr	x8, [x21, #48]
  405e9c:	ldr	x1, [x21, #16]
  405ea0:	mov	x0, x22
  405ea4:	blr	x8
  405ea8:	ldr	x8, [x21, #16]
  405eac:	cmp	x0, x8
  405eb0:	b.cs	405f4c <__fxstatat@plt+0x3c9c>  // b.hs, b.nlast
  405eb4:	ldr	x26, [x21]
  405eb8:	mov	x23, x0
  405ebc:	add	x8, x26, x0, lsl #4
  405ec0:	ldr	x9, [x8]
  405ec4:	cbz	x9, 405edc <__fxstatat@plt+0x3c2c>
  405ec8:	ldr	x0, [x25]
  405ecc:	cbz	x0, 405ef0 <__fxstatat@plt+0x3c40>
  405ed0:	ldr	x8, [x0, #8]
  405ed4:	str	x8, [x25]
  405ed8:	b	405efc <__fxstatat@plt+0x3c4c>
  405edc:	str	x22, [x8]
  405ee0:	ldr	x8, [x21, #24]
  405ee4:	add	x8, x8, #0x1
  405ee8:	str	x8, [x21, #24]
  405eec:	b	405f10 <__fxstatat@plt+0x3c60>
  405ef0:	mov	w0, #0x10                  	// #16
  405ef4:	bl	401ed0 <malloc@plt>
  405ef8:	cbz	x0, 405f34 <__fxstatat@plt+0x3c84>
  405efc:	str	x22, [x0]
  405f00:	add	x8, x26, x23, lsl #4
  405f04:	ldr	x9, [x8, #8]
  405f08:	str	x9, [x0, #8]
  405f0c:	str	x0, [x8, #8]
  405f10:	str	xzr, [x24]
  405f14:	ldr	x8, [x20, #24]
  405f18:	sub	x8, x8, #0x1
  405f1c:	str	x8, [x20, #24]
  405f20:	ldr	x8, [x20, #8]
  405f24:	add	x24, x24, #0x10
  405f28:	cmp	x24, x8
  405f2c:	b.cc	405e14 <__fxstatat@plt+0x3b64>  // b.lo, b.ul, b.last
  405f30:	mov	w0, #0x1                   	// #1
  405f34:	ldp	x20, x19, [sp, #64]
  405f38:	ldp	x22, x21, [sp, #48]
  405f3c:	ldp	x24, x23, [sp, #32]
  405f40:	ldp	x26, x25, [sp, #16]
  405f44:	ldp	x29, x30, [sp], #80
  405f48:	ret
  405f4c:	bl	402020 <abort@plt>
  405f50:	stp	x29, x30, [sp, #-48]!
  405f54:	str	x21, [sp, #16]
  405f58:	stp	x20, x19, [sp, #32]
  405f5c:	mov	x29, sp
  405f60:	cbz	x1, 4060b4 <__fxstatat@plt+0x3e04>
  405f64:	mov	x21, x2
  405f68:	add	x2, x29, #0x18
  405f6c:	mov	w3, wzr
  405f70:	mov	x20, x1
  405f74:	mov	x19, x0
  405f78:	bl	4060b8 <__fxstatat@plt+0x3e08>
  405f7c:	cbz	x0, 405f94 <__fxstatat@plt+0x3ce4>
  405f80:	cbz	x21, 40604c <__fxstatat@plt+0x3d9c>
  405f84:	mov	x8, x0
  405f88:	mov	w0, wzr
  405f8c:	str	x8, [x21]
  405f90:	b	4060a4 <__fxstatat@plt+0x3df4>
  405f94:	ldr	x8, [x19, #40]
  405f98:	ldp	x10, x9, [x19, #16]
  405f9c:	ldr	s0, [x8, #8]
  405fa0:	ucvtf	s2, x10
  405fa4:	ucvtf	s1, x9
  405fa8:	fmul	s0, s0, s2
  405fac:	fcmp	s0, s1
  405fb0:	b.pl	40602c <__fxstatat@plt+0x3d7c>  // b.nfrst
  405fb4:	mov	x0, x19
  405fb8:	bl	405a3c <__fxstatat@plt+0x378c>
  405fbc:	ldr	x8, [x19, #40]
  405fc0:	ldp	x10, x9, [x19, #16]
  405fc4:	ldr	s0, [x8, #8]
  405fc8:	ucvtf	s1, x10
  405fcc:	ucvtf	s2, x9
  405fd0:	fmul	s3, s0, s1
  405fd4:	fcmp	s3, s2
  405fd8:	b.pl	40602c <__fxstatat@plt+0x3d7c>  // b.nfrst
  405fdc:	ldr	s2, [x8, #12]
  405fe0:	ldrb	w8, [x8, #16]
  405fe4:	fmul	s1, s2, s1
  405fe8:	cmp	w8, #0x0
  405fec:	fmul	s0, s0, s1
  405ff0:	mov	w8, #0x5f800000            	// #1602224128
  405ff4:	fcsel	s0, s0, s1, eq  // eq = none
  405ff8:	fmov	s1, w8
  405ffc:	fcmp	s0, s1
  406000:	b.ge	4060a0 <__fxstatat@plt+0x3df0>  // b.tcont
  406004:	fcvtzu	x1, s0
  406008:	mov	x0, x19
  40600c:	bl	405ce4 <__fxstatat@plt+0x3a34>
  406010:	tbz	w0, #0, 4060a0 <__fxstatat@plt+0x3df0>
  406014:	add	x2, x29, #0x18
  406018:	mov	x0, x19
  40601c:	mov	x1, x20
  406020:	mov	w3, wzr
  406024:	bl	4060b8 <__fxstatat@plt+0x3e08>
  406028:	cbnz	x0, 4060b4 <__fxstatat@plt+0x3e04>
  40602c:	ldr	x21, [x29, #24]
  406030:	ldr	x8, [x21]
  406034:	cbz	x8, 406054 <__fxstatat@plt+0x3da4>
  406038:	ldr	x0, [x19, #72]
  40603c:	cbz	x0, 406070 <__fxstatat@plt+0x3dc0>
  406040:	ldr	x8, [x0, #8]
  406044:	str	x8, [x19, #72]
  406048:	b	40607c <__fxstatat@plt+0x3dcc>
  40604c:	mov	w0, wzr
  406050:	b	4060a4 <__fxstatat@plt+0x3df4>
  406054:	str	x20, [x21]
  406058:	ldur	q0, [x19, #24]
  40605c:	mov	w0, #0x1                   	// #1
  406060:	dup	v1.2d, x0
  406064:	add	v0.2d, v0.2d, v1.2d
  406068:	stur	q0, [x19, #24]
  40606c:	b	4060a4 <__fxstatat@plt+0x3df4>
  406070:	mov	w0, #0x10                  	// #16
  406074:	bl	401ed0 <malloc@plt>
  406078:	cbz	x0, 4060a0 <__fxstatat@plt+0x3df0>
  40607c:	str	x20, [x0]
  406080:	ldr	x8, [x21, #8]
  406084:	str	x8, [x0, #8]
  406088:	str	x0, [x21, #8]
  40608c:	ldr	x8, [x19, #32]
  406090:	mov	w0, #0x1                   	// #1
  406094:	add	x8, x8, #0x1
  406098:	str	x8, [x19, #32]
  40609c:	b	4060a4 <__fxstatat@plt+0x3df4>
  4060a0:	mov	w0, #0xffffffff            	// #-1
  4060a4:	ldp	x20, x19, [sp, #32]
  4060a8:	ldr	x21, [sp, #16]
  4060ac:	ldp	x29, x30, [sp], #48
  4060b0:	ret
  4060b4:	bl	402020 <abort@plt>
  4060b8:	stp	x29, x30, [sp, #-80]!
  4060bc:	stp	x24, x23, [sp, #32]
  4060c0:	stp	x22, x21, [sp, #48]
  4060c4:	stp	x20, x19, [sp, #64]
  4060c8:	ldr	x8, [x0, #16]
  4060cc:	ldr	x9, [x0, #48]
  4060d0:	mov	x20, x0
  4060d4:	mov	x19, x1
  4060d8:	mov	x0, x1
  4060dc:	mov	x1, x8
  4060e0:	str	x25, [sp, #16]
  4060e4:	mov	x29, sp
  4060e8:	mov	w21, w3
  4060ec:	mov	x23, x2
  4060f0:	blr	x9
  4060f4:	ldr	x8, [x20, #16]
  4060f8:	cmp	x0, x8
  4060fc:	b.cs	4061e0 <__fxstatat@plt+0x3f30>  // b.hs, b.nlast
  406100:	ldr	x25, [x20]
  406104:	mov	x22, x0
  406108:	add	x24, x25, x0, lsl #4
  40610c:	str	x24, [x23]
  406110:	ldr	x1, [x24]
  406114:	cbz	x1, 406188 <__fxstatat@plt+0x3ed8>
  406118:	cmp	x1, x19
  40611c:	b.eq	406134 <__fxstatat@plt+0x3e84>  // b.none
  406120:	ldr	x8, [x20, #56]
  406124:	mov	x0, x19
  406128:	blr	x8
  40612c:	tbz	w0, #0, 406150 <__fxstatat@plt+0x3ea0>
  406130:	ldr	x19, [x24]
  406134:	tbz	w21, #0, 4061c4 <__fxstatat@plt+0x3f14>
  406138:	add	x8, x25, x22, lsl #4
  40613c:	ldr	x8, [x8, #8]
  406140:	cbz	x8, 406190 <__fxstatat@plt+0x3ee0>
  406144:	ldr	q0, [x8]
  406148:	str	q0, [x24]
  40614c:	b	4061b4 <__fxstatat@plt+0x3f04>
  406150:	add	x22, x25, x22, lsl #4
  406154:	ldr	x9, [x22, #8]!
  406158:	cbz	x9, 406188 <__fxstatat@plt+0x3ed8>
  40615c:	ldr	x1, [x9]
  406160:	cmp	x1, x19
  406164:	b.eq	406198 <__fxstatat@plt+0x3ee8>  // b.none
  406168:	ldr	x8, [x20, #56]
  40616c:	mov	x0, x19
  406170:	blr	x8
  406174:	ldr	x8, [x22]
  406178:	tbnz	w0, #0, 4061a4 <__fxstatat@plt+0x3ef4>
  40617c:	ldr	x9, [x8, #8]!
  406180:	mov	x22, x8
  406184:	cbnz	x9, 40615c <__fxstatat@plt+0x3eac>
  406188:	mov	x19, xzr
  40618c:	b	4061c4 <__fxstatat@plt+0x3f14>
  406190:	str	xzr, [x24]
  406194:	b	4061c4 <__fxstatat@plt+0x3f14>
  406198:	mov	x8, x9
  40619c:	tbnz	w21, #0, 4061ac <__fxstatat@plt+0x3efc>
  4061a0:	b	4061c4 <__fxstatat@plt+0x3f14>
  4061a4:	ldr	x19, [x8]
  4061a8:	tbz	w21, #0, 4061c4 <__fxstatat@plt+0x3f14>
  4061ac:	ldr	x9, [x8, #8]
  4061b0:	str	x9, [x22]
  4061b4:	str	xzr, [x8]
  4061b8:	ldr	x9, [x20, #72]
  4061bc:	str	x9, [x8, #8]
  4061c0:	str	x8, [x20, #72]
  4061c4:	mov	x0, x19
  4061c8:	ldp	x20, x19, [sp, #64]
  4061cc:	ldp	x22, x21, [sp, #48]
  4061d0:	ldp	x24, x23, [sp, #32]
  4061d4:	ldr	x25, [sp, #16]
  4061d8:	ldp	x29, x30, [sp], #80
  4061dc:	ret
  4061e0:	bl	402020 <abort@plt>
  4061e4:	stp	x29, x30, [sp, #-32]!
  4061e8:	mov	x29, sp
  4061ec:	add	x2, x29, #0x18
  4061f0:	str	x19, [sp, #16]
  4061f4:	mov	x19, x1
  4061f8:	bl	405f50 <__fxstatat@plt+0x3ca0>
  4061fc:	ldr	x8, [x29, #24]
  406200:	cmp	w0, #0x0
  406204:	csel	x8, x8, x19, eq  // eq = none
  406208:	ldr	x19, [sp, #16]
  40620c:	cmn	w0, #0x1
  406210:	csel	x0, xzr, x8, eq  // eq = none
  406214:	ldp	x29, x30, [sp], #32
  406218:	ret
  40621c:	stp	x29, x30, [sp, #-48]!
  406220:	mov	x29, sp
  406224:	add	x2, x29, #0x18
  406228:	mov	w3, #0x1                   	// #1
  40622c:	str	x21, [sp, #16]
  406230:	stp	x20, x19, [sp, #32]
  406234:	mov	x19, x0
  406238:	bl	4060b8 <__fxstatat@plt+0x3e08>
  40623c:	mov	x20, x0
  406240:	cbz	x0, 4062f0 <__fxstatat@plt+0x4040>
  406244:	ldr	x8, [x19, #32]
  406248:	sub	x8, x8, #0x1
  40624c:	str	x8, [x19, #32]
  406250:	ldr	x8, [x29, #24]
  406254:	ldr	x8, [x8]
  406258:	cbnz	x8, 4062f0 <__fxstatat@plt+0x4040>
  40625c:	ldp	x10, x8, [x19, #16]
  406260:	ldr	x9, [x19, #40]
  406264:	sub	x8, x8, #0x1
  406268:	str	x8, [x19, #24]
  40626c:	ldr	s0, [x9]
  406270:	ucvtf	s2, x10
  406274:	ucvtf	s1, x8
  406278:	fmul	s0, s0, s2
  40627c:	fcmp	s0, s1
  406280:	b.le	4062f0 <__fxstatat@plt+0x4040>
  406284:	mov	x0, x19
  406288:	bl	405a3c <__fxstatat@plt+0x378c>
  40628c:	ldr	x8, [x19, #40]
  406290:	ldp	x10, x9, [x19, #16]
  406294:	ldr	s1, [x8]
  406298:	ucvtf	s0, x10
  40629c:	ucvtf	s2, x9
  4062a0:	fmul	s1, s1, s0
  4062a4:	fcmp	s1, s2
  4062a8:	b.le	4062f0 <__fxstatat@plt+0x4040>
  4062ac:	ldr	s1, [x8, #4]
  4062b0:	ldrb	w9, [x8, #16]
  4062b4:	fmul	s0, s1, s0
  4062b8:	cbnz	w9, 4062c4 <__fxstatat@plt+0x4014>
  4062bc:	ldr	s1, [x8, #8]
  4062c0:	fmul	s0, s0, s1
  4062c4:	fcvtzu	x1, s0
  4062c8:	mov	x0, x19
  4062cc:	bl	405ce4 <__fxstatat@plt+0x3a34>
  4062d0:	tbnz	w0, #0, 4062f0 <__fxstatat@plt+0x4040>
  4062d4:	ldr	x0, [x19, #72]
  4062d8:	cbz	x0, 4062ec <__fxstatat@plt+0x403c>
  4062dc:	ldr	x21, [x0, #8]
  4062e0:	bl	4020f0 <free@plt>
  4062e4:	mov	x0, x21
  4062e8:	cbnz	x21, 4062dc <__fxstatat@plt+0x402c>
  4062ec:	str	xzr, [x19, #72]
  4062f0:	mov	x0, x20
  4062f4:	ldp	x20, x19, [sp, #32]
  4062f8:	ldr	x21, [sp, #16]
  4062fc:	ldp	x29, x30, [sp], #48
  406300:	ret
  406304:	stp	x29, x30, [sp, #-32]!
  406308:	stp	x20, x19, [sp, #16]
  40630c:	mov	x19, x0
  406310:	ldr	x0, [x0]
  406314:	mov	x29, sp
  406318:	mov	x20, x1
  40631c:	bl	40a988 <__fxstatat@plt+0x86d8>
  406320:	ldr	x8, [x19, #8]
  406324:	eor	x8, x8, x0
  406328:	udiv	x9, x8, x20
  40632c:	msub	x0, x9, x20, x8
  406330:	ldp	x20, x19, [sp, #16]
  406334:	ldp	x29, x30, [sp], #32
  406338:	ret
  40633c:	ldr	x8, [x0, #8]
  406340:	udiv	x9, x8, x1
  406344:	msub	x0, x9, x1, x8
  406348:	ret
  40634c:	ldr	x8, [x0, #8]
  406350:	ldr	x9, [x1, #8]
  406354:	cmp	x8, x9
  406358:	b.ne	406378 <__fxstatat@plt+0x40c8>  // b.any
  40635c:	ldr	x8, [x0, #16]
  406360:	ldr	x9, [x1, #16]
  406364:	cmp	x8, x9
  406368:	b.ne	406378 <__fxstatat@plt+0x40c8>  // b.any
  40636c:	ldr	x0, [x0]
  406370:	ldr	x1, [x1]
  406374:	b	4089dc <__fxstatat@plt+0x672c>
  406378:	mov	w0, wzr
  40637c:	ret
  406380:	stp	x29, x30, [sp, #-16]!
  406384:	ldr	x8, [x0, #8]
  406388:	ldr	x9, [x1, #8]
  40638c:	mov	x29, sp
  406390:	cmp	x8, x9
  406394:	b.ne	4063c0 <__fxstatat@plt+0x4110>  // b.any
  406398:	ldr	x8, [x0, #16]
  40639c:	ldr	x9, [x1, #16]
  4063a0:	cmp	x8, x9
  4063a4:	b.ne	4063c0 <__fxstatat@plt+0x4110>  // b.any
  4063a8:	ldr	x0, [x0]
  4063ac:	ldr	x1, [x1]
  4063b0:	bl	4020a0 <strcmp@plt>
  4063b4:	cmp	w0, #0x0
  4063b8:	cset	w0, eq  // eq = none
  4063bc:	b	4063c4 <__fxstatat@plt+0x4114>
  4063c0:	mov	w0, wzr
  4063c4:	ldp	x29, x30, [sp], #16
  4063c8:	ret
  4063cc:	stp	x29, x30, [sp, #-32]!
  4063d0:	str	x19, [sp, #16]
  4063d4:	mov	x19, x0
  4063d8:	ldr	x0, [x0]
  4063dc:	mov	x29, sp
  4063e0:	bl	4020f0 <free@plt>
  4063e4:	mov	x0, x19
  4063e8:	ldr	x19, [sp, #16]
  4063ec:	ldp	x29, x30, [sp], #32
  4063f0:	b	4020f0 <free@plt>
  4063f4:	sub	sp, sp, #0xe0
  4063f8:	tst	w2, #0x20
  4063fc:	mov	w8, #0x3e8                 	// #1000
  406400:	mov	w9, #0x400                 	// #1024
  406404:	stp	x29, x30, [sp, #128]
  406408:	stp	x28, x27, [sp, #144]
  40640c:	stp	x26, x25, [sp, #160]
  406410:	stp	x24, x23, [sp, #176]
  406414:	stp	x22, x21, [sp, #192]
  406418:	stp	x20, x19, [sp, #208]
  40641c:	add	x29, sp, #0x80
  406420:	mov	x21, x4
  406424:	mov	x27, x3
  406428:	mov	x19, x1
  40642c:	mov	x26, x0
  406430:	and	w28, w2, #0x3
  406434:	str	w2, [sp, #20]
  406438:	csel	w22, w9, w8, ne  // ne = any
  40643c:	bl	401e60 <localeconv@plt>
  406440:	ldr	x25, [x0]
  406444:	mov	x23, x0
  406448:	mov	x0, x25
  40644c:	bl	401d70 <strlen@plt>
  406450:	ldp	x23, x20, [x23, #8]
  406454:	sub	x8, x0, #0x1
  406458:	cmp	x8, #0x10
  40645c:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  406460:	csinc	x24, x0, xzr, cc  // cc = lo, ul, last
  406464:	add	x8, x8, #0x748
  406468:	mov	x0, x23
  40646c:	csel	x25, x25, x8, cc  // cc = lo, ul, last
  406470:	bl	401d70 <strlen@plt>
  406474:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  406478:	mov	x11, x21
  40647c:	add	x8, x8, #0xbb9
  406480:	cmp	x0, #0x11
  406484:	csel	x21, x23, x8, cc  // cc = lo, ul, last
  406488:	cmp	x11, x27
  40648c:	str	x19, [sp, #24]
  406490:	add	x19, x19, #0x287
  406494:	stp	x21, x11, [sp]
  406498:	b.ls	4064e8 <__fxstatat@plt+0x4238>  // b.plast
  40649c:	cbz	x27, 406500 <__fxstatat@plt+0x4250>
  4064a0:	udiv	x9, x11, x27
  4064a4:	msub	x8, x9, x27, x11
  4064a8:	cbnz	x8, 406500 <__fxstatat@plt+0x4250>
  4064ac:	udiv	x27, x26, x9
  4064b0:	msub	x8, x27, x9, x26
  4064b4:	add	x8, x8, x8, lsl #2
  4064b8:	lsl	x11, x8, #1
  4064bc:	udiv	x8, x11, x9
  4064c0:	msub	x11, x8, x9, x11
  4064c4:	lsl	x12, x11, #1
  4064c8:	cmp	x12, #0x0
  4064cc:	mov	w10, #0x2                   	// #2
  4064d0:	cset	w13, ne  // ne = any
  4064d4:	cmp	x9, x11, lsl #1
  4064d8:	cinc	w10, w10, cc  // cc = lo, ul, last
  4064dc:	cmp	x12, x9
  4064e0:	csel	w9, w13, w10, cc  // cc = lo, ul, last
  4064e4:	b	406778 <__fxstatat@plt+0x44c8>
  4064e8:	udiv	x10, x27, x11
  4064ec:	msub	x8, x10, x11, x27
  4064f0:	cbnz	x8, 406500 <__fxstatat@plt+0x4250>
  4064f4:	umulh	x8, x10, x26
  4064f8:	cmp	xzr, x8
  4064fc:	b.eq	40676c <__fxstatat@plt+0x44bc>  // b.none
  406500:	mov	x0, x11
  406504:	bl	40c360 <__fxstatat@plt+0xa0b0>
  406508:	mov	x0, x26
  40650c:	str	q0, [sp, #48]
  406510:	bl	40c360 <__fxstatat@plt+0xa0b0>
  406514:	mov	x0, x27
  406518:	str	q0, [sp, #64]
  40651c:	bl	40c360 <__fxstatat@plt+0xa0b0>
  406520:	ldr	q1, [sp, #48]
  406524:	bl	40ae88 <__fxstatat@plt+0x8bd8>
  406528:	ldr	q1, [sp, #64]
  40652c:	bl	40b9f0 <__fxstatat@plt+0x9740>
  406530:	ldr	w23, [sp, #20]
  406534:	tbnz	w23, #4, 40659c <__fxstatat@plt+0x42ec>
  406538:	cmp	w28, #0x1
  40653c:	b.eq	40672c <__fxstatat@plt+0x447c>  // b.none
  406540:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  406544:	ldr	q1, [x8, #2112]
  406548:	str	q0, [sp, #32]
  40654c:	bl	40b8b0 <__fxstatat@plt+0x9600>
  406550:	ldr	x25, [sp, #24]
  406554:	cmp	w0, #0x0
  406558:	mov	x27, x19
  40655c:	b.ge	406738 <__fxstatat@plt+0x4488>  // b.tcont
  406560:	ldr	q0, [sp, #32]
  406564:	bl	40c240 <__fxstatat@plt+0x9f90>
  406568:	cmp	w28, #0x0
  40656c:	mov	x24, x0
  406570:	cset	w19, eq  // eq = none
  406574:	bl	40c360 <__fxstatat@plt+0xa0b0>
  406578:	mov	v1.16b, v0.16b
  40657c:	ldr	q0, [sp, #32]
  406580:	bl	40b7a8 <__fxstatat@plt+0x94f8>
  406584:	cmp	w0, #0x0
  406588:	cset	w8, ne  // ne = any
  40658c:	and	w8, w19, w8
  406590:	add	x0, x8, x24
  406594:	bl	40c360 <__fxstatat@plt+0xa0b0>
  406598:	b	40673c <__fxstatat@plt+0x448c>
  40659c:	mov	w0, w22
  4065a0:	str	q0, [sp, #32]
  4065a4:	mov	x27, x19
  4065a8:	bl	40c1d8 <__fxstatat@plt+0x9f28>
  4065ac:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  4065b0:	str	q0, [sp, #48]
  4065b4:	ldr	q0, [x8, #2096]
  4065b8:	mov	w21, wzr
  4065bc:	str	q0, [sp, #64]
  4065c0:	ldp	q1, q0, [sp, #48]
  4065c4:	mov	w19, w21
  4065c8:	bl	40b9f0 <__fxstatat@plt+0x9740>
  4065cc:	ldr	q1, [sp, #48]
  4065d0:	add	w21, w21, #0x1
  4065d4:	str	q0, [sp, #64]
  4065d8:	bl	40b9f0 <__fxstatat@plt+0x9740>
  4065dc:	cmp	w19, #0x6
  4065e0:	b.hi	4065f4 <__fxstatat@plt+0x4344>  // b.pmore
  4065e4:	ldr	q1, [sp, #32]
  4065e8:	bl	40b8b0 <__fxstatat@plt+0x9600>
  4065ec:	cmp	w0, #0x0
  4065f0:	b.le	4065c0 <__fxstatat@plt+0x4310>
  4065f4:	ldr	q0, [sp, #32]
  4065f8:	ldr	q1, [sp, #64]
  4065fc:	bl	40ae88 <__fxstatat@plt+0x8bd8>
  406600:	ldr	x25, [sp, #24]
  406604:	cmp	w28, #0x1
  406608:	adrp	x26, 40d000 <__fxstatat@plt+0xad50>
  40660c:	str	q0, [sp, #64]
  406610:	b.eq	406668 <__fxstatat@plt+0x43b8>  // b.none
  406614:	ldr	q1, [x26, #2112]
  406618:	bl	40b8b0 <__fxstatat@plt+0x9600>
  40661c:	ldr	q1, [sp, #64]
  406620:	cmp	w0, #0x0
  406624:	mov	v0.16b, v1.16b
  406628:	b.ge	406668 <__fxstatat@plt+0x43b8>  // b.tcont
  40662c:	mov	v0.16b, v1.16b
  406630:	bl	40c240 <__fxstatat@plt+0x9f90>
  406634:	cmp	w28, #0x0
  406638:	mov	x25, x0
  40663c:	cset	w19, eq  // eq = none
  406640:	bl	40c360 <__fxstatat@plt+0xa0b0>
  406644:	mov	v1.16b, v0.16b
  406648:	ldr	q0, [sp, #64]
  40664c:	bl	40b7a8 <__fxstatat@plt+0x94f8>
  406650:	cmp	w0, #0x0
  406654:	cset	w8, ne  // ne = any
  406658:	and	w8, w19, w8
  40665c:	add	x0, x8, x25
  406660:	ldr	x25, [sp, #24]
  406664:	bl	40c360 <__fxstatat@plt+0xa0b0>
  406668:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  40666c:	add	x3, x3, #0x866
  406670:	mov	w1, #0x1                   	// #1
  406674:	mov	x2, #0xffffffffffffffff    	// #-1
  406678:	mov	x0, x25
  40667c:	bl	401d90 <__sprintf_chk@plt>
  406680:	mov	x0, x25
  406684:	bl	401d70 <strlen@plt>
  406688:	ldr	q0, [sp, #64]
  40668c:	tst	w23, #0x20
  406690:	mov	w8, #0x2                   	// #2
  406694:	cinc	x8, x8, eq  // eq = none
  406698:	add	x8, x8, x24
  40669c:	cmp	x8, x0
  4066a0:	b.cc	4066c0 <__fxstatat@plt+0x4410>  // b.lo, b.ul, b.last
  4066a4:	mov	x2, x0
  4066a8:	add	x19, x24, #0x1
  4066ac:	tbz	w23, #3, 4067c8 <__fxstatat@plt+0x4518>
  4066b0:	add	x8, x2, x25
  4066b4:	ldurb	w8, [x8, #-1]
  4066b8:	cmp	w8, #0x30
  4066bc:	b.ne	4067c8 <__fxstatat@plt+0x4518>  // b.any
  4066c0:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  4066c4:	ldr	q1, [x8, #2128]
  4066c8:	str	q1, [sp, #64]
  4066cc:	bl	40b9f0 <__fxstatat@plt+0x9740>
  4066d0:	cmp	w28, #0x1
  4066d4:	b.eq	406724 <__fxstatat@plt+0x4474>  // b.none
  4066d8:	ldr	q1, [x26, #2112]
  4066dc:	str	q0, [sp, #48]
  4066e0:	bl	40b8b0 <__fxstatat@plt+0x9600>
  4066e4:	cmp	w0, #0x0
  4066e8:	b.ge	406798 <__fxstatat@plt+0x44e8>  // b.tcont
  4066ec:	ldr	q0, [sp, #48]
  4066f0:	bl	40c240 <__fxstatat@plt+0x9f90>
  4066f4:	cmp	w28, #0x0
  4066f8:	mov	x24, x0
  4066fc:	cset	w19, eq  // eq = none
  406700:	bl	40c360 <__fxstatat@plt+0xa0b0>
  406704:	mov	v1.16b, v0.16b
  406708:	ldr	q0, [sp, #48]
  40670c:	bl	40b7a8 <__fxstatat@plt+0x94f8>
  406710:	cmp	w0, #0x0
  406714:	cset	w8, ne  // ne = any
  406718:	and	w8, w19, w8
  40671c:	add	x0, x8, x24
  406720:	bl	40c360 <__fxstatat@plt+0xa0b0>
  406724:	ldr	q1, [sp, #64]
  406728:	b	40679c <__fxstatat@plt+0x44ec>
  40672c:	ldr	x25, [sp, #24]
  406730:	mov	x27, x19
  406734:	b	40673c <__fxstatat@plt+0x448c>
  406738:	ldr	q0, [sp, #32]
  40673c:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  406740:	add	x3, x3, #0x860
  406744:	mov	w1, #0x1                   	// #1
  406748:	mov	x2, #0xffffffffffffffff    	// #-1
  40674c:	mov	x0, x25
  406750:	bl	401d90 <__sprintf_chk@plt>
  406754:	mov	x0, x25
  406758:	bl	401d70 <strlen@plt>
  40675c:	mov	x2, x0
  406760:	mov	x19, xzr
  406764:	mov	w21, #0xffffffff            	// #-1
  406768:	b	4067c8 <__fxstatat@plt+0x4518>
  40676c:	mov	w9, wzr
  406770:	mov	w8, wzr
  406774:	mul	x27, x10, x26
  406778:	ldr	w23, [sp, #20]
  40677c:	tbz	w23, #4, 406790 <__fxstatat@plt+0x44e0>
  406780:	cmp	x27, x22
  406784:	b.cs	4067e4 <__fxstatat@plt+0x4534>  // b.hs, b.nlast
  406788:	mov	w21, wzr
  40678c:	b	4068dc <__fxstatat@plt+0x462c>
  406790:	mov	w21, #0xffffffff            	// #-1
  406794:	b	4068dc <__fxstatat@plt+0x462c>
  406798:	ldp	q0, q1, [sp, #48]
  40679c:	bl	40ae88 <__fxstatat@plt+0x8bd8>
  4067a0:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  4067a4:	add	x3, x3, #0x860
  4067a8:	mov	w1, #0x1                   	// #1
  4067ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4067b0:	mov	x0, x25
  4067b4:	bl	401d90 <__sprintf_chk@plt>
  4067b8:	mov	x0, x25
  4067bc:	bl	401d70 <strlen@plt>
  4067c0:	mov	x2, x0
  4067c4:	mov	x19, xzr
  4067c8:	sub	x24, x27, x2
  4067cc:	mov	x0, x24
  4067d0:	mov	x1, x25
  4067d4:	bl	401d40 <memmove@plt>
  4067d8:	sub	x26, x27, x19
  4067dc:	mov	x19, x27
  4067e0:	b	406984 <__fxstatat@plt+0x46d4>
  4067e4:	mov	w12, wzr
  4067e8:	mov	w10, #0xa                   	// #10
  4067ec:	mov	w11, #0x2                   	// #2
  4067f0:	mov	x13, x27
  4067f4:	udiv	x27, x27, x22
  4067f8:	msub	w13, w27, w22, w13
  4067fc:	madd	w13, w13, w10, w8
  406800:	udiv	w8, w13, w22
  406804:	msub	w13, w8, w22, w13
  406808:	lsl	w13, w13, #1
  40680c:	add	w13, w13, w9, lsr #1
  406810:	cmp	w13, w22
  406814:	b.cs	406824 <__fxstatat@plt+0x4574>  // b.hs, b.nlast
  406818:	cmn	w13, w9
  40681c:	cset	w9, ne  // ne = any
  406820:	b	406830 <__fxstatat@plt+0x4580>
  406824:	add	w9, w13, w9
  406828:	cmp	w22, w9
  40682c:	cinc	w9, w11, cc  // cc = lo, ul, last
  406830:	cmp	w12, #0x6
  406834:	add	w21, w12, #0x1
  406838:	b.hi	406848 <__fxstatat@plt+0x4598>  // b.pmore
  40683c:	cmp	x27, x22
  406840:	mov	w12, w21
  406844:	b.cs	4067f0 <__fxstatat@plt+0x4540>  // b.hs, b.nlast
  406848:	cmp	x27, #0x9
  40684c:	b.hi	4068dc <__fxstatat@plt+0x462c>  // b.pmore
  406850:	cmp	w28, #0x1
  406854:	b.ne	40686c <__fxstatat@plt+0x45bc>  // b.any
  406858:	and	w10, w8, #0x1
  40685c:	add	w10, w9, w10
  406860:	cmp	w10, #0x2
  406864:	b.hi	406874 <__fxstatat@plt+0x45c4>  // b.pmore
  406868:	b	40689c <__fxstatat@plt+0x45ec>
  40686c:	cbnz	w28, 40689c <__fxstatat@plt+0x45ec>
  406870:	cbz	w9, 40689c <__fxstatat@plt+0x45ec>
  406874:	add	w8, w8, #0x1
  406878:	cmp	w8, #0xa
  40687c:	b.ne	406898 <__fxstatat@plt+0x45e8>  // b.any
  406880:	cmp	x27, #0x8
  406884:	mov	w8, wzr
  406888:	b.hi	4068d4 <__fxstatat@plt+0x4624>  // b.pmore
  40688c:	add	x27, x27, #0x1
  406890:	mov	w9, w8
  406894:	b	40689c <__fxstatat@plt+0x45ec>
  406898:	mov	w9, wzr
  40689c:	tbz	w23, #3, 4068a4 <__fxstatat@plt+0x45f4>
  4068a0:	cbz	w8, 4068dc <__fxstatat@plt+0x462c>
  4068a4:	ldr	x10, [sp, #24]
  4068a8:	add	w8, w8, #0x30
  4068ac:	mov	x1, x25
  4068b0:	mov	x2, x24
  4068b4:	add	x9, x10, #0x286
  4068b8:	sub	x26, x9, x24
  4068bc:	mov	x0, x26
  4068c0:	strb	w8, [x10, #646]
  4068c4:	bl	401d30 <memcpy@plt>
  4068c8:	mov	w9, wzr
  4068cc:	mov	w8, wzr
  4068d0:	b	4068e0 <__fxstatat@plt+0x4630>
  4068d4:	mov	w27, #0xa                   	// #10
  4068d8:	mov	w9, w8
  4068dc:	mov	x26, x19
  4068e0:	cbz	w28, 406904 <__fxstatat@plt+0x4654>
  4068e4:	cmp	w28, #0x1
  4068e8:	b.ne	406950 <__fxstatat@plt+0x46a0>  // b.any
  4068ec:	and	x10, x27, #0x1
  4068f0:	cmn	x10, w9, uxtw
  4068f4:	cinc	w8, w8, ne  // ne = any
  4068f8:	cmp	w8, #0x5
  4068fc:	b.gt	406910 <__fxstatat@plt+0x4660>
  406900:	b	406950 <__fxstatat@plt+0x46a0>
  406904:	add	w8, w8, w9
  406908:	cmp	w8, #0x1
  40690c:	b.lt	406950 <__fxstatat@plt+0x46a0>  // b.tstop
  406910:	cmp	w21, #0x7
  406914:	add	x27, x27, #0x1
  406918:	b.gt	406950 <__fxstatat@plt+0x46a0>
  40691c:	tbz	w23, #4, 406950 <__fxstatat@plt+0x46a0>
  406920:	cmp	x27, x22
  406924:	b.ne	406950 <__fxstatat@plt+0x46a0>  // b.any
  406928:	add	w21, w21, #0x1
  40692c:	tbnz	w23, #3, 40694c <__fxstatat@plt+0x469c>
  406930:	mov	w8, #0x30                  	// #48
  406934:	strb	w8, [x26, #-1]!
  406938:	sub	x26, x26, x24
  40693c:	mov	x0, x26
  406940:	mov	x1, x25
  406944:	mov	x2, x24
  406948:	bl	401d30 <memcpy@plt>
  40694c:	mov	w27, #0x1                   	// #1
  406950:	ldr	x25, [sp, #24]
  406954:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  406958:	movk	x8, #0xcccd
  40695c:	mov	w9, #0xa                   	// #10
  406960:	mov	x24, x26
  406964:	umulh	x10, x27, x8
  406968:	lsr	x10, x10, #3
  40696c:	msub	w11, w10, w9, w27
  406970:	orr	w11, w11, #0x30
  406974:	cmp	x27, #0x9
  406978:	strb	w11, [x24, #-1]!
  40697c:	mov	x27, x10
  406980:	b.hi	406964 <__fxstatat@plt+0x46b4>  // b.pmore
  406984:	tbnz	w23, #2, 406994 <__fxstatat@plt+0x46e4>
  406988:	ldr	x9, [sp, #8]
  40698c:	tbnz	w23, #7, 406a80 <__fxstatat@plt+0x47d0>
  406990:	b	406b1c <__fxstatat@plt+0x486c>
  406994:	ldr	x0, [sp]
  406998:	str	x22, [sp, #48]
  40699c:	str	x19, [sp, #64]
  4069a0:	sub	x28, x26, x24
  4069a4:	bl	401d70 <strlen@plt>
  4069a8:	mov	x25, x0
  4069ac:	sub	x0, x29, #0x2c
  4069b0:	mov	w3, #0x29                  	// #41
  4069b4:	mov	x1, x24
  4069b8:	mov	x2, x28
  4069bc:	sub	x19, x29, #0x2c
  4069c0:	bl	401e90 <__memcpy_chk@plt>
  4069c4:	ldrb	w8, [x20]
  4069c8:	cmp	x8, #0x0
  4069cc:	cset	w23, eq  // eq = none
  4069d0:	cmp	w8, #0xff
  4069d4:	csel	x9, x28, x8, eq  // eq = none
  4069d8:	cmp	w8, #0x0
  4069dc:	csinv	x8, x9, xzr, ne  // ne = any
  4069e0:	cmp	x8, x28
  4069e4:	csel	x27, x28, x8, hi  // hi = pmore
  4069e8:	sub	x24, x26, x27
  4069ec:	sub	x26, x28, x27
  4069f0:	add	x1, x19, x26
  4069f4:	mov	x0, x24
  4069f8:	mov	x2, x27
  4069fc:	bl	401d30 <memcpy@plt>
  406a00:	cbz	x26, 406a68 <__fxstatat@plt+0x47b8>
  406a04:	ldr	x22, [sp]
  406a08:	neg	x28, x25
  406a0c:	add	x24, x24, x28
  406a10:	tst	w23, #0x1
  406a14:	mov	x0, x24
  406a18:	mov	x1, x22
  406a1c:	mov	x2, x25
  406a20:	cinc	x20, x20, eq  // eq = none
  406a24:	bl	401d30 <memcpy@plt>
  406a28:	ldrb	w8, [x20]
  406a2c:	cmp	x8, #0x0
  406a30:	cset	w23, eq  // eq = none
  406a34:	cmp	w8, #0xff
  406a38:	csel	x9, x26, x8, eq  // eq = none
  406a3c:	cmp	w8, #0x0
  406a40:	csel	x8, x27, x9, eq  // eq = none
  406a44:	cmp	x26, x8
  406a48:	csel	x27, x26, x8, cc  // cc = lo, ul, last
  406a4c:	sub	x24, x24, x27
  406a50:	sub	x26, x26, x27
  406a54:	add	x1, x19, x26
  406a58:	mov	x0, x24
  406a5c:	mov	x2, x27
  406a60:	bl	401d30 <memcpy@plt>
  406a64:	cbnz	x26, 406a0c <__fxstatat@plt+0x475c>
  406a68:	ldr	w23, [sp, #20]
  406a6c:	ldr	x19, [sp, #64]
  406a70:	ldr	x25, [sp, #24]
  406a74:	ldr	x9, [sp, #8]
  406a78:	ldr	x22, [sp, #48]
  406a7c:	tbz	w23, #7, 406b1c <__fxstatat@plt+0x486c>
  406a80:	tbz	w21, #31, 406abc <__fxstatat@plt+0x480c>
  406a84:	cmp	x9, #0x2
  406a88:	b.cc	406ab0 <__fxstatat@plt+0x4800>  // b.lo, b.ul, b.last
  406a8c:	mov	w21, wzr
  406a90:	mov	w8, #0x1                   	// #1
  406a94:	cmp	w21, #0x7
  406a98:	b.eq	406ab8 <__fxstatat@plt+0x4808>  // b.none
  406a9c:	mul	x8, x8, x22
  406aa0:	cmp	x8, x9
  406aa4:	add	w21, w21, #0x1
  406aa8:	b.cc	406a94 <__fxstatat@plt+0x47e4>  // b.lo, b.ul, b.last
  406aac:	b	406abc <__fxstatat@plt+0x480c>
  406ab0:	mov	w21, wzr
  406ab4:	b	406abc <__fxstatat@plt+0x480c>
  406ab8:	mov	w21, #0x8                   	// #8
  406abc:	and	w8, w23, #0x100
  406ac0:	tbz	w23, #6, 406ad8 <__fxstatat@plt+0x4828>
  406ac4:	orr	w9, w21, w8
  406ac8:	cbz	w9, 406ad8 <__fxstatat@plt+0x4828>
  406acc:	add	x19, x25, #0x288
  406ad0:	mov	w9, #0x20                  	// #32
  406ad4:	strb	w9, [x25, #647]
  406ad8:	cbz	w21, 406b00 <__fxstatat@plt+0x4850>
  406adc:	tbnz	w23, #5, 406af0 <__fxstatat@plt+0x4840>
  406ae0:	cmp	w21, #0x1
  406ae4:	b.ne	406af0 <__fxstatat@plt+0x4840>  // b.any
  406ae8:	mov	w9, #0x6b                  	// #107
  406aec:	b	406afc <__fxstatat@plt+0x484c>
  406af0:	adrp	x9, 40d000 <__fxstatat@plt+0xad50>
  406af4:	add	x9, x9, #0x888
  406af8:	ldrb	w9, [x9, w21, sxtw]
  406afc:	strb	w9, [x19], #1
  406b00:	cbz	w8, 406b1c <__fxstatat@plt+0x486c>
  406b04:	tbz	w23, #5, 406b14 <__fxstatat@plt+0x4864>
  406b08:	cbz	w21, 406b14 <__fxstatat@plt+0x4864>
  406b0c:	mov	w8, #0x69                  	// #105
  406b10:	strb	w8, [x19], #1
  406b14:	mov	w8, #0x42                  	// #66
  406b18:	strb	w8, [x19], #1
  406b1c:	strb	wzr, [x19]
  406b20:	mov	x0, x24
  406b24:	ldp	x20, x19, [sp, #208]
  406b28:	ldp	x22, x21, [sp, #192]
  406b2c:	ldp	x24, x23, [sp, #176]
  406b30:	ldp	x26, x25, [sp, #160]
  406b34:	ldp	x28, x27, [sp, #144]
  406b38:	ldp	x29, x30, [sp, #128]
  406b3c:	add	sp, sp, #0xe0
  406b40:	ret
  406b44:	stp	x29, x30, [sp, #-64]!
  406b48:	stp	x20, x19, [sp, #48]
  406b4c:	mov	x19, x2
  406b50:	mov	x20, x1
  406b54:	str	x23, [sp, #16]
  406b58:	stp	x22, x21, [sp, #32]
  406b5c:	mov	x29, sp
  406b60:	cbnz	x0, 406b84 <__fxstatat@plt+0x48d4>
  406b64:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  406b68:	add	x0, x0, #0xfe4
  406b6c:	bl	402280 <getenv@plt>
  406b70:	cbnz	x0, 406b84 <__fxstatat@plt+0x48d4>
  406b74:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  406b78:	add	x0, x0, #0x86c
  406b7c:	bl	402280 <getenv@plt>
  406b80:	cbz	x0, 406c74 <__fxstatat@plt+0x49c4>
  406b84:	mov	x8, x0
  406b88:	ldrb	w9, [x8], #1
  406b8c:	adrp	x22, 40d000 <__fxstatat@plt+0xad50>
  406b90:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  406b94:	add	x22, x22, #0x8b0
  406b98:	cmp	w9, #0x27
  406b9c:	csel	x21, x8, x0, eq  // eq = none
  406ba0:	cset	w9, eq  // eq = none
  406ba4:	add	x1, x1, #0x898
  406ba8:	mov	w3, #0x4                   	// #4
  406bac:	mov	x0, x21
  406bb0:	mov	x2, x22
  406bb4:	lsl	w23, w9, #2
  406bb8:	bl	40a49c <__fxstatat@plt+0x81ec>
  406bbc:	tbnz	w0, #31, 406be0 <__fxstatat@plt+0x4930>
  406bc0:	sbfiz	x8, x0, #2, #32
  406bc4:	ldr	w8, [x22, x8]
  406bc8:	mov	w9, #0x1                   	// #1
  406bcc:	str	x9, [x19]
  406bd0:	orr	w23, w8, w23
  406bd4:	mov	w0, wzr
  406bd8:	str	w23, [x20]
  406bdc:	b	406c04 <__fxstatat@plt+0x4954>
  406be0:	adrp	x4, 40d000 <__fxstatat@plt+0xad50>
  406be4:	add	x4, x4, #0x876
  406be8:	add	x1, x29, #0x18
  406bec:	mov	x0, x21
  406bf0:	mov	w2, wzr
  406bf4:	mov	x3, x19
  406bf8:	bl	4093e8 <__fxstatat@plt+0x7138>
  406bfc:	cbz	w0, 406c44 <__fxstatat@plt+0x4994>
  406c00:	str	wzr, [x20]
  406c04:	ldr	x8, [x19]
  406c08:	cbnz	x8, 406c30 <__fxstatat@plt+0x4980>
  406c0c:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  406c10:	add	x0, x0, #0xfd1
  406c14:	bl	402280 <getenv@plt>
  406c18:	cmp	x0, #0x0
  406c1c:	mov	w8, #0x200                 	// #512
  406c20:	mov	w9, #0x400                 	// #1024
  406c24:	csel	x8, x9, x8, eq  // eq = none
  406c28:	mov	w0, #0x4                   	// #4
  406c2c:	str	x8, [x19]
  406c30:	ldp	x20, x19, [sp, #48]
  406c34:	ldp	x22, x21, [sp, #32]
  406c38:	ldr	x23, [sp, #16]
  406c3c:	ldp	x29, x30, [sp], #64
  406c40:	ret
  406c44:	ldrb	w8, [x21]
  406c48:	sub	w8, w8, #0x30
  406c4c:	cmp	w8, #0xa
  406c50:	b.cc	406bd4 <__fxstatat@plt+0x4924>  // b.lo, b.ul, b.last
  406c54:	ldr	x8, [x29, #24]
  406c58:	cmp	x8, x21
  406c5c:	b.eq	406c9c <__fxstatat@plt+0x49ec>  // b.none
  406c60:	ldrb	w9, [x21, #1]!
  406c64:	sub	w9, w9, #0x30
  406c68:	cmp	w9, #0xa
  406c6c:	b.cs	406c58 <__fxstatat@plt+0x49a8>  // b.hs, b.nlast
  406c70:	b	406bd4 <__fxstatat@plt+0x4924>
  406c74:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  406c78:	add	x0, x0, #0xfd1
  406c7c:	bl	402280 <getenv@plt>
  406c80:	cmp	x0, #0x0
  406c84:	mov	w8, #0x200                 	// #512
  406c88:	mov	w9, #0x400                 	// #1024
  406c8c:	csel	x8, x9, x8, eq  // eq = none
  406c90:	mov	w23, wzr
  406c94:	str	x8, [x19]
  406c98:	b	406bd4 <__fxstatat@plt+0x4924>
  406c9c:	ldurb	w9, [x8, #-1]
  406ca0:	orr	w10, w23, #0x80
  406ca4:	orr	w23, w23, #0x180
  406ca8:	cmp	w9, #0x42
  406cac:	csel	w9, w23, w10, eq  // eq = none
  406cb0:	b.ne	406cc0 <__fxstatat@plt+0x4a10>  // b.any
  406cb4:	ldurb	w8, [x8, #-2]
  406cb8:	cmp	w8, #0x69
  406cbc:	b.ne	406bd4 <__fxstatat@plt+0x4924>  // b.any
  406cc0:	orr	w23, w9, #0x20
  406cc4:	b	406bd4 <__fxstatat@plt+0x4924>
  406cc8:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  406ccc:	movk	x8, #0xcccd
  406cd0:	strb	wzr, [x1, #20]!
  406cd4:	mov	w9, #0xa                   	// #10
  406cd8:	umulh	x10, x0, x8
  406cdc:	lsr	x10, x10, #3
  406ce0:	msub	w11, w10, w9, w0
  406ce4:	orr	w11, w11, #0x30
  406ce8:	cmp	x0, #0x9
  406cec:	strb	w11, [x1, #-1]!
  406cf0:	mov	x0, x10
  406cf4:	b.hi	406cd8 <__fxstatat@plt+0x4a28>  // b.pmore
  406cf8:	mov	x0, x1
  406cfc:	ret
  406d00:	sub	sp, sp, #0x70
  406d04:	stp	x29, x30, [sp, #16]
  406d08:	stp	x28, x27, [sp, #32]
  406d0c:	stp	x26, x25, [sp, #48]
  406d10:	stp	x24, x23, [sp, #64]
  406d14:	stp	x22, x21, [sp, #80]
  406d18:	stp	x20, x19, [sp, #96]
  406d1c:	add	x29, sp, #0x10
  406d20:	mov	w22, w5
  406d24:	mov	w23, w4
  406d28:	mov	x25, x3
  406d2c:	mov	x28, x2
  406d30:	mov	x19, x1
  406d34:	mov	x24, x0
  406d38:	bl	401d70 <strlen@plt>
  406d3c:	mov	x21, x0
  406d40:	tbnz	w22, #1, 406df8 <__fxstatat@plt+0x4b48>
  406d44:	bl	402110 <__ctype_get_mb_cur_max@plt>
  406d48:	cmp	x0, #0x2
  406d4c:	b.cc	406df8 <__fxstatat@plt+0x4b48>  // b.lo, b.ul, b.last
  406d50:	mov	x0, xzr
  406d54:	mov	x1, x24
  406d58:	mov	x2, xzr
  406d5c:	str	x28, [sp, #8]
  406d60:	bl	401da0 <mbstowcs@plt>
  406d64:	cmn	x0, #0x1
  406d68:	b.eq	406f88 <__fxstatat@plt+0x4cd8>  // b.none
  406d6c:	add	x26, x0, #0x1
  406d70:	mov	x28, x0
  406d74:	lsl	x0, x26, #2
  406d78:	bl	401ed0 <malloc@plt>
  406d7c:	cbz	x0, 406f9c <__fxstatat@plt+0x4cec>
  406d80:	mov	x1, x24
  406d84:	mov	x2, x26
  406d88:	mov	x20, x0
  406d8c:	bl	401da0 <mbstowcs@plt>
  406d90:	cbz	x0, 406fb4 <__fxstatat@plt+0x4d04>
  406d94:	str	wzr, [x20, x28, lsl #2]
  406d98:	ldr	w0, [x20]
  406d9c:	mov	x8, x20
  406da0:	str	x20, [sp]
  406da4:	cbz	w0, 406fd0 <__fxstatat@plt+0x4d20>
  406da8:	mov	w28, wzr
  406dac:	add	x27, x8, #0x4
  406db0:	mov	w20, #0xfffd                	// #65533
  406db4:	bl	402230 <iswprint@plt>
  406db8:	cbnz	w0, 406dc4 <__fxstatat@plt+0x4b14>
  406dbc:	mov	w28, #0x1                   	// #1
  406dc0:	stur	w20, [x27, #-4]
  406dc4:	ldr	w0, [x27], #4
  406dc8:	cbnz	w0, 406db4 <__fxstatat@plt+0x4b04>
  406dcc:	ldr	x20, [sp]
  406dd0:	mov	x1, x26
  406dd4:	mov	x0, x20
  406dd8:	bl	401f00 <wcswidth@plt>
  406ddc:	sxtw	x27, w0
  406de0:	tbz	w28, #0, 406fe0 <__fxstatat@plt+0x4d30>
  406de4:	mov	x0, xzr
  406de8:	mov	x1, x20
  406dec:	mov	x2, xzr
  406df0:	bl	4021b0 <wcstombs@plt>
  406df4:	b	406ff4 <__fxstatat@plt+0x4d44>
  406df8:	mov	x20, xzr
  406dfc:	mov	x10, xzr
  406e00:	mov	x27, x21
  406e04:	ldr	x8, [x25]
  406e08:	cmp	x27, x8
  406e0c:	csel	x9, x8, x27, hi  // hi = pmore
  406e10:	csel	x21, x8, x21, hi  // hi = pmore
  406e14:	cmp	x8, x27
  406e18:	sub	x8, x8, x9
  406e1c:	csel	x27, x8, xzr, hi  // hi = pmore
  406e20:	str	x9, [x25]
  406e24:	cbz	w23, 406e3c <__fxstatat@plt+0x4b8c>
  406e28:	cmp	w23, #0x1
  406e2c:	b.ne	406e44 <__fxstatat@plt+0x4b94>  // b.any
  406e30:	mov	x26, x27
  406e34:	mov	x27, xzr
  406e38:	b	406e54 <__fxstatat@plt+0x4ba4>
  406e3c:	mov	x26, xzr
  406e40:	b	406e54 <__fxstatat@plt+0x4ba4>
  406e44:	and	x8, x27, #0x1
  406e48:	lsr	x9, x27, #1
  406e4c:	add	x26, x8, x27, lsr #1
  406e50:	mov	x27, x9
  406e54:	tst	w22, #0x4
  406e58:	csel	x23, x26, xzr, eq  // eq = none
  406e5c:	tst	w22, #0x8
  406e60:	csel	x25, x27, xzr, eq  // eq = none
  406e64:	cbz	x28, 406f4c <__fxstatat@plt+0x4c9c>
  406e68:	add	x8, x19, x28
  406e6c:	mov	x22, x24
  406e70:	mov	x24, x28
  406e74:	sub	x28, x8, #0x1
  406e78:	str	x20, [sp, #8]
  406e7c:	mov	x20, x10
  406e80:	cmp	x28, x19
  406e84:	mov	x0, x19
  406e88:	b.ls	406ed0 <__fxstatat@plt+0x4c20>  // b.plast
  406e8c:	mov	x0, x19
  406e90:	cbz	x23, 406ed0 <__fxstatat@plt+0x4c20>
  406e94:	mvn	x8, x19
  406e98:	add	x8, x28, x8
  406e9c:	sub	x9, x23, #0x1
  406ea0:	cmp	x9, x8
  406ea4:	csel	x8, x8, x9, hi  // hi = pmore
  406ea8:	add	x2, x8, #0x1
  406eac:	mov	w1, #0x20                  	// #32
  406eb0:	mov	x0, x19
  406eb4:	bl	401f60 <memset@plt>
  406eb8:	sub	x8, x26, #0x1
  406ebc:	sub	x9, x24, #0x2
  406ec0:	cmp	x8, x9
  406ec4:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  406ec8:	add	x8, x8, x19
  406ecc:	add	x0, x8, #0x1
  406ed0:	sub	x8, x28, x0
  406ed4:	cmp	x21, x8
  406ed8:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  406edc:	mov	x3, #0xffffffffffffffff    	// #-1
  406ee0:	mov	x1, x22
  406ee4:	strb	wzr, [x0]
  406ee8:	bl	4021c0 <__mempcpy_chk@plt>
  406eec:	mov	x22, x0
  406ef0:	cbz	x25, 406f40 <__fxstatat@plt+0x4c90>
  406ef4:	cmp	x22, x28
  406ef8:	b.cs	406f40 <__fxstatat@plt+0x4c90>  // b.hs, b.nlast
  406efc:	mvn	x8, x22
  406f00:	add	x8, x28, x8
  406f04:	sub	x9, x25, #0x1
  406f08:	cmp	x9, x8
  406f0c:	csel	x8, x8, x9, hi  // hi = pmore
  406f10:	add	x2, x8, #0x1
  406f14:	mov	w1, #0x20                  	// #32
  406f18:	mov	x0, x22
  406f1c:	bl	401f60 <memset@plt>
  406f20:	sub	x8, x24, x22
  406f24:	add	x8, x8, x19
  406f28:	sub	x8, x8, #0x2
  406f2c:	sub	x9, x27, #0x1
  406f30:	cmp	x9, x8
  406f34:	csel	x8, x8, x9, hi  // hi = pmore
  406f38:	add	x8, x8, x22
  406f3c:	add	x22, x8, #0x1
  406f40:	mov	x10, x20
  406f44:	ldr	x20, [sp, #8]
  406f48:	strb	wzr, [x22]
  406f4c:	add	x8, x23, x21
  406f50:	add	x19, x8, x25
  406f54:	mov	x0, x10
  406f58:	bl	4020f0 <free@plt>
  406f5c:	mov	x0, x20
  406f60:	bl	4020f0 <free@plt>
  406f64:	mov	x0, x19
  406f68:	ldp	x20, x19, [sp, #96]
  406f6c:	ldp	x22, x21, [sp, #80]
  406f70:	ldp	x24, x23, [sp, #64]
  406f74:	ldp	x26, x25, [sp, #48]
  406f78:	ldp	x28, x27, [sp, #32]
  406f7c:	ldp	x29, x30, [sp, #16]
  406f80:	add	sp, sp, #0x70
  406f84:	ret
  406f88:	mov	x20, xzr
  406f8c:	tbz	w22, #0, 406fa8 <__fxstatat@plt+0x4cf8>
  406f90:	mov	x10, x20
  406f94:	mov	x27, x21
  406f98:	b	40709c <__fxstatat@plt+0x4dec>
  406f9c:	ldr	x28, [sp, #8]
  406fa0:	mov	x20, xzr
  406fa4:	tbnz	w22, #0, 406fc8 <__fxstatat@plt+0x4d18>
  406fa8:	mov	x19, #0xffffffffffffffff    	// #-1
  406fac:	mov	x10, x20
  406fb0:	b	406f54 <__fxstatat@plt+0x4ca4>
  406fb4:	mov	x8, xzr
  406fb8:	mov	x27, x21
  406fbc:	mov	x10, x20
  406fc0:	mov	x20, xzr
  406fc4:	b	40709c <__fxstatat@plt+0x4dec>
  406fc8:	mov	x10, x20
  406fcc:	b	406e00 <__fxstatat@plt+0x4b50>
  406fd0:	mov	x0, x8
  406fd4:	mov	x1, x26
  406fd8:	bl	401f00 <wcswidth@plt>
  406fdc:	sxtw	x27, w0
  406fe0:	ldr	x8, [x25]
  406fe4:	ldr	x28, [sp, #8]
  406fe8:	cmp	x27, x8
  406fec:	b.ls	407050 <__fxstatat@plt+0x4da0>  // b.plast
  406ff0:	mov	x0, x21
  406ff4:	add	x28, x0, #0x1
  406ff8:	mov	x0, x28
  406ffc:	bl	401ed0 <malloc@plt>
  407000:	mov	x20, x0
  407004:	cbz	x0, 40705c <__fxstatat@plt+0x4dac>
  407008:	ldr	x21, [sp]
  40700c:	ldr	w0, [x21]
  407010:	cbz	w0, 40706c <__fxstatat@plt+0x4dbc>
  407014:	ldr	x24, [x25]
  407018:	mov	x26, xzr
  40701c:	bl	401ee0 <wcwidth@plt>
  407020:	cmn	w0, #0x1
  407024:	b.ne	407034 <__fxstatat@plt+0x4d84>  // b.any
  407028:	mov	w8, #0xfffd                	// #65533
  40702c:	mov	w0, #0x1                   	// #1
  407030:	str	w8, [x21]
  407034:	add	x27, x26, w0, sxtw
  407038:	cmp	x27, x24
  40703c:	b.hi	407074 <__fxstatat@plt+0x4dc4>  // b.pmore
  407040:	ldr	w0, [x21, #4]!
  407044:	mov	x26, x27
  407048:	cbnz	w0, 40701c <__fxstatat@plt+0x4d6c>
  40704c:	b	407078 <__fxstatat@plt+0x4dc8>
  407050:	ldr	x10, [sp]
  407054:	mov	x20, xzr
  407058:	b	406e04 <__fxstatat@plt+0x4b54>
  40705c:	ldr	x10, [sp]
  407060:	tbnz	w22, #0, 40709c <__fxstatat@plt+0x4dec>
  407064:	mov	x19, #0xffffffffffffffff    	// #-1
  407068:	b	406f54 <__fxstatat@plt+0x4ca4>
  40706c:	mov	x27, xzr
  407070:	b	407078 <__fxstatat@plt+0x4dc8>
  407074:	mov	x27, x26
  407078:	str	wzr, [x21]
  40707c:	ldr	x21, [sp]
  407080:	mov	x0, x20
  407084:	mov	x2, x28
  407088:	mov	x1, x21
  40708c:	bl	4021b0 <wcstombs@plt>
  407090:	mov	x10, x21
  407094:	mov	x21, x0
  407098:	mov	x24, x20
  40709c:	ldr	x28, [sp, #8]
  4070a0:	b	406e04 <__fxstatat@plt+0x4b54>
  4070a4:	stp	x29, x30, [sp, #-80]!
  4070a8:	stp	x26, x25, [sp, #16]
  4070ac:	stp	x24, x23, [sp, #32]
  4070b0:	stp	x22, x21, [sp, #48]
  4070b4:	stp	x20, x19, [sp, #64]
  4070b8:	ldr	x26, [x1]
  4070bc:	mov	w19, w3
  4070c0:	mov	w20, w2
  4070c4:	mov	x21, x1
  4070c8:	mov	x22, x0
  4070cc:	mov	x23, xzr
  4070d0:	mov	x0, x26
  4070d4:	mov	x24, x26
  4070d8:	mov	x29, sp
  4070dc:	cmp	x0, x24
  4070e0:	b.cc	40713c <__fxstatat@plt+0x4e8c>  // b.lo, b.ul, b.last
  4070e4:	add	x24, x0, #0x1
  4070e8:	mov	x0, x23
  4070ec:	mov	x1, x24
  4070f0:	bl	401fc0 <realloc@plt>
  4070f4:	cbz	x0, 407130 <__fxstatat@plt+0x4e80>
  4070f8:	mov	x25, x0
  4070fc:	mov	x0, x22
  407100:	mov	x1, x25
  407104:	mov	x2, x24
  407108:	mov	x3, x21
  40710c:	mov	w4, w20
  407110:	mov	w5, w19
  407114:	str	x26, [x21]
  407118:	bl	406d00 <__fxstatat@plt+0x4a50>
  40711c:	cmn	x0, #0x1
  407120:	mov	x23, x25
  407124:	b.ne	4070dc <__fxstatat@plt+0x4e2c>  // b.any
  407128:	mov	x0, x25
  40712c:	b	407134 <__fxstatat@plt+0x4e84>
  407130:	mov	x0, x23
  407134:	bl	4020f0 <free@plt>
  407138:	mov	x23, xzr
  40713c:	mov	x0, x23
  407140:	ldp	x20, x19, [sp, #64]
  407144:	ldp	x22, x21, [sp, #48]
  407148:	ldp	x24, x23, [sp, #32]
  40714c:	ldp	x26, x25, [sp, #16]
  407150:	ldp	x29, x30, [sp], #80
  407154:	ret
  407158:	stp	x29, x30, [sp, #-32]!
  40715c:	stp	x20, x19, [sp, #16]
  407160:	mov	x29, sp
  407164:	mov	w19, w1
  407168:	mov	x20, x0
  40716c:	bl	401d70 <strlen@plt>
  407170:	mov	x1, x0
  407174:	mov	x0, x20
  407178:	mov	w2, w19
  40717c:	ldp	x20, x19, [sp, #16]
  407180:	ldp	x29, x30, [sp], #32
  407184:	b	407188 <__fxstatat@plt+0x4ed8>
  407188:	sub	sp, sp, #0x60
  40718c:	stp	x29, x30, [sp, #16]
  407190:	str	x25, [sp, #32]
  407194:	stp	x24, x23, [sp, #48]
  407198:	stp	x22, x21, [sp, #64]
  40719c:	stp	x20, x19, [sp, #80]
  4071a0:	add	x29, sp, #0x10
  4071a4:	mov	w19, w2
  4071a8:	mov	x21, x1
  4071ac:	mov	x20, x0
  4071b0:	add	x23, x0, x1
  4071b4:	bl	402110 <__ctype_get_mb_cur_max@plt>
  4071b8:	cmp	x0, #0x1
  4071bc:	b.ls	4072ac <__fxstatat@plt+0x4ffc>  // b.plast
  4071c0:	cmp	x21, #0x1
  4071c4:	b.lt	4072f0 <__fxstatat@plt+0x5040>  // b.tstop
  4071c8:	adrp	x25, 40d000 <__fxstatat@plt+0xad50>
  4071cc:	mov	w21, wzr
  4071d0:	mov	w24, #0x7fffffff            	// #2147483647
  4071d4:	add	x25, x25, #0x8b8
  4071d8:	ldrb	w8, [x20]
  4071dc:	sub	w8, w8, #0x20
  4071e0:	cmp	w8, #0x5e
  4071e4:	b.hi	40720c <__fxstatat@plt+0x4f5c>  // b.pmore
  4071e8:	adr	x9, 4071f8 <__fxstatat@plt+0x4f48>
  4071ec:	ldrb	w10, [x25, x8]
  4071f0:	add	x9, x9, x10, lsl #2
  4071f4:	br	x9
  4071f8:	add	x20, x20, #0x1
  4071fc:	add	w21, w21, #0x1
  407200:	cmp	x20, x23
  407204:	b.cc	4071d8 <__fxstatat@plt+0x4f28>  // b.lo, b.ul, b.last
  407208:	b	4072fc <__fxstatat@plt+0x504c>
  40720c:	str	xzr, [x29, #24]
  407210:	sub	x2, x23, x20
  407214:	sub	x0, x29, #0x4
  407218:	add	x3, x29, #0x18
  40721c:	mov	x1, x20
  407220:	bl	409be8 <__fxstatat@plt+0x7938>
  407224:	cbz	x0, 407240 <__fxstatat@plt+0x4f90>
  407228:	mov	x22, x0
  40722c:	cmn	x0, #0x2
  407230:	b.eq	407294 <__fxstatat@plt+0x4fe4>  // b.none
  407234:	cmn	x22, #0x1
  407238:	b.ne	407244 <__fxstatat@plt+0x4f94>  // b.any
  40723c:	b	4072a0 <__fxstatat@plt+0x4ff0>
  407240:	mov	w22, #0x1                   	// #1
  407244:	ldur	w0, [x29, #-4]
  407248:	bl	401ee0 <wcwidth@plt>
  40724c:	tbnz	w0, #31, 407264 <__fxstatat@plt+0x4fb4>
  407250:	sub	w8, w24, w21
  407254:	cmp	w0, w8
  407258:	b.gt	4072f8 <__fxstatat@plt+0x5048>
  40725c:	add	w21, w0, w21
  407260:	b	407280 <__fxstatat@plt+0x4fd0>
  407264:	tbnz	w19, #1, 4072a4 <__fxstatat@plt+0x4ff4>
  407268:	ldur	w0, [x29, #-4]
  40726c:	bl	401e10 <iswcntrl@plt>
  407270:	cbnz	w0, 407280 <__fxstatat@plt+0x4fd0>
  407274:	cmp	w21, w24
  407278:	b.eq	4072f8 <__fxstatat@plt+0x5048>  // b.none
  40727c:	add	w21, w21, #0x1
  407280:	add	x0, x29, #0x18
  407284:	add	x20, x20, x22
  407288:	bl	402040 <mbsinit@plt>
  40728c:	cbz	w0, 407210 <__fxstatat@plt+0x4f60>
  407290:	b	407200 <__fxstatat@plt+0x4f50>
  407294:	mov	x20, x23
  407298:	tbz	w19, #0, 4071fc <__fxstatat@plt+0x4f4c>
  40729c:	b	4072a4 <__fxstatat@plt+0x4ff4>
  4072a0:	tbz	w19, #0, 4071f8 <__fxstatat@plt+0x4f48>
  4072a4:	mov	w21, #0xffffffff            	// #-1
  4072a8:	b	4072fc <__fxstatat@plt+0x504c>
  4072ac:	cmp	x21, #0x1
  4072b0:	b.lt	4072f0 <__fxstatat@plt+0x5040>  // b.tstop
  4072b4:	bl	4020b0 <__ctype_b_loc@plt>
  4072b8:	ldr	x8, [x0]
  4072bc:	mov	w21, wzr
  4072c0:	ldrb	w9, [x20], #1
  4072c4:	ldrh	w9, [x8, x9, lsl #1]
  4072c8:	tbnz	w9, #14, 4072d4 <__fxstatat@plt+0x5024>
  4072cc:	tbnz	w19, #1, 4072a4 <__fxstatat@plt+0x4ff4>
  4072d0:	tbnz	w9, #1, 4072e4 <__fxstatat@plt+0x5034>
  4072d4:	mov	w9, #0x7fffffff            	// #2147483647
  4072d8:	cmp	w21, w9
  4072dc:	b.eq	4072f8 <__fxstatat@plt+0x5048>  // b.none
  4072e0:	add	w21, w21, #0x1
  4072e4:	cmp	x20, x23
  4072e8:	b.cc	4072c0 <__fxstatat@plt+0x5010>  // b.lo, b.ul, b.last
  4072ec:	b	4072fc <__fxstatat@plt+0x504c>
  4072f0:	mov	w21, wzr
  4072f4:	b	4072fc <__fxstatat@plt+0x504c>
  4072f8:	mov	w21, #0x7fffffff            	// #2147483647
  4072fc:	mov	w0, w21
  407300:	ldp	x20, x19, [sp, #80]
  407304:	ldp	x22, x21, [sp, #64]
  407308:	ldp	x24, x23, [sp, #48]
  40730c:	ldr	x25, [sp, #32]
  407310:	ldp	x29, x30, [sp, #16]
  407314:	add	sp, sp, #0x60
  407318:	ret
  40731c:	stp	x29, x30, [sp, #-32]!
  407320:	stp	x20, x19, [sp, #16]
  407324:	mov	x29, sp
  407328:	cbz	x0, 4073a8 <__fxstatat@plt+0x50f8>
  40732c:	mov	w1, #0x2f                  	// #47
  407330:	mov	x19, x0
  407334:	bl	401ff0 <strrchr@plt>
  407338:	cmp	x0, #0x0
  40733c:	csinc	x20, x19, x0, eq  // eq = none
  407340:	sub	x8, x20, x19
  407344:	cmp	x8, #0x7
  407348:	b.lt	40738c <__fxstatat@plt+0x50dc>  // b.tstop
  40734c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  407350:	sub	x0, x20, #0x7
  407354:	add	x1, x1, #0x94f
  407358:	mov	w2, #0x7                   	// #7
  40735c:	bl	401f10 <strncmp@plt>
  407360:	cbnz	w0, 40738c <__fxstatat@plt+0x50dc>
  407364:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  407368:	add	x1, x1, #0x957
  40736c:	mov	w2, #0x3                   	// #3
  407370:	mov	x0, x20
  407374:	bl	401f10 <strncmp@plt>
  407378:	mov	x19, x20
  40737c:	cbnz	w0, 40738c <__fxstatat@plt+0x50dc>
  407380:	add	x19, x20, #0x3
  407384:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  407388:	str	x19, [x8, #1480]
  40738c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  407390:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  407394:	str	x19, [x8, #1664]
  407398:	str	x19, [x9, #1440]
  40739c:	ldp	x20, x19, [sp, #16]
  4073a0:	ldp	x29, x30, [sp], #32
  4073a4:	ret
  4073a8:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4073ac:	ldr	x1, [x8, #1448]
  4073b0:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  4073b4:	add	x0, x0, #0x917
  4073b8:	bl	401d80 <fputs@plt>
  4073bc:	bl	402020 <abort@plt>
  4073c0:	stp	x29, x30, [sp, #-48]!
  4073c4:	str	x21, [sp, #16]
  4073c8:	stp	x20, x19, [sp, #32]
  4073cc:	mov	x29, sp
  4073d0:	mov	x19, x0
  4073d4:	bl	402260 <__errno_location@plt>
  4073d8:	ldr	w21, [x0]
  4073dc:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4073e0:	add	x8, x8, #0x688
  4073e4:	cmp	x19, #0x0
  4073e8:	mov	x20, x0
  4073ec:	csel	x0, x8, x19, eq  // eq = none
  4073f0:	mov	w1, #0x38                  	// #56
  4073f4:	bl	409210 <__fxstatat@plt+0x6f60>
  4073f8:	str	w21, [x20]
  4073fc:	ldp	x20, x19, [sp, #32]
  407400:	ldr	x21, [sp, #16]
  407404:	ldp	x29, x30, [sp], #48
  407408:	ret
  40740c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  407410:	add	x8, x8, #0x688
  407414:	cmp	x0, #0x0
  407418:	csel	x8, x8, x0, eq  // eq = none
  40741c:	ldr	w0, [x8]
  407420:	ret
  407424:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  407428:	add	x8, x8, #0x688
  40742c:	cmp	x0, #0x0
  407430:	csel	x8, x8, x0, eq  // eq = none
  407434:	str	w1, [x8]
  407438:	ret
  40743c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  407440:	add	x8, x8, #0x688
  407444:	cmp	x0, #0x0
  407448:	ubfx	w9, w1, #5, #3
  40744c:	csel	x8, x8, x0, eq  // eq = none
  407450:	add	x8, x8, w9, uxtw #2
  407454:	ldr	w9, [x8, #8]
  407458:	lsr	w10, w9, w1
  40745c:	and	w0, w10, #0x1
  407460:	and	w10, w2, #0x1
  407464:	eor	w10, w0, w10
  407468:	lsl	w10, w10, w1
  40746c:	eor	w9, w10, w9
  407470:	str	w9, [x8, #8]
  407474:	ret
  407478:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  40747c:	add	x8, x8, #0x688
  407480:	cmp	x0, #0x0
  407484:	csel	x8, x8, x0, eq  // eq = none
  407488:	ldr	w0, [x8, #4]
  40748c:	str	w1, [x8, #4]
  407490:	ret
  407494:	stp	x29, x30, [sp, #-16]!
  407498:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  40749c:	add	x8, x8, #0x688
  4074a0:	cmp	x0, #0x0
  4074a4:	csel	x8, x8, x0, eq  // eq = none
  4074a8:	mov	w9, #0xa                   	// #10
  4074ac:	mov	x29, sp
  4074b0:	str	w9, [x8]
  4074b4:	cbz	x1, 4074c8 <__fxstatat@plt+0x5218>
  4074b8:	cbz	x2, 4074c8 <__fxstatat@plt+0x5218>
  4074bc:	stp	x1, x2, [x8, #40]
  4074c0:	ldp	x29, x30, [sp], #16
  4074c4:	ret
  4074c8:	bl	402020 <abort@plt>
  4074cc:	sub	sp, sp, #0x60
  4074d0:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4074d4:	add	x8, x8, #0x688
  4074d8:	cmp	x4, #0x0
  4074dc:	stp	x29, x30, [sp, #16]
  4074e0:	str	x25, [sp, #32]
  4074e4:	stp	x24, x23, [sp, #48]
  4074e8:	stp	x22, x21, [sp, #64]
  4074ec:	stp	x20, x19, [sp, #80]
  4074f0:	add	x29, sp, #0x10
  4074f4:	mov	x19, x3
  4074f8:	mov	x20, x2
  4074fc:	mov	x21, x1
  407500:	mov	x22, x0
  407504:	csel	x24, x8, x4, eq  // eq = none
  407508:	bl	402260 <__errno_location@plt>
  40750c:	ldp	w4, w5, [x24]
  407510:	ldp	x7, x8, [x24, #40]
  407514:	ldr	w25, [x0]
  407518:	mov	x23, x0
  40751c:	add	x6, x24, #0x8
  407520:	mov	x0, x22
  407524:	mov	x1, x21
  407528:	mov	x2, x20
  40752c:	mov	x3, x19
  407530:	str	x8, [sp]
  407534:	bl	407558 <__fxstatat@plt+0x52a8>
  407538:	str	w25, [x23]
  40753c:	ldp	x20, x19, [sp, #80]
  407540:	ldp	x22, x21, [sp, #64]
  407544:	ldp	x24, x23, [sp, #48]
  407548:	ldr	x25, [sp, #32]
  40754c:	ldp	x29, x30, [sp, #16]
  407550:	add	sp, sp, #0x60
  407554:	ret
  407558:	sub	sp, sp, #0x120
  40755c:	stp	x29, x30, [sp, #192]
  407560:	add	x29, sp, #0xc0
  407564:	ldr	x8, [x29, #96]
  407568:	stp	x28, x27, [sp, #208]
  40756c:	stp	x26, x25, [sp, #224]
  407570:	stp	x24, x23, [sp, #240]
  407574:	stp	x22, x21, [sp, #256]
  407578:	stp	x20, x19, [sp, #272]
  40757c:	str	x7, [sp, #88]
  407580:	stur	x6, [x29, #-40]
  407584:	mov	w19, w5
  407588:	mov	w22, w4
  40758c:	mov	x28, x3
  407590:	mov	x20, x2
  407594:	mov	x24, x1
  407598:	stur	x8, [x29, #-88]
  40759c:	mov	x21, x0
  4075a0:	bl	402110 <__ctype_get_mb_cur_max@plt>
  4075a4:	mov	w4, w22
  4075a8:	mov	w8, wzr
  4075ac:	mov	w14, wzr
  4075b0:	str	w19, [sp, #80]
  4075b4:	ubfx	w19, w19, #1, #1
  4075b8:	add	x9, x20, #0x1
  4075bc:	mov	w25, #0x1                   	// #1
  4075c0:	str	x0, [sp, #48]
  4075c4:	str	xzr, [sp, #64]
  4075c8:	stur	xzr, [x29, #-64]
  4075cc:	stur	xzr, [x29, #-32]
  4075d0:	str	wzr, [sp, #72]
  4075d4:	stur	x20, [x29, #-80]
  4075d8:	str	x9, [sp, #96]
  4075dc:	cmp	w4, #0xa
  4075e0:	b.hi	408178 <__fxstatat@plt+0x5ec8>  // b.pmore
  4075e4:	adrp	x12, 40d000 <__fxstatat@plt+0xad50>
  4075e8:	mov	w9, w4
  4075ec:	add	x12, x12, #0x960
  4075f0:	mov	x22, x24
  4075f4:	adr	x10, 407614 <__fxstatat@plt+0x5364>
  4075f8:	ldrb	w11, [x12, x9]
  4075fc:	add	x10, x10, x11, lsl #2
  407600:	ldur	x24, [x29, #-80]
  407604:	mov	x20, xzr
  407608:	mov	w16, wzr
  40760c:	mov	w9, #0x1                   	// #1
  407610:	br	x10
  407614:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  407618:	add	x0, x0, #0xabc
  40761c:	mov	w1, w4
  407620:	mov	w20, w4
  407624:	mov	w23, w14
  407628:	bl	4088a4 <__fxstatat@plt+0x65f4>
  40762c:	str	x0, [sp, #88]
  407630:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  407634:	add	x0, x0, #0xf5e
  407638:	mov	w1, w20
  40763c:	bl	4088a4 <__fxstatat@plt+0x65f4>
  407640:	mov	w14, w23
  407644:	mov	w4, w20
  407648:	stur	x0, [x29, #-88]
  40764c:	tbnz	w19, #0, 40768c <__fxstatat@plt+0x53dc>
  407650:	ldr	x8, [sp, #88]
  407654:	ldrb	w9, [x8]
  407658:	cbz	w9, 40768c <__fxstatat@plt+0x53dc>
  40765c:	mov	w27, w14
  407660:	mov	w26, w4
  407664:	mov	x10, xzr
  407668:	add	x8, x8, #0x1
  40766c:	cmp	x10, x22
  407670:	b.cs	407678 <__fxstatat@plt+0x53c8>  // b.hs, b.nlast
  407674:	strb	w9, [x21, x10]
  407678:	ldrb	w9, [x8, x10]
  40767c:	add	x20, x10, #0x1
  407680:	mov	x10, x20
  407684:	cbnz	w9, 40766c <__fxstatat@plt+0x53bc>
  407688:	b	407698 <__fxstatat@plt+0x53e8>
  40768c:	mov	w27, w14
  407690:	mov	w26, w4
  407694:	mov	x20, xzr
  407698:	ldur	x23, [x29, #-88]
  40769c:	mov	x0, x23
  4076a0:	bl	401d70 <strlen@plt>
  4076a4:	stur	x0, [x29, #-32]
  4076a8:	stur	x23, [x29, #-64]
  4076ac:	mov	w9, #0x1                   	// #1
  4076b0:	mov	w16, w19
  4076b4:	mov	w4, w26
  4076b8:	mov	w14, w27
  4076bc:	b	407738 <__fxstatat@plt+0x5488>
  4076c0:	mov	w8, #0x1                   	// #1
  4076c4:	b	407714 <__fxstatat@plt+0x5464>
  4076c8:	mov	w4, wzr
  4076cc:	mov	x20, xzr
  4076d0:	mov	w16, wzr
  4076d4:	mov	w9, w8
  4076d8:	b	407738 <__fxstatat@plt+0x5488>
  4076dc:	tbnz	w19, #0, 407714 <__fxstatat@plt+0x5464>
  4076e0:	mov	w9, w8
  4076e4:	b	40802c <__fxstatat@plt+0x5d7c>
  4076e8:	tbz	w19, #0, 407ff4 <__fxstatat@plt+0x5d44>
  4076ec:	mov	w8, #0x1                   	// #1
  4076f0:	stur	x8, [x29, #-32]
  4076f4:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  4076f8:	add	x8, x8, #0x4b3
  4076fc:	mov	x20, xzr
  407700:	mov	w4, #0x5                   	// #5
  407704:	stur	x8, [x29, #-64]
  407708:	mov	w9, #0x1                   	// #1
  40770c:	b	407734 <__fxstatat@plt+0x5484>
  407710:	tbz	w19, #0, 408028 <__fxstatat@plt+0x5d78>
  407714:	mov	w9, #0x1                   	// #1
  407718:	stur	x9, [x29, #-32]
  40771c:	adrp	x9, 40d000 <__fxstatat@plt+0xad50>
  407720:	add	x9, x9, #0xf5e
  407724:	mov	x20, xzr
  407728:	mov	w4, #0x2                   	// #2
  40772c:	stur	x9, [x29, #-64]
  407730:	mov	w9, w8
  407734:	mov	w16, #0x1                   	// #1
  407738:	mov	w15, w9
  40773c:	ldp	x8, x9, [x29, #-40]
  407740:	eor	w17, w16, #0x1
  407744:	stur	w17, [x29, #-68]
  407748:	mov	x23, xzr
  40774c:	cmp	x8, #0x0
  407750:	cset	w8, eq  // eq = none
  407754:	cmp	x9, #0x0
  407758:	cset	w9, ne  // ne = any
  40775c:	cmp	w4, #0x2
  407760:	cset	w10, ne  // ne = any
  407764:	and	w13, w10, w15
  407768:	and	w12, w9, w16
  40776c:	orr	w10, w10, w17
  407770:	and	w17, w9, w13
  407774:	orr	w9, w13, w16
  407778:	eor	w9, w9, #0x1
  40777c:	cset	w11, eq  // eq = none
  407780:	orr	w8, w8, w9
  407784:	and	w12, w15, w12
  407788:	str	w10, [sp, #84]
  40778c:	and	w10, w11, w16
  407790:	stur	w8, [x29, #-24]
  407794:	eor	w8, w15, #0x1
  407798:	str	w12, [sp, #56]
  40779c:	str	w10, [sp, #76]
  4077a0:	stur	w15, [x29, #-72]
  4077a4:	str	w8, [sp, #60]
  4077a8:	stp	w16, w4, [x29, #-48]
  4077ac:	stur	w17, [x29, #-52]
  4077b0:	cmn	x28, #0x1
  4077b4:	b.eq	4077c4 <__fxstatat@plt+0x5514>  // b.none
  4077b8:	cmp	x23, x28
  4077bc:	b.ne	4077cc <__fxstatat@plt+0x551c>  // b.any
  4077c0:	b	407f84 <__fxstatat@plt+0x5cd4>
  4077c4:	ldrb	w8, [x24, x23]
  4077c8:	cbz	w8, 407f8c <__fxstatat@plt+0x5cdc>
  4077cc:	cbz	w17, 40780c <__fxstatat@plt+0x555c>
  4077d0:	ldur	x8, [x29, #-32]
  4077d4:	cmp	x8, #0x2
  4077d8:	add	x19, x23, x8
  4077dc:	b.cc	407804 <__fxstatat@plt+0x5554>  // b.lo, b.ul, b.last
  4077e0:	cmn	x28, #0x1
  4077e4:	b.ne	407804 <__fxstatat@plt+0x5554>  // b.any
  4077e8:	mov	x0, x24
  4077ec:	mov	w26, w14
  4077f0:	bl	401d70 <strlen@plt>
  4077f4:	ldp	w17, w16, [x29, #-52]
  4077f8:	ldur	w4, [x29, #-44]
  4077fc:	mov	w14, w26
  407800:	mov	x28, x0
  407804:	cmp	x19, x28
  407808:	b.ls	407814 <__fxstatat@plt+0x5564>  // b.plast
  40780c:	mov	w27, wzr
  407810:	b	40784c <__fxstatat@plt+0x559c>
  407814:	ldur	x1, [x29, #-64]
  407818:	ldur	x2, [x29, #-32]
  40781c:	add	x0, x24, x23
  407820:	mov	w19, w14
  407824:	bl	401fb0 <bcmp@plt>
  407828:	ldur	w9, [x29, #-68]
  40782c:	cmp	w0, #0x0
  407830:	cset	w8, ne  // ne = any
  407834:	cset	w27, eq  // eq = none
  407838:	orr	w8, w8, w9
  40783c:	tbz	w8, #0, 408084 <__fxstatat@plt+0x5dd4>
  407840:	ldp	w16, w4, [x29, #-48]
  407844:	ldur	w17, [x29, #-52]
  407848:	mov	w14, w19
  40784c:	ldrb	w19, [x24, x23]
  407850:	cmp	w19, #0x7e
  407854:	b.hi	407a6c <__fxstatat@plt+0x57bc>  // b.pmore
  407858:	adrp	x13, 40d000 <__fxstatat@plt+0xad50>
  40785c:	add	x13, x13, #0x96b
  407860:	adr	x12, 407884 <__fxstatat@plt+0x55d4>
  407864:	ldrb	w9, [x13, x19]
  407868:	add	x12, x12, x9, lsl #2
  40786c:	mov	w10, wzr
  407870:	mov	w8, wzr
  407874:	mov	w26, #0x1                   	// #1
  407878:	mov	w11, #0x6e                  	// #110
  40787c:	mov	w9, #0x61                  	// #97
  407880:	br	x12
  407884:	ldur	w9, [x29, #-24]
  407888:	tbnz	w9, #0, 4078a8 <__fxstatat@plt+0x55f8>
  40788c:	ldur	x10, [x29, #-40]
  407890:	lsr	w9, w19, #5
  407894:	ldr	w9, [x10, w9, uxtw #2]
  407898:	lsr	w9, w9, w19
  40789c:	tbz	w9, #0, 4078a8 <__fxstatat@plt+0x55f8>
  4078a0:	mov	w9, w19
  4078a4:	b	4078b0 <__fxstatat@plt+0x5600>
  4078a8:	mov	w9, w19
  4078ac:	cbz	w27, 407ad0 <__fxstatat@plt+0x5820>
  4078b0:	tbnz	w16, #0, 40805c <__fxstatat@plt+0x5dac>
  4078b4:	cmp	w4, #0x2
  4078b8:	cset	w8, ne  // ne = any
  4078bc:	orr	w8, w8, w14
  4078c0:	tbnz	w8, #0, 407904 <__fxstatat@plt+0x5654>
  4078c4:	cmp	x20, x22
  4078c8:	b.cs	4078d4 <__fxstatat@plt+0x5624>  // b.hs, b.nlast
  4078cc:	mov	w8, #0x27                  	// #39
  4078d0:	strb	w8, [x21, x20]
  4078d4:	add	x8, x20, #0x1
  4078d8:	cmp	x8, x22
  4078dc:	b.cs	4078e8 <__fxstatat@plt+0x5638>  // b.hs, b.nlast
  4078e0:	mov	w10, #0x24                  	// #36
  4078e4:	strb	w10, [x21, x8]
  4078e8:	add	x8, x20, #0x2
  4078ec:	cmp	x8, x22
  4078f0:	b.cs	4078fc <__fxstatat@plt+0x564c>  // b.hs, b.nlast
  4078f4:	mov	w10, #0x27                  	// #39
  4078f8:	strb	w10, [x21, x8]
  4078fc:	add	x20, x20, #0x3
  407900:	mov	w14, #0x1                   	// #1
  407904:	cmp	x20, x22
  407908:	b.cs	407914 <__fxstatat@plt+0x5664>  // b.hs, b.nlast
  40790c:	mov	w8, #0x5c                  	// #92
  407910:	strb	w8, [x21, x20]
  407914:	add	x20, x20, #0x1
  407918:	b	407b08 <__fxstatat@plt+0x5858>
  40791c:	cmp	x28, #0x1
  407920:	b.eq	407944 <__fxstatat@plt+0x5694>  // b.none
  407924:	cmn	x28, #0x1
  407928:	b.ne	407948 <__fxstatat@plt+0x5698>  // b.any
  40792c:	ldrb	w8, [x24, #1]
  407930:	cbz	w8, 407944 <__fxstatat@plt+0x5694>
  407934:	mov	w8, wzr
  407938:	mov	w26, wzr
  40793c:	mov	x28, #0xffffffffffffffff    	// #-1
  407940:	b	407884 <__fxstatat@plt+0x55d4>
  407944:	cbz	x23, 407954 <__fxstatat@plt+0x56a4>
  407948:	mov	w8, wzr
  40794c:	mov	w26, wzr
  407950:	b	407884 <__fxstatat@plt+0x55d4>
  407954:	mov	w10, #0x1                   	// #1
  407958:	cmp	w4, #0x2
  40795c:	b.ne	407964 <__fxstatat@plt+0x56b4>  // b.any
  407960:	tbnz	w16, #0, 40805c <__fxstatat@plt+0x5dac>
  407964:	mov	w8, wzr
  407968:	mov	w26, w10
  40796c:	b	407884 <__fxstatat@plt+0x55d4>
  407970:	cmp	w4, #0x2
  407974:	b.ne	407ab8 <__fxstatat@plt+0x5808>  // b.any
  407978:	tbz	w16, #0, 407ac4 <__fxstatat@plt+0x5814>
  40797c:	b	40805c <__fxstatat@plt+0x5dac>
  407980:	mov	w9, #0x66                  	// #102
  407984:	b	407b24 <__fxstatat@plt+0x5874>
  407988:	mov	w11, #0x74                  	// #116
  40798c:	b	40799c <__fxstatat@plt+0x56ec>
  407990:	mov	w9, #0x62                  	// #98
  407994:	b	407b24 <__fxstatat@plt+0x5874>
  407998:	mov	w11, #0x72                  	// #114
  40799c:	ldr	w8, [sp, #84]
  4079a0:	mov	w9, w11
  4079a4:	tbnz	w8, #0, 407b24 <__fxstatat@plt+0x5874>
  4079a8:	b	40805c <__fxstatat@plt+0x5dac>
  4079ac:	ldur	w8, [x29, #-72]
  4079b0:	tbz	w8, #0, 407b38 <__fxstatat@plt+0x5888>
  4079b4:	cmp	w4, #0x2
  4079b8:	tbnz	w16, #0, 40816c <__fxstatat@plt+0x5ebc>
  4079bc:	cset	w8, ne  // ne = any
  4079c0:	orr	w8, w8, w14
  4079c4:	tbz	w8, #0, 407e6c <__fxstatat@plt+0x5bbc>
  4079c8:	mov	x8, x20
  4079cc:	b	407eac <__fxstatat@plt+0x5bfc>
  4079d0:	cmp	w4, #0x5
  4079d4:	b.eq	407c5c <__fxstatat@plt+0x59ac>  // b.none
  4079d8:	cmp	w4, #0x2
  4079dc:	b.ne	407d0c <__fxstatat@plt+0x5a5c>  // b.any
  4079e0:	tbz	w16, #0, 407d0c <__fxstatat@plt+0x5a5c>
  4079e4:	b	40805c <__fxstatat@plt+0x5dac>
  4079e8:	mov	w9, #0x76                  	// #118
  4079ec:	b	407b24 <__fxstatat@plt+0x5874>
  4079f0:	cmp	w4, #0x2
  4079f4:	b.ne	407b48 <__fxstatat@plt+0x5898>  // b.any
  4079f8:	tbnz	w16, #0, 40805c <__fxstatat@plt+0x5dac>
  4079fc:	ldr	x10, [sp, #64]
  407a00:	cmp	x22, #0x0
  407a04:	cset	w8, eq  // eq = none
  407a08:	cmp	x10, #0x0
  407a0c:	cset	w9, ne  // ne = any
  407a10:	orr	w8, w9, w8
  407a14:	cmp	w8, #0x0
  407a18:	csel	x10, x10, x22, ne  // ne = any
  407a1c:	csel	x22, x22, xzr, ne  // ne = any
  407a20:	cmp	x20, x22
  407a24:	str	x10, [sp, #64]
  407a28:	b.cs	407a34 <__fxstatat@plt+0x5784>  // b.hs, b.nlast
  407a2c:	mov	w8, #0x27                  	// #39
  407a30:	strb	w8, [x21, x20]
  407a34:	add	x8, x20, #0x1
  407a38:	cmp	x8, x22
  407a3c:	b.cs	407a48 <__fxstatat@plt+0x5798>  // b.hs, b.nlast
  407a40:	mov	w9, #0x5c                  	// #92
  407a44:	strb	w9, [x21, x8]
  407a48:	add	x8, x20, #0x2
  407a4c:	cmp	x8, x22
  407a50:	b.cs	407a5c <__fxstatat@plt+0x57ac>  // b.hs, b.nlast
  407a54:	mov	w9, #0x27                  	// #39
  407a58:	strb	w9, [x21, x8]
  407a5c:	mov	w14, wzr
  407a60:	mov	w8, wzr
  407a64:	add	x20, x20, #0x3
  407a68:	b	407b4c <__fxstatat@plt+0x589c>
  407a6c:	ldr	x8, [sp, #48]
  407a70:	str	w14, [sp, #28]
  407a74:	cmp	x8, #0x1
  407a78:	b.ne	407b60 <__fxstatat@plt+0x58b0>  // b.any
  407a7c:	bl	4020b0 <__ctype_b_loc@plt>
  407a80:	ldr	x8, [x0]
  407a84:	mov	w11, #0x1                   	// #1
  407a88:	ldrh	w8, [x8, x19, lsl #1]
  407a8c:	ubfx	w26, w8, #14, #1
  407a90:	ldr	w8, [sp, #60]
  407a94:	ldp	w16, w4, [x29, #-48]
  407a98:	ldr	w14, [sp, #28]
  407a9c:	ldur	w17, [x29, #-52]
  407aa0:	cmp	x11, #0x1
  407aa4:	orr	w8, w26, w8
  407aa8:	b.hi	407d1c <__fxstatat@plt+0x5a6c>  // b.pmore
  407aac:	tbz	w8, #0, 407d1c <__fxstatat@plt+0x5a6c>
  407ab0:	mov	w8, wzr
  407ab4:	b	407884 <__fxstatat@plt+0x55d4>
  407ab8:	ldr	w8, [sp, #56]
  407abc:	mov	w9, #0x5c                  	// #92
  407ac0:	tbz	w8, #0, 407b24 <__fxstatat@plt+0x5874>
  407ac4:	mov	w8, wzr
  407ac8:	mov	w26, wzr
  407acc:	mov	w19, #0x5c                  	// #92
  407ad0:	tbnz	w8, #0, 407b04 <__fxstatat@plt+0x5854>
  407ad4:	tbz	w14, #0, 407b04 <__fxstatat@plt+0x5854>
  407ad8:	cmp	x20, x22
  407adc:	b.cs	407ae8 <__fxstatat@plt+0x5838>  // b.hs, b.nlast
  407ae0:	mov	w8, #0x27                  	// #39
  407ae4:	strb	w8, [x21, x20]
  407ae8:	add	x8, x20, #0x1
  407aec:	cmp	x8, x22
  407af0:	b.cs	407afc <__fxstatat@plt+0x584c>  // b.hs, b.nlast
  407af4:	mov	w9, #0x27                  	// #39
  407af8:	strb	w9, [x21, x8]
  407afc:	mov	w14, wzr
  407b00:	add	x20, x20, #0x2
  407b04:	mov	w9, w19
  407b08:	cmp	x20, x22
  407b0c:	b.cs	407b14 <__fxstatat@plt+0x5864>  // b.hs, b.nlast
  407b10:	strb	w9, [x21, x20]
  407b14:	add	x20, x20, #0x1
  407b18:	and	w25, w25, w26
  407b1c:	add	x23, x23, #0x1
  407b20:	b	4077b0 <__fxstatat@plt+0x5500>
  407b24:	ldur	w10, [x29, #-72]
  407b28:	mov	w8, wzr
  407b2c:	mov	w26, wzr
  407b30:	tbz	w10, #0, 407884 <__fxstatat@plt+0x55d4>
  407b34:	b	4078b0 <__fxstatat@plt+0x5600>
  407b38:	ldr	w8, [sp, #80]
  407b3c:	tbnz	w8, #0, 407b1c <__fxstatat@plt+0x586c>
  407b40:	mov	w19, wzr
  407b44:	b	407948 <__fxstatat@plt+0x5698>
  407b48:	mov	w8, wzr
  407b4c:	mov	w9, #0x1                   	// #1
  407b50:	mov	w19, #0x27                  	// #39
  407b54:	str	w9, [sp, #72]
  407b58:	mov	w26, #0x1                   	// #1
  407b5c:	b	407884 <__fxstatat@plt+0x55d4>
  407b60:	cmn	x28, #0x1
  407b64:	stur	xzr, [x29, #-16]
  407b68:	b.ne	407b78 <__fxstatat@plt+0x58c8>  // b.any
  407b6c:	mov	x0, x24
  407b70:	bl	401d70 <strlen@plt>
  407b74:	mov	x28, x0
  407b78:	ldr	x8, [sp, #96]
  407b7c:	mov	x11, xzr
  407b80:	mov	w26, #0x1                   	// #1
  407b84:	str	x21, [sp, #32]
  407b88:	add	x8, x8, x23
  407b8c:	str	x8, [sp, #16]
  407b90:	add	x21, x11, x23
  407b94:	add	x1, x24, x21
  407b98:	sub	x2, x28, x21
  407b9c:	sub	x0, x29, #0x14
  407ba0:	sub	x3, x29, #0x10
  407ba4:	str	x11, [sp, #40]
  407ba8:	bl	409be8 <__fxstatat@plt+0x7938>
  407bac:	cbz	x0, 407f64 <__fxstatat@plt+0x5cb4>
  407bb0:	mov	x24, x0
  407bb4:	cmn	x0, #0x1
  407bb8:	b.eq	407f60 <__fxstatat@plt+0x5cb0>  // b.none
  407bbc:	cmn	x24, #0x2
  407bc0:	b.eq	407f24 <__fxstatat@plt+0x5c74>  // b.none
  407bc4:	ldr	w9, [sp, #76]
  407bc8:	ldr	x21, [sp, #32]
  407bcc:	cmp	x24, #0x2
  407bd0:	cset	w8, cc  // cc = lo, ul, last
  407bd4:	eor	w9, w9, #0x1
  407bd8:	mov	x12, #0x2b                  	// #43
  407bdc:	orr	w8, w9, w8
  407be0:	mov	w11, #0x1                   	// #1
  407be4:	movk	x12, #0x2, lsl #32
  407be8:	tbnz	w8, #0, 407c24 <__fxstatat@plt+0x5974>
  407bec:	ldr	x9, [sp, #40]
  407bf0:	ldr	x10, [sp, #16]
  407bf4:	sub	x8, x24, #0x1
  407bf8:	add	x9, x10, x9
  407bfc:	ldrb	w10, [x9]
  407c00:	sub	w10, w10, #0x5b
  407c04:	cmp	w10, #0x21
  407c08:	b.hi	407c18 <__fxstatat@plt+0x5968>  // b.pmore
  407c0c:	lsl	x10, x11, x10
  407c10:	tst	x10, x12
  407c14:	b.ne	408090 <__fxstatat@plt+0x5de0>  // b.any
  407c18:	subs	x8, x8, #0x1
  407c1c:	add	x9, x9, #0x1
  407c20:	b.ne	407bfc <__fxstatat@plt+0x594c>  // b.any
  407c24:	ldur	w0, [x29, #-20]
  407c28:	bl	402230 <iswprint@plt>
  407c2c:	ldr	x21, [sp, #40]
  407c30:	cmp	w0, #0x0
  407c34:	cset	w8, ne  // ne = any
  407c38:	sub	x0, x29, #0x10
  407c3c:	and	w26, w26, w8
  407c40:	add	x21, x24, x21
  407c44:	bl	402040 <mbsinit@plt>
  407c48:	mov	x11, x21
  407c4c:	ldr	x21, [sp, #32]
  407c50:	ldur	x24, [x29, #-80]
  407c54:	cbz	w0, 407b90 <__fxstatat@plt+0x58e0>
  407c58:	b	407a90 <__fxstatat@plt+0x57e0>
  407c5c:	ldr	w8, [sp, #80]
  407c60:	tbz	w8, #2, 407d0c <__fxstatat@plt+0x5a5c>
  407c64:	add	x9, x23, #0x2
  407c68:	cmp	x9, x28
  407c6c:	b.cs	407d0c <__fxstatat@plt+0x5a5c>  // b.hs, b.nlast
  407c70:	add	x8, x23, x24
  407c74:	ldrb	w8, [x8, #1]
  407c78:	cmp	w8, #0x3f
  407c7c:	b.ne	407d0c <__fxstatat@plt+0x5a5c>  // b.any
  407c80:	ldrb	w19, [x24, x9]
  407c84:	mov	w8, wzr
  407c88:	cmp	w19, #0x3e
  407c8c:	b.hi	407f78 <__fxstatat@plt+0x5cc8>  // b.pmore
  407c90:	mov	w10, #0x1                   	// #1
  407c94:	mov	x11, #0xa38200000000        	// #179778741075968
  407c98:	lsl	x10, x10, x19
  407c9c:	movk	x11, #0x7000, lsl #48
  407ca0:	tst	x10, x11
  407ca4:	b.eq	407f78 <__fxstatat@plt+0x5cc8>  // b.none
  407ca8:	tbnz	w16, #0, 40805c <__fxstatat@plt+0x5dac>
  407cac:	cmp	x20, x22
  407cb0:	b.cs	407cbc <__fxstatat@plt+0x5a0c>  // b.hs, b.nlast
  407cb4:	mov	w8, #0x3f                  	// #63
  407cb8:	strb	w8, [x21, x20]
  407cbc:	add	x8, x20, #0x1
  407cc0:	cmp	x8, x22
  407cc4:	b.cs	407cd0 <__fxstatat@plt+0x5a20>  // b.hs, b.nlast
  407cc8:	mov	w10, #0x22                  	// #34
  407ccc:	strb	w10, [x21, x8]
  407cd0:	add	x8, x20, #0x2
  407cd4:	cmp	x8, x22
  407cd8:	b.cs	407ce4 <__fxstatat@plt+0x5a34>  // b.hs, b.nlast
  407cdc:	mov	w10, #0x22                  	// #34
  407ce0:	strb	w10, [x21, x8]
  407ce4:	add	x8, x20, #0x3
  407ce8:	cmp	x8, x22
  407cec:	b.cs	407cf8 <__fxstatat@plt+0x5a48>  // b.hs, b.nlast
  407cf0:	mov	w10, #0x3f                  	// #63
  407cf4:	strb	w10, [x21, x8]
  407cf8:	mov	w8, wzr
  407cfc:	mov	w26, wzr
  407d00:	add	x20, x20, #0x4
  407d04:	mov	x23, x9
  407d08:	b	407884 <__fxstatat@plt+0x55d4>
  407d0c:	mov	w8, wzr
  407d10:	mov	w26, wzr
  407d14:	mov	w19, #0x3f                  	// #63
  407d18:	b	407884 <__fxstatat@plt+0x55d4>
  407d1c:	mov	w10, wzr
  407d20:	add	x9, x11, x23
  407d24:	tbz	w8, #0, 407d84 <__fxstatat@plt+0x5ad4>
  407d28:	b	407e30 <__fxstatat@plt+0x5b80>
  407d2c:	and	w12, w10, #0x1
  407d30:	orn	w12, w12, w14
  407d34:	tbnz	w12, #0, 407d64 <__fxstatat@plt+0x5ab4>
  407d38:	cmp	x20, x22
  407d3c:	b.cs	407d48 <__fxstatat@plt+0x5a98>  // b.hs, b.nlast
  407d40:	mov	w12, #0x27                  	// #39
  407d44:	strb	w12, [x21, x20]
  407d48:	add	x12, x20, #0x1
  407d4c:	cmp	x12, x22
  407d50:	b.cs	407d5c <__fxstatat@plt+0x5aac>  // b.hs, b.nlast
  407d54:	mov	w13, #0x27                  	// #39
  407d58:	strb	w13, [x21, x12]
  407d5c:	mov	w14, wzr
  407d60:	add	x20, x20, #0x2
  407d64:	cmp	x20, x22
  407d68:	b.cs	407d70 <__fxstatat@plt+0x5ac0>  // b.hs, b.nlast
  407d6c:	strb	w19, [x21, x20]
  407d70:	ldr	x12, [sp, #96]
  407d74:	add	x20, x20, #0x1
  407d78:	ldrb	w19, [x12, x23]
  407d7c:	mov	x23, x11
  407d80:	tbnz	w8, #0, 407e30 <__fxstatat@plt+0x5b80>
  407d84:	tbnz	w16, #0, 40805c <__fxstatat@plt+0x5dac>
  407d88:	cmp	w4, #0x2
  407d8c:	cset	w10, ne  // ne = any
  407d90:	orr	w10, w10, w14
  407d94:	tbnz	w10, #0, 407dd8 <__fxstatat@plt+0x5b28>
  407d98:	cmp	x20, x22
  407d9c:	b.cs	407da8 <__fxstatat@plt+0x5af8>  // b.hs, b.nlast
  407da0:	mov	w10, #0x27                  	// #39
  407da4:	strb	w10, [x21, x20]
  407da8:	add	x10, x20, #0x1
  407dac:	cmp	x10, x22
  407db0:	b.cs	407dbc <__fxstatat@plt+0x5b0c>  // b.hs, b.nlast
  407db4:	mov	w11, #0x24                  	// #36
  407db8:	strb	w11, [x21, x10]
  407dbc:	add	x10, x20, #0x2
  407dc0:	cmp	x10, x22
  407dc4:	b.cs	407dd0 <__fxstatat@plt+0x5b20>  // b.hs, b.nlast
  407dc8:	mov	w11, #0x27                  	// #39
  407dcc:	strb	w11, [x21, x10]
  407dd0:	add	x20, x20, #0x3
  407dd4:	mov	w14, #0x1                   	// #1
  407dd8:	cmp	x20, x22
  407ddc:	b.cs	407de8 <__fxstatat@plt+0x5b38>  // b.hs, b.nlast
  407de0:	mov	w10, #0x5c                  	// #92
  407de4:	strb	w10, [x21, x20]
  407de8:	add	x10, x20, #0x1
  407dec:	cmp	x10, x22
  407df0:	b.cs	407e00 <__fxstatat@plt+0x5b50>  // b.hs, b.nlast
  407df4:	mov	w11, #0x30                  	// #48
  407df8:	bfxil	w11, w19, #6, #2
  407dfc:	strb	w11, [x21, x10]
  407e00:	add	x10, x20, #0x2
  407e04:	cmp	x10, x22
  407e08:	b.cs	407e18 <__fxstatat@plt+0x5b68>  // b.hs, b.nlast
  407e0c:	mov	w11, #0x30                  	// #48
  407e10:	bfxil	w11, w19, #3, #3
  407e14:	strb	w11, [x21, x10]
  407e18:	mov	w11, #0x30                  	// #48
  407e1c:	bfxil	w11, w19, #0, #3
  407e20:	add	x20, x20, #0x3
  407e24:	mov	w10, #0x1                   	// #1
  407e28:	mov	w19, w11
  407e2c:	b	407e54 <__fxstatat@plt+0x5ba4>
  407e30:	tbz	w27, #0, 407e50 <__fxstatat@plt+0x5ba0>
  407e34:	cmp	x20, x22
  407e38:	b.cs	407e44 <__fxstatat@plt+0x5b94>  // b.hs, b.nlast
  407e3c:	mov	w11, #0x5c                  	// #92
  407e40:	strb	w11, [x21, x20]
  407e44:	mov	w27, wzr
  407e48:	add	x20, x20, #0x1
  407e4c:	b	407e54 <__fxstatat@plt+0x5ba4>
  407e50:	mov	w27, wzr
  407e54:	add	x11, x23, #0x1
  407e58:	cmp	x9, x11
  407e5c:	b.hi	407d2c <__fxstatat@plt+0x5a7c>  // b.pmore
  407e60:	and	w8, w10, #0x1
  407e64:	tbz	w8, #0, 407ad4 <__fxstatat@plt+0x5824>
  407e68:	b	407b04 <__fxstatat@plt+0x5854>
  407e6c:	cmp	x20, x22
  407e70:	b.cs	407e7c <__fxstatat@plt+0x5bcc>  // b.hs, b.nlast
  407e74:	mov	w8, #0x27                  	// #39
  407e78:	strb	w8, [x21, x20]
  407e7c:	add	x8, x20, #0x1
  407e80:	cmp	x8, x22
  407e84:	b.cs	407e90 <__fxstatat@plt+0x5be0>  // b.hs, b.nlast
  407e88:	mov	w9, #0x24                  	// #36
  407e8c:	strb	w9, [x21, x8]
  407e90:	add	x8, x20, #0x2
  407e94:	cmp	x8, x22
  407e98:	b.cs	407ea4 <__fxstatat@plt+0x5bf4>  // b.hs, b.nlast
  407e9c:	mov	w9, #0x27                  	// #39
  407ea0:	strb	w9, [x21, x8]
  407ea4:	add	x8, x20, #0x3
  407ea8:	mov	w14, #0x1                   	// #1
  407eac:	cmp	x8, x22
  407eb0:	b.cs	407ebc <__fxstatat@plt+0x5c0c>  // b.hs, b.nlast
  407eb4:	mov	w9, #0x5c                  	// #92
  407eb8:	strb	w9, [x21, x8]
  407ebc:	cmp	w4, #0x2
  407ec0:	add	x20, x8, #0x1
  407ec4:	b.eq	407f14 <__fxstatat@plt+0x5c64>  // b.none
  407ec8:	add	x9, x23, #0x1
  407ecc:	cmp	x9, x28
  407ed0:	b.cs	407f14 <__fxstatat@plt+0x5c64>  // b.hs, b.nlast
  407ed4:	ldrb	w9, [x24, x9]
  407ed8:	sub	w9, w9, #0x30
  407edc:	cmp	w9, #0x9
  407ee0:	b.hi	407f14 <__fxstatat@plt+0x5c64>  // b.pmore
  407ee4:	cmp	x20, x22
  407ee8:	b.cs	407ef4 <__fxstatat@plt+0x5c44>  // b.hs, b.nlast
  407eec:	mov	w9, #0x30                  	// #48
  407ef0:	strb	w9, [x21, x20]
  407ef4:	add	x9, x8, #0x2
  407ef8:	cmp	x9, x22
  407efc:	b.cs	407f08 <__fxstatat@plt+0x5c58>  // b.hs, b.nlast
  407f00:	mov	w10, #0x30                  	// #48
  407f04:	strb	w10, [x21, x9]
  407f08:	mov	w26, wzr
  407f0c:	add	x20, x8, #0x3
  407f10:	b	407f18 <__fxstatat@plt+0x5c68>
  407f14:	mov	w26, wzr
  407f18:	mov	w8, #0x1                   	// #1
  407f1c:	mov	w19, #0x30                  	// #48
  407f20:	b	407884 <__fxstatat@plt+0x55d4>
  407f24:	cmp	x28, x21
  407f28:	b.ls	407f60 <__fxstatat@plt+0x5cb0>  // b.plast
  407f2c:	ldur	x24, [x29, #-80]
  407f30:	ldp	x21, x11, [sp, #32]
  407f34:	sub	x8, x28, x23
  407f38:	add	x9, x24, x23
  407f3c:	ldrb	w10, [x9, x11]
  407f40:	cbz	w10, 407f70 <__fxstatat@plt+0x5cc0>
  407f44:	add	x11, x11, #0x1
  407f48:	add	x10, x23, x11
  407f4c:	cmp	x10, x28
  407f50:	b.cc	407f3c <__fxstatat@plt+0x5c8c>  // b.lo, b.ul, b.last
  407f54:	mov	w26, wzr
  407f58:	mov	x11, x8
  407f5c:	b	407a90 <__fxstatat@plt+0x57e0>
  407f60:	mov	w26, wzr
  407f64:	ldp	x21, x11, [sp, #32]
  407f68:	ldur	x24, [x29, #-80]
  407f6c:	b	407a90 <__fxstatat@plt+0x57e0>
  407f70:	mov	w26, wzr
  407f74:	b	407a90 <__fxstatat@plt+0x57e0>
  407f78:	mov	w19, #0x3f                  	// #63
  407f7c:	mov	w26, w8
  407f80:	b	407884 <__fxstatat@plt+0x55d4>
  407f84:	mov	x28, x23
  407f88:	b	407f90 <__fxstatat@plt+0x5ce0>
  407f8c:	mov	x28, #0xffffffffffffffff    	// #-1
  407f90:	cmp	w4, #0x2
  407f94:	ldur	w10, [x29, #-72]
  407f98:	cset	w8, eq  // eq = none
  407f9c:	cmp	x20, #0x0
  407fa0:	cset	w9, eq  // eq = none
  407fa4:	and	w8, w8, w9
  407fa8:	and	w8, w16, w8
  407fac:	tbnz	w8, #0, 408060 <__fxstatat@plt+0x5db0>
  407fb0:	cmp	w4, #0x2
  407fb4:	cset	w8, ne  // ne = any
  407fb8:	orr	w8, w16, w8
  407fbc:	tbnz	w8, #0, 40812c <__fxstatat@plt+0x5e7c>
  407fc0:	ldr	w8, [sp, #72]
  407fc4:	eor	w8, w8, #0x1
  407fc8:	tbnz	w8, #0, 40812c <__fxstatat@plt+0x5e7c>
  407fcc:	tbnz	w25, #0, 4080fc <__fxstatat@plt+0x5e4c>
  407fd0:	ldr	x24, [sp, #64]
  407fd4:	mov	w19, wzr
  407fd8:	cbz	x24, 408128 <__fxstatat@plt+0x5e78>
  407fdc:	mov	w4, #0x2                   	// #2
  407fe0:	mov	w8, w10
  407fe4:	mov	w25, w19
  407fe8:	mov	w16, w19
  407fec:	cbz	x22, 4075dc <__fxstatat@plt+0x532c>
  407ff0:	b	40812c <__fxstatat@plt+0x5e7c>
  407ff4:	mov	w16, wzr
  407ff8:	cbz	x22, 408004 <__fxstatat@plt+0x5d54>
  407ffc:	mov	w8, #0x22                  	// #34
  408000:	strb	w8, [x21]
  408004:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  408008:	add	x8, x8, #0x4b3
  40800c:	stur	x8, [x29, #-64]
  408010:	mov	w8, #0x1                   	// #1
  408014:	mov	w20, #0x1                   	// #1
  408018:	mov	w4, #0x5                   	// #5
  40801c:	stur	x8, [x29, #-32]
  408020:	mov	w9, #0x1                   	// #1
  408024:	b	407738 <__fxstatat@plt+0x5488>
  408028:	mov	w9, #0x1                   	// #1
  40802c:	mov	w16, wzr
  408030:	cbz	x22, 40803c <__fxstatat@plt+0x5d8c>
  408034:	mov	w8, #0x27                  	// #39
  408038:	strb	w8, [x21]
  40803c:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  408040:	add	x8, x8, #0xf5e
  408044:	stur	x8, [x29, #-64]
  408048:	mov	w8, #0x1                   	// #1
  40804c:	mov	w4, #0x2                   	// #2
  408050:	mov	w20, #0x1                   	// #1
  408054:	stur	x8, [x29, #-32]
  408058:	b	407738 <__fxstatat@plt+0x5488>
  40805c:	ldur	w10, [x29, #-72]
  408060:	tst	w10, #0x1
  408064:	mov	w8, #0x2                   	// #2
  408068:	mov	w9, #0x4                   	// #4
  40806c:	csel	w8, w9, w8, ne  // ne = any
  408070:	cmp	w4, #0x2
  408074:	b.ne	40807c <__fxstatat@plt+0x5dcc>  // b.any
  408078:	mov	w4, w8
  40807c:	ldr	x7, [sp, #88]
  408080:	b	4080ac <__fxstatat@plt+0x5dfc>
  408084:	ldr	x7, [sp, #88]
  408088:	ldur	w4, [x29, #-44]
  40808c:	b	4080ac <__fxstatat@plt+0x5dfc>
  408090:	ldur	w8, [x29, #-72]
  408094:	ldr	x7, [sp, #88]
  408098:	ldur	x24, [x29, #-80]
  40809c:	mov	w9, #0x4                   	// #4
  4080a0:	tst	w8, #0x1
  4080a4:	mov	w8, #0x2                   	// #2
  4080a8:	csel	w4, w9, w8, ne  // ne = any
  4080ac:	ldr	w8, [sp, #80]
  4080b0:	mov	x0, x21
  4080b4:	mov	x1, x22
  4080b8:	mov	x2, x24
  4080bc:	and	w5, w8, #0xfffffffd
  4080c0:	ldur	x8, [x29, #-88]
  4080c4:	mov	x3, x28
  4080c8:	mov	x6, xzr
  4080cc:	str	x8, [sp]
  4080d0:	bl	407558 <__fxstatat@plt+0x52a8>
  4080d4:	mov	x20, x0
  4080d8:	mov	x0, x20
  4080dc:	ldp	x20, x19, [sp, #272]
  4080e0:	ldp	x22, x21, [sp, #256]
  4080e4:	ldp	x24, x23, [sp, #240]
  4080e8:	ldp	x26, x25, [sp, #224]
  4080ec:	ldp	x28, x27, [sp, #208]
  4080f0:	ldp	x29, x30, [sp, #192]
  4080f4:	add	sp, sp, #0x120
  4080f8:	ret
  4080fc:	ldur	x8, [x29, #-88]
  408100:	ldr	x1, [sp, #64]
  408104:	ldur	x2, [x29, #-80]
  408108:	ldr	w5, [sp, #80]
  40810c:	ldur	x6, [x29, #-40]
  408110:	ldr	x7, [sp, #88]
  408114:	mov	w4, #0x5                   	// #5
  408118:	str	x8, [sp]
  40811c:	mov	x0, x21
  408120:	mov	x3, x28
  408124:	b	4080d0 <__fxstatat@plt+0x5e20>
  408128:	mov	w16, w19
  40812c:	ldur	x8, [x29, #-64]
  408130:	cbz	x8, 40815c <__fxstatat@plt+0x5eac>
  408134:	tbnz	w16, #0, 40815c <__fxstatat@plt+0x5eac>
  408138:	ldrb	w9, [x8]
  40813c:	cbz	w9, 40815c <__fxstatat@plt+0x5eac>
  408140:	add	x8, x8, #0x1
  408144:	cmp	x20, x22
  408148:	b.cs	408150 <__fxstatat@plt+0x5ea0>  // b.hs, b.nlast
  40814c:	strb	w9, [x21, x20]
  408150:	ldrb	w9, [x8], #1
  408154:	add	x20, x20, #0x1
  408158:	cbnz	w9, 408144 <__fxstatat@plt+0x5e94>
  40815c:	cmp	x20, x22
  408160:	b.cs	4080d8 <__fxstatat@plt+0x5e28>  // b.hs, b.nlast
  408164:	strb	wzr, [x21, x20]
  408168:	b	4080d8 <__fxstatat@plt+0x5e28>
  40816c:	b.ne	40807c <__fxstatat@plt+0x5dcc>  // b.any
  408170:	mov	w4, #0x4                   	// #4
  408174:	b	40807c <__fxstatat@plt+0x5dcc>
  408178:	bl	402020 <abort@plt>
  40817c:	mov	x3, x2
  408180:	mov	x2, xzr
  408184:	b	408188 <__fxstatat@plt+0x5ed8>
  408188:	sub	sp, sp, #0x70
  40818c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  408190:	add	x8, x8, #0x688
  408194:	cmp	x3, #0x0
  408198:	stp	x29, x30, [sp, #16]
  40819c:	stp	x28, x27, [sp, #32]
  4081a0:	stp	x26, x25, [sp, #48]
  4081a4:	stp	x24, x23, [sp, #64]
  4081a8:	stp	x22, x21, [sp, #80]
  4081ac:	stp	x20, x19, [sp, #96]
  4081b0:	add	x29, sp, #0x10
  4081b4:	mov	x19, x2
  4081b8:	mov	x22, x1
  4081bc:	mov	x23, x0
  4081c0:	csel	x21, x8, x3, eq  // eq = none
  4081c4:	bl	402260 <__errno_location@plt>
  4081c8:	ldp	w4, w8, [x21]
  4081cc:	cmp	x19, #0x0
  4081d0:	ldp	x7, x9, [x21, #40]
  4081d4:	ldr	w28, [x0]
  4081d8:	cset	w10, eq  // eq = none
  4081dc:	orr	w25, w8, w10
  4081e0:	add	x26, x21, #0x8
  4081e4:	mov	x24, x0
  4081e8:	mov	x0, xzr
  4081ec:	mov	x1, xzr
  4081f0:	mov	x2, x23
  4081f4:	mov	x3, x22
  4081f8:	mov	w5, w25
  4081fc:	mov	x6, x26
  408200:	str	x9, [sp]
  408204:	bl	407558 <__fxstatat@plt+0x52a8>
  408208:	add	x27, x0, #0x1
  40820c:	mov	x20, x0
  408210:	mov	x0, x27
  408214:	bl	409060 <__fxstatat@plt+0x6db0>
  408218:	ldr	w4, [x21]
  40821c:	ldp	x7, x8, [x21, #40]
  408220:	mov	x1, x27
  408224:	mov	x2, x23
  408228:	mov	x3, x22
  40822c:	mov	w5, w25
  408230:	mov	x6, x26
  408234:	mov	x21, x0
  408238:	str	x8, [sp]
  40823c:	bl	407558 <__fxstatat@plt+0x52a8>
  408240:	str	w28, [x24]
  408244:	cbz	x19, 40824c <__fxstatat@plt+0x5f9c>
  408248:	str	x20, [x19]
  40824c:	mov	x0, x21
  408250:	ldp	x20, x19, [sp, #96]
  408254:	ldp	x22, x21, [sp, #80]
  408258:	ldp	x24, x23, [sp, #64]
  40825c:	ldp	x26, x25, [sp, #48]
  408260:	ldp	x28, x27, [sp, #32]
  408264:	ldp	x29, x30, [sp, #16]
  408268:	add	sp, sp, #0x70
  40826c:	ret
  408270:	stp	x29, x30, [sp, #-64]!
  408274:	stp	x20, x19, [sp, #48]
  408278:	adrp	x20, 41f000 <__fxstatat@plt+0x1cd50>
  40827c:	stp	x22, x21, [sp, #32]
  408280:	ldr	w8, [x20, #1344]
  408284:	adrp	x21, 41f000 <__fxstatat@plt+0x1cd50>
  408288:	ldr	x19, [x21, #1336]
  40828c:	str	x23, [sp, #16]
  408290:	cmp	w8, #0x2
  408294:	mov	x29, sp
  408298:	b.lt	4082bc <__fxstatat@plt+0x600c>  // b.tstop
  40829c:	add	x22, x19, #0x18
  4082a0:	mov	w23, #0x1                   	// #1
  4082a4:	ldr	x0, [x22], #16
  4082a8:	bl	4020f0 <free@plt>
  4082ac:	ldrsw	x8, [x20, #1344]
  4082b0:	add	x23, x23, #0x1
  4082b4:	cmp	x23, x8
  4082b8:	b.lt	4082a4 <__fxstatat@plt+0x5ff4>  // b.tstop
  4082bc:	ldr	x0, [x19, #8]
  4082c0:	adrp	x23, 41f000 <__fxstatat@plt+0x1cd50>
  4082c4:	add	x23, x23, #0x6c0
  4082c8:	adrp	x22, 41f000 <__fxstatat@plt+0x1cd50>
  4082cc:	cmp	x0, x23
  4082d0:	add	x22, x22, #0x548
  4082d4:	b.eq	4082e4 <__fxstatat@plt+0x6034>  // b.none
  4082d8:	bl	4020f0 <free@plt>
  4082dc:	mov	w8, #0x100                 	// #256
  4082e0:	stp	x8, x23, [x22]
  4082e4:	cmp	x19, x22
  4082e8:	b.eq	4082f8 <__fxstatat@plt+0x6048>  // b.none
  4082ec:	mov	x0, x19
  4082f0:	bl	4020f0 <free@plt>
  4082f4:	str	x22, [x21, #1336]
  4082f8:	mov	w8, #0x1                   	// #1
  4082fc:	str	w8, [x20, #1344]
  408300:	ldp	x20, x19, [sp, #48]
  408304:	ldp	x22, x21, [sp, #32]
  408308:	ldr	x23, [sp, #16]
  40830c:	ldp	x29, x30, [sp], #64
  408310:	ret
  408314:	adrp	x3, 41f000 <__fxstatat@plt+0x1cd50>
  408318:	add	x3, x3, #0x688
  40831c:	mov	x2, #0xffffffffffffffff    	// #-1
  408320:	b	408324 <__fxstatat@plt+0x6074>
  408324:	sub	sp, sp, #0x80
  408328:	stp	x29, x30, [sp, #32]
  40832c:	add	x29, sp, #0x20
  408330:	stp	x28, x27, [sp, #48]
  408334:	stp	x26, x25, [sp, #64]
  408338:	stp	x24, x23, [sp, #80]
  40833c:	stp	x22, x21, [sp, #96]
  408340:	stp	x20, x19, [sp, #112]
  408344:	mov	x22, x3
  408348:	stur	x2, [x29, #-8]
  40834c:	mov	x21, x1
  408350:	mov	w23, w0
  408354:	bl	402260 <__errno_location@plt>
  408358:	tbnz	w23, #31, 4084a8 <__fxstatat@plt+0x61f8>
  40835c:	adrp	x25, 41f000 <__fxstatat@plt+0x1cd50>
  408360:	ldr	w8, [x25, #1344]
  408364:	adrp	x28, 41f000 <__fxstatat@plt+0x1cd50>
  408368:	ldr	w20, [x0]
  40836c:	ldr	x27, [x28, #1336]
  408370:	mov	x19, x0
  408374:	cmp	w8, w23
  408378:	b.gt	4083e4 <__fxstatat@plt+0x6134>
  40837c:	mov	w8, #0x7fffffff            	// #2147483647
  408380:	cmp	w23, w8
  408384:	stur	w20, [x29, #-12]
  408388:	b.eq	4084ac <__fxstatat@plt+0x61fc>  // b.none
  40838c:	adrp	x20, 41f000 <__fxstatat@plt+0x1cd50>
  408390:	add	x20, x20, #0x548
  408394:	add	w26, w23, #0x1
  408398:	cmp	x27, x20
  40839c:	csel	x0, xzr, x27, eq  // eq = none
  4083a0:	sbfiz	x1, x26, #4, #32
  4083a4:	bl	4090b0 <__fxstatat@plt+0x6e00>
  4083a8:	mov	x24, x0
  4083ac:	cmp	x27, x20
  4083b0:	str	x0, [x28, #1336]
  4083b4:	b.ne	4083c0 <__fxstatat@plt+0x6110>  // b.any
  4083b8:	ldr	q0, [x20]
  4083bc:	str	q0, [x24]
  4083c0:	ldrsw	x8, [x25, #1344]
  4083c4:	mov	w1, wzr
  4083c8:	add	x0, x24, x8, lsl #4
  4083cc:	sub	w8, w26, w8
  4083d0:	sbfiz	x2, x8, #4, #32
  4083d4:	bl	401f60 <memset@plt>
  4083d8:	ldur	w20, [x29, #-12]
  4083dc:	mov	x27, x24
  4083e0:	str	w26, [x25, #1344]
  4083e4:	add	x28, x27, w23, uxtw #4
  4083e8:	mov	x27, x28
  4083ec:	ldr	x26, [x28]
  4083f0:	ldr	x23, [x27, #8]!
  4083f4:	ldp	w4, w8, [x22]
  4083f8:	ldp	x7, x9, [x22, #40]
  4083fc:	ldur	x3, [x29, #-8]
  408400:	add	x24, x22, #0x8
  408404:	orr	w25, w8, #0x1
  408408:	mov	x0, x23
  40840c:	mov	x1, x26
  408410:	mov	x2, x21
  408414:	mov	w5, w25
  408418:	mov	x6, x24
  40841c:	str	x9, [sp]
  408420:	bl	407558 <__fxstatat@plt+0x52a8>
  408424:	cmp	x26, x0
  408428:	b.hi	408480 <__fxstatat@plt+0x61d0>  // b.pmore
  40842c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  408430:	add	x8, x8, #0x6c0
  408434:	add	x26, x0, #0x1
  408438:	cmp	x23, x8
  40843c:	str	x26, [x28]
  408440:	b.eq	40844c <__fxstatat@plt+0x619c>  // b.none
  408444:	mov	x0, x23
  408448:	bl	4020f0 <free@plt>
  40844c:	mov	x0, x26
  408450:	bl	409060 <__fxstatat@plt+0x6db0>
  408454:	str	x0, [x27]
  408458:	ldr	w4, [x22]
  40845c:	ldp	x7, x8, [x22, #40]
  408460:	ldur	x3, [x29, #-8]
  408464:	mov	x1, x26
  408468:	mov	x2, x21
  40846c:	mov	w5, w25
  408470:	mov	x6, x24
  408474:	mov	x23, x0
  408478:	str	x8, [sp]
  40847c:	bl	407558 <__fxstatat@plt+0x52a8>
  408480:	str	w20, [x19]
  408484:	mov	x0, x23
  408488:	ldp	x20, x19, [sp, #112]
  40848c:	ldp	x22, x21, [sp, #96]
  408490:	ldp	x24, x23, [sp, #80]
  408494:	ldp	x26, x25, [sp, #64]
  408498:	ldp	x28, x27, [sp, #48]
  40849c:	ldp	x29, x30, [sp, #32]
  4084a0:	add	sp, sp, #0x80
  4084a4:	ret
  4084a8:	bl	402020 <abort@plt>
  4084ac:	bl	40929c <__fxstatat@plt+0x6fec>
  4084b0:	adrp	x3, 41f000 <__fxstatat@plt+0x1cd50>
  4084b4:	add	x3, x3, #0x688
  4084b8:	b	408324 <__fxstatat@plt+0x6074>
  4084bc:	adrp	x3, 41f000 <__fxstatat@plt+0x1cd50>
  4084c0:	add	x3, x3, #0x688
  4084c4:	mov	x2, #0xffffffffffffffff    	// #-1
  4084c8:	mov	x1, x0
  4084cc:	mov	w0, wzr
  4084d0:	b	408324 <__fxstatat@plt+0x6074>
  4084d4:	adrp	x3, 41f000 <__fxstatat@plt+0x1cd50>
  4084d8:	mov	x2, x1
  4084dc:	add	x3, x3, #0x688
  4084e0:	mov	x1, x0
  4084e4:	mov	w0, wzr
  4084e8:	b	408324 <__fxstatat@plt+0x6074>
  4084ec:	sub	sp, sp, #0x50
  4084f0:	movi	v0.2d, #0x0
  4084f4:	cmp	w1, #0xa
  4084f8:	stp	x29, x30, [sp, #64]
  4084fc:	add	x29, sp, #0x40
  408500:	str	xzr, [sp, #48]
  408504:	stp	q0, q0, [sp, #16]
  408508:	str	q0, [sp]
  40850c:	b.eq	408534 <__fxstatat@plt+0x6284>  // b.none
  408510:	mov	x8, x2
  408514:	str	w1, [sp]
  408518:	mov	x3, sp
  40851c:	mov	x2, #0xffffffffffffffff    	// #-1
  408520:	mov	x1, x8
  408524:	bl	408324 <__fxstatat@plt+0x6074>
  408528:	ldp	x29, x30, [sp, #64]
  40852c:	add	sp, sp, #0x50
  408530:	ret
  408534:	bl	402020 <abort@plt>
  408538:	sub	sp, sp, #0x50
  40853c:	movi	v0.2d, #0x0
  408540:	cmp	w1, #0xa
  408544:	stp	x29, x30, [sp, #64]
  408548:	add	x29, sp, #0x40
  40854c:	str	xzr, [sp, #48]
  408550:	stp	q0, q0, [sp, #16]
  408554:	str	q0, [sp]
  408558:	b.eq	408580 <__fxstatat@plt+0x62d0>  // b.none
  40855c:	mov	x8, x3
  408560:	str	w1, [sp]
  408564:	mov	x3, sp
  408568:	mov	x1, x2
  40856c:	mov	x2, x8
  408570:	bl	408324 <__fxstatat@plt+0x6074>
  408574:	ldp	x29, x30, [sp, #64]
  408578:	add	sp, sp, #0x50
  40857c:	ret
  408580:	bl	402020 <abort@plt>
  408584:	mov	x2, x1
  408588:	mov	w1, w0
  40858c:	mov	w0, wzr
  408590:	b	4084ec <__fxstatat@plt+0x623c>
  408594:	mov	x3, x2
  408598:	mov	x2, x1
  40859c:	mov	w1, w0
  4085a0:	mov	w0, wzr
  4085a4:	b	408538 <__fxstatat@plt+0x6288>
  4085a8:	sub	sp, sp, #0x50
  4085ac:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  4085b0:	add	x9, x9, #0x688
  4085b4:	ldp	q0, q1, [x9]
  4085b8:	ubfx	w10, w2, #5, #3
  4085bc:	mov	x11, sp
  4085c0:	mov	x8, x1
  4085c4:	stp	q0, q1, [sp]
  4085c8:	ldr	q0, [x9, #32]
  4085cc:	ldr	x9, [x9, #48]
  4085d0:	mov	x1, x0
  4085d4:	mov	x3, sp
  4085d8:	str	q0, [sp, #32]
  4085dc:	str	x9, [sp, #48]
  4085e0:	add	x9, x11, w10, uxtw #2
  4085e4:	ldr	w10, [x9, #8]
  4085e8:	mov	w0, wzr
  4085ec:	stp	x29, x30, [sp, #64]
  4085f0:	add	x29, sp, #0x40
  4085f4:	lsr	w11, w10, w2
  4085f8:	mvn	w11, w11
  4085fc:	and	w11, w11, #0x1
  408600:	lsl	w11, w11, w2
  408604:	eor	w10, w11, w10
  408608:	mov	x2, x8
  40860c:	str	w10, [x9, #8]
  408610:	bl	408324 <__fxstatat@plt+0x6074>
  408614:	ldp	x29, x30, [sp, #64]
  408618:	add	sp, sp, #0x50
  40861c:	ret
  408620:	sub	sp, sp, #0x50
  408624:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  408628:	add	x9, x9, #0x688
  40862c:	ldp	q0, q1, [x9]
  408630:	ubfx	w10, w1, #5, #3
  408634:	mov	x11, sp
  408638:	mov	x8, x0
  40863c:	stp	q0, q1, [sp]
  408640:	ldr	q0, [x9, #32]
  408644:	ldr	x9, [x9, #48]
  408648:	mov	x3, sp
  40864c:	mov	x2, #0xffffffffffffffff    	// #-1
  408650:	str	q0, [sp, #32]
  408654:	str	x9, [sp, #48]
  408658:	add	x9, x11, w10, uxtw #2
  40865c:	ldr	w10, [x9, #8]
  408660:	mov	w0, wzr
  408664:	stp	x29, x30, [sp, #64]
  408668:	add	x29, sp, #0x40
  40866c:	lsr	w11, w10, w1
  408670:	mvn	w11, w11
  408674:	and	w11, w11, #0x1
  408678:	lsl	w11, w11, w1
  40867c:	eor	w10, w11, w10
  408680:	mov	x1, x8
  408684:	str	w10, [x9, #8]
  408688:	bl	408324 <__fxstatat@plt+0x6074>
  40868c:	ldp	x29, x30, [sp, #64]
  408690:	add	sp, sp, #0x50
  408694:	ret
  408698:	sub	sp, sp, #0x50
  40869c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4086a0:	add	x8, x8, #0x688
  4086a4:	ldp	q0, q1, [x8]
  4086a8:	ldr	q2, [x8, #32]
  4086ac:	ldr	x8, [x8, #48]
  4086b0:	mov	x1, x0
  4086b4:	stp	q0, q1, [sp]
  4086b8:	ldr	w9, [sp, #12]
  4086bc:	str	x8, [sp, #48]
  4086c0:	mov	x3, sp
  4086c4:	mov	x2, #0xffffffffffffffff    	// #-1
  4086c8:	orr	w8, w9, #0x4000000
  4086cc:	mov	w0, wzr
  4086d0:	stp	x29, x30, [sp, #64]
  4086d4:	add	x29, sp, #0x40
  4086d8:	str	q2, [sp, #32]
  4086dc:	str	w8, [sp, #12]
  4086e0:	bl	408324 <__fxstatat@plt+0x6074>
  4086e4:	ldp	x29, x30, [sp, #64]
  4086e8:	add	sp, sp, #0x50
  4086ec:	ret
  4086f0:	sub	sp, sp, #0x50
  4086f4:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4086f8:	add	x8, x8, #0x688
  4086fc:	ldp	q0, q1, [x8]
  408700:	ldr	q2, [x8, #32]
  408704:	ldr	x8, [x8, #48]
  408708:	mov	x2, x1
  40870c:	stp	q0, q1, [sp]
  408710:	ldr	w9, [sp, #12]
  408714:	mov	x1, x0
  408718:	str	x8, [sp, #48]
  40871c:	mov	x3, sp
  408720:	orr	w8, w9, #0x4000000
  408724:	mov	w0, wzr
  408728:	stp	x29, x30, [sp, #64]
  40872c:	add	x29, sp, #0x40
  408730:	str	q2, [sp, #32]
  408734:	str	w8, [sp, #12]
  408738:	bl	408324 <__fxstatat@plt+0x6074>
  40873c:	ldp	x29, x30, [sp, #64]
  408740:	add	sp, sp, #0x50
  408744:	ret
  408748:	sub	sp, sp, #0x80
  40874c:	movi	v0.2d, #0x0
  408750:	cmp	w1, #0xa
  408754:	stp	x29, x30, [sp, #112]
  408758:	add	x29, sp, #0x70
  40875c:	str	wzr, [sp, #48]
  408760:	stp	q0, q0, [sp, #16]
  408764:	str	q0, [sp]
  408768:	b.eq	4087b8 <__fxstatat@plt+0x6508>  // b.none
  40876c:	ldp	q0, q1, [sp]
  408770:	ldr	w9, [sp, #48]
  408774:	ldr	q2, [sp, #32]
  408778:	mov	x8, x2
  40877c:	stur	q0, [sp, #60]
  408780:	ldr	w10, [sp, #68]
  408784:	str	w1, [sp, #56]
  408788:	str	w9, [sp, #108]
  40878c:	add	x3, sp, #0x38
  408790:	orr	w9, w10, #0x4000000
  408794:	mov	x2, #0xffffffffffffffff    	// #-1
  408798:	mov	x1, x8
  40879c:	stur	q1, [sp, #76]
  4087a0:	stur	q2, [sp, #92]
  4087a4:	str	w9, [sp, #68]
  4087a8:	bl	408324 <__fxstatat@plt+0x6074>
  4087ac:	ldp	x29, x30, [sp, #112]
  4087b0:	add	sp, sp, #0x80
  4087b4:	ret
  4087b8:	bl	402020 <abort@plt>
  4087bc:	mov	x4, #0xffffffffffffffff    	// #-1
  4087c0:	b	4087c4 <__fxstatat@plt+0x6514>
  4087c4:	sub	sp, sp, #0x50
  4087c8:	adrp	x9, 41f000 <__fxstatat@plt+0x1cd50>
  4087cc:	add	x9, x9, #0x688
  4087d0:	ldp	q0, q1, [x9]
  4087d4:	ldr	x10, [x9, #48]
  4087d8:	stp	x29, x30, [sp, #64]
  4087dc:	add	x29, sp, #0x40
  4087e0:	stp	q0, q1, [sp]
  4087e4:	ldr	q0, [x9, #32]
  4087e8:	mov	w9, #0xa                   	// #10
  4087ec:	str	x10, [sp, #48]
  4087f0:	str	w9, [sp]
  4087f4:	str	q0, [sp, #32]
  4087f8:	cbz	x1, 408824 <__fxstatat@plt+0x6574>
  4087fc:	cbz	x2, 408824 <__fxstatat@plt+0x6574>
  408800:	mov	x8, x3
  408804:	stp	x1, x2, [sp, #40]
  408808:	mov	x3, sp
  40880c:	mov	x1, x8
  408810:	mov	x2, x4
  408814:	bl	408324 <__fxstatat@plt+0x6074>
  408818:	ldp	x29, x30, [sp, #64]
  40881c:	add	sp, sp, #0x50
  408820:	ret
  408824:	bl	402020 <abort@plt>
  408828:	mov	x3, x2
  40882c:	mov	x2, x1
  408830:	mov	x4, #0xffffffffffffffff    	// #-1
  408834:	mov	x1, x0
  408838:	mov	w0, wzr
  40883c:	b	4087c4 <__fxstatat@plt+0x6514>
  408840:	mov	x4, x3
  408844:	mov	x3, x2
  408848:	mov	x2, x1
  40884c:	mov	x1, x0
  408850:	mov	w0, wzr
  408854:	b	4087c4 <__fxstatat@plt+0x6514>
  408858:	adrp	x3, 41f000 <__fxstatat@plt+0x1cd50>
  40885c:	add	x3, x3, #0x558
  408860:	b	408324 <__fxstatat@plt+0x6074>
  408864:	adrp	x3, 41f000 <__fxstatat@plt+0x1cd50>
  408868:	mov	x2, x1
  40886c:	add	x3, x3, #0x558
  408870:	mov	x1, x0
  408874:	mov	w0, wzr
  408878:	b	408324 <__fxstatat@plt+0x6074>
  40887c:	adrp	x3, 41f000 <__fxstatat@plt+0x1cd50>
  408880:	add	x3, x3, #0x558
  408884:	mov	x2, #0xffffffffffffffff    	// #-1
  408888:	b	408324 <__fxstatat@plt+0x6074>
  40888c:	adrp	x3, 41f000 <__fxstatat@plt+0x1cd50>
  408890:	add	x3, x3, #0x558
  408894:	mov	x2, #0xffffffffffffffff    	// #-1
  408898:	mov	x1, x0
  40889c:	mov	w0, wzr
  4088a0:	b	408324 <__fxstatat@plt+0x6074>
  4088a4:	stp	x29, x30, [sp, #-32]!
  4088a8:	stp	x20, x19, [sp, #16]
  4088ac:	mov	x20, x0
  4088b0:	mov	w19, w1
  4088b4:	mov	w2, #0x5                   	// #5
  4088b8:	mov	x0, xzr
  4088bc:	mov	x1, x20
  4088c0:	mov	x29, sp
  4088c4:	bl	4021e0 <dcgettext@plt>
  4088c8:	cmp	x0, x20
  4088cc:	b.ne	4089b0 <__fxstatat@plt+0x6700>  // b.any
  4088d0:	bl	40a9bc <__fxstatat@plt+0x870c>
  4088d4:	ldrb	w8, [x0]
  4088d8:	and	w8, w8, #0xffffffdf
  4088dc:	cmp	w8, #0x47
  4088e0:	b.eq	408944 <__fxstatat@plt+0x6694>  // b.none
  4088e4:	cmp	w8, #0x55
  4088e8:	b.ne	408998 <__fxstatat@plt+0x66e8>  // b.any
  4088ec:	ldrb	w8, [x0, #1]
  4088f0:	and	w8, w8, #0xffffffdf
  4088f4:	cmp	w8, #0x54
  4088f8:	b.ne	408998 <__fxstatat@plt+0x66e8>  // b.any
  4088fc:	ldrb	w8, [x0, #2]
  408900:	and	w8, w8, #0xffffffdf
  408904:	cmp	w8, #0x46
  408908:	b.ne	408998 <__fxstatat@plt+0x66e8>  // b.any
  40890c:	ldrb	w8, [x0, #3]
  408910:	cmp	w8, #0x2d
  408914:	b.ne	408998 <__fxstatat@plt+0x66e8>  // b.any
  408918:	ldrb	w8, [x0, #4]
  40891c:	cmp	w8, #0x38
  408920:	b.ne	408998 <__fxstatat@plt+0x66e8>  // b.any
  408924:	ldrb	w8, [x0, #5]
  408928:	cbnz	w8, 408998 <__fxstatat@plt+0x66e8>
  40892c:	ldrb	w8, [x20]
  408930:	adrp	x9, 40d000 <__fxstatat@plt+0xad50>
  408934:	adrp	x10, 40d000 <__fxstatat@plt+0xad50>
  408938:	add	x9, x9, #0xac2
  40893c:	add	x10, x10, #0xabe
  408940:	b	4089d0 <__fxstatat@plt+0x6720>
  408944:	ldrb	w8, [x0, #1]
  408948:	and	w8, w8, #0xffffffdf
  40894c:	cmp	w8, #0x42
  408950:	b.ne	408998 <__fxstatat@plt+0x66e8>  // b.any
  408954:	ldrb	w8, [x0, #2]
  408958:	cmp	w8, #0x31
  40895c:	b.ne	408998 <__fxstatat@plt+0x66e8>  // b.any
  408960:	ldrb	w8, [x0, #3]
  408964:	cmp	w8, #0x38
  408968:	b.ne	408998 <__fxstatat@plt+0x66e8>  // b.any
  40896c:	ldrb	w8, [x0, #4]
  408970:	cmp	w8, #0x30
  408974:	b.ne	408998 <__fxstatat@plt+0x66e8>  // b.any
  408978:	ldrb	w8, [x0, #5]
  40897c:	cmp	w8, #0x33
  408980:	b.ne	408998 <__fxstatat@plt+0x66e8>  // b.any
  408984:	ldrb	w8, [x0, #6]
  408988:	cmp	w8, #0x30
  40898c:	b.ne	408998 <__fxstatat@plt+0x66e8>  // b.any
  408990:	ldrb	w8, [x0, #7]
  408994:	cbz	w8, 4089bc <__fxstatat@plt+0x670c>
  408998:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  40899c:	adrp	x9, 40d000 <__fxstatat@plt+0xad50>
  4089a0:	add	x8, x8, #0xf5e
  4089a4:	add	x9, x9, #0x4b3
  4089a8:	cmp	w19, #0x9
  4089ac:	csel	x0, x9, x8, eq  // eq = none
  4089b0:	ldp	x20, x19, [sp, #16]
  4089b4:	ldp	x29, x30, [sp], #32
  4089b8:	ret
  4089bc:	ldrb	w8, [x20]
  4089c0:	adrp	x9, 40d000 <__fxstatat@plt+0xad50>
  4089c4:	adrp	x10, 40d000 <__fxstatat@plt+0xad50>
  4089c8:	add	x9, x9, #0xaca
  4089cc:	add	x10, x10, #0xac6
  4089d0:	cmp	w8, #0x60
  4089d4:	csel	x0, x10, x9, eq  // eq = none
  4089d8:	b	4089b0 <__fxstatat@plt+0x6700>
  4089dc:	mov	x8, x0
  4089e0:	mov	w0, #0xffffff9c            	// #-100
  4089e4:	mov	w2, #0xffffff9c            	// #-100
  4089e8:	mov	x3, x1
  4089ec:	mov	x1, x8
  4089f0:	b	4089f4 <__fxstatat@plt+0x6744>
  4089f4:	sub	sp, sp, #0x150
  4089f8:	stp	x22, x21, [sp, #304]
  4089fc:	mov	w21, w0
  408a00:	mov	x0, x1
  408a04:	stp	x29, x30, [sp, #256]
  408a08:	stp	x28, x25, [sp, #272]
  408a0c:	stp	x24, x23, [sp, #288]
  408a10:	stp	x20, x19, [sp, #320]
  408a14:	add	x29, sp, #0x100
  408a18:	mov	x20, x3
  408a1c:	mov	w19, w2
  408a20:	mov	x22, x1
  408a24:	bl	405380 <__fxstatat@plt+0x30d0>
  408a28:	mov	x23, x0
  408a2c:	mov	x0, x20
  408a30:	bl	405380 <__fxstatat@plt+0x30d0>
  408a34:	mov	x24, x0
  408a38:	mov	x0, x23
  408a3c:	bl	4053c8 <__fxstatat@plt+0x3118>
  408a40:	mov	x25, x0
  408a44:	mov	x0, x24
  408a48:	bl	4053c8 <__fxstatat@plt+0x3118>
  408a4c:	cmp	x25, x0
  408a50:	b.ne	408a68 <__fxstatat@plt+0x67b8>  // b.any
  408a54:	mov	x0, x23
  408a58:	mov	x1, x24
  408a5c:	mov	x2, x25
  408a60:	bl	401fb0 <bcmp@plt>
  408a64:	cbz	w0, 408a8c <__fxstatat@plt+0x67dc>
  408a68:	mov	w19, wzr
  408a6c:	mov	w0, w19
  408a70:	ldp	x20, x19, [sp, #320]
  408a74:	ldp	x22, x21, [sp, #304]
  408a78:	ldp	x24, x23, [sp, #288]
  408a7c:	ldp	x28, x25, [sp, #272]
  408a80:	ldp	x29, x30, [sp, #256]
  408a84:	add	sp, sp, #0x150
  408a88:	ret
  408a8c:	mov	x0, x22
  408a90:	bl	4052a0 <__fxstatat@plt+0x2ff0>
  408a94:	mov	x22, x0
  408a98:	add	x2, sp, #0x80
  408a9c:	mov	w3, #0x100                 	// #256
  408aa0:	mov	w0, w21
  408aa4:	mov	x1, x22
  408aa8:	bl	40c528 <__fxstatat@plt+0xa278>
  408aac:	cbz	w0, 408acc <__fxstatat@plt+0x681c>
  408ab0:	bl	402260 <__errno_location@plt>
  408ab4:	ldr	w1, [x0]
  408ab8:	adrp	x2, 40e000 <__fxstatat@plt+0xbd50>
  408abc:	add	x2, x2, #0xdc
  408ac0:	mov	w0, #0x1                   	// #1
  408ac4:	mov	x3, x22
  408ac8:	bl	401dc0 <error@plt>
  408acc:	mov	x0, x22
  408ad0:	bl	4020f0 <free@plt>
  408ad4:	mov	x0, x20
  408ad8:	bl	4052a0 <__fxstatat@plt+0x2ff0>
  408adc:	mov	x20, x0
  408ae0:	mov	x2, sp
  408ae4:	mov	w3, #0x100                 	// #256
  408ae8:	mov	w0, w19
  408aec:	mov	x1, x20
  408af0:	bl	40c528 <__fxstatat@plt+0xa278>
  408af4:	cbz	w0, 408b14 <__fxstatat@plt+0x6864>
  408af8:	bl	402260 <__errno_location@plt>
  408afc:	ldr	w1, [x0]
  408b00:	adrp	x2, 40e000 <__fxstatat@plt+0xbd50>
  408b04:	add	x2, x2, #0xdc
  408b08:	mov	w0, #0x1                   	// #1
  408b0c:	mov	x3, x20
  408b10:	bl	401dc0 <error@plt>
  408b14:	ldp	x11, x8, [sp]
  408b18:	ldp	x10, x9, [sp, #128]
  408b1c:	mov	x0, x20
  408b20:	cmp	x9, x8
  408b24:	cset	w8, eq  // eq = none
  408b28:	cmp	x10, x11
  408b2c:	cset	w9, eq  // eq = none
  408b30:	and	w19, w8, w9
  408b34:	bl	4020f0 <free@plt>
  408b38:	b	408a6c <__fxstatat@plt+0x67bc>
  408b3c:	stp	x29, x30, [sp, #-32]!
  408b40:	str	x19, [sp, #16]
  408b44:	mov	x19, x0
  408b48:	str	xzr, [x0, #8]
  408b4c:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  408b50:	add	x0, x0, #0x748
  408b54:	mov	w1, #0x80000               	// #524288
  408b58:	mov	x29, sp
  408b5c:	bl	40a88c <__fxstatat@plt+0x85dc>
  408b60:	str	w0, [x19]
  408b64:	tbnz	w0, #31, 408b70 <__fxstatat@plt+0x68c0>
  408b68:	mov	w0, wzr
  408b6c:	b	408b88 <__fxstatat@plt+0x68d8>
  408b70:	mov	x0, xzr
  408b74:	mov	x1, xzr
  408b78:	bl	401d60 <getcwd@plt>
  408b7c:	cmp	x0, #0x0
  408b80:	str	x0, [x19, #8]
  408b84:	csetm	w0, eq  // eq = none
  408b88:	ldr	x19, [sp, #16]
  408b8c:	ldp	x29, x30, [sp], #32
  408b90:	ret
  408b94:	mov	x8, x0
  408b98:	ldr	w0, [x0]
  408b9c:	tbnz	w0, #31, 408ba4 <__fxstatat@plt+0x68f4>
  408ba0:	b	401dd0 <fchdir@plt>
  408ba4:	ldr	x0, [x8, #8]
  408ba8:	b	409800 <__fxstatat@plt+0x7550>
  408bac:	stp	x29, x30, [sp, #-32]!
  408bb0:	str	x19, [sp, #16]
  408bb4:	mov	x19, x0
  408bb8:	ldr	w0, [x0]
  408bbc:	mov	x29, sp
  408bc0:	tbnz	w0, #31, 408bc8 <__fxstatat@plt+0x6918>
  408bc4:	bl	401fe0 <close@plt>
  408bc8:	ldr	x0, [x19, #8]
  408bcc:	ldr	x19, [sp, #16]
  408bd0:	ldp	x29, x30, [sp], #32
  408bd4:	b	4020f0 <free@plt>
  408bd8:	sub	sp, sp, #0x50
  408bdc:	str	x21, [sp, #48]
  408be0:	stp	x20, x19, [sp, #64]
  408be4:	mov	x21, x5
  408be8:	mov	x20, x4
  408bec:	mov	x5, x3
  408bf0:	mov	x4, x2
  408bf4:	mov	x19, x0
  408bf8:	stp	x29, x30, [sp, #32]
  408bfc:	add	x29, sp, #0x20
  408c00:	cbz	x1, 408c20 <__fxstatat@plt+0x6970>
  408c04:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  408c08:	mov	x3, x1
  408c0c:	add	x2, x2, #0xad7
  408c10:	mov	w1, #0x1                   	// #1
  408c14:	mov	x0, x19
  408c18:	bl	402090 <__fprintf_chk@plt>
  408c1c:	b	408c3c <__fxstatat@plt+0x698c>
  408c20:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  408c24:	add	x2, x2, #0xae3
  408c28:	mov	w1, #0x1                   	// #1
  408c2c:	mov	x0, x19
  408c30:	mov	x3, x4
  408c34:	mov	x4, x5
  408c38:	bl	402090 <__fprintf_chk@plt>
  408c3c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408c40:	add	x1, x1, #0xaea
  408c44:	mov	w2, #0x5                   	// #5
  408c48:	mov	x0, xzr
  408c4c:	bl	4021e0 <dcgettext@plt>
  408c50:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  408c54:	mov	x3, x0
  408c58:	add	x2, x2, #0xdb5
  408c5c:	mov	w1, #0x1                   	// #1
  408c60:	mov	w4, #0x7e3                 	// #2019
  408c64:	mov	x0, x19
  408c68:	bl	402090 <__fprintf_chk@plt>
  408c6c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408c70:	add	x1, x1, #0xaee
  408c74:	mov	w2, #0x5                   	// #5
  408c78:	mov	x0, xzr
  408c7c:	bl	4021e0 <dcgettext@plt>
  408c80:	mov	x1, x19
  408c84:	bl	402200 <fputs_unlocked@plt>
  408c88:	cmp	x21, #0x9
  408c8c:	b.hi	408ce0 <__fxstatat@plt+0x6a30>  // b.pmore
  408c90:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  408c94:	add	x8, x8, #0xacd
  408c98:	adr	x9, 408ca8 <__fxstatat@plt+0x69f8>
  408c9c:	ldrb	w10, [x8, x21]
  408ca0:	add	x9, x9, x10, lsl #2
  408ca4:	br	x9
  408ca8:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408cac:	add	x1, x1, #0xbba
  408cb0:	mov	w2, #0x5                   	// #5
  408cb4:	mov	x0, xzr
  408cb8:	bl	4021e0 <dcgettext@plt>
  408cbc:	ldr	x3, [x20]
  408cc0:	mov	x2, x0
  408cc4:	mov	x0, x19
  408cc8:	ldp	x20, x19, [sp, #64]
  408ccc:	ldr	x21, [sp, #48]
  408cd0:	ldp	x29, x30, [sp, #32]
  408cd4:	mov	w1, #0x1                   	// #1
  408cd8:	add	sp, sp, #0x50
  408cdc:	b	402090 <__fprintf_chk@plt>
  408ce0:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408ce4:	add	x1, x1, #0xcf9
  408ce8:	b	408e44 <__fxstatat@plt+0x6b94>
  408cec:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408cf0:	add	x1, x1, #0xbca
  408cf4:	mov	w2, #0x5                   	// #5
  408cf8:	mov	x0, xzr
  408cfc:	bl	4021e0 <dcgettext@plt>
  408d00:	ldp	x3, x4, [x20]
  408d04:	mov	x2, x0
  408d08:	mov	x0, x19
  408d0c:	ldp	x20, x19, [sp, #64]
  408d10:	ldr	x21, [sp, #48]
  408d14:	ldp	x29, x30, [sp, #32]
  408d18:	mov	w1, #0x1                   	// #1
  408d1c:	add	sp, sp, #0x50
  408d20:	b	402090 <__fprintf_chk@plt>
  408d24:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408d28:	add	x1, x1, #0xbe1
  408d2c:	mov	w2, #0x5                   	// #5
  408d30:	mov	x0, xzr
  408d34:	bl	4021e0 <dcgettext@plt>
  408d38:	ldp	x3, x4, [x20]
  408d3c:	ldr	x5, [x20, #16]
  408d40:	mov	x2, x0
  408d44:	mov	x0, x19
  408d48:	ldp	x20, x19, [sp, #64]
  408d4c:	ldr	x21, [sp, #48]
  408d50:	ldp	x29, x30, [sp, #32]
  408d54:	mov	w1, #0x1                   	// #1
  408d58:	add	sp, sp, #0x50
  408d5c:	b	402090 <__fprintf_chk@plt>
  408d60:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408d64:	add	x1, x1, #0xbfd
  408d68:	mov	w2, #0x5                   	// #5
  408d6c:	mov	x0, xzr
  408d70:	bl	4021e0 <dcgettext@plt>
  408d74:	ldp	x3, x4, [x20]
  408d78:	ldp	x5, x6, [x20, #16]
  408d7c:	mov	x2, x0
  408d80:	mov	x0, x19
  408d84:	ldp	x20, x19, [sp, #64]
  408d88:	ldr	x21, [sp, #48]
  408d8c:	ldp	x29, x30, [sp, #32]
  408d90:	mov	w1, #0x1                   	// #1
  408d94:	add	sp, sp, #0x50
  408d98:	b	402090 <__fprintf_chk@plt>
  408d9c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408da0:	add	x1, x1, #0xc1d
  408da4:	mov	w2, #0x5                   	// #5
  408da8:	mov	x0, xzr
  408dac:	bl	4021e0 <dcgettext@plt>
  408db0:	ldp	x3, x4, [x20]
  408db4:	ldp	x5, x6, [x20, #16]
  408db8:	ldr	x7, [x20, #32]
  408dbc:	mov	x2, x0
  408dc0:	mov	x0, x19
  408dc4:	ldp	x20, x19, [sp, #64]
  408dc8:	ldr	x21, [sp, #48]
  408dcc:	ldp	x29, x30, [sp, #32]
  408dd0:	mov	w1, #0x1                   	// #1
  408dd4:	add	sp, sp, #0x50
  408dd8:	b	402090 <__fprintf_chk@plt>
  408ddc:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408de0:	add	x1, x1, #0xc41
  408de4:	mov	w2, #0x5                   	// #5
  408de8:	mov	x0, xzr
  408dec:	bl	4021e0 <dcgettext@plt>
  408df0:	ldp	x3, x4, [x20]
  408df4:	ldp	x5, x6, [x20, #16]
  408df8:	ldp	x7, x8, [x20, #32]
  408dfc:	mov	x2, x0
  408e00:	b	408e30 <__fxstatat@plt+0x6b80>
  408e04:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408e08:	add	x1, x1, #0xc69
  408e0c:	mov	w2, #0x5                   	// #5
  408e10:	mov	x0, xzr
  408e14:	bl	4021e0 <dcgettext@plt>
  408e18:	ldr	x9, [x20, #48]
  408e1c:	ldp	x3, x4, [x20]
  408e20:	ldp	x5, x6, [x20, #16]
  408e24:	ldp	x7, x8, [x20, #32]
  408e28:	mov	x2, x0
  408e2c:	str	x9, [sp, #8]
  408e30:	mov	w1, #0x1                   	// #1
  408e34:	str	x8, [sp]
  408e38:	b	408ea8 <__fxstatat@plt+0x6bf8>
  408e3c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408e40:	add	x1, x1, #0xcc5
  408e44:	mov	w2, #0x5                   	// #5
  408e48:	mov	x0, xzr
  408e4c:	bl	4021e0 <dcgettext@plt>
  408e50:	ldp	x8, x9, [x20, #56]
  408e54:	ldp	x3, x4, [x20]
  408e58:	ldp	x5, x6, [x20, #16]
  408e5c:	ldr	x7, [x20, #32]
  408e60:	ldur	q0, [x20, #40]
  408e64:	mov	x2, x0
  408e68:	str	x9, [sp, #24]
  408e6c:	b	408e9c <__fxstatat@plt+0x6bec>
  408e70:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408e74:	add	x1, x1, #0xc95
  408e78:	mov	w2, #0x5                   	// #5
  408e7c:	mov	x0, xzr
  408e80:	bl	4021e0 <dcgettext@plt>
  408e84:	ldp	x3, x4, [x20]
  408e88:	ldp	x5, x6, [x20, #16]
  408e8c:	ldr	x7, [x20, #32]
  408e90:	ldur	q0, [x20, #40]
  408e94:	ldr	x8, [x20, #56]
  408e98:	mov	x2, x0
  408e9c:	str	x8, [sp, #16]
  408ea0:	mov	w1, #0x1                   	// #1
  408ea4:	str	q0, [sp]
  408ea8:	mov	x0, x19
  408eac:	bl	402090 <__fprintf_chk@plt>
  408eb0:	ldp	x20, x19, [sp, #64]
  408eb4:	ldr	x21, [sp, #48]
  408eb8:	ldp	x29, x30, [sp, #32]
  408ebc:	add	sp, sp, #0x50
  408ec0:	ret
  408ec4:	mov	x8, xzr
  408ec8:	ldr	x9, [x4, x8, lsl #3]
  408ecc:	add	x8, x8, #0x1
  408ed0:	cbnz	x9, 408ec8 <__fxstatat@plt+0x6c18>
  408ed4:	sub	x5, x8, #0x1
  408ed8:	b	408bd8 <__fxstatat@plt+0x6928>
  408edc:	sub	sp, sp, #0x60
  408ee0:	stp	x29, x30, [sp, #80]
  408ee4:	ldr	w8, [x4, #24]
  408ee8:	mov	x5, xzr
  408eec:	mov	x9, sp
  408ef0:	add	x29, sp, #0x50
  408ef4:	tbz	w8, #31, 408f1c <__fxstatat@plt+0x6c6c>
  408ef8:	add	w11, w8, #0x8
  408efc:	cmn	w8, #0x8
  408f00:	str	w11, [x4, #24]
  408f04:	b.gt	408f18 <__fxstatat@plt+0x6c68>
  408f08:	ldr	x10, [x4, #8]
  408f0c:	add	x10, x10, w8, sxtw
  408f10:	mov	w8, w11
  408f14:	b	408f28 <__fxstatat@plt+0x6c78>
  408f18:	mov	w8, w11
  408f1c:	ldr	x10, [x4]
  408f20:	add	x11, x10, #0x8
  408f24:	str	x11, [x4]
  408f28:	ldr	x10, [x10]
  408f2c:	str	x10, [x9, x5, lsl #3]
  408f30:	cbz	x10, 408f40 <__fxstatat@plt+0x6c90>
  408f34:	add	x5, x5, #0x1
  408f38:	cmp	x5, #0xa
  408f3c:	b.ne	408ef4 <__fxstatat@plt+0x6c44>  // b.any
  408f40:	mov	x4, sp
  408f44:	bl	408bd8 <__fxstatat@plt+0x6928>
  408f48:	ldp	x29, x30, [sp, #80]
  408f4c:	add	sp, sp, #0x60
  408f50:	ret
  408f54:	sub	sp, sp, #0xf0
  408f58:	stp	x29, x30, [sp, #224]
  408f5c:	add	x29, sp, #0xe0
  408f60:	mov	x8, #0xffffffffffffffe0    	// #-32
  408f64:	mov	x9, sp
  408f68:	sub	x10, x29, #0x60
  408f6c:	movk	x8, #0xff80, lsl #32
  408f70:	add	x11, x29, #0x10
  408f74:	add	x9, x9, #0x80
  408f78:	add	x10, x10, #0x20
  408f7c:	stp	x9, x8, [x29, #-16]
  408f80:	stp	x11, x10, [x29, #-32]
  408f84:	stp	x4, x5, [x29, #-96]
  408f88:	stp	x6, x7, [x29, #-80]
  408f8c:	stp	q0, q1, [sp]
  408f90:	ldp	q0, q1, [x29, #-32]
  408f94:	sub	x4, x29, #0x40
  408f98:	stp	q2, q3, [sp, #32]
  408f9c:	stp	q4, q5, [sp, #64]
  408fa0:	stp	q6, q7, [sp, #96]
  408fa4:	stp	q0, q1, [x29, #-64]
  408fa8:	bl	408edc <__fxstatat@plt+0x6c2c>
  408fac:	ldp	x29, x30, [sp, #224]
  408fb0:	add	sp, sp, #0xf0
  408fb4:	ret
  408fb8:	stp	x29, x30, [sp, #-16]!
  408fbc:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408fc0:	add	x1, x1, #0xd35
  408fc4:	mov	w2, #0x5                   	// #5
  408fc8:	mov	x0, xzr
  408fcc:	mov	x29, sp
  408fd0:	bl	4021e0 <dcgettext@plt>
  408fd4:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  408fd8:	mov	x1, x0
  408fdc:	add	x2, x2, #0xd4a
  408fe0:	mov	w0, #0x1                   	// #1
  408fe4:	bl	401f50 <__printf_chk@plt>
  408fe8:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408fec:	add	x1, x1, #0xd60
  408ff0:	mov	w2, #0x5                   	// #5
  408ff4:	mov	x0, xzr
  408ff8:	bl	4021e0 <dcgettext@plt>
  408ffc:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  409000:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  409004:	mov	x1, x0
  409008:	add	x2, x2, #0xf95
  40900c:	add	x3, x3, #0x2e5
  409010:	mov	w0, #0x1                   	// #1
  409014:	bl	401f50 <__printf_chk@plt>
  409018:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40901c:	add	x1, x1, #0xd74
  409020:	mov	w2, #0x5                   	// #5
  409024:	mov	x0, xzr
  409028:	bl	4021e0 <dcgettext@plt>
  40902c:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  409030:	ldr	x1, [x8, #1472]
  409034:	ldp	x29, x30, [sp], #16
  409038:	b	402200 <fputs_unlocked@plt>
  40903c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409040:	udiv	x8, x8, x1
  409044:	cmp	x8, x0
  409048:	b.cc	409054 <__fxstatat@plt+0x6da4>  // b.lo, b.ul, b.last
  40904c:	mul	x0, x1, x0
  409050:	b	409060 <__fxstatat@plt+0x6db0>
  409054:	stp	x29, x30, [sp, #-16]!
  409058:	mov	x29, sp
  40905c:	bl	40929c <__fxstatat@plt+0x6fec>
  409060:	stp	x29, x30, [sp, #-32]!
  409064:	str	x19, [sp, #16]
  409068:	mov	x29, sp
  40906c:	mov	x19, x0
  409070:	bl	401ed0 <malloc@plt>
  409074:	cbz	x19, 40907c <__fxstatat@plt+0x6dcc>
  409078:	cbz	x0, 409088 <__fxstatat@plt+0x6dd8>
  40907c:	ldr	x19, [sp, #16]
  409080:	ldp	x29, x30, [sp], #32
  409084:	ret
  409088:	bl	40929c <__fxstatat@plt+0x6fec>
  40908c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409090:	udiv	x8, x8, x2
  409094:	cmp	x8, x1
  409098:	b.cc	4090a4 <__fxstatat@plt+0x6df4>  // b.lo, b.ul, b.last
  40909c:	mul	x1, x2, x1
  4090a0:	b	4090b0 <__fxstatat@plt+0x6e00>
  4090a4:	stp	x29, x30, [sp, #-16]!
  4090a8:	mov	x29, sp
  4090ac:	bl	40929c <__fxstatat@plt+0x6fec>
  4090b0:	stp	x29, x30, [sp, #-32]!
  4090b4:	str	x19, [sp, #16]
  4090b8:	mov	x19, x1
  4090bc:	mov	x29, sp
  4090c0:	cbz	x0, 4090d4 <__fxstatat@plt+0x6e24>
  4090c4:	cbnz	x19, 4090d4 <__fxstatat@plt+0x6e24>
  4090c8:	bl	4020f0 <free@plt>
  4090cc:	mov	x0, xzr
  4090d0:	b	4090e4 <__fxstatat@plt+0x6e34>
  4090d4:	mov	x1, x19
  4090d8:	bl	401fc0 <realloc@plt>
  4090dc:	cbz	x19, 4090e4 <__fxstatat@plt+0x6e34>
  4090e0:	cbz	x0, 4090f0 <__fxstatat@plt+0x6e40>
  4090e4:	ldr	x19, [sp, #16]
  4090e8:	ldp	x29, x30, [sp], #32
  4090ec:	ret
  4090f0:	bl	40929c <__fxstatat@plt+0x6fec>
  4090f4:	stp	x29, x30, [sp, #-16]!
  4090f8:	ldr	x9, [x1]
  4090fc:	mov	x29, sp
  409100:	cbz	x0, 409124 <__fxstatat@plt+0x6e74>
  409104:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  409108:	movk	x8, #0x5554
  40910c:	udiv	x8, x8, x2
  409110:	cmp	x8, x9
  409114:	b.ls	40915c <__fxstatat@plt+0x6eac>  // b.plast
  409118:	add	x8, x9, x9, lsr #1
  40911c:	add	x9, x8, #0x1
  409120:	b	409148 <__fxstatat@plt+0x6e98>
  409124:	cbnz	x9, 409138 <__fxstatat@plt+0x6e88>
  409128:	mov	w8, #0x80                  	// #128
  40912c:	udiv	x8, x8, x2
  409130:	cmp	x2, #0x80
  409134:	cinc	x9, x8, hi  // hi = pmore
  409138:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40913c:	udiv	x8, x8, x2
  409140:	cmp	x8, x9
  409144:	b.cc	40915c <__fxstatat@plt+0x6eac>  // b.lo, b.ul, b.last
  409148:	mul	x8, x9, x2
  40914c:	str	x9, [x1]
  409150:	mov	x1, x8
  409154:	ldp	x29, x30, [sp], #16
  409158:	b	4090b0 <__fxstatat@plt+0x6e00>
  40915c:	bl	40929c <__fxstatat@plt+0x6fec>
  409160:	b	409060 <__fxstatat@plt+0x6db0>
  409164:	stp	x29, x30, [sp, #-16]!
  409168:	ldr	x8, [x1]
  40916c:	mov	x29, sp
  409170:	cbz	x0, 409190 <__fxstatat@plt+0x6ee0>
  409174:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  409178:	movk	x9, #0x5554
  40917c:	cmp	x8, x9
  409180:	b.cs	409198 <__fxstatat@plt+0x6ee8>  // b.hs, b.nlast
  409184:	add	x8, x8, x8, lsr #1
  409188:	add	x8, x8, #0x1
  40918c:	b	4091a0 <__fxstatat@plt+0x6ef0>
  409190:	cbz	x8, 40919c <__fxstatat@plt+0x6eec>
  409194:	tbz	x8, #63, 4091a0 <__fxstatat@plt+0x6ef0>
  409198:	bl	40929c <__fxstatat@plt+0x6fec>
  40919c:	mov	w8, #0x80                  	// #128
  4091a0:	str	x8, [x1]
  4091a4:	mov	x1, x8
  4091a8:	ldp	x29, x30, [sp], #16
  4091ac:	b	4090b0 <__fxstatat@plt+0x6e00>
  4091b0:	stp	x29, x30, [sp, #-32]!
  4091b4:	stp	x20, x19, [sp, #16]
  4091b8:	mov	x29, sp
  4091bc:	mov	x19, x0
  4091c0:	bl	409060 <__fxstatat@plt+0x6db0>
  4091c4:	mov	w1, wzr
  4091c8:	mov	x2, x19
  4091cc:	mov	x20, x0
  4091d0:	bl	401f60 <memset@plt>
  4091d4:	mov	x0, x20
  4091d8:	ldp	x20, x19, [sp, #16]
  4091dc:	ldp	x29, x30, [sp], #32
  4091e0:	ret
  4091e4:	stp	x29, x30, [sp, #-16]!
  4091e8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4091ec:	udiv	x8, x8, x1
  4091f0:	cmp	x8, x0
  4091f4:	mov	x29, sp
  4091f8:	b.cc	40920c <__fxstatat@plt+0x6f5c>  // b.lo, b.ul, b.last
  4091fc:	bl	4097b4 <__fxstatat@plt+0x7504>
  409200:	cbz	x0, 40920c <__fxstatat@plt+0x6f5c>
  409204:	ldp	x29, x30, [sp], #16
  409208:	ret
  40920c:	bl	40929c <__fxstatat@plt+0x6fec>
  409210:	stp	x29, x30, [sp, #-48]!
  409214:	stp	x20, x19, [sp, #32]
  409218:	mov	x20, x0
  40921c:	mov	x0, x1
  409220:	str	x21, [sp, #16]
  409224:	mov	x29, sp
  409228:	mov	x19, x1
  40922c:	bl	409060 <__fxstatat@plt+0x6db0>
  409230:	mov	x1, x20
  409234:	mov	x2, x19
  409238:	mov	x21, x0
  40923c:	bl	401d30 <memcpy@plt>
  409240:	mov	x0, x21
  409244:	ldp	x20, x19, [sp, #32]
  409248:	ldr	x21, [sp, #16]
  40924c:	ldp	x29, x30, [sp], #48
  409250:	ret
  409254:	stp	x29, x30, [sp, #-48]!
  409258:	str	x21, [sp, #16]
  40925c:	stp	x20, x19, [sp, #32]
  409260:	mov	x29, sp
  409264:	mov	x19, x0
  409268:	bl	401d70 <strlen@plt>
  40926c:	add	x20, x0, #0x1
  409270:	mov	x0, x20
  409274:	bl	409060 <__fxstatat@plt+0x6db0>
  409278:	mov	x1, x19
  40927c:	mov	x2, x20
  409280:	mov	x21, x0
  409284:	bl	401d30 <memcpy@plt>
  409288:	mov	x0, x21
  40928c:	ldp	x20, x19, [sp, #32]
  409290:	ldr	x21, [sp, #16]
  409294:	ldp	x29, x30, [sp], #48
  409298:	ret
  40929c:	stp	x29, x30, [sp, #-32]!
  4092a0:	str	x19, [sp, #16]
  4092a4:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  4092a8:	ldr	w19, [x8, #1328]
  4092ac:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4092b0:	add	x1, x1, #0xde4
  4092b4:	mov	w2, #0x5                   	// #5
  4092b8:	mov	x0, xzr
  4092bc:	mov	x29, sp
  4092c0:	bl	4021e0 <dcgettext@plt>
  4092c4:	adrp	x2, 40e000 <__fxstatat@plt+0xbd50>
  4092c8:	mov	x3, x0
  4092cc:	add	x2, x2, #0xdc
  4092d0:	mov	w0, w19
  4092d4:	mov	w1, wzr
  4092d8:	bl	401dc0 <error@plt>
  4092dc:	bl	402020 <abort@plt>
  4092e0:	stp	x29, x30, [sp, #-32]!
  4092e4:	mov	x0, xzr
  4092e8:	mov	x1, xzr
  4092ec:	str	x19, [sp, #16]
  4092f0:	mov	x29, sp
  4092f4:	bl	401d60 <getcwd@plt>
  4092f8:	mov	x19, x0
  4092fc:	cbnz	x0, 409310 <__fxstatat@plt+0x7060>
  409300:	bl	402260 <__errno_location@plt>
  409304:	ldr	w8, [x0]
  409308:	cmp	w8, #0xc
  40930c:	b.eq	409320 <__fxstatat@plt+0x7070>  // b.none
  409310:	mov	x0, x19
  409314:	ldr	x19, [sp, #16]
  409318:	ldp	x29, x30, [sp], #32
  40931c:	ret
  409320:	bl	40929c <__fxstatat@plt+0x6fec>
  409324:	stp	x29, x30, [sp, #-16]!
  409328:	adrp	x8, 41f000 <__fxstatat@plt+0x1cd50>
  40932c:	ldr	w5, [x8, #1328]
  409330:	mov	x29, sp
  409334:	bl	40933c <__fxstatat@plt+0x708c>
  409338:	bl	402020 <abort@plt>
  40933c:	sub	sp, sp, #0x40
  409340:	sub	w9, w0, #0x1
  409344:	cmp	w9, #0x4
  409348:	stp	x29, x30, [sp, #16]
  40934c:	stp	x22, x21, [sp, #32]
  409350:	stp	x20, x19, [sp, #48]
  409354:	add	x29, sp, #0x10
  409358:	b.cs	4093e4 <__fxstatat@plt+0x7134>  // b.hs, b.nlast
  40935c:	adrp	x10, 40d000 <__fxstatat@plt+0xad50>
  409360:	add	x10, x10, #0xe58
  409364:	mov	w8, w1
  409368:	ldr	x1, [x10, w9, sxtw #3]
  40936c:	mov	w20, w5
  409370:	mov	x19, x4
  409374:	sxtw	x9, w8
  409378:	tbnz	w8, #31, 409390 <__fxstatat@plt+0x70e0>
  40937c:	lsl	x8, x9, #5
  409380:	ldr	x21, [x3, x8]
  409384:	adrp	x22, 40d000 <__fxstatat@plt+0xad50>
  409388:	add	x22, x22, #0xdf5
  40938c:	b	4093a8 <__fxstatat@plt+0x70f8>
  409390:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  409394:	add	x8, x8, #0xdf5
  409398:	sub	x21, x29, #0x4
  40939c:	sturb	w2, [x29, #-4]
  4093a0:	sub	x22, x8, x9
  4093a4:	sturb	wzr, [x29, #-3]
  4093a8:	mov	w2, #0x5                   	// #5
  4093ac:	mov	x0, xzr
  4093b0:	bl	4021e0 <dcgettext@plt>
  4093b4:	mov	x2, x0
  4093b8:	mov	w0, w20
  4093bc:	mov	w1, wzr
  4093c0:	mov	x3, x22
  4093c4:	mov	x4, x21
  4093c8:	mov	x5, x19
  4093cc:	bl	401dc0 <error@plt>
  4093d0:	ldp	x20, x19, [sp, #48]
  4093d4:	ldp	x22, x21, [sp, #32]
  4093d8:	ldp	x29, x30, [sp, #16]
  4093dc:	add	sp, sp, #0x40
  4093e0:	ret
  4093e4:	bl	402020 <abort@plt>
  4093e8:	stp	x29, x30, [sp, #-80]!
  4093ec:	cmp	w2, #0x25
  4093f0:	str	x25, [sp, #16]
  4093f4:	stp	x24, x23, [sp, #32]
  4093f8:	stp	x22, x21, [sp, #48]
  4093fc:	stp	x20, x19, [sp, #64]
  409400:	mov	x29, sp
  409404:	b.cs	409794 <__fxstatat@plt+0x74e4>  // b.hs, b.nlast
  409408:	mov	x23, x4
  40940c:	mov	x19, x3
  409410:	mov	w22, w2
  409414:	mov	x21, x1
  409418:	mov	x20, x0
  40941c:	bl	402260 <__errno_location@plt>
  409420:	mov	x24, x0
  409424:	str	wzr, [x0]
  409428:	bl	4020b0 <__ctype_b_loc@plt>
  40942c:	ldr	x8, [x0]
  409430:	mov	x10, x20
  409434:	ldrb	w9, [x10], #1
  409438:	ldrh	w11, [x8, x9, lsl #1]
  40943c:	tbnz	w11, #13, 409434 <__fxstatat@plt+0x7184>
  409440:	cmp	x21, #0x0
  409444:	add	x8, x29, #0x18
  409448:	csel	x21, x8, x21, eq  // eq = none
  40944c:	cmp	w9, #0x2d
  409450:	b.ne	40945c <__fxstatat@plt+0x71ac>  // b.any
  409454:	mov	w20, #0x4                   	// #4
  409458:	b	409778 <__fxstatat@plt+0x74c8>
  40945c:	mov	x0, x20
  409460:	mov	x1, x21
  409464:	mov	w2, w22
  409468:	bl	402010 <strtoumax@plt>
  40946c:	ldr	x25, [x21]
  409470:	cmp	x25, x20
  409474:	b.eq	409498 <__fxstatat@plt+0x71e8>  // b.none
  409478:	ldr	w20, [x24]
  40947c:	mov	x22, x0
  409480:	cbz	w20, 409490 <__fxstatat@plt+0x71e0>
  409484:	cmp	w20, #0x22
  409488:	b.ne	409454 <__fxstatat@plt+0x71a4>  // b.any
  40948c:	mov	w20, #0x1                   	// #1
  409490:	cbnz	x23, 4094b8 <__fxstatat@plt+0x7208>
  409494:	b	409774 <__fxstatat@plt+0x74c4>
  409498:	cbz	x23, 409454 <__fxstatat@plt+0x71a4>
  40949c:	ldrb	w1, [x20]
  4094a0:	cbz	w1, 409454 <__fxstatat@plt+0x71a4>
  4094a4:	mov	x0, x23
  4094a8:	bl	402140 <strchr@plt>
  4094ac:	cbz	x0, 409454 <__fxstatat@plt+0x71a4>
  4094b0:	mov	w20, wzr
  4094b4:	mov	w22, #0x1                   	// #1
  4094b8:	ldrb	w24, [x25]
  4094bc:	cbz	w24, 409774 <__fxstatat@plt+0x74c4>
  4094c0:	mov	x0, x23
  4094c4:	mov	w1, w24
  4094c8:	bl	402140 <strchr@plt>
  4094cc:	cbz	x0, 4096f8 <__fxstatat@plt+0x7448>
  4094d0:	sub	w10, w24, #0x45
  4094d4:	mov	w8, #0x1                   	// #1
  4094d8:	cmp	w10, #0x2f
  4094dc:	mov	w9, #0x400                 	// #1024
  4094e0:	b.hi	409554 <__fxstatat@plt+0x72a4>  // b.pmore
  4094e4:	mov	w11, #0x1                   	// #1
  4094e8:	lsl	x10, x11, x10
  4094ec:	mov	x11, #0x8945                	// #35141
  4094f0:	movk	x11, #0x30, lsl #16
  4094f4:	movk	x11, #0x8144, lsl #32
  4094f8:	tst	x10, x11
  4094fc:	b.eq	409554 <__fxstatat@plt+0x72a4>  // b.none
  409500:	mov	w1, #0x30                  	// #48
  409504:	mov	x0, x23
  409508:	bl	402140 <strchr@plt>
  40950c:	cbz	x0, 409540 <__fxstatat@plt+0x7290>
  409510:	ldrb	w8, [x25, #1]
  409514:	cmp	w8, #0x42
  409518:	b.eq	40954c <__fxstatat@plt+0x729c>  // b.none
  40951c:	cmp	w8, #0x44
  409520:	b.eq	40954c <__fxstatat@plt+0x729c>  // b.none
  409524:	cmp	w8, #0x69
  409528:	b.ne	409540 <__fxstatat@plt+0x7290>  // b.any
  40952c:	ldrb	w8, [x25, #2]
  409530:	mov	w9, #0x3                   	// #3
  409534:	cmp	w8, #0x42
  409538:	csinc	x8, x9, xzr, eq  // eq = none
  40953c:	b	409544 <__fxstatat@plt+0x7294>
  409540:	mov	w8, #0x1                   	// #1
  409544:	mov	w9, #0x400                 	// #1024
  409548:	b	409554 <__fxstatat@plt+0x72a4>
  40954c:	mov	w8, #0x2                   	// #2
  409550:	mov	w9, #0x3e8                 	// #1000
  409554:	cmp	w24, #0x59
  409558:	b.gt	40958c <__fxstatat@plt+0x72dc>
  40955c:	sub	w10, w24, #0x42
  409560:	cmp	w10, #0xe
  409564:	b.hi	4095c8 <__fxstatat@plt+0x7318>  // b.pmore
  409568:	adrp	x11, 40d000 <__fxstatat@plt+0xad50>
  40956c:	add	x11, x11, #0xe78
  409570:	adr	x12, 409580 <__fxstatat@plt+0x72d0>
  409574:	ldrb	w13, [x11, x10]
  409578:	add	x12, x12, x13, lsl #2
  40957c:	br	x12
  409580:	cmp	xzr, x22, lsr #54
  409584:	lsl	x9, x22, #10
  409588:	b	409660 <__fxstatat@plt+0x73b0>
  40958c:	cmp	w24, #0x73
  409590:	b.gt	409604 <__fxstatat@plt+0x7354>
  409594:	sub	w10, w24, #0x62
  409598:	cmp	w10, #0xb
  40959c:	b.hi	4096c4 <__fxstatat@plt+0x7414>  // b.pmore
  4095a0:	adrp	x11, 40d000 <__fxstatat@plt+0xad50>
  4095a4:	add	x11, x11, #0xe87
  4095a8:	adr	x12, 4095bc <__fxstatat@plt+0x730c>
  4095ac:	ldrb	w13, [x11, x10]
  4095b0:	add	x12, x12, x13, lsl #2
  4095b4:	mov	w10, wzr
  4095b8:	br	x12
  4095bc:	cmp	xzr, x22, lsr #55
  4095c0:	lsl	x9, x22, #9
  4095c4:	b	409660 <__fxstatat@plt+0x73b0>
  4095c8:	cmp	w24, #0x54
  4095cc:	b.eq	409698 <__fxstatat@plt+0x73e8>  // b.none
  4095d0:	cmp	w24, #0x59
  4095d4:	b.ne	4096f8 <__fxstatat@plt+0x7448>  // b.any
  4095d8:	mov	w10, wzr
  4095dc:	mov	w11, #0xfffffff8            	// #-8
  4095e0:	umulh	x12, x9, x22
  4095e4:	cmp	xzr, x12
  4095e8:	mul	x13, x22, x9
  4095ec:	cset	w12, ne  // ne = any
  4095f0:	csinv	x22, x13, xzr, eq  // eq = none
  4095f4:	adds	w11, w11, #0x1
  4095f8:	orr	w10, w10, w12
  4095fc:	b.cc	4095e0 <__fxstatat@plt+0x7330>  // b.lo, b.ul, b.last
  409600:	b	409758 <__fxstatat@plt+0x74a8>
  409604:	cmp	w24, #0x74
  409608:	b.eq	409698 <__fxstatat@plt+0x73e8>  // b.none
  40960c:	cmp	w24, #0x77
  409610:	b.ne	4096f8 <__fxstatat@plt+0x7448>  // b.any
  409614:	cmn	x22, x22
  409618:	lsl	x9, x22, #1
  40961c:	cset	w10, cs  // cs = hs, nlast
  409620:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  409624:	b	409758 <__fxstatat@plt+0x74a8>
  409628:	mov	w10, wzr
  40962c:	mov	w11, #0xfffffffd            	// #-3
  409630:	umulh	x12, x9, x22
  409634:	cmp	xzr, x12
  409638:	mul	x13, x22, x9
  40963c:	cset	w12, ne  // ne = any
  409640:	csinv	x22, x13, xzr, eq  // eq = none
  409644:	adds	w11, w11, #0x1
  409648:	orr	w10, w10, w12
  40964c:	b.cc	409630 <__fxstatat@plt+0x7380>  // b.lo, b.ul, b.last
  409650:	b	409758 <__fxstatat@plt+0x74a8>
  409654:	umulh	x10, x9, x22
  409658:	mul	x9, x22, x9
  40965c:	cmp	xzr, x10
  409660:	cset	w10, ne  // ne = any
  409664:	csinv	x22, x9, xzr, eq  // eq = none
  409668:	b	409758 <__fxstatat@plt+0x74a8>
  40966c:	mov	w10, wzr
  409670:	mov	w11, #0xfffffffe            	// #-2
  409674:	umulh	x12, x9, x22
  409678:	cmp	xzr, x12
  40967c:	mul	x13, x22, x9
  409680:	cset	w12, ne  // ne = any
  409684:	csinv	x22, x13, xzr, eq  // eq = none
  409688:	adds	w11, w11, #0x1
  40968c:	orr	w10, w10, w12
  409690:	b.cc	409674 <__fxstatat@plt+0x73c4>  // b.lo, b.ul, b.last
  409694:	b	409758 <__fxstatat@plt+0x74a8>
  409698:	mov	w10, wzr
  40969c:	mov	w11, #0xfffffffc            	// #-4
  4096a0:	umulh	x12, x9, x22
  4096a4:	cmp	xzr, x12
  4096a8:	mul	x13, x22, x9
  4096ac:	cset	w12, ne  // ne = any
  4096b0:	csinv	x22, x13, xzr, eq  // eq = none
  4096b4:	adds	w11, w11, #0x1
  4096b8:	orr	w10, w10, w12
  4096bc:	b.cc	4096a0 <__fxstatat@plt+0x73f0>  // b.lo, b.ul, b.last
  4096c0:	b	409758 <__fxstatat@plt+0x74a8>
  4096c4:	cmp	w24, #0x5a
  4096c8:	b.ne	4096f8 <__fxstatat@plt+0x7448>  // b.any
  4096cc:	mov	w10, wzr
  4096d0:	mov	w11, #0xfffffff9            	// #-7
  4096d4:	umulh	x12, x9, x22
  4096d8:	cmp	xzr, x12
  4096dc:	mul	x13, x22, x9
  4096e0:	cset	w12, ne  // ne = any
  4096e4:	csinv	x22, x13, xzr, eq  // eq = none
  4096e8:	adds	w11, w11, #0x1
  4096ec:	orr	w10, w10, w12
  4096f0:	b.cc	4096d4 <__fxstatat@plt+0x7424>  // b.lo, b.ul, b.last
  4096f4:	b	409758 <__fxstatat@plt+0x74a8>
  4096f8:	str	x22, [x19]
  4096fc:	orr	w20, w20, #0x2
  409700:	b	409778 <__fxstatat@plt+0x74c8>
  409704:	mov	w10, wzr
  409708:	mov	w11, #0xfffffffa            	// #-6
  40970c:	umulh	x12, x9, x22
  409710:	cmp	xzr, x12
  409714:	mul	x13, x22, x9
  409718:	cset	w12, ne  // ne = any
  40971c:	csinv	x22, x13, xzr, eq  // eq = none
  409720:	adds	w11, w11, #0x1
  409724:	orr	w10, w10, w12
  409728:	b.cc	40970c <__fxstatat@plt+0x745c>  // b.lo, b.ul, b.last
  40972c:	b	409758 <__fxstatat@plt+0x74a8>
  409730:	mov	w10, wzr
  409734:	mov	w11, #0xfffffffb            	// #-5
  409738:	umulh	x12, x9, x22
  40973c:	cmp	xzr, x12
  409740:	mul	x13, x22, x9
  409744:	cset	w12, ne  // ne = any
  409748:	csinv	x22, x13, xzr, eq  // eq = none
  40974c:	adds	w11, w11, #0x1
  409750:	orr	w10, w10, w12
  409754:	b.cc	409738 <__fxstatat@plt+0x7488>  // b.lo, b.ul, b.last
  409758:	add	x9, x25, x8
  40975c:	str	x9, [x21]
  409760:	ldrb	w8, [x25, x8]
  409764:	orr	w9, w10, w20
  409768:	orr	w10, w9, #0x2
  40976c:	cmp	w8, #0x0
  409770:	csel	w20, w9, w10, eq  // eq = none
  409774:	str	x22, [x19]
  409778:	mov	w0, w20
  40977c:	ldp	x20, x19, [sp, #64]
  409780:	ldp	x22, x21, [sp, #48]
  409784:	ldp	x24, x23, [sp, #32]
  409788:	ldr	x25, [sp, #16]
  40978c:	ldp	x29, x30, [sp], #80
  409790:	ret
  409794:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  409798:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40979c:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  4097a0:	add	x0, x0, #0xe93
  4097a4:	add	x1, x1, #0xeb9
  4097a8:	add	x3, x3, #0xec9
  4097ac:	mov	w2, #0x54                  	// #84
  4097b0:	bl	402250 <__assert_fail@plt>
  4097b4:	mov	x8, x1
  4097b8:	mov	w1, #0x1                   	// #1
  4097bc:	mov	w9, #0x1                   	// #1
  4097c0:	cbz	x0, 4097f8 <__fxstatat@plt+0x7548>
  4097c4:	cbz	x8, 4097f8 <__fxstatat@plt+0x7548>
  4097c8:	umulh	x10, x8, x0
  4097cc:	mov	x1, x8
  4097d0:	mov	x9, x0
  4097d4:	cbz	x10, 4097f8 <__fxstatat@plt+0x7548>
  4097d8:	stp	x29, x30, [sp, #-16]!
  4097dc:	mov	x29, sp
  4097e0:	bl	402260 <__errno_location@plt>
  4097e4:	mov	w8, #0xc                   	// #12
  4097e8:	str	w8, [x0]
  4097ec:	mov	x0, xzr
  4097f0:	ldp	x29, x30, [sp], #16
  4097f4:	ret
  4097f8:	mov	x0, x9
  4097fc:	b	401f80 <calloc@plt>
  409800:	sub	sp, sp, #0x50
  409804:	stp	x29, x30, [sp, #16]
  409808:	stp	x24, x23, [sp, #32]
  40980c:	stp	x22, x21, [sp, #48]
  409810:	stp	x20, x19, [sp, #64]
  409814:	add	x29, sp, #0x10
  409818:	mov	x20, x0
  40981c:	bl	4020e0 <chdir@plt>
  409820:	mov	w21, w0
  409824:	cbz	w0, 4099b8 <__fxstatat@plt+0x7708>
  409828:	bl	402260 <__errno_location@plt>
  40982c:	ldr	w8, [x0]
  409830:	cmp	w8, #0x24
  409834:	b.ne	4099b8 <__fxstatat@plt+0x7708>  // b.any
  409838:	mov	x19, x0
  40983c:	mov	x0, x20
  409840:	bl	401d70 <strlen@plt>
  409844:	mov	w8, #0xffffff9c            	// #-100
  409848:	str	w8, [sp, #8]
  40984c:	cbz	x0, 409a04 <__fxstatat@plt+0x7754>
  409850:	mov	x21, x0
  409854:	cmp	x0, #0xfff
  409858:	b.ls	409a24 <__fxstatat@plt+0x7774>  // b.plast
  40985c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409860:	add	x1, x1, #0x955
  409864:	mov	x0, x20
  409868:	bl	402130 <strspn@plt>
  40986c:	mov	x22, x20
  409870:	cbz	x0, 4098e8 <__fxstatat@plt+0x7638>
  409874:	mov	x23, x0
  409878:	cmp	x0, #0x2
  40987c:	b.ne	4098d0 <__fxstatat@plt+0x7620>  // b.any
  409880:	add	x0, x20, #0x3
  409884:	sub	x2, x21, #0x3
  409888:	mov	w1, #0x2f                  	// #47
  40988c:	mov	w23, #0x2f                  	// #47
  409890:	bl	402190 <memchr@plt>
  409894:	cbz	x0, 4099ac <__fxstatat@plt+0x76fc>
  409898:	mov	x22, x0
  40989c:	strb	wzr, [x0]
  4098a0:	add	x0, sp, #0x8
  4098a4:	mov	x1, x20
  4098a8:	bl	409a84 <__fxstatat@plt+0x77d4>
  4098ac:	strb	w23, [x22]
  4098b0:	cbnz	w0, 409998 <__fxstatat@plt+0x76e8>
  4098b4:	add	x22, x22, #0x1
  4098b8:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4098bc:	add	x1, x1, #0x955
  4098c0:	mov	x0, x22
  4098c4:	bl	402130 <strspn@plt>
  4098c8:	add	x22, x22, x0
  4098cc:	b	4098e8 <__fxstatat@plt+0x7638>
  4098d0:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4098d4:	add	x1, x1, #0x955
  4098d8:	add	x0, sp, #0x8
  4098dc:	bl	409a84 <__fxstatat@plt+0x77d4>
  4098e0:	cbnz	w0, 409998 <__fxstatat@plt+0x76e8>
  4098e4:	add	x22, x20, x23
  4098e8:	ldrb	w8, [x22]
  4098ec:	cmp	w8, #0x2f
  4098f0:	b.eq	409a44 <__fxstatat@plt+0x7794>  // b.none
  4098f4:	add	x23, x20, x21
  4098f8:	cmp	x22, x23
  4098fc:	b.hi	409a64 <__fxstatat@plt+0x77b4>  // b.pmore
  409900:	sub	x8, x23, x22
  409904:	cmp	x8, #0x1, lsl #12
  409908:	b.lt	409974 <__fxstatat@plt+0x76c4>  // b.tstop
  40990c:	adrp	x20, 40d000 <__fxstatat@plt+0xad50>
  409910:	mov	w24, #0x2f                  	// #47
  409914:	add	x20, x20, #0x955
  409918:	mov	w1, #0x2f                  	// #47
  40991c:	mov	w2, #0x1000                	// #4096
  409920:	mov	x0, x22
  409924:	bl	402150 <memrchr@plt>
  409928:	cbz	x0, 4099ac <__fxstatat@plt+0x76fc>
  40992c:	sub	x8, x0, x22
  409930:	mov	x21, x0
  409934:	cmp	x8, #0x1, lsl #12
  409938:	strb	wzr, [x0]
  40993c:	b.ge	4099e4 <__fxstatat@plt+0x7734>  // b.tcont
  409940:	add	x0, sp, #0x8
  409944:	mov	x1, x22
  409948:	bl	409a84 <__fxstatat@plt+0x77d4>
  40994c:	strb	w24, [x21]
  409950:	cbnz	w0, 409998 <__fxstatat@plt+0x76e8>
  409954:	add	x21, x21, #0x1
  409958:	mov	x0, x21
  40995c:	mov	x1, x20
  409960:	bl	402130 <strspn@plt>
  409964:	add	x22, x21, x0
  409968:	sub	x8, x23, x22
  40996c:	cmp	x8, #0xfff
  409970:	b.gt	409918 <__fxstatat@plt+0x7668>
  409974:	cmp	x22, x23
  409978:	b.cs	40998c <__fxstatat@plt+0x76dc>  // b.hs, b.nlast
  40997c:	add	x0, sp, #0x8
  409980:	mov	x1, x22
  409984:	bl	409a84 <__fxstatat@plt+0x77d4>
  409988:	cbnz	w0, 409998 <__fxstatat@plt+0x76e8>
  40998c:	ldr	w0, [sp, #8]
  409990:	bl	401dd0 <fchdir@plt>
  409994:	cbz	w0, 4099d4 <__fxstatat@plt+0x7724>
  409998:	ldr	w20, [x19]
  40999c:	add	x0, sp, #0x8
  4099a0:	bl	409acc <__fxstatat@plt+0x781c>
  4099a4:	str	w20, [x19]
  4099a8:	b	4099b4 <__fxstatat@plt+0x7704>
  4099ac:	mov	w8, #0x24                  	// #36
  4099b0:	str	w8, [x19]
  4099b4:	mov	w21, #0xffffffff            	// #-1
  4099b8:	mov	w0, w21
  4099bc:	ldp	x20, x19, [sp, #64]
  4099c0:	ldp	x22, x21, [sp, #48]
  4099c4:	ldp	x24, x23, [sp, #32]
  4099c8:	ldp	x29, x30, [sp, #16]
  4099cc:	add	sp, sp, #0x50
  4099d0:	ret
  4099d4:	add	x0, sp, #0x8
  4099d8:	bl	409acc <__fxstatat@plt+0x781c>
  4099dc:	mov	w21, wzr
  4099e0:	b	4099b8 <__fxstatat@plt+0x7708>
  4099e4:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  4099e8:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4099ec:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  4099f0:	add	x0, x0, #0xf6f
  4099f4:	add	x1, x1, #0xf20
  4099f8:	add	x3, x3, #0xf31
  4099fc:	mov	w2, #0xb3                  	// #179
  409a00:	bl	402250 <__assert_fail@plt>
  409a04:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  409a08:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409a0c:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  409a10:	add	x0, x0, #0xf18
  409a14:	add	x1, x1, #0xf20
  409a18:	add	x3, x3, #0xf31
  409a1c:	mov	w2, #0x7e                  	// #126
  409a20:	bl	402250 <__assert_fail@plt>
  409a24:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  409a28:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409a2c:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  409a30:	add	x0, x0, #0xf48
  409a34:	add	x1, x1, #0xf20
  409a38:	add	x3, x3, #0xf31
  409a3c:	mov	w2, #0x7f                  	// #127
  409a40:	bl	402250 <__assert_fail@plt>
  409a44:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  409a48:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409a4c:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  409a50:	add	x0, x0, #0xf54
  409a54:	add	x1, x1, #0xf20
  409a58:	add	x3, x3, #0xf31
  409a5c:	mov	w2, #0xa2                  	// #162
  409a60:	bl	402250 <__assert_fail@plt>
  409a64:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  409a68:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409a6c:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  409a70:	add	x0, x0, #0xf60
  409a74:	add	x1, x1, #0xf20
  409a78:	add	x3, x3, #0xf31
  409a7c:	mov	w2, #0xa3                  	// #163
  409a80:	bl	402250 <__assert_fail@plt>
  409a84:	stp	x29, x30, [sp, #-32]!
  409a88:	stp	x20, x19, [sp, #16]
  409a8c:	mov	x19, x0
  409a90:	ldr	w0, [x0]
  409a94:	mov	w2, #0x4900                	// #18688
  409a98:	mov	x29, sp
  409a9c:	bl	402240 <openat@plt>
  409aa0:	tbnz	w0, #31, 409abc <__fxstatat@plt+0x780c>
  409aa4:	mov	w20, w0
  409aa8:	mov	x0, x19
  409aac:	bl	409acc <__fxstatat@plt+0x781c>
  409ab0:	mov	w0, wzr
  409ab4:	str	w20, [x19]
  409ab8:	b	409ac0 <__fxstatat@plt+0x7810>
  409abc:	mov	w0, #0xffffffff            	// #-1
  409ac0:	ldp	x20, x19, [sp, #16]
  409ac4:	ldp	x29, x30, [sp], #32
  409ac8:	ret
  409acc:	stp	x29, x30, [sp, #-16]!
  409ad0:	ldr	w0, [x0]
  409ad4:	mov	x29, sp
  409ad8:	tbnz	w0, #31, 409ae4 <__fxstatat@plt+0x7834>
  409adc:	bl	401fe0 <close@plt>
  409ae0:	cbnz	w0, 409aec <__fxstatat@plt+0x783c>
  409ae4:	ldp	x29, x30, [sp], #16
  409ae8:	ret
  409aec:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  409af0:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409af4:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  409af8:	add	x0, x0, #0xf82
  409afc:	add	x1, x1, #0xf20
  409b00:	add	x3, x3, #0xf8f
  409b04:	mov	w2, #0x40                  	// #64
  409b08:	bl	402250 <__assert_fail@plt>
  409b0c:	sub	sp, sp, #0x1d0
  409b10:	stp	x22, x21, [sp, #432]
  409b14:	adrp	x21, 41f000 <__fxstatat@plt+0x1cd50>
  409b18:	ldr	w8, [x21, #1424]
  409b1c:	stp	x20, x19, [sp, #448]
  409b20:	mov	x19, x2
  409b24:	mov	x20, x0
  409b28:	stp	x29, x30, [sp, #400]
  409b2c:	str	x28, [sp, #416]
  409b30:	add	x29, sp, #0x190
  409b34:	tbz	w8, #31, 409b6c <__fxstatat@plt+0x78bc>
  409b38:	add	x0, sp, #0x8
  409b3c:	add	x22, sp, #0x8
  409b40:	bl	402270 <uname@plt>
  409b44:	cbz	w0, 409b50 <__fxstatat@plt+0x78a0>
  409b48:	mov	w8, wzr
  409b4c:	b	409b68 <__fxstatat@plt+0x78b8>
  409b50:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409b54:	add	x0, x22, #0x82
  409b58:	add	x1, x1, #0xfb4
  409b5c:	bl	401f40 <strverscmp@plt>
  409b60:	mvn	w8, w0
  409b64:	lsr	w8, w8, #31
  409b68:	str	w8, [x21, #1424]
  409b6c:	add	x1, sp, #0x8
  409b70:	mov	x0, x20
  409b74:	cbz	w8, 409b94 <__fxstatat@plt+0x78e4>
  409b78:	bl	402030 <statvfs@plt>
  409b7c:	tbnz	w0, #31, 409bcc <__fxstatat@plt+0x791c>
  409b80:	ldp	x9, x8, [sp, #8]
  409b84:	mov	w0, wzr
  409b88:	cmp	x8, #0x0
  409b8c:	csel	x8, x9, x8, eq  // eq = none
  409b90:	b	409ba4 <__fxstatat@plt+0x78f4>
  409b94:	bl	401e20 <statfs@plt>
  409b98:	tbnz	w0, #31, 409bcc <__fxstatat@plt+0x791c>
  409b9c:	ldr	x8, [sp, #80]
  409ba0:	mov	w0, wzr
  409ba4:	str	x8, [x19]
  409ba8:	ldur	q0, [sp, #24]
  409bac:	stur	q0, [x19, #8]
  409bb0:	ldr	x8, [sp, #40]
  409bb4:	str	x8, [x19, #24]
  409bb8:	lsr	x8, x8, #63
  409bbc:	strb	w8, [x19, #32]
  409bc0:	ldur	q0, [sp, #48]
  409bc4:	stur	q0, [x19, #40]
  409bc8:	b	409bd0 <__fxstatat@plt+0x7920>
  409bcc:	mov	w0, #0xffffffff            	// #-1
  409bd0:	ldp	x20, x19, [sp, #448]
  409bd4:	ldp	x22, x21, [sp, #432]
  409bd8:	ldr	x28, [sp, #416]
  409bdc:	ldp	x29, x30, [sp, #400]
  409be0:	add	sp, sp, #0x1d0
  409be4:	ret
  409be8:	sub	sp, sp, #0x40
  409bec:	stp	x29, x30, [sp, #16]
  409bf0:	add	x29, sp, #0x10
  409bf4:	cmp	x0, #0x0
  409bf8:	sub	x8, x29, #0x4
  409bfc:	stp	x20, x19, [sp, #48]
  409c00:	csel	x20, x8, x0, eq  // eq = none
  409c04:	mov	x0, x20
  409c08:	stp	x22, x21, [sp, #32]
  409c0c:	mov	x22, x2
  409c10:	mov	x19, x1
  409c14:	bl	401d20 <mbrtowc@plt>
  409c18:	mov	x21, x0
  409c1c:	cbz	x22, 409c40 <__fxstatat@plt+0x7990>
  409c20:	cmn	x21, #0x2
  409c24:	b.cc	409c40 <__fxstatat@plt+0x7990>  // b.lo, b.ul, b.last
  409c28:	mov	w0, wzr
  409c2c:	bl	40a930 <__fxstatat@plt+0x8680>
  409c30:	tbnz	w0, #0, 409c40 <__fxstatat@plt+0x7990>
  409c34:	ldrb	w8, [x19]
  409c38:	mov	w21, #0x1                   	// #1
  409c3c:	str	w8, [x20]
  409c40:	mov	x0, x21
  409c44:	ldp	x20, x19, [sp, #48]
  409c48:	ldp	x22, x21, [sp, #32]
  409c4c:	ldp	x29, x30, [sp, #16]
  409c50:	add	sp, sp, #0x40
  409c54:	ret
  409c58:	sub	sp, sp, #0xb0
  409c5c:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  409c60:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409c64:	add	x0, x0, #0xfbb
  409c68:	add	x1, x1, #0x796
  409c6c:	stp	x29, x30, [sp, #80]
  409c70:	stp	x28, x27, [sp, #96]
  409c74:	stp	x26, x25, [sp, #112]
  409c78:	stp	x24, x23, [sp, #128]
  409c7c:	stp	x22, x21, [sp, #144]
  409c80:	stp	x20, x19, [sp, #160]
  409c84:	add	x29, sp, #0x50
  409c88:	bl	401ec0 <fopen@plt>
  409c8c:	cbz	x0, 40a030 <__fxstatat@plt+0x7d80>
  409c90:	mov	x19, x0
  409c94:	sub	x0, x29, #0x10
  409c98:	sub	x1, x29, #0x18
  409c9c:	mov	x2, x19
  409ca0:	stp	xzr, xzr, [x29, #-24]
  409ca4:	bl	4020d0 <getline@plt>
  409ca8:	sub	x27, x29, #0x8
  409cac:	cmn	x0, #0x1
  409cb0:	b.eq	409fcc <__fxstatat@plt+0x7d1c>  // b.none
  409cb4:	adrp	x20, 40d000 <__fxstatat@plt+0xad50>
  409cb8:	adrp	x21, 40d000 <__fxstatat@plt+0xad50>
  409cbc:	adrp	x22, 40d000 <__fxstatat@plt+0xad50>
  409cc0:	add	x28, sp, #0xc
  409cc4:	add	x20, x20, #0xfd0
  409cc8:	add	x21, x21, #0xff0
  409ccc:	add	x22, x22, #0xff4
  409cd0:	ldur	x0, [x29, #-16]
  409cd4:	sub	x2, x29, #0x1c
  409cd8:	sub	x3, x29, #0x20
  409cdc:	add	x4, sp, #0x14
  409ce0:	add	x5, sp, #0x10
  409ce4:	sub	x6, x29, #0x24
  409ce8:	add	x7, sp, #0x28
  409cec:	mov	x1, x20
  409cf0:	str	x28, [sp]
  409cf4:	bl	4021f0 <__isoc99_sscanf@plt>
  409cf8:	orr	w8, w0, #0x4
  409cfc:	cmp	w8, #0x7
  409d00:	b.ne	409f54 <__fxstatat@plt+0x7ca4>  // b.any
  409d04:	ldur	x8, [x29, #-16]
  409d08:	ldrsw	x9, [sp, #40]
  409d0c:	mov	x1, x21
  409d10:	add	x0, x8, x9
  409d14:	bl	4021d0 <strstr@plt>
  409d18:	cbz	x0, 409f54 <__fxstatat@plt+0x7ca4>
  409d1c:	add	x2, sp, #0x24
  409d20:	add	x3, sp, #0x20
  409d24:	add	x4, sp, #0x1c
  409d28:	add	x5, sp, #0x18
  409d2c:	add	x6, sp, #0xc
  409d30:	mov	x1, x22
  409d34:	mov	x25, x0
  409d38:	bl	4021f0 <__isoc99_sscanf@plt>
  409d3c:	orr	w8, w0, #0x4
  409d40:	cmp	w8, #0x5
  409d44:	b.ne	409f54 <__fxstatat@plt+0x7ca4>  // b.any
  409d48:	ldur	x8, [x29, #-16]
  409d4c:	ldrsw	x9, [sp, #16]
  409d50:	strb	wzr, [x8, x9]
  409d54:	ldur	x8, [x29, #-16]
  409d58:	ldrsw	x9, [sp, #40]
  409d5c:	strb	wzr, [x8, x9]
  409d60:	ldrsw	x8, [sp, #32]
  409d64:	strb	wzr, [x25, x8]
  409d68:	ldrsw	x8, [sp, #24]
  409d6c:	strb	wzr, [x25, x8]
  409d70:	ldrsw	x8, [sp, #28]
  409d74:	add	x0, x25, x8
  409d78:	bl	40a2d4 <__fxstatat@plt+0x8024>
  409d7c:	ldur	x8, [x29, #-16]
  409d80:	ldursw	x9, [x29, #-36]
  409d84:	add	x0, x8, x9
  409d88:	bl	40a2d4 <__fxstatat@plt+0x8024>
  409d8c:	ldur	x8, [x29, #-16]
  409d90:	ldrsw	x9, [sp, #20]
  409d94:	add	x0, x8, x9
  409d98:	bl	40a2d4 <__fxstatat@plt+0x8024>
  409d9c:	mov	w0, #0x38                  	// #56
  409da0:	bl	409060 <__fxstatat@plt+0x6db0>
  409da4:	ldrsw	x8, [sp, #28]
  409da8:	mov	x24, x0
  409dac:	add	x0, x25, x8
  409db0:	bl	409254 <__fxstatat@plt+0x6fa4>
  409db4:	ldur	x8, [x29, #-16]
  409db8:	ldursw	x9, [x29, #-36]
  409dbc:	str	x0, [x24]
  409dc0:	add	x0, x8, x9
  409dc4:	bl	409254 <__fxstatat@plt+0x6fa4>
  409dc8:	ldur	x8, [x29, #-16]
  409dcc:	ldrsw	x9, [sp, #20]
  409dd0:	str	x0, [x24, #8]
  409dd4:	add	x0, x8, x9
  409dd8:	bl	409254 <__fxstatat@plt+0x6fa4>
  409ddc:	ldrsw	x8, [sp, #36]
  409de0:	str	x0, [x24, #16]
  409de4:	add	x0, x25, x8
  409de8:	bl	409254 <__fxstatat@plt+0x6fa4>
  409dec:	ldrb	w8, [x24, #40]
  409df0:	mov	x25, x0
  409df4:	ldp	w1, w0, [x29, #-32]
  409df8:	str	x25, [x24, #24]
  409dfc:	orr	w23, w8, #0x4
  409e00:	strb	w23, [x24, #40]
  409e04:	bl	401e50 <gnu_dev_makedev@plt>
  409e08:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409e0c:	str	x0, [x24, #32]
  409e10:	mov	x0, x25
  409e14:	add	x1, x1, #0xa
  409e18:	bl	4020a0 <strcmp@plt>
  409e1c:	cbz	w0, 409f18 <__fxstatat@plt+0x7c68>
  409e20:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409e24:	mov	x0, x25
  409e28:	add	x1, x1, #0x11
  409e2c:	bl	4020a0 <strcmp@plt>
  409e30:	cbz	w0, 409f18 <__fxstatat@plt+0x7c68>
  409e34:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409e38:	mov	x0, x25
  409e3c:	add	x1, x1, #0x16
  409e40:	bl	4020a0 <strcmp@plt>
  409e44:	cbz	w0, 409f18 <__fxstatat@plt+0x7c68>
  409e48:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409e4c:	mov	x0, x25
  409e50:	add	x1, x1, #0x1c
  409e54:	bl	4020a0 <strcmp@plt>
  409e58:	cbz	w0, 409f18 <__fxstatat@plt+0x7c68>
  409e5c:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409e60:	mov	x0, x25
  409e64:	add	x1, x1, #0x24
  409e68:	bl	4020a0 <strcmp@plt>
  409e6c:	cbz	w0, 409f18 <__fxstatat@plt+0x7c68>
  409e70:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409e74:	mov	x0, x25
  409e78:	add	x1, x1, #0x2b
  409e7c:	bl	4020a0 <strcmp@plt>
  409e80:	cbz	w0, 409f18 <__fxstatat@plt+0x7c68>
  409e84:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409e88:	mov	x0, x25
  409e8c:	add	x1, x1, #0x33
  409e90:	bl	4020a0 <strcmp@plt>
  409e94:	cbz	w0, 409f18 <__fxstatat@plt+0x7c68>
  409e98:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409e9c:	mov	x0, x25
  409ea0:	add	x1, x1, #0x3a
  409ea4:	bl	4020a0 <strcmp@plt>
  409ea8:	cbz	w0, 409f18 <__fxstatat@plt+0x7c68>
  409eac:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409eb0:	mov	x0, x25
  409eb4:	add	x1, x1, #0x45
  409eb8:	bl	4020a0 <strcmp@plt>
  409ebc:	cbz	w0, 409f18 <__fxstatat@plt+0x7c68>
  409ec0:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409ec4:	mov	x0, x25
  409ec8:	add	x1, x1, #0x4b
  409ecc:	bl	4020a0 <strcmp@plt>
  409ed0:	cbz	w0, 409f18 <__fxstatat@plt+0x7c68>
  409ed4:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409ed8:	mov	x0, x25
  409edc:	add	x1, x1, #0x51
  409ee0:	bl	4020a0 <strcmp@plt>
  409ee4:	cbz	w0, 409f18 <__fxstatat@plt+0x7c68>
  409ee8:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409eec:	mov	x0, x25
  409ef0:	add	x1, x1, #0x58
  409ef4:	bl	4020a0 <strcmp@plt>
  409ef8:	cbz	w0, 409f18 <__fxstatat@plt+0x7c68>
  409efc:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409f00:	mov	x0, x25
  409f04:	add	x1, x1, #0x5f
  409f08:	bl	4020a0 <strcmp@plt>
  409f0c:	cmp	w0, #0x0
  409f10:	cset	w8, eq  // eq = none
  409f14:	b	409f1c <__fxstatat@plt+0x7c6c>
  409f18:	mov	w8, #0x1                   	// #1
  409f1c:	ldr	x26, [x24]
  409f20:	and	w9, w23, #0xfffffffe
  409f24:	orr	w23, w9, w8
  409f28:	mov	w1, #0x3a                  	// #58
  409f2c:	mov	x0, x26
  409f30:	strb	w23, [x24, #40]
  409f34:	bl	402140 <strchr@plt>
  409f38:	cbz	x0, 409f70 <__fxstatat@plt+0x7cc0>
  409f3c:	mov	w8, #0x2                   	// #2
  409f40:	and	w9, w23, #0xfffffffd
  409f44:	orr	w8, w8, w9
  409f48:	strb	w8, [x24, #40]
  409f4c:	str	x24, [x27]
  409f50:	add	x27, x24, #0x30
  409f54:	sub	x0, x29, #0x10
  409f58:	sub	x1, x29, #0x18
  409f5c:	mov	x2, x19
  409f60:	bl	4020d0 <getline@plt>
  409f64:	cmn	x0, #0x1
  409f68:	b.ne	409cd0 <__fxstatat@plt+0x7a20>  // b.any
  409f6c:	b	409fcc <__fxstatat@plt+0x7d1c>
  409f70:	ldrb	w8, [x26]
  409f74:	cmp	w8, #0x2f
  409f78:	b.ne	409fb0 <__fxstatat@plt+0x7d00>  // b.any
  409f7c:	ldrb	w8, [x26, #1]
  409f80:	cmp	w8, #0x2f
  409f84:	b.ne	409fb0 <__fxstatat@plt+0x7d00>  // b.any
  409f88:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409f8c:	mov	x0, x25
  409f90:	add	x1, x1, #0x64
  409f94:	bl	4020a0 <strcmp@plt>
  409f98:	cbz	w0, 409f3c <__fxstatat@plt+0x7c8c>
  409f9c:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  409fa0:	mov	x0, x25
  409fa4:	add	x1, x1, #0x6a
  409fa8:	bl	4020a0 <strcmp@plt>
  409fac:	cbz	w0, 409f3c <__fxstatat@plt+0x7c8c>
  409fb0:	adrp	x0, 40e000 <__fxstatat@plt+0xbd50>
  409fb4:	add	x0, x0, #0x6f
  409fb8:	mov	x1, x26
  409fbc:	bl	4020a0 <strcmp@plt>
  409fc0:	cbz	w0, 409f3c <__fxstatat@plt+0x7c8c>
  409fc4:	mov	w8, wzr
  409fc8:	b	409f40 <__fxstatat@plt+0x7c90>
  409fcc:	ldur	x0, [x29, #-16]
  409fd0:	bl	4020f0 <free@plt>
  409fd4:	mov	x0, x19
  409fd8:	bl	401df0 <ferror_unlocked@plt>
  409fdc:	cbz	w0, 40a288 <__fxstatat@plt+0x7fd8>
  409fe0:	bl	402260 <__errno_location@plt>
  409fe4:	ldr	w21, [x0]
  409fe8:	mov	x20, x0
  409fec:	mov	x0, x19
  409ff0:	bl	40aa54 <__fxstatat@plt+0x87a4>
  409ff4:	str	w21, [x20]
  409ff8:	bl	402260 <__errno_location@plt>
  409ffc:	ldr	w20, [x0]
  40a000:	str	xzr, [x27]
  40a004:	mov	x19, x0
  40a008:	ldur	x0, [x29, #-8]
  40a00c:	cbz	x0, 40a024 <__fxstatat@plt+0x7d74>
  40a010:	ldr	x21, [x0, #48]
  40a014:	bl	40a378 <__fxstatat@plt+0x80c8>
  40a018:	mov	x0, x21
  40a01c:	stur	x21, [x29, #-8]
  40a020:	cbnz	x21, 40a010 <__fxstatat@plt+0x7d60>
  40a024:	mov	x0, xzr
  40a028:	str	w20, [x19]
  40a02c:	b	40a2b4 <__fxstatat@plt+0x8004>
  40a030:	adrp	x0, 40e000 <__fxstatat@plt+0xbd50>
  40a034:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40a038:	add	x0, x0, #0x76
  40a03c:	add	x1, x1, #0x796
  40a040:	bl	401f90 <setmntent@plt>
  40a044:	cbz	x0, 40a2b4 <__fxstatat@plt+0x8004>
  40a048:	mov	x19, x0
  40a04c:	bl	402220 <getmntent@plt>
  40a050:	cbz	x0, 40a29c <__fxstatat@plt+0x7fec>
  40a054:	adrp	x20, 40e000 <__fxstatat@plt+0xbd50>
  40a058:	adrp	x21, 40e000 <__fxstatat@plt+0xbd50>
  40a05c:	adrp	x25, 40e000 <__fxstatat@plt+0xbd50>
  40a060:	mov	x23, x0
  40a064:	sub	x27, x29, #0x8
  40a068:	add	x20, x20, #0x80
  40a06c:	add	x21, x21, #0xa
  40a070:	mov	x24, #0xffffffffffffffff    	// #-1
  40a074:	add	x25, x25, #0x11
  40a078:	mov	x0, x23
  40a07c:	mov	x1, x20
  40a080:	bl	402120 <hasmntopt@plt>
  40a084:	mov	x28, x0
  40a088:	mov	w0, #0x38                  	// #56
  40a08c:	bl	409060 <__fxstatat@plt+0x6db0>
  40a090:	ldr	x8, [x23]
  40a094:	mov	x22, x0
  40a098:	mov	x0, x8
  40a09c:	bl	409254 <__fxstatat@plt+0x6fa4>
  40a0a0:	str	x0, [x22]
  40a0a4:	ldr	x0, [x23, #8]
  40a0a8:	bl	409254 <__fxstatat@plt+0x6fa4>
  40a0ac:	stp	x0, xzr, [x22, #8]
  40a0b0:	ldr	x0, [x23, #16]
  40a0b4:	bl	409254 <__fxstatat@plt+0x6fa4>
  40a0b8:	ldrb	w8, [x22, #40]
  40a0bc:	mov	x1, x21
  40a0c0:	mov	x23, x0
  40a0c4:	str	x0, [x22, #24]
  40a0c8:	orr	w26, w8, #0x4
  40a0cc:	strb	w26, [x22, #40]
  40a0d0:	bl	4020a0 <strcmp@plt>
  40a0d4:	cbz	w0, 40a1d8 <__fxstatat@plt+0x7f28>
  40a0d8:	mov	x0, x23
  40a0dc:	mov	x1, x25
  40a0e0:	bl	4020a0 <strcmp@plt>
  40a0e4:	cbz	w0, 40a1d8 <__fxstatat@plt+0x7f28>
  40a0e8:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a0ec:	mov	x0, x23
  40a0f0:	add	x1, x1, #0x16
  40a0f4:	bl	4020a0 <strcmp@plt>
  40a0f8:	cbz	w0, 40a1d8 <__fxstatat@plt+0x7f28>
  40a0fc:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a100:	mov	x0, x23
  40a104:	add	x1, x1, #0x1c
  40a108:	bl	4020a0 <strcmp@plt>
  40a10c:	cbz	w0, 40a1d8 <__fxstatat@plt+0x7f28>
  40a110:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a114:	mov	x0, x23
  40a118:	add	x1, x1, #0x24
  40a11c:	bl	4020a0 <strcmp@plt>
  40a120:	cbz	w0, 40a1d8 <__fxstatat@plt+0x7f28>
  40a124:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a128:	mov	x0, x23
  40a12c:	add	x1, x1, #0x2b
  40a130:	bl	4020a0 <strcmp@plt>
  40a134:	cbz	w0, 40a1d8 <__fxstatat@plt+0x7f28>
  40a138:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a13c:	mov	x0, x23
  40a140:	add	x1, x1, #0x33
  40a144:	bl	4020a0 <strcmp@plt>
  40a148:	cbz	w0, 40a1d8 <__fxstatat@plt+0x7f28>
  40a14c:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a150:	mov	x0, x23
  40a154:	add	x1, x1, #0x3a
  40a158:	bl	4020a0 <strcmp@plt>
  40a15c:	cbz	w0, 40a1d8 <__fxstatat@plt+0x7f28>
  40a160:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a164:	mov	x0, x23
  40a168:	add	x1, x1, #0x45
  40a16c:	bl	4020a0 <strcmp@plt>
  40a170:	cbz	w0, 40a1d8 <__fxstatat@plt+0x7f28>
  40a174:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a178:	mov	x0, x23
  40a17c:	add	x1, x1, #0x4b
  40a180:	bl	4020a0 <strcmp@plt>
  40a184:	cbz	w0, 40a1d8 <__fxstatat@plt+0x7f28>
  40a188:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a18c:	mov	x0, x23
  40a190:	add	x1, x1, #0x51
  40a194:	bl	4020a0 <strcmp@plt>
  40a198:	cbz	w0, 40a1d8 <__fxstatat@plt+0x7f28>
  40a19c:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a1a0:	mov	x0, x23
  40a1a4:	add	x1, x1, #0x58
  40a1a8:	bl	4020a0 <strcmp@plt>
  40a1ac:	cbz	w0, 40a1d8 <__fxstatat@plt+0x7f28>
  40a1b0:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a1b4:	cmp	x28, #0x0
  40a1b8:	mov	x0, x23
  40a1bc:	add	x1, x1, #0x5f
  40a1c0:	cset	w28, eq  // eq = none
  40a1c4:	bl	4020a0 <strcmp@plt>
  40a1c8:	cmp	w0, #0x0
  40a1cc:	cset	w8, eq  // eq = none
  40a1d0:	and	w8, w28, w8
  40a1d4:	b	40a1dc <__fxstatat@plt+0x7f2c>
  40a1d8:	mov	w8, #0x1                   	// #1
  40a1dc:	ldr	x28, [x22]
  40a1e0:	and	w9, w26, #0xfffffffe
  40a1e4:	orr	w26, w9, w8
  40a1e8:	mov	w1, #0x3a                  	// #58
  40a1ec:	mov	x0, x28
  40a1f0:	strb	w26, [x22, #40]
  40a1f4:	bl	402140 <strchr@plt>
  40a1f8:	cbz	x0, 40a22c <__fxstatat@plt+0x7f7c>
  40a1fc:	mov	w8, #0x2                   	// #2
  40a200:	and	w9, w26, #0xfffffffd
  40a204:	orr	w8, w8, w9
  40a208:	mov	x0, x19
  40a20c:	str	x24, [x22, #32]
  40a210:	strb	w8, [x22, #40]
  40a214:	str	x22, [x27]
  40a218:	add	x27, x22, #0x30
  40a21c:	bl	402220 <getmntent@plt>
  40a220:	mov	x23, x0
  40a224:	cbnz	x0, 40a078 <__fxstatat@plt+0x7dc8>
  40a228:	b	40a2a0 <__fxstatat@plt+0x7ff0>
  40a22c:	ldrb	w8, [x28]
  40a230:	cmp	w8, #0x2f
  40a234:	b.ne	40a26c <__fxstatat@plt+0x7fbc>  // b.any
  40a238:	ldrb	w8, [x28, #1]
  40a23c:	cmp	w8, #0x2f
  40a240:	b.ne	40a26c <__fxstatat@plt+0x7fbc>  // b.any
  40a244:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a248:	mov	x0, x23
  40a24c:	add	x1, x1, #0x64
  40a250:	bl	4020a0 <strcmp@plt>
  40a254:	cbz	w0, 40a1fc <__fxstatat@plt+0x7f4c>
  40a258:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a25c:	mov	x0, x23
  40a260:	add	x1, x1, #0x6a
  40a264:	bl	4020a0 <strcmp@plt>
  40a268:	cbz	w0, 40a1fc <__fxstatat@plt+0x7f4c>
  40a26c:	adrp	x0, 40e000 <__fxstatat@plt+0xbd50>
  40a270:	add	x0, x0, #0x6f
  40a274:	mov	x1, x28
  40a278:	bl	4020a0 <strcmp@plt>
  40a27c:	cbz	w0, 40a1fc <__fxstatat@plt+0x7f4c>
  40a280:	mov	w8, wzr
  40a284:	b	40a200 <__fxstatat@plt+0x7f50>
  40a288:	mov	x0, x19
  40a28c:	bl	40aa54 <__fxstatat@plt+0x87a4>
  40a290:	cmn	w0, #0x1
  40a294:	b.ne	40a2ac <__fxstatat@plt+0x7ffc>  // b.any
  40a298:	b	409ff8 <__fxstatat@plt+0x7d48>
  40a29c:	sub	x27, x29, #0x8
  40a2a0:	mov	x0, x19
  40a2a4:	bl	401fa0 <endmntent@plt>
  40a2a8:	cbz	w0, 409ff8 <__fxstatat@plt+0x7d48>
  40a2ac:	str	xzr, [x27]
  40a2b0:	ldur	x0, [x29, #-8]
  40a2b4:	ldp	x20, x19, [sp, #160]
  40a2b8:	ldp	x22, x21, [sp, #144]
  40a2bc:	ldp	x24, x23, [sp, #128]
  40a2c0:	ldp	x26, x25, [sp, #112]
  40a2c4:	ldp	x28, x27, [sp, #96]
  40a2c8:	ldp	x29, x30, [sp, #80]
  40a2cc:	add	sp, sp, #0xb0
  40a2d0:	ret
  40a2d4:	stp	x29, x30, [sp, #-32]!
  40a2d8:	str	x19, [sp, #16]
  40a2dc:	mov	x29, sp
  40a2e0:	mov	x19, x0
  40a2e4:	bl	401d70 <strlen@plt>
  40a2e8:	adds	x8, x0, #0x1
  40a2ec:	b.cs	40a36c <__fxstatat@plt+0x80bc>  // b.hs, b.nlast
  40a2f0:	mov	x10, xzr
  40a2f4:	mov	x9, x19
  40a2f8:	ldrb	w11, [x19, x10]
  40a2fc:	add	x12, x10, #0x4
  40a300:	cmp	x12, x8
  40a304:	b.cs	40a35c <__fxstatat@plt+0x80ac>  // b.hs, b.nlast
  40a308:	cmp	w11, #0x5c
  40a30c:	b.ne	40a35c <__fxstatat@plt+0x80ac>  // b.any
  40a310:	add	x13, x10, x19
  40a314:	ldrb	w12, [x13, #1]
  40a318:	and	w14, w12, #0xfc
  40a31c:	cmp	w14, #0x30
  40a320:	b.ne	40a35c <__fxstatat@plt+0x80ac>  // b.any
  40a324:	ldrb	w14, [x13, #2]
  40a328:	and	w13, w14, #0xf8
  40a32c:	cmp	w13, #0x30
  40a330:	b.ne	40a35c <__fxstatat@plt+0x80ac>  // b.any
  40a334:	add	x13, x10, #0x3
  40a338:	ldrb	w15, [x19, x13]
  40a33c:	and	w16, w15, #0xf8
  40a340:	cmp	w16, #0x30
  40a344:	b.ne	40a35c <__fxstatat@plt+0x80ac>  // b.any
  40a348:	lsl	w10, w12, #6
  40a34c:	add	w10, w10, w14, lsl #3
  40a350:	add	w10, w10, w15
  40a354:	add	w11, w10, #0x50
  40a358:	mov	x10, x13
  40a35c:	add	x10, x10, #0x1
  40a360:	cmp	x10, x8
  40a364:	strb	w11, [x9], #1
  40a368:	b.cc	40a2f8 <__fxstatat@plt+0x8048>  // b.lo, b.ul, b.last
  40a36c:	ldr	x19, [sp, #16]
  40a370:	ldp	x29, x30, [sp], #32
  40a374:	ret
  40a378:	stp	x29, x30, [sp, #-32]!
  40a37c:	str	x19, [sp, #16]
  40a380:	mov	x19, x0
  40a384:	ldr	x0, [x0]
  40a388:	mov	x29, sp
  40a38c:	bl	4020f0 <free@plt>
  40a390:	ldr	x0, [x19, #8]
  40a394:	bl	4020f0 <free@plt>
  40a398:	ldr	x0, [x19, #16]
  40a39c:	bl	4020f0 <free@plt>
  40a3a0:	ldrb	w8, [x19, #40]
  40a3a4:	tbz	w8, #2, 40a3b0 <__fxstatat@plt+0x8100>
  40a3a8:	ldr	x0, [x19, #24]
  40a3ac:	bl	4020f0 <free@plt>
  40a3b0:	mov	x0, x19
  40a3b4:	ldr	x19, [sp, #16]
  40a3b8:	ldp	x29, x30, [sp], #32
  40a3bc:	b	4020f0 <free@plt>
  40a3c0:	stp	x29, x30, [sp, #-64]!
  40a3c4:	cmp	x1, #0x401
  40a3c8:	mov	w8, #0x401                 	// #1025
  40a3cc:	stp	x20, x19, [sp, #48]
  40a3d0:	mov	x19, x0
  40a3d4:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  40a3d8:	stp	x24, x23, [sp, #16]
  40a3dc:	stp	x22, x21, [sp, #32]
  40a3e0:	mov	x29, sp
  40a3e4:	mov	x0, x20
  40a3e8:	bl	401ed0 <malloc@plt>
  40a3ec:	mov	x21, x0
  40a3f0:	cbz	x0, 40a47c <__fxstatat@plt+0x81cc>
  40a3f4:	mov	x0, x19
  40a3f8:	mov	x1, x21
  40a3fc:	mov	x2, x20
  40a400:	bl	401de0 <readlink@plt>
  40a404:	mov	x22, x0
  40a408:	tbz	x0, #63, 40a41c <__fxstatat@plt+0x816c>
  40a40c:	bl	402260 <__errno_location@plt>
  40a410:	ldr	w24, [x0]
  40a414:	cmp	w24, #0x22
  40a418:	b.ne	40a468 <__fxstatat@plt+0x81b8>  // b.any
  40a41c:	cmp	x22, x20
  40a420:	b.cc	40a460 <__fxstatat@plt+0x81b0>  // b.lo, b.ul, b.last
  40a424:	mov	x0, x21
  40a428:	bl	4020f0 <free@plt>
  40a42c:	lsr	x8, x20, #62
  40a430:	cbnz	x8, 40a43c <__fxstatat@plt+0x818c>
  40a434:	lsl	x20, x20, #1
  40a438:	b	40a3e4 <__fxstatat@plt+0x8134>
  40a43c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40a440:	cmp	x20, x8
  40a444:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  40a448:	b.cc	40a3e4 <__fxstatat@plt+0x8134>  // b.lo, b.ul, b.last
  40a44c:	bl	402260 <__errno_location@plt>
  40a450:	mov	x21, xzr
  40a454:	mov	w8, #0xc                   	// #12
  40a458:	str	w8, [x0]
  40a45c:	b	40a47c <__fxstatat@plt+0x81cc>
  40a460:	strb	wzr, [x21, x22]
  40a464:	b	40a47c <__fxstatat@plt+0x81cc>
  40a468:	mov	x23, x0
  40a46c:	mov	x0, x21
  40a470:	bl	4020f0 <free@plt>
  40a474:	mov	x21, xzr
  40a478:	str	w24, [x23]
  40a47c:	mov	x0, x21
  40a480:	ldp	x20, x19, [sp, #48]
  40a484:	ldp	x22, x21, [sp, #32]
  40a488:	ldp	x24, x23, [sp, #16]
  40a48c:	ldp	x29, x30, [sp], #64
  40a490:	ret
  40a494:	mov	w0, #0x1                   	// #1
  40a498:	b	4023cc <__fxstatat@plt+0x11c>
  40a49c:	stp	x29, x30, [sp, #-96]!
  40a4a0:	stp	x28, x27, [sp, #16]
  40a4a4:	stp	x26, x25, [sp, #32]
  40a4a8:	stp	x24, x23, [sp, #48]
  40a4ac:	stp	x22, x21, [sp, #64]
  40a4b0:	stp	x20, x19, [sp, #80]
  40a4b4:	mov	x29, sp
  40a4b8:	mov	x19, x3
  40a4bc:	mov	x20, x2
  40a4c0:	mov	x24, x1
  40a4c4:	mov	x21, x0
  40a4c8:	bl	401d70 <strlen@plt>
  40a4cc:	ldr	x25, [x24]
  40a4d0:	cbz	x25, 40a55c <__fxstatat@plt+0x82ac>
  40a4d4:	mov	x22, x0
  40a4d8:	mov	w26, wzr
  40a4dc:	mov	x23, xzr
  40a4e0:	add	x27, x24, #0x8
  40a4e4:	mov	x28, #0xffffffffffffffff    	// #-1
  40a4e8:	mov	x24, x20
  40a4ec:	mov	x0, x25
  40a4f0:	mov	x1, x21
  40a4f4:	mov	x2, x22
  40a4f8:	bl	401f10 <strncmp@plt>
  40a4fc:	cbnz	w0, 40a53c <__fxstatat@plt+0x828c>
  40a500:	mov	x0, x25
  40a504:	bl	401d70 <strlen@plt>
  40a508:	cmp	x0, x22
  40a50c:	b.eq	40a560 <__fxstatat@plt+0x82b0>  // b.none
  40a510:	cmn	x28, #0x1
  40a514:	b.eq	40a538 <__fxstatat@plt+0x8288>  // b.none
  40a518:	cbz	x20, 40a530 <__fxstatat@plt+0x8280>
  40a51c:	madd	x0, x28, x19, x20
  40a520:	mov	x1, x24
  40a524:	mov	x2, x19
  40a528:	bl	401fb0 <bcmp@plt>
  40a52c:	cbz	w0, 40a53c <__fxstatat@plt+0x828c>
  40a530:	mov	w26, #0x1                   	// #1
  40a534:	b	40a53c <__fxstatat@plt+0x828c>
  40a538:	mov	x28, x23
  40a53c:	ldr	x25, [x27, x23, lsl #3]
  40a540:	add	x23, x23, #0x1
  40a544:	add	x24, x24, x19
  40a548:	cbnz	x25, 40a4ec <__fxstatat@plt+0x823c>
  40a54c:	tst	w26, #0x1
  40a550:	mov	x8, #0xfffffffffffffffe    	// #-2
  40a554:	csel	x0, x8, x28, ne  // ne = any
  40a558:	b	40a564 <__fxstatat@plt+0x82b4>
  40a55c:	mov	x23, #0xffffffffffffffff    	// #-1
  40a560:	mov	x0, x23
  40a564:	ldp	x20, x19, [sp, #80]
  40a568:	ldp	x22, x21, [sp, #64]
  40a56c:	ldp	x24, x23, [sp, #48]
  40a570:	ldp	x26, x25, [sp, #32]
  40a574:	ldp	x28, x27, [sp, #16]
  40a578:	ldp	x29, x30, [sp], #96
  40a57c:	ret
  40a580:	stp	x29, x30, [sp, #-48]!
  40a584:	adrp	x8, 40e000 <__fxstatat@plt+0xbd50>
  40a588:	adrp	x9, 40e000 <__fxstatat@plt+0xbd50>
  40a58c:	add	x8, x8, #0xa0
  40a590:	add	x9, x9, #0x85
  40a594:	cmn	x2, #0x1
  40a598:	stp	x20, x19, [sp, #32]
  40a59c:	mov	x19, x1
  40a5a0:	mov	x20, x0
  40a5a4:	csel	x1, x9, x8, eq  // eq = none
  40a5a8:	mov	w2, #0x5                   	// #5
  40a5ac:	mov	x0, xzr
  40a5b0:	str	x21, [sp, #16]
  40a5b4:	mov	x29, sp
  40a5b8:	bl	4021e0 <dcgettext@plt>
  40a5bc:	mov	x21, x0
  40a5c0:	mov	w1, #0x8                   	// #8
  40a5c4:	mov	w0, wzr
  40a5c8:	mov	x2, x19
  40a5cc:	bl	4084ec <__fxstatat@plt+0x623c>
  40a5d0:	mov	x19, x0
  40a5d4:	mov	w0, #0x1                   	// #1
  40a5d8:	mov	x1, x20
  40a5dc:	bl	40887c <__fxstatat@plt+0x65cc>
  40a5e0:	mov	x2, x21
  40a5e4:	mov	x3, x19
  40a5e8:	ldp	x20, x19, [sp, #32]
  40a5ec:	ldr	x21, [sp, #16]
  40a5f0:	mov	x4, x0
  40a5f4:	mov	w0, wzr
  40a5f8:	mov	w1, wzr
  40a5fc:	ldp	x29, x30, [sp], #48
  40a600:	b	401dc0 <error@plt>
  40a604:	stp	x29, x30, [sp, #-96]!
  40a608:	stp	x20, x19, [sp, #80]
  40a60c:	mov	x20, x1
  40a610:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a614:	stp	x22, x21, [sp, #64]
  40a618:	mov	x19, x2
  40a61c:	mov	x21, x0
  40a620:	add	x1, x1, #0xbd
  40a624:	mov	w2, #0x5                   	// #5
  40a628:	mov	x0, xzr
  40a62c:	stp	x28, x27, [sp, #16]
  40a630:	stp	x26, x25, [sp, #32]
  40a634:	stp	x24, x23, [sp, #48]
  40a638:	mov	x29, sp
  40a63c:	bl	4021e0 <dcgettext@plt>
  40a640:	adrp	x26, 41f000 <__fxstatat@plt+0x1cd50>
  40a644:	ldr	x1, [x26, #1448]
  40a648:	bl	402200 <fputs_unlocked@plt>
  40a64c:	ldr	x24, [x21]
  40a650:	cbz	x24, 40a6e8 <__fxstatat@plt+0x8438>
  40a654:	add	x28, x21, #0x8
  40a658:	adrp	x21, 40e000 <__fxstatat@plt+0xbd50>
  40a65c:	mov	x27, xzr
  40a660:	mov	x23, xzr
  40a664:	mov	x22, xzr
  40a668:	add	x21, x21, #0xd2
  40a66c:	cbz	x22, 40a6b0 <__fxstatat@plt+0x8400>
  40a670:	add	x1, x20, x27
  40a674:	mov	x0, x23
  40a678:	mov	x2, x19
  40a67c:	bl	401fb0 <bcmp@plt>
  40a680:	mov	x25, x27
  40a684:	cbnz	w0, 40a6b4 <__fxstatat@plt+0x8404>
  40a688:	ldr	x25, [x26, #1448]
  40a68c:	mov	x0, x24
  40a690:	bl	40888c <__fxstatat@plt+0x65dc>
  40a694:	adrp	x2, 40e000 <__fxstatat@plt+0xbd50>
  40a698:	mov	x3, x0
  40a69c:	mov	w1, #0x1                   	// #1
  40a6a0:	mov	x0, x25
  40a6a4:	add	x2, x2, #0xda
  40a6a8:	bl	402090 <__fprintf_chk@plt>
  40a6ac:	b	40a6d8 <__fxstatat@plt+0x8428>
  40a6b0:	mov	x25, xzr
  40a6b4:	ldr	x23, [x26, #1448]
  40a6b8:	mov	x0, x24
  40a6bc:	bl	40888c <__fxstatat@plt+0x65dc>
  40a6c0:	mov	x3, x0
  40a6c4:	mov	w1, #0x1                   	// #1
  40a6c8:	mov	x0, x23
  40a6cc:	mov	x2, x21
  40a6d0:	bl	402090 <__fprintf_chk@plt>
  40a6d4:	add	x23, x20, x25
  40a6d8:	ldr	x24, [x28, x22, lsl #3]
  40a6dc:	add	x22, x22, #0x1
  40a6e0:	add	x27, x27, x19
  40a6e4:	cbnz	x24, 40a66c <__fxstatat@plt+0x83bc>
  40a6e8:	ldr	x1, [x26, #1448]
  40a6ec:	ldp	x20, x19, [sp, #80]
  40a6f0:	ldp	x22, x21, [sp, #64]
  40a6f4:	ldp	x24, x23, [sp, #48]
  40a6f8:	ldp	x26, x25, [sp, #32]
  40a6fc:	ldp	x28, x27, [sp, #16]
  40a700:	mov	w0, #0xa                   	// #10
  40a704:	ldp	x29, x30, [sp], #96
  40a708:	b	401e80 <putc_unlocked@plt>
  40a70c:	stp	x29, x30, [sp, #-64]!
  40a710:	stp	x24, x23, [sp, #16]
  40a714:	stp	x22, x21, [sp, #32]
  40a718:	mov	x21, x3
  40a71c:	mov	x22, x2
  40a720:	mov	x23, x1
  40a724:	mov	x24, x0
  40a728:	mov	x0, x1
  40a72c:	mov	x1, x2
  40a730:	mov	x2, x3
  40a734:	mov	x3, x4
  40a738:	stp	x20, x19, [sp, #48]
  40a73c:	mov	x29, sp
  40a740:	mov	x19, x5
  40a744:	mov	x20, x4
  40a748:	bl	40a49c <__fxstatat@plt+0x81ec>
  40a74c:	mov	x2, x0
  40a750:	tbz	x0, #63, 40a778 <__fxstatat@plt+0x84c8>
  40a754:	mov	x0, x24
  40a758:	mov	x1, x23
  40a75c:	bl	40a580 <__fxstatat@plt+0x82d0>
  40a760:	mov	x0, x22
  40a764:	mov	x1, x21
  40a768:	mov	x2, x20
  40a76c:	bl	40a604 <__fxstatat@plt+0x8354>
  40a770:	blr	x19
  40a774:	mov	x2, #0xffffffffffffffff    	// #-1
  40a778:	ldp	x20, x19, [sp, #48]
  40a77c:	ldp	x22, x21, [sp, #32]
  40a780:	ldp	x24, x23, [sp, #16]
  40a784:	mov	x0, x2
  40a788:	ldp	x29, x30, [sp], #64
  40a78c:	ret
  40a790:	stp	x29, x30, [sp, #-64]!
  40a794:	stp	x22, x21, [sp, #32]
  40a798:	stp	x20, x19, [sp, #48]
  40a79c:	ldr	x20, [x1]
  40a7a0:	str	x23, [sp, #16]
  40a7a4:	mov	x29, sp
  40a7a8:	cbz	x20, 40a7f8 <__fxstatat@plt+0x8548>
  40a7ac:	mov	x22, x2
  40a7b0:	mov	x23, x1
  40a7b4:	mov	x1, x2
  40a7b8:	mov	x2, x3
  40a7bc:	mov	x19, x3
  40a7c0:	mov	x21, x0
  40a7c4:	bl	401fb0 <bcmp@plt>
  40a7c8:	cbz	w0, 40a7f8 <__fxstatat@plt+0x8548>
  40a7cc:	add	x22, x22, x19
  40a7d0:	add	x23, x23, #0x8
  40a7d4:	ldr	x20, [x23]
  40a7d8:	cbz	x20, 40a7f8 <__fxstatat@plt+0x8548>
  40a7dc:	mov	x0, x21
  40a7e0:	mov	x1, x22
  40a7e4:	mov	x2, x19
  40a7e8:	bl	401fb0 <bcmp@plt>
  40a7ec:	add	x22, x22, x19
  40a7f0:	add	x23, x23, #0x8
  40a7f4:	cbnz	w0, 40a7d4 <__fxstatat@plt+0x8524>
  40a7f8:	mov	x0, x20
  40a7fc:	ldp	x20, x19, [sp, #48]
  40a800:	ldp	x22, x21, [sp, #32]
  40a804:	ldr	x23, [sp, #16]
  40a808:	ldp	x29, x30, [sp], #64
  40a80c:	ret
  40a810:	stp	x29, x30, [sp, #-48]!
  40a814:	str	x21, [sp, #16]
  40a818:	stp	x20, x19, [sp, #32]
  40a81c:	mov	x29, sp
  40a820:	mov	x20, x0
  40a824:	bl	401e40 <__fpending@plt>
  40a828:	mov	x19, x0
  40a82c:	mov	x0, x20
  40a830:	bl	401df0 <ferror_unlocked@plt>
  40a834:	mov	w21, w0
  40a838:	mov	x0, x20
  40a83c:	bl	40aa54 <__fxstatat@plt+0x87a4>
  40a840:	mov	w8, w0
  40a844:	cbz	w21, 40a85c <__fxstatat@plt+0x85ac>
  40a848:	cbnz	w8, 40a854 <__fxstatat@plt+0x85a4>
  40a84c:	bl	402260 <__errno_location@plt>
  40a850:	str	wzr, [x0]
  40a854:	mov	w0, #0xffffffff            	// #-1
  40a858:	b	40a87c <__fxstatat@plt+0x85cc>
  40a85c:	cmp	w8, #0x0
  40a860:	csetm	w0, ne  // ne = any
  40a864:	cbnz	x19, 40a87c <__fxstatat@plt+0x85cc>
  40a868:	cbz	w8, 40a87c <__fxstatat@plt+0x85cc>
  40a86c:	bl	402260 <__errno_location@plt>
  40a870:	ldr	w8, [x0]
  40a874:	cmp	w8, #0x9
  40a878:	csetm	w0, ne  // ne = any
  40a87c:	ldp	x20, x19, [sp, #32]
  40a880:	ldr	x21, [sp, #16]
  40a884:	ldp	x29, x30, [sp], #48
  40a888:	ret
  40a88c:	sub	sp, sp, #0xe0
  40a890:	stp	x29, x30, [sp, #208]
  40a894:	add	x29, sp, #0xd0
  40a898:	stp	x2, x3, [x29, #-80]
  40a89c:	stp	x4, x5, [x29, #-64]
  40a8a0:	stp	x6, x7, [x29, #-48]
  40a8a4:	stp	q1, q2, [sp, #16]
  40a8a8:	stp	q3, q4, [sp, #48]
  40a8ac:	str	q0, [sp]
  40a8b0:	stp	q5, q6, [sp, #80]
  40a8b4:	str	q7, [sp, #112]
  40a8b8:	tbnz	w1, #6, 40a8c4 <__fxstatat@plt+0x8614>
  40a8bc:	mov	w2, wzr
  40a8c0:	b	40a91c <__fxstatat@plt+0x866c>
  40a8c4:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a8c8:	mov	x11, sp
  40a8cc:	sub	x12, x29, #0x50
  40a8d0:	movk	x9, #0xff80, lsl #32
  40a8d4:	add	x10, x29, #0x10
  40a8d8:	mov	x8, #0xffffffffffffffd0    	// #-48
  40a8dc:	add	x11, x11, #0x80
  40a8e0:	add	x12, x12, #0x30
  40a8e4:	stp	x11, x9, [x29, #-16]
  40a8e8:	stp	x10, x12, [x29, #-32]
  40a8ec:	tbz	w8, #31, 40a90c <__fxstatat@plt+0x865c>
  40a8f0:	add	w9, w8, #0x8
  40a8f4:	cmn	w8, #0x8
  40a8f8:	stur	w9, [x29, #-8]
  40a8fc:	b.gt	40a90c <__fxstatat@plt+0x865c>
  40a900:	ldur	x9, [x29, #-24]
  40a904:	add	x8, x9, x8
  40a908:	b	40a918 <__fxstatat@plt+0x8668>
  40a90c:	ldur	x8, [x29, #-32]
  40a910:	add	x9, x8, #0x8
  40a914:	stur	x9, [x29, #-32]
  40a918:	ldr	w2, [x8]
  40a91c:	bl	401ef0 <open@plt>
  40a920:	bl	40a9f8 <__fxstatat@plt+0x8748>
  40a924:	ldp	x29, x30, [sp, #208]
  40a928:	add	sp, sp, #0xe0
  40a92c:	ret
  40a930:	stp	x29, x30, [sp, #-32]!
  40a934:	mov	x1, xzr
  40a938:	str	x19, [sp, #16]
  40a93c:	mov	x29, sp
  40a940:	bl	4022a0 <setlocale@plt>
  40a944:	cbz	x0, 40a970 <__fxstatat@plt+0x86c0>
  40a948:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a94c:	add	x1, x1, #0xdf
  40a950:	mov	x19, x0
  40a954:	bl	4020a0 <strcmp@plt>
  40a958:	cbz	w0, 40a978 <__fxstatat@plt+0x86c8>
  40a95c:	adrp	x1, 40e000 <__fxstatat@plt+0xbd50>
  40a960:	add	x1, x1, #0xe1
  40a964:	mov	x0, x19
  40a968:	bl	4020a0 <strcmp@plt>
  40a96c:	cbz	w0, 40a978 <__fxstatat@plt+0x86c8>
  40a970:	mov	w0, #0x1                   	// #1
  40a974:	b	40a97c <__fxstatat@plt+0x86cc>
  40a978:	mov	w0, wzr
  40a97c:	ldr	x19, [sp, #16]
  40a980:	ldp	x29, x30, [sp], #32
  40a984:	ret
  40a988:	ldrb	w9, [x0]
  40a98c:	cbz	w9, 40a9ac <__fxstatat@plt+0x86fc>
  40a990:	mov	x8, xzr
  40a994:	add	x10, x0, #0x1
  40a998:	ror	x8, x8, #55
  40a99c:	add	x8, x8, w9, uxtb
  40a9a0:	ldrb	w9, [x10], #1
  40a9a4:	cbnz	w9, 40a998 <__fxstatat@plt+0x86e8>
  40a9a8:	b	40a9b0 <__fxstatat@plt+0x8700>
  40a9ac:	mov	x8, xzr
  40a9b0:	udiv	x9, x8, x1
  40a9b4:	msub	x0, x9, x1, x8
  40a9b8:	ret
  40a9bc:	stp	x29, x30, [sp, #-16]!
  40a9c0:	mov	w0, #0xe                   	// #14
  40a9c4:	mov	x29, sp
  40a9c8:	bl	401eb0 <nl_langinfo@plt>
  40a9cc:	adrp	x8, 40d000 <__fxstatat@plt+0xad50>
  40a9d0:	add	x8, x8, #0xbb9
  40a9d4:	cmp	x0, #0x0
  40a9d8:	csel	x8, x8, x0, eq  // eq = none
  40a9dc:	ldrb	w9, [x8]
  40a9e0:	adrp	x10, 40e000 <__fxstatat@plt+0xbd50>
  40a9e4:	add	x10, x10, #0xe7
  40a9e8:	cmp	w9, #0x0
  40a9ec:	csel	x0, x10, x8, eq  // eq = none
  40a9f0:	ldp	x29, x30, [sp], #16
  40a9f4:	ret
  40a9f8:	stp	x29, x30, [sp, #-48]!
  40a9fc:	stp	x20, x19, [sp, #32]
  40aa00:	mov	w19, w0
  40aa04:	cmp	w0, #0x2
  40aa08:	stp	x22, x21, [sp, #16]
  40aa0c:	mov	x29, sp
  40aa10:	b.hi	40aa40 <__fxstatat@plt+0x8790>  // b.pmore
  40aa14:	mov	w0, w19
  40aa18:	bl	40abcc <__fxstatat@plt+0x891c>
  40aa1c:	mov	w20, w0
  40aa20:	bl	402260 <__errno_location@plt>
  40aa24:	ldr	w22, [x0]
  40aa28:	mov	x21, x0
  40aa2c:	mov	w0, w19
  40aa30:	bl	401fe0 <close@plt>
  40aa34:	str	w22, [x21]
  40aa38:	mov	w0, w20
  40aa3c:	b	40aa44 <__fxstatat@plt+0x8794>
  40aa40:	mov	w0, w19
  40aa44:	ldp	x20, x19, [sp, #32]
  40aa48:	ldp	x22, x21, [sp, #16]
  40aa4c:	ldp	x29, x30, [sp], #48
  40aa50:	ret
  40aa54:	stp	x29, x30, [sp, #-48]!
  40aa58:	str	x21, [sp, #16]
  40aa5c:	stp	x20, x19, [sp, #32]
  40aa60:	mov	x29, sp
  40aa64:	mov	x19, x0
  40aa68:	bl	401e70 <fileno@plt>
  40aa6c:	tbnz	w0, #31, 40aad4 <__fxstatat@plt+0x8824>
  40aa70:	mov	x0, x19
  40aa74:	bl	402210 <__freading@plt>
  40aa78:	cbz	w0, 40aa98 <__fxstatat@plt+0x87e8>
  40aa7c:	mov	x0, x19
  40aa80:	bl	401e70 <fileno@plt>
  40aa84:	mov	w2, #0x1                   	// #1
  40aa88:	mov	x1, xzr
  40aa8c:	bl	401e30 <lseek@plt>
  40aa90:	cmn	x0, #0x1
  40aa94:	b.eq	40aad4 <__fxstatat@plt+0x8824>  // b.none
  40aa98:	mov	x0, x19
  40aa9c:	bl	40aae8 <__fxstatat@plt+0x8838>
  40aaa0:	cbz	w0, 40aad4 <__fxstatat@plt+0x8824>
  40aaa4:	bl	402260 <__errno_location@plt>
  40aaa8:	ldr	w21, [x0]
  40aaac:	mov	x20, x0
  40aab0:	mov	x0, x19
  40aab4:	bl	401ea0 <fclose@plt>
  40aab8:	cbz	w21, 40aac4 <__fxstatat@plt+0x8814>
  40aabc:	mov	w0, #0xffffffff            	// #-1
  40aac0:	str	w21, [x20]
  40aac4:	ldp	x20, x19, [sp, #32]
  40aac8:	ldr	x21, [sp, #16]
  40aacc:	ldp	x29, x30, [sp], #48
  40aad0:	ret
  40aad4:	mov	x0, x19
  40aad8:	ldp	x20, x19, [sp, #32]
  40aadc:	ldr	x21, [sp, #16]
  40aae0:	ldp	x29, x30, [sp], #48
  40aae4:	b	401ea0 <fclose@plt>
  40aae8:	stp	x29, x30, [sp, #-32]!
  40aaec:	str	x19, [sp, #16]
  40aaf0:	mov	x19, x0
  40aaf4:	mov	x29, sp
  40aaf8:	cbz	x0, 40ab20 <__fxstatat@plt+0x8870>
  40aafc:	mov	x0, x19
  40ab00:	bl	402210 <__freading@plt>
  40ab04:	cbz	w0, 40ab20 <__fxstatat@plt+0x8870>
  40ab08:	ldrb	w8, [x19, #1]
  40ab0c:	tbz	w8, #0, 40ab20 <__fxstatat@plt+0x8870>
  40ab10:	mov	w2, #0x1                   	// #1
  40ab14:	mov	x0, x19
  40ab18:	mov	x1, xzr
  40ab1c:	bl	40ab30 <__fxstatat@plt+0x8880>
  40ab20:	mov	x0, x19
  40ab24:	ldr	x19, [sp, #16]
  40ab28:	ldp	x29, x30, [sp], #32
  40ab2c:	b	402170 <fflush@plt>
  40ab30:	stp	x29, x30, [sp, #-48]!
  40ab34:	str	x21, [sp, #16]
  40ab38:	stp	x20, x19, [sp, #32]
  40ab3c:	ldp	x9, x8, [x0, #8]
  40ab40:	mov	w20, w2
  40ab44:	mov	x19, x0
  40ab48:	mov	x21, x1
  40ab4c:	cmp	x8, x9
  40ab50:	mov	x29, sp
  40ab54:	b.ne	40ab6c <__fxstatat@plt+0x88bc>  // b.any
  40ab58:	ldp	x9, x8, [x19, #32]
  40ab5c:	cmp	x8, x9
  40ab60:	b.ne	40ab6c <__fxstatat@plt+0x88bc>  // b.any
  40ab64:	ldr	x8, [x19, #72]
  40ab68:	cbz	x8, 40ab88 <__fxstatat@plt+0x88d8>
  40ab6c:	mov	x0, x19
  40ab70:	mov	x1, x21
  40ab74:	mov	w2, w20
  40ab78:	ldp	x20, x19, [sp, #32]
  40ab7c:	ldr	x21, [sp, #16]
  40ab80:	ldp	x29, x30, [sp], #48
  40ab84:	b	4020c0 <fseeko@plt>
  40ab88:	mov	x0, x19
  40ab8c:	bl	401e70 <fileno@plt>
  40ab90:	mov	x1, x21
  40ab94:	mov	w2, w20
  40ab98:	bl	401e30 <lseek@plt>
  40ab9c:	cmn	x0, #0x1
  40aba0:	b.eq	40abbc <__fxstatat@plt+0x890c>  // b.none
  40aba4:	ldr	w9, [x19]
  40aba8:	mov	x8, x0
  40abac:	mov	w0, wzr
  40abb0:	str	x8, [x19, #144]
  40abb4:	and	w9, w9, #0xffffffef
  40abb8:	str	w9, [x19]
  40abbc:	ldp	x20, x19, [sp, #32]
  40abc0:	ldr	x21, [sp, #16]
  40abc4:	ldp	x29, x30, [sp], #48
  40abc8:	ret
  40abcc:	mov	w2, #0x3                   	// #3
  40abd0:	mov	w1, wzr
  40abd4:	b	40abd8 <__fxstatat@plt+0x8928>
  40abd8:	sub	sp, sp, #0x100
  40abdc:	stp	x29, x30, [sp, #208]
  40abe0:	add	x29, sp, #0xd0
  40abe4:	mov	x8, #0xffffffffffffffd0    	// #-48
  40abe8:	mov	x9, sp
  40abec:	sub	x10, x29, #0x50
  40abf0:	stp	x20, x19, [sp, #240]
  40abf4:	mov	w19, w0
  40abf8:	movk	x8, #0xff80, lsl #32
  40abfc:	add	x11, x29, #0x30
  40ac00:	cmp	w1, #0xb
  40ac04:	add	x9, x9, #0x80
  40ac08:	add	x10, x10, #0x30
  40ac0c:	stp	x22, x21, [sp, #224]
  40ac10:	stp	x2, x3, [x29, #-80]
  40ac14:	stp	x4, x5, [x29, #-64]
  40ac18:	stp	x6, x7, [x29, #-48]
  40ac1c:	stp	q1, q2, [sp, #16]
  40ac20:	stp	q3, q4, [sp, #48]
  40ac24:	str	q0, [sp]
  40ac28:	stp	q5, q6, [sp, #80]
  40ac2c:	str	q7, [sp, #112]
  40ac30:	stp	x9, x8, [x29, #-16]
  40ac34:	stp	x11, x10, [x29, #-32]
  40ac38:	b.hi	40ac84 <__fxstatat@plt+0x89d4>  // b.pmore
  40ac3c:	mov	w8, #0x1                   	// #1
  40ac40:	lsl	w8, w8, w1
  40ac44:	mov	w9, #0x514                 	// #1300
  40ac48:	tst	w8, w9
  40ac4c:	b.ne	40acbc <__fxstatat@plt+0x8a0c>  // b.any
  40ac50:	mov	w9, #0xa0a                 	// #2570
  40ac54:	tst	w8, w9
  40ac58:	b.ne	40acb0 <__fxstatat@plt+0x8a00>  // b.any
  40ac5c:	cbnz	w1, 40ac84 <__fxstatat@plt+0x89d4>
  40ac60:	ldursw	x8, [x29, #-8]
  40ac64:	tbz	w8, #31, 40ad64 <__fxstatat@plt+0x8ab4>
  40ac68:	add	w9, w8, #0x8
  40ac6c:	cmn	w8, #0x8
  40ac70:	stur	w9, [x29, #-8]
  40ac74:	b.gt	40ad64 <__fxstatat@plt+0x8ab4>
  40ac78:	ldur	x9, [x29, #-24]
  40ac7c:	add	x8, x9, x8
  40ac80:	b	40ad70 <__fxstatat@plt+0x8ac0>
  40ac84:	sub	w8, w1, #0x400
  40ac88:	cmp	w8, #0xa
  40ac8c:	b.hi	40ad40 <__fxstatat@plt+0x8a90>  // b.pmore
  40ac90:	mov	w9, #0x1                   	// #1
  40ac94:	lsl	w9, w9, w8
  40ac98:	mov	w10, #0x285                 	// #645
  40ac9c:	tst	w9, w10
  40aca0:	b.ne	40acbc <__fxstatat@plt+0x8a0c>  // b.any
  40aca4:	mov	w10, #0x502                 	// #1282
  40aca8:	tst	w9, w10
  40acac:	b.eq	40ad14 <__fxstatat@plt+0x8a64>  // b.none
  40acb0:	mov	w0, w19
  40acb4:	bl	402160 <fcntl@plt>
  40acb8:	b	40acf8 <__fxstatat@plt+0x8a48>
  40acbc:	ldursw	x8, [x29, #-8]
  40acc0:	tbz	w8, #31, 40ace0 <__fxstatat@plt+0x8a30>
  40acc4:	add	w9, w8, #0x8
  40acc8:	cmn	w8, #0x8
  40accc:	stur	w9, [x29, #-8]
  40acd0:	b.gt	40ace0 <__fxstatat@plt+0x8a30>
  40acd4:	ldur	x9, [x29, #-24]
  40acd8:	add	x8, x9, x8
  40acdc:	b	40acec <__fxstatat@plt+0x8a3c>
  40ace0:	ldur	x8, [x29, #-32]
  40ace4:	add	x9, x8, #0x8
  40ace8:	stur	x9, [x29, #-32]
  40acec:	ldr	w2, [x8]
  40acf0:	mov	w0, w19
  40acf4:	bl	402160 <fcntl@plt>
  40acf8:	mov	w20, w0
  40acfc:	mov	w0, w20
  40ad00:	ldp	x20, x19, [sp, #240]
  40ad04:	ldp	x22, x21, [sp, #224]
  40ad08:	ldp	x29, x30, [sp, #208]
  40ad0c:	add	sp, sp, #0x100
  40ad10:	ret
  40ad14:	cmp	w8, #0x6
  40ad18:	b.ne	40ad40 <__fxstatat@plt+0x8a90>  // b.any
  40ad1c:	ldursw	x8, [x29, #-8]
  40ad20:	tbz	w8, #31, 40ad80 <__fxstatat@plt+0x8ad0>
  40ad24:	add	w9, w8, #0x8
  40ad28:	cmn	w8, #0x8
  40ad2c:	stur	w9, [x29, #-8]
  40ad30:	b.gt	40ad80 <__fxstatat@plt+0x8ad0>
  40ad34:	ldur	x9, [x29, #-24]
  40ad38:	add	x8, x9, x8
  40ad3c:	b	40ad8c <__fxstatat@plt+0x8adc>
  40ad40:	ldursw	x8, [x29, #-8]
  40ad44:	tbz	w8, #31, 40adec <__fxstatat@plt+0x8b3c>
  40ad48:	add	w9, w8, #0x8
  40ad4c:	cmn	w8, #0x8
  40ad50:	stur	w9, [x29, #-8]
  40ad54:	b.gt	40adec <__fxstatat@plt+0x8b3c>
  40ad58:	ldur	x9, [x29, #-24]
  40ad5c:	add	x8, x9, x8
  40ad60:	b	40adf8 <__fxstatat@plt+0x8b48>
  40ad64:	ldur	x8, [x29, #-32]
  40ad68:	add	x9, x8, #0x8
  40ad6c:	stur	x9, [x29, #-32]
  40ad70:	ldr	w2, [x8]
  40ad74:	mov	w0, w19
  40ad78:	mov	w1, wzr
  40ad7c:	b	40acf4 <__fxstatat@plt+0x8a44>
  40ad80:	ldur	x8, [x29, #-32]
  40ad84:	add	x9, x8, #0x8
  40ad88:	stur	x9, [x29, #-32]
  40ad8c:	adrp	x22, 41f000 <__fxstatat@plt+0x1cd50>
  40ad90:	ldr	w9, [x22, #1984]
  40ad94:	ldr	w21, [x8]
  40ad98:	tbnz	w9, #31, 40ae14 <__fxstatat@plt+0x8b64>
  40ad9c:	mov	w1, #0x406                 	// #1030
  40ada0:	mov	w0, w19
  40ada4:	mov	w2, w21
  40ada8:	bl	402160 <fcntl@plt>
  40adac:	mov	w20, w0
  40adb0:	tbz	w0, #31, 40ae08 <__fxstatat@plt+0x8b58>
  40adb4:	bl	402260 <__errno_location@plt>
  40adb8:	ldr	w8, [x0]
  40adbc:	cmp	w8, #0x16
  40adc0:	b.ne	40ae08 <__fxstatat@plt+0x8b58>  // b.any
  40adc4:	mov	w0, w19
  40adc8:	mov	w1, wzr
  40adcc:	mov	w2, w21
  40add0:	bl	402160 <fcntl@plt>
  40add4:	mov	w20, w0
  40add8:	tbnz	w0, #31, 40acfc <__fxstatat@plt+0x8a4c>
  40addc:	mov	w8, #0xffffffff            	// #-1
  40ade0:	str	w8, [x22, #1984]
  40ade4:	mov	w8, #0x1                   	// #1
  40ade8:	b	40ae34 <__fxstatat@plt+0x8b84>
  40adec:	ldur	x8, [x29, #-32]
  40adf0:	add	x9, x8, #0x8
  40adf4:	stur	x9, [x29, #-32]
  40adf8:	ldr	x2, [x8]
  40adfc:	mov	w0, w19
  40ae00:	bl	402160 <fcntl@plt>
  40ae04:	b	40acf8 <__fxstatat@plt+0x8a48>
  40ae08:	mov	w8, #0x1                   	// #1
  40ae0c:	str	w8, [x22, #1984]
  40ae10:	b	40acfc <__fxstatat@plt+0x8a4c>
  40ae14:	mov	w0, w19
  40ae18:	mov	w1, wzr
  40ae1c:	mov	w2, w21
  40ae20:	bl	402160 <fcntl@plt>
  40ae24:	ldr	w8, [x22, #1984]
  40ae28:	mov	w20, w0
  40ae2c:	cmn	w8, #0x1
  40ae30:	cset	w8, eq  // eq = none
  40ae34:	cbz	w8, 40acfc <__fxstatat@plt+0x8a4c>
  40ae38:	tbnz	w20, #31, 40acfc <__fxstatat@plt+0x8a4c>
  40ae3c:	mov	w1, #0x1                   	// #1
  40ae40:	mov	w0, w20
  40ae44:	bl	402160 <fcntl@plt>
  40ae48:	tbnz	w0, #31, 40ae64 <__fxstatat@plt+0x8bb4>
  40ae4c:	orr	w2, w0, #0x1
  40ae50:	mov	w1, #0x2                   	// #2
  40ae54:	mov	w0, w20
  40ae58:	bl	402160 <fcntl@plt>
  40ae5c:	cmn	w0, #0x1
  40ae60:	b.ne	40acfc <__fxstatat@plt+0x8a4c>  // b.any
  40ae64:	bl	402260 <__errno_location@plt>
  40ae68:	ldr	w21, [x0]
  40ae6c:	mov	x19, x0
  40ae70:	mov	w0, w20
  40ae74:	bl	401fe0 <close@plt>
  40ae78:	str	w21, [x19]
  40ae7c:	mov	w20, #0xffffffff            	// #-1
  40ae80:	b	40acfc <__fxstatat@plt+0x8a4c>
  40ae84:	nop
  40ae88:	stp	x29, x30, [sp, #-48]!
  40ae8c:	mov	x29, sp
  40ae90:	str	q0, [sp, #16]
  40ae94:	str	q1, [sp, #32]
  40ae98:	ldp	x2, x0, [sp, #16]
  40ae9c:	ldp	x5, x3, [sp, #32]
  40aea0:	mrs	x10, fpcr
  40aea4:	lsr	x1, x0, #63
  40aea8:	ubfx	x6, x0, #0, #48
  40aeac:	and	w13, w1, #0xff
  40aeb0:	mov	x14, x1
  40aeb4:	ubfx	x7, x0, #48, #15
  40aeb8:	cbz	w7, 40b2d8 <__fxstatat@plt+0x9028>
  40aebc:	mov	w4, #0x7fff                	// #32767
  40aec0:	cmp	w7, w4
  40aec4:	b.eq	40b320 <__fxstatat@plt+0x9070>  // b.none
  40aec8:	and	x7, x7, #0xffff
  40aecc:	extr	x6, x6, x2, #61
  40aed0:	mov	x15, #0xffffffffffffc001    	// #-16383
  40aed4:	orr	x4, x6, #0x8000000000000
  40aed8:	add	x7, x7, x15
  40aedc:	lsl	x2, x2, #3
  40aee0:	mov	x1, #0x0                   	// #0
  40aee4:	mov	x16, #0x0                   	// #0
  40aee8:	mov	w0, #0x0                   	// #0
  40aeec:	lsr	x8, x3, #63
  40aef0:	ubfx	x6, x3, #0, #48
  40aef4:	and	w15, w8, #0xff
  40aef8:	ubfx	x9, x3, #48, #15
  40aefc:	cbz	w9, 40b294 <__fxstatat@plt+0x8fe4>
  40af00:	mov	w11, #0x7fff                	// #32767
  40af04:	cmp	w9, w11
  40af08:	b.eq	40afcc <__fxstatat@plt+0x8d1c>  // b.none
  40af0c:	and	x9, x9, #0xffff
  40af10:	extr	x6, x6, x5, #61
  40af14:	mov	x12, #0xffffffffffffc001    	// #-16383
  40af18:	orr	x6, x6, #0x8000000000000
  40af1c:	add	x9, x9, x12
  40af20:	lsl	x5, x5, #3
  40af24:	sub	x7, x7, x9
  40af28:	mov	x9, #0x0                   	// #0
  40af2c:	eor	w11, w13, w15
  40af30:	cmp	x1, #0x9
  40af34:	and	x3, x11, #0xff
  40af38:	mov	x12, x3
  40af3c:	b.gt	40b26c <__fxstatat@plt+0x8fbc>
  40af40:	cmp	x1, #0x7
  40af44:	b.gt	40b42c <__fxstatat@plt+0x917c>
  40af48:	cmp	x1, #0x3
  40af4c:	b.eq	40af68 <__fxstatat@plt+0x8cb8>  // b.none
  40af50:	b.le	40b23c <__fxstatat@plt+0x8f8c>
  40af54:	cmp	x1, #0x5
  40af58:	b.eq	40b27c <__fxstatat@plt+0x8fcc>  // b.none
  40af5c:	b.le	40b060 <__fxstatat@plt+0x8db0>
  40af60:	cmp	x1, #0x6
  40af64:	b.eq	40b030 <__fxstatat@plt+0x8d80>  // b.none
  40af68:	cmp	x9, #0x1
  40af6c:	b.eq	40b3b0 <__fxstatat@plt+0x9100>  // b.none
  40af70:	cbz	x9, 40af84 <__fxstatat@plt+0x8cd4>
  40af74:	cmp	x9, #0x2
  40af78:	b.eq	40b5b4 <__fxstatat@plt+0x9304>  // b.none
  40af7c:	cmp	x9, #0x3
  40af80:	b.eq	40b59c <__fxstatat@plt+0x92ec>  // b.none
  40af84:	mov	x1, #0x3fff                	// #16383
  40af88:	mov	x12, x8
  40af8c:	add	x3, x7, x1
  40af90:	cmp	x3, #0x0
  40af94:	b.le	40b470 <__fxstatat@plt+0x91c0>
  40af98:	tst	x5, #0x7
  40af9c:	b.ne	40b3e0 <__fxstatat@plt+0x9130>  // b.any
  40afa0:	and	w11, w12, #0x1
  40afa4:	tbz	x6, #52, 40afb0 <__fxstatat@plt+0x8d00>
  40afa8:	and	x6, x6, #0xffefffffffffffff
  40afac:	add	x3, x7, #0x4, lsl #12
  40afb0:	mov	x1, #0x7ffe                	// #32766
  40afb4:	cmp	x3, x1
  40afb8:	b.gt	40b558 <__fxstatat@plt+0x92a8>
  40afbc:	and	w1, w3, #0x7fff
  40afc0:	extr	x2, x6, x5, #3
  40afc4:	ubfx	x6, x6, #3, #48
  40afc8:	b	40b03c <__fxstatat@plt+0x8d8c>
  40afcc:	mov	x9, #0xffffffffffff8001    	// #-32767
  40afd0:	orr	x3, x6, x5
  40afd4:	add	x7, x7, x9
  40afd8:	cbz	x3, 40b354 <__fxstatat@plt+0x90a4>
  40afdc:	tst	x6, #0x800000000000
  40afe0:	orr	x1, x1, #0x3
  40afe4:	csinc	w0, w0, wzr, ne  // ne = any
  40afe8:	mov	x9, #0x3                   	// #3
  40afec:	eor	w11, w13, w15
  40aff0:	cmp	x1, #0x9
  40aff4:	and	x3, x11, #0xff
  40aff8:	mov	x12, x3
  40affc:	b.le	40af40 <__fxstatat@plt+0x8c90>
  40b000:	cmp	x1, #0xf
  40b004:	b.ne	40b26c <__fxstatat@plt+0x8fbc>  // b.any
  40b008:	tbz	x4, #47, 40b418 <__fxstatat@plt+0x9168>
  40b00c:	tbnz	x6, #47, 40b418 <__fxstatat@plt+0x9168>
  40b010:	orr	x6, x6, #0x800000000000
  40b014:	mov	w11, w15
  40b018:	and	x6, x6, #0xffffffffffff
  40b01c:	mov	x2, x5
  40b020:	mov	w1, #0x7fff                	// #32767
  40b024:	b	40b03c <__fxstatat@plt+0x8d8c>
  40b028:	cmp	x1, #0x2
  40b02c:	b.ne	40b068 <__fxstatat@plt+0x8db8>  // b.any
  40b030:	mov	w1, #0x0                   	// #0
  40b034:	mov	x6, #0x0                   	// #0
  40b038:	mov	x2, #0x0                   	// #0
  40b03c:	mov	x5, #0x0                   	// #0
  40b040:	orr	w1, w1, w11, lsl #15
  40b044:	bfxil	x5, x6, #0, #48
  40b048:	fmov	d0, x2
  40b04c:	bfi	x5, x1, #48, #16
  40b050:	fmov	v0.d[1], x5
  40b054:	cbnz	w0, 40b25c <__fxstatat@plt+0x8fac>
  40b058:	ldp	x29, x30, [sp], #48
  40b05c:	ret
  40b060:	cmp	x1, #0x4
  40b064:	b.eq	40b030 <__fxstatat@plt+0x8d80>  // b.none
  40b068:	cmp	x4, x6
  40b06c:	b.ls	40b3c4 <__fxstatat@plt+0x9114>  // b.plast
  40b070:	lsr	x3, x4, #1
  40b074:	extr	x8, x4, x2, #1
  40b078:	lsl	x2, x2, #63
  40b07c:	ubfx	x14, x6, #20, #32
  40b080:	extr	x9, x6, x5, #52
  40b084:	lsl	x13, x5, #12
  40b088:	and	x15, x9, #0xffffffff
  40b08c:	udiv	x5, x3, x14
  40b090:	msub	x3, x5, x14, x3
  40b094:	mul	x1, x15, x5
  40b098:	extr	x3, x3, x8, #32
  40b09c:	cmp	x1, x3
  40b0a0:	b.ls	40b0b4 <__fxstatat@plt+0x8e04>  // b.plast
  40b0a4:	adds	x3, x9, x3
  40b0a8:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  40b0ac:	b.hi	40b694 <__fxstatat@plt+0x93e4>  // b.pmore
  40b0b0:	sub	x5, x5, #0x1
  40b0b4:	sub	x3, x3, x1
  40b0b8:	mov	x4, x8
  40b0bc:	udiv	x1, x3, x14
  40b0c0:	msub	x3, x1, x14, x3
  40b0c4:	mul	x6, x15, x1
  40b0c8:	bfi	x4, x3, #32, #32
  40b0cc:	cmp	x6, x4
  40b0d0:	b.ls	40b0e4 <__fxstatat@plt+0x8e34>  // b.plast
  40b0d4:	adds	x4, x9, x4
  40b0d8:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  40b0dc:	b.hi	40b688 <__fxstatat@plt+0x93d8>  // b.pmore
  40b0e0:	sub	x1, x1, #0x1
  40b0e4:	orr	x8, x1, x5, lsl #32
  40b0e8:	and	x17, x13, #0xffffffff
  40b0ec:	and	x1, x8, #0xffffffff
  40b0f0:	lsr	x16, x13, #32
  40b0f4:	lsr	x5, x8, #32
  40b0f8:	sub	x4, x4, x6
  40b0fc:	mov	x18, #0x100000000           	// #4294967296
  40b100:	mul	x3, x1, x17
  40b104:	mul	x30, x5, x17
  40b108:	madd	x6, x16, x1, x30
  40b10c:	and	x1, x3, #0xffffffff
  40b110:	mul	x5, x5, x16
  40b114:	add	x3, x6, x3, lsr #32
  40b118:	add	x6, x5, x18
  40b11c:	cmp	x30, x3
  40b120:	csel	x5, x6, x5, hi  // hi = pmore
  40b124:	add	x1, x1, x3, lsl #32
  40b128:	add	x5, x5, x3, lsr #32
  40b12c:	cmp	x4, x5
  40b130:	b.cc	40b43c <__fxstatat@plt+0x918c>  // b.lo, b.ul, b.last
  40b134:	ccmp	x2, x1, #0x2, eq  // eq = none
  40b138:	mov	x6, x8
  40b13c:	b.cc	40b43c <__fxstatat@plt+0x918c>  // b.lo, b.ul, b.last
  40b140:	subs	x8, x2, x1
  40b144:	mov	x3, #0x3fff                	// #16383
  40b148:	cmp	x2, x1
  40b14c:	add	x3, x7, x3
  40b150:	sbc	x4, x4, x5
  40b154:	cmp	x9, x4
  40b158:	b.eq	40b6a0 <__fxstatat@plt+0x93f0>  // b.none
  40b15c:	udiv	x5, x4, x14
  40b160:	msub	x4, x5, x14, x4
  40b164:	mul	x2, x15, x5
  40b168:	extr	x1, x4, x8, #32
  40b16c:	cmp	x2, x1
  40b170:	b.ls	40b184 <__fxstatat@plt+0x8ed4>  // b.plast
  40b174:	adds	x1, x9, x1
  40b178:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  40b17c:	b.hi	40b758 <__fxstatat@plt+0x94a8>  // b.pmore
  40b180:	sub	x5, x5, #0x1
  40b184:	sub	x1, x1, x2
  40b188:	udiv	x2, x1, x14
  40b18c:	msub	x1, x2, x14, x1
  40b190:	mul	x15, x15, x2
  40b194:	bfi	x8, x1, #32, #32
  40b198:	mov	x1, x8
  40b19c:	cmp	x15, x8
  40b1a0:	b.ls	40b1b4 <__fxstatat@plt+0x8f04>  // b.plast
  40b1a4:	adds	x1, x9, x8
  40b1a8:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  40b1ac:	b.hi	40b764 <__fxstatat@plt+0x94b4>  // b.pmore
  40b1b0:	sub	x2, x2, #0x1
  40b1b4:	orr	x5, x2, x5, lsl #32
  40b1b8:	mov	x11, #0x100000000           	// #4294967296
  40b1bc:	and	x4, x5, #0xffffffff
  40b1c0:	sub	x1, x1, x15
  40b1c4:	lsr	x14, x5, #32
  40b1c8:	mul	x2, x17, x4
  40b1cc:	mul	x17, x14, x17
  40b1d0:	madd	x4, x16, x4, x17
  40b1d4:	and	x8, x2, #0xffffffff
  40b1d8:	mul	x16, x16, x14
  40b1dc:	add	x2, x4, x2, lsr #32
  40b1e0:	add	x4, x16, x11
  40b1e4:	cmp	x17, x2
  40b1e8:	csel	x16, x4, x16, hi  // hi = pmore
  40b1ec:	add	x4, x8, x2, lsl #32
  40b1f0:	add	x16, x16, x2, lsr #32
  40b1f4:	cmp	x1, x16
  40b1f8:	b.cs	40b5d8 <__fxstatat@plt+0x9328>  // b.hs, b.nlast
  40b1fc:	adds	x2, x9, x1
  40b200:	sub	x8, x5, #0x1
  40b204:	mov	x1, x2
  40b208:	b.cs	40b21c <__fxstatat@plt+0x8f6c>  // b.hs, b.nlast
  40b20c:	cmp	x2, x16
  40b210:	b.cc	40b6d8 <__fxstatat@plt+0x9428>  // b.lo, b.ul, b.last
  40b214:	ccmp	x13, x4, #0x2, eq  // eq = none
  40b218:	b.cc	40b6d8 <__fxstatat@plt+0x9428>  // b.lo, b.ul, b.last
  40b21c:	cmp	x13, x4
  40b220:	mov	x5, x8
  40b224:	cset	w2, ne  // ne = any
  40b228:	cmp	w2, #0x0
  40b22c:	orr	x2, x5, #0x1
  40b230:	ccmp	x1, x16, #0x0, eq  // eq = none
  40b234:	csel	x5, x2, x5, ne  // ne = any
  40b238:	b	40af90 <__fxstatat@plt+0x8ce0>
  40b23c:	cmp	x1, #0x1
  40b240:	b.ne	40b028 <__fxstatat@plt+0x8d78>  // b.any
  40b244:	mov	x4, #0x0                   	// #0
  40b248:	fmov	d0, x4
  40b24c:	lsl	x3, x3, #63
  40b250:	orr	w0, w0, #0x2
  40b254:	orr	x5, x3, #0x7fff000000000000
  40b258:	fmov	v0.d[1], x5
  40b25c:	str	q0, [sp, #16]
  40b260:	bl	40c400 <__fxstatat@plt+0xa150>
  40b264:	ldr	q0, [sp, #16]
  40b268:	b	40b058 <__fxstatat@plt+0x8da8>
  40b26c:	cmp	x1, #0xb
  40b270:	b.gt	40b340 <__fxstatat@plt+0x9090>
  40b274:	cmp	x1, #0xa
  40b278:	b.ne	40af68 <__fxstatat@plt+0x8cb8>  // b.any
  40b27c:	mov	w11, #0x0                   	// #0
  40b280:	mov	x6, #0xffffffffffff        	// #281474976710655
  40b284:	mov	x2, #0xffffffffffffffff    	// #-1
  40b288:	mov	w0, #0x1                   	// #1
  40b28c:	mov	w1, #0x7fff                	// #32767
  40b290:	b	40b03c <__fxstatat@plt+0x8d8c>
  40b294:	orr	x3, x6, x5
  40b298:	cbz	x3, 40b380 <__fxstatat@plt+0x90d0>
  40b29c:	cbz	x6, 40b534 <__fxstatat@plt+0x9284>
  40b2a0:	clz	x3, x6
  40b2a4:	sub	x9, x3, #0xf
  40b2a8:	add	w12, w9, #0x3
  40b2ac:	mov	w11, #0x3d                  	// #61
  40b2b0:	sub	w9, w11, w9
  40b2b4:	lsl	x6, x6, x12
  40b2b8:	lsr	x9, x5, x9
  40b2bc:	orr	x6, x9, x6
  40b2c0:	lsl	x5, x5, x12
  40b2c4:	add	x7, x3, x7
  40b2c8:	mov	x11, #0x3fef                	// #16367
  40b2cc:	mov	x9, #0x0                   	// #0
  40b2d0:	add	x7, x7, x11
  40b2d4:	b	40af2c <__fxstatat@plt+0x8c7c>
  40b2d8:	orr	x4, x6, x2
  40b2dc:	cbz	x4, 40b368 <__fxstatat@plt+0x90b8>
  40b2e0:	cbz	x6, 40b510 <__fxstatat@plt+0x9260>
  40b2e4:	clz	x0, x6
  40b2e8:	sub	x4, x0, #0xf
  40b2ec:	add	w7, w4, #0x3
  40b2f0:	mov	w1, #0x3d                  	// #61
  40b2f4:	sub	w4, w1, w4
  40b2f8:	lsl	x6, x6, x7
  40b2fc:	lsr	x4, x2, x4
  40b300:	orr	x4, x4, x6
  40b304:	lsl	x2, x2, x7
  40b308:	mov	x7, #0xffffffffffffc011    	// #-16367
  40b30c:	mov	x1, #0x0                   	// #0
  40b310:	sub	x7, x7, x0
  40b314:	mov	x16, #0x0                   	// #0
  40b318:	mov	w0, #0x0                   	// #0
  40b31c:	b	40aeec <__fxstatat@plt+0x8c3c>
  40b320:	orr	x4, x6, x2
  40b324:	cbnz	x4, 40b394 <__fxstatat@plt+0x90e4>
  40b328:	mov	x2, #0x0                   	// #0
  40b32c:	mov	x1, #0x8                   	// #8
  40b330:	mov	x7, #0x7fff                	// #32767
  40b334:	mov	x16, #0x2                   	// #2
  40b338:	mov	w0, #0x0                   	// #0
  40b33c:	b	40aeec <__fxstatat@plt+0x8c3c>
  40b340:	mov	x6, x4
  40b344:	mov	x5, x2
  40b348:	mov	x8, x14
  40b34c:	mov	x9, x16
  40b350:	b	40af68 <__fxstatat@plt+0x8cb8>
  40b354:	orr	x1, x1, #0x2
  40b358:	mov	x6, #0x0                   	// #0
  40b35c:	mov	x5, #0x0                   	// #0
  40b360:	mov	x9, #0x2                   	// #2
  40b364:	b	40afec <__fxstatat@plt+0x8d3c>
  40b368:	mov	x2, #0x0                   	// #0
  40b36c:	mov	x1, #0x4                   	// #4
  40b370:	mov	x7, #0x0                   	// #0
  40b374:	mov	x16, #0x1                   	// #1
  40b378:	mov	w0, #0x0                   	// #0
  40b37c:	b	40aeec <__fxstatat@plt+0x8c3c>
  40b380:	orr	x1, x1, #0x1
  40b384:	mov	x6, #0x0                   	// #0
  40b388:	mov	x5, #0x0                   	// #0
  40b38c:	mov	x9, #0x1                   	// #1
  40b390:	b	40af2c <__fxstatat@plt+0x8c7c>
  40b394:	lsr	x0, x6, #47
  40b398:	mov	x4, x6
  40b39c:	eor	w0, w0, #0x1
  40b3a0:	mov	x1, #0xc                   	// #12
  40b3a4:	mov	x7, #0x7fff                	// #32767
  40b3a8:	mov	x16, #0x3                   	// #3
  40b3ac:	b	40aeec <__fxstatat@plt+0x8c3c>
  40b3b0:	mov	w11, w8
  40b3b4:	mov	w1, #0x0                   	// #0
  40b3b8:	mov	x6, #0x0                   	// #0
  40b3bc:	mov	x2, #0x0                   	// #0
  40b3c0:	b	40b03c <__fxstatat@plt+0x8d8c>
  40b3c4:	ccmp	x5, x2, #0x2, eq  // eq = none
  40b3c8:	b.ls	40b070 <__fxstatat@plt+0x8dc0>  // b.plast
  40b3cc:	mov	x8, x2
  40b3d0:	sub	x7, x7, #0x1
  40b3d4:	mov	x3, x4
  40b3d8:	mov	x2, #0x0                   	// #0
  40b3dc:	b	40b07c <__fxstatat@plt+0x8dcc>
  40b3e0:	and	x1, x10, #0xc00000
  40b3e4:	orr	w0, w0, #0x10
  40b3e8:	cmp	x1, #0x400, lsl #12
  40b3ec:	b.eq	40b740 <__fxstatat@plt+0x9490>  // b.none
  40b3f0:	cmp	x1, #0x800, lsl #12
  40b3f4:	b.eq	40b654 <__fxstatat@plt+0x93a4>  // b.none
  40b3f8:	cbnz	x1, 40afa0 <__fxstatat@plt+0x8cf0>
  40b3fc:	and	x1, x5, #0xf
  40b400:	and	w11, w12, #0x1
  40b404:	cmp	x1, #0x4
  40b408:	b.eq	40afa4 <__fxstatat@plt+0x8cf4>  // b.none
  40b40c:	adds	x5, x5, #0x4
  40b410:	cinc	x6, x6, cs  // cs = hs, nlast
  40b414:	b	40afa4 <__fxstatat@plt+0x8cf4>
  40b418:	orr	x6, x4, #0x800000000000
  40b41c:	mov	w11, w13
  40b420:	and	x6, x6, #0xffffffffffff
  40b424:	mov	w1, #0x7fff                	// #32767
  40b428:	b	40b03c <__fxstatat@plt+0x8d8c>
  40b42c:	mov	w1, #0x7fff                	// #32767
  40b430:	mov	x6, #0x0                   	// #0
  40b434:	mov	x2, #0x0                   	// #0
  40b438:	b	40b03c <__fxstatat@plt+0x8d8c>
  40b43c:	adds	x3, x2, x13
  40b440:	sub	x6, x8, #0x1
  40b444:	adc	x4, x4, x9
  40b448:	cset	x18, cs  // cs = hs, nlast
  40b44c:	mov	x2, x3
  40b450:	cmp	x9, x4
  40b454:	b.cs	40b5c8 <__fxstatat@plt+0x9318>  // b.hs, b.nlast
  40b458:	cmp	x5, x4
  40b45c:	b.ls	40b5f0 <__fxstatat@plt+0x9340>  // b.plast
  40b460:	adds	x2, x13, x3
  40b464:	sub	x6, x8, #0x2
  40b468:	adc	x4, x4, x9
  40b46c:	b	40b140 <__fxstatat@plt+0x8e90>
  40b470:	mov	x1, #0x1                   	// #1
  40b474:	sub	x1, x1, x3
  40b478:	cmp	x1, #0x74
  40b47c:	and	w11, w12, #0x1
  40b480:	b.le	40b49c <__fxstatat@plt+0x91ec>
  40b484:	orr	x2, x5, x6
  40b488:	cbnz	x2, 40b6bc <__fxstatat@plt+0x940c>
  40b48c:	orr	w0, w0, #0x8
  40b490:	mov	w1, #0x0                   	// #0
  40b494:	mov	x6, #0x0                   	// #0
  40b498:	b	40b580 <__fxstatat@plt+0x92d0>
  40b49c:	cmp	x1, #0x3f
  40b4a0:	b.le	40b5fc <__fxstatat@plt+0x934c>
  40b4a4:	mov	w2, #0x80                  	// #128
  40b4a8:	sub	w2, w2, w1
  40b4ac:	cmp	x1, #0x40
  40b4b0:	sub	w1, w1, #0x40
  40b4b4:	lsl	x2, x6, x2
  40b4b8:	orr	x2, x5, x2
  40b4bc:	csel	x5, x2, x5, ne  // ne = any
  40b4c0:	lsr	x6, x6, x1
  40b4c4:	cmp	x5, #0x0
  40b4c8:	cset	x2, ne  // ne = any
  40b4cc:	orr	x2, x2, x6
  40b4d0:	ands	x6, x2, #0x7
  40b4d4:	b.eq	40b630 <__fxstatat@plt+0x9380>  // b.none
  40b4d8:	mov	x6, #0x0                   	// #0
  40b4dc:	and	x10, x10, #0xc00000
  40b4e0:	orr	w0, w0, #0x10
  40b4e4:	cmp	x10, #0x400, lsl #12
  40b4e8:	b.eq	40b77c <__fxstatat@plt+0x94cc>  // b.none
  40b4ec:	cmp	x10, #0x800, lsl #12
  40b4f0:	b.eq	40b790 <__fxstatat@plt+0x94e0>  // b.none
  40b4f4:	cbz	x10, 40b6f8 <__fxstatat@plt+0x9448>
  40b4f8:	tbnz	x6, #51, 40b710 <__fxstatat@plt+0x9460>
  40b4fc:	orr	w0, w0, #0x8
  40b500:	extr	x2, x6, x2, #3
  40b504:	mov	w1, #0x0                   	// #0
  40b508:	ubfx	x6, x6, #3, #48
  40b50c:	b	40b580 <__fxstatat@plt+0x92d0>
  40b510:	clz	x7, x2
  40b514:	add	x4, x7, #0x31
  40b518:	add	x0, x7, #0x40
  40b51c:	cmp	x4, #0x3c
  40b520:	b.le	40b2ec <__fxstatat@plt+0x903c>
  40b524:	sub	w4, w4, #0x3d
  40b528:	lsl	x4, x2, x4
  40b52c:	mov	x2, #0x0                   	// #0
  40b530:	b	40b308 <__fxstatat@plt+0x9058>
  40b534:	clz	x3, x5
  40b538:	add	x9, x3, #0x31
  40b53c:	add	x3, x3, #0x40
  40b540:	cmp	x9, #0x3c
  40b544:	b.le	40b2a8 <__fxstatat@plt+0x8ff8>
  40b548:	sub	w6, w9, #0x3d
  40b54c:	lsl	x6, x5, x6
  40b550:	mov	x5, #0x0                   	// #0
  40b554:	b	40b2c4 <__fxstatat@plt+0x9014>
  40b558:	and	x2, x10, #0xc00000
  40b55c:	cmp	x2, #0x400, lsl #12
  40b560:	b.eq	40b724 <__fxstatat@plt+0x9474>  // b.none
  40b564:	cmp	x2, #0x800, lsl #12
  40b568:	b.eq	40b66c <__fxstatat@plt+0x93bc>  // b.none
  40b56c:	cbz	x2, 40b648 <__fxstatat@plt+0x9398>
  40b570:	mov	x6, #0xffffffffffff        	// #281474976710655
  40b574:	mov	x2, #0xffffffffffffffff    	// #-1
  40b578:	mov	w3, #0x14                  	// #20
  40b57c:	orr	w0, w0, w3
  40b580:	mov	x5, #0x0                   	// #0
  40b584:	orr	w1, w1, w11, lsl #15
  40b588:	bfxil	x5, x6, #0, #48
  40b58c:	fmov	d0, x2
  40b590:	bfi	x5, x1, #48, #16
  40b594:	fmov	v0.d[1], x5
  40b598:	b	40b25c <__fxstatat@plt+0x8fac>
  40b59c:	orr	x6, x6, #0x800000000000
  40b5a0:	mov	w11, w8
  40b5a4:	and	x6, x6, #0xffffffffffff
  40b5a8:	mov	x2, x5
  40b5ac:	mov	w1, #0x7fff                	// #32767
  40b5b0:	b	40b03c <__fxstatat@plt+0x8d8c>
  40b5b4:	mov	w11, w8
  40b5b8:	mov	w1, #0x7fff                	// #32767
  40b5bc:	mov	x6, #0x0                   	// #0
  40b5c0:	mov	x2, #0x0                   	// #0
  40b5c4:	b	40b03c <__fxstatat@plt+0x8d8c>
  40b5c8:	cmp	x18, #0x0
  40b5cc:	ccmp	x9, x4, #0x0, eq  // eq = none
  40b5d0:	b.ne	40b140 <__fxstatat@plt+0x8e90>  // b.any
  40b5d4:	b	40b458 <__fxstatat@plt+0x91a8>
  40b5d8:	cmp	x4, #0x0
  40b5dc:	cset	w2, ne  // ne = any
  40b5e0:	cmp	w2, #0x0
  40b5e4:	ccmp	x1, x16, #0x0, ne  // ne = any
  40b5e8:	b.ne	40b228 <__fxstatat@plt+0x8f78>  // b.any
  40b5ec:	b	40b1fc <__fxstatat@plt+0x8f4c>
  40b5f0:	ccmp	x1, x3, #0x0, eq  // eq = none
  40b5f4:	b.ls	40b140 <__fxstatat@plt+0x8e90>  // b.plast
  40b5f8:	b	40b460 <__fxstatat@plt+0x91b0>
  40b5fc:	mov	w2, #0x40                  	// #64
  40b600:	sub	w2, w2, w1
  40b604:	lsr	x4, x5, x1
  40b608:	lsl	x5, x5, x2
  40b60c:	cmp	x5, #0x0
  40b610:	cset	x3, ne  // ne = any
  40b614:	lsl	x2, x6, x2
  40b618:	orr	x2, x2, x4
  40b61c:	lsr	x6, x6, x1
  40b620:	orr	x2, x2, x3
  40b624:	tst	x2, #0x7
  40b628:	b.ne	40b4dc <__fxstatat@plt+0x922c>  // b.any
  40b62c:	tbnz	x6, #51, 40b79c <__fxstatat@plt+0x94ec>
  40b630:	mov	w1, #0x0                   	// #0
  40b634:	extr	x2, x6, x2, #3
  40b638:	ubfx	x6, x6, #3, #48
  40b63c:	tbz	w10, #11, 40b03c <__fxstatat@plt+0x8d8c>
  40b640:	orr	w0, w0, #0x8
  40b644:	b	40b580 <__fxstatat@plt+0x92d0>
  40b648:	mov	w1, #0x7fff                	// #32767
  40b64c:	mov	x6, #0x0                   	// #0
  40b650:	b	40b578 <__fxstatat@plt+0x92c8>
  40b654:	mov	w11, #0x0                   	// #0
  40b658:	cbz	x12, 40afa4 <__fxstatat@plt+0x8cf4>
  40b65c:	adds	x5, x5, #0x8
  40b660:	mov	w11, #0x1                   	// #1
  40b664:	cinc	x6, x6, cs  // cs = hs, nlast
  40b668:	b	40afa4 <__fxstatat@plt+0x8cf4>
  40b66c:	cmp	x12, #0x0
  40b670:	mov	w2, #0x7fff                	// #32767
  40b674:	mov	x6, #0xffffffffffff        	// #281474976710655
  40b678:	csel	w1, w1, w2, eq  // eq = none
  40b67c:	csel	x6, x6, xzr, eq  // eq = none
  40b680:	csetm	x2, eq  // eq = none
  40b684:	b	40b578 <__fxstatat@plt+0x92c8>
  40b688:	sub	x1, x1, #0x2
  40b68c:	add	x4, x4, x9
  40b690:	b	40b0e4 <__fxstatat@plt+0x8e34>
  40b694:	sub	x5, x5, #0x2
  40b698:	add	x3, x3, x9
  40b69c:	b	40b0b4 <__fxstatat@plt+0x8e04>
  40b6a0:	cmp	x3, #0x0
  40b6a4:	mov	x5, #0xffffffffffffffff    	// #-1
  40b6a8:	b.gt	40b3e0 <__fxstatat@plt+0x9130>
  40b6ac:	mov	x1, #0x1                   	// #1
  40b6b0:	sub	x1, x1, x3
  40b6b4:	cmp	x1, #0x74
  40b6b8:	b.le	40b49c <__fxstatat@plt+0x91ec>
  40b6bc:	and	x10, x10, #0xc00000
  40b6c0:	orr	w0, w0, #0x10
  40b6c4:	cmp	x10, #0x400, lsl #12
  40b6c8:	b.eq	40b770 <__fxstatat@plt+0x94c0>  // b.none
  40b6cc:	cmp	x10, #0x800, lsl #12
  40b6d0:	csel	x2, x12, xzr, eq  // eq = none
  40b6d4:	b	40b48c <__fxstatat@plt+0x91dc>
  40b6d8:	lsl	x8, x13, #1
  40b6dc:	sub	x5, x5, #0x2
  40b6e0:	cmp	x13, x8
  40b6e4:	cinc	x1, x9, hi  // hi = pmore
  40b6e8:	cmp	x4, x8
  40b6ec:	add	x1, x2, x1
  40b6f0:	cset	w2, ne  // ne = any
  40b6f4:	b	40b228 <__fxstatat@plt+0x8f78>
  40b6f8:	and	x1, x2, #0xf
  40b6fc:	cmp	x1, #0x4
  40b700:	b.eq	40b70c <__fxstatat@plt+0x945c>  // b.none
  40b704:	adds	x2, x2, #0x4
  40b708:	cinc	x6, x6, cs  // cs = hs, nlast
  40b70c:	tbz	x6, #51, 40b4fc <__fxstatat@plt+0x924c>
  40b710:	orr	w0, w0, #0x8
  40b714:	mov	w1, #0x1                   	// #1
  40b718:	mov	x6, #0x0                   	// #0
  40b71c:	mov	x2, #0x0                   	// #0
  40b720:	b	40b580 <__fxstatat@plt+0x92d0>
  40b724:	cmp	x12, #0x0
  40b728:	mov	w2, #0x7fff                	// #32767
  40b72c:	mov	x6, #0xffffffffffff        	// #281474976710655
  40b730:	csel	w1, w1, w2, ne  // ne = any
  40b734:	csel	x6, x6, xzr, ne  // ne = any
  40b738:	csetm	x2, ne  // ne = any
  40b73c:	b	40b578 <__fxstatat@plt+0x92c8>
  40b740:	mov	w11, #0x1                   	// #1
  40b744:	cbnz	x12, 40afa4 <__fxstatat@plt+0x8cf4>
  40b748:	adds	x5, x5, #0x8
  40b74c:	mov	w11, #0x0                   	// #0
  40b750:	cinc	x6, x6, cs  // cs = hs, nlast
  40b754:	b	40afa4 <__fxstatat@plt+0x8cf4>
  40b758:	sub	x5, x5, #0x2
  40b75c:	add	x1, x1, x9
  40b760:	b	40b184 <__fxstatat@plt+0x8ed4>
  40b764:	sub	x2, x2, #0x2
  40b768:	add	x1, x1, x9
  40b76c:	b	40b1b4 <__fxstatat@plt+0x8f04>
  40b770:	mov	x2, #0x1                   	// #1
  40b774:	sub	x2, x2, x12
  40b778:	b	40b48c <__fxstatat@plt+0x91dc>
  40b77c:	cbnz	x12, 40b70c <__fxstatat@plt+0x945c>
  40b780:	adds	x2, x2, #0x8
  40b784:	cinc	x6, x6, cs  // cs = hs, nlast
  40b788:	tbnz	x6, #51, 40b710 <__fxstatat@plt+0x9460>
  40b78c:	b	40b4fc <__fxstatat@plt+0x924c>
  40b790:	cbnz	x12, 40b780 <__fxstatat@plt+0x94d0>
  40b794:	tbnz	x6, #51, 40b710 <__fxstatat@plt+0x9460>
  40b798:	b	40b4fc <__fxstatat@plt+0x924c>
  40b79c:	orr	w0, w0, #0x10
  40b7a0:	b	40b710 <__fxstatat@plt+0x9460>
  40b7a4:	nop
  40b7a8:	stp	x29, x30, [sp, #-48]!
  40b7ac:	mov	x29, sp
  40b7b0:	str	q0, [sp, #16]
  40b7b4:	str	q1, [sp, #32]
  40b7b8:	ldp	x6, x1, [sp, #16]
  40b7bc:	ldp	x7, x0, [sp, #32]
  40b7c0:	mrs	x2, fpcr
  40b7c4:	ubfx	x4, x1, #48, #15
  40b7c8:	lsr	x2, x1, #63
  40b7cc:	lsr	x3, x0, #63
  40b7d0:	ubfx	x9, x0, #0, #48
  40b7d4:	mov	x5, #0x7fff                	// #32767
  40b7d8:	mov	x10, x6
  40b7dc:	cmp	x4, x5
  40b7e0:	and	w2, w2, #0xff
  40b7e4:	ubfx	x1, x1, #0, #48
  40b7e8:	and	w3, w3, #0xff
  40b7ec:	ubfx	x0, x0, #48, #15
  40b7f0:	b.eq	40b824 <__fxstatat@plt+0x9574>  // b.none
  40b7f4:	cmp	x0, x5
  40b7f8:	b.eq	40b810 <__fxstatat@plt+0x9560>  // b.none
  40b7fc:	cmp	x4, x0
  40b800:	mov	w0, #0x1                   	// #1
  40b804:	b.eq	40b83c <__fxstatat@plt+0x958c>  // b.none
  40b808:	ldp	x29, x30, [sp], #48
  40b80c:	ret
  40b810:	orr	x8, x9, x7
  40b814:	cbnz	x8, 40b8a0 <__fxstatat@plt+0x95f0>
  40b818:	mov	w0, #0x1                   	// #1
  40b81c:	ldp	x29, x30, [sp], #48
  40b820:	ret
  40b824:	orr	x5, x1, x6
  40b828:	cbnz	x5, 40b870 <__fxstatat@plt+0x95c0>
  40b82c:	cmp	x0, x4
  40b830:	b.ne	40b818 <__fxstatat@plt+0x9568>  // b.any
  40b834:	orr	x8, x9, x7
  40b838:	cbnz	x8, 40b8a0 <__fxstatat@plt+0x95f0>
  40b83c:	cmp	x1, x9
  40b840:	mov	w0, #0x1                   	// #1
  40b844:	ccmp	x6, x7, #0x0, eq  // eq = none
  40b848:	b.ne	40b808 <__fxstatat@plt+0x9558>  // b.any
  40b84c:	cmp	w2, w3
  40b850:	mov	w0, #0x0                   	// #0
  40b854:	b.eq	40b808 <__fxstatat@plt+0x9558>  // b.none
  40b858:	mov	w0, #0x1                   	// #1
  40b85c:	cbnz	x4, 40b808 <__fxstatat@plt+0x9558>
  40b860:	orr	x1, x1, x10
  40b864:	cmp	x1, #0x0
  40b868:	cset	w0, ne  // ne = any
  40b86c:	b	40b808 <__fxstatat@plt+0x9558>
  40b870:	tst	x1, #0x800000000000
  40b874:	b.ne	40b88c <__fxstatat@plt+0x95dc>  // b.any
  40b878:	mov	w0, #0x1                   	// #1
  40b87c:	bl	40c400 <__fxstatat@plt+0xa150>
  40b880:	mov	w0, #0x1                   	// #1
  40b884:	ldp	x29, x30, [sp], #48
  40b888:	ret
  40b88c:	cmp	x0, x4
  40b890:	mov	w0, #0x1                   	// #1
  40b894:	b.ne	40b808 <__fxstatat@plt+0x9558>  // b.any
  40b898:	orr	x8, x9, x7
  40b89c:	cbz	x8, 40b808 <__fxstatat@plt+0x9558>
  40b8a0:	tst	x9, #0x800000000000
  40b8a4:	b.eq	40b878 <__fxstatat@plt+0x95c8>  // b.none
  40b8a8:	b	40b818 <__fxstatat@plt+0x9568>
  40b8ac:	nop
  40b8b0:	stp	x29, x30, [sp, #-48]!
  40b8b4:	mov	x29, sp
  40b8b8:	str	q0, [sp, #16]
  40b8bc:	str	q1, [sp, #32]
  40b8c0:	ldp	x8, x1, [sp, #16]
  40b8c4:	ldp	x9, x0, [sp, #32]
  40b8c8:	mrs	x2, fpcr
  40b8cc:	ubfx	x4, x1, #48, #15
  40b8d0:	ubfx	x10, x1, #0, #48
  40b8d4:	lsr	x2, x1, #63
  40b8d8:	mov	x5, #0x7fff                	// #32767
  40b8dc:	mov	x6, x8
  40b8e0:	cmp	x4, x5
  40b8e4:	ubfx	x11, x0, #0, #48
  40b8e8:	ubfx	x7, x0, #48, #15
  40b8ec:	lsr	x1, x0, #63
  40b8f0:	mov	x3, x9
  40b8f4:	b.eq	40b92c <__fxstatat@plt+0x967c>  // b.none
  40b8f8:	cmp	x7, x5
  40b8fc:	b.eq	40b93c <__fxstatat@plt+0x968c>  // b.none
  40b900:	cbnz	x4, 40b968 <__fxstatat@plt+0x96b8>
  40b904:	orr	x6, x10, x8
  40b908:	cmp	x6, #0x0
  40b90c:	cset	w0, eq  // eq = none
  40b910:	cbnz	x7, 40b954 <__fxstatat@plt+0x96a4>
  40b914:	orr	x3, x11, x9
  40b918:	cbnz	x3, 40b954 <__fxstatat@plt+0x96a4>
  40b91c:	mov	w0, #0x0                   	// #0
  40b920:	cbnz	x6, 40b97c <__fxstatat@plt+0x96cc>
  40b924:	ldp	x29, x30, [sp], #48
  40b928:	ret
  40b92c:	orr	x0, x10, x8
  40b930:	cbnz	x0, 40b990 <__fxstatat@plt+0x96e0>
  40b934:	cmp	x7, x4
  40b938:	b.ne	40b968 <__fxstatat@plt+0x96b8>  // b.any
  40b93c:	orr	x3, x11, x3
  40b940:	cbnz	x3, 40b990 <__fxstatat@plt+0x96e0>
  40b944:	cbnz	x4, 40b974 <__fxstatat@plt+0x96c4>
  40b948:	orr	x6, x10, x6
  40b94c:	cmp	x6, #0x0
  40b950:	cset	w0, eq  // eq = none
  40b954:	cbz	w0, 40b974 <__fxstatat@plt+0x96c4>
  40b958:	cmp	x1, #0x0
  40b95c:	csinv	w0, w0, wzr, ne  // ne = any
  40b960:	ldp	x29, x30, [sp], #48
  40b964:	ret
  40b968:	cbnz	x7, 40b974 <__fxstatat@plt+0x96c4>
  40b96c:	orr	x3, x11, x3
  40b970:	cbz	x3, 40b97c <__fxstatat@plt+0x96cc>
  40b974:	cmp	x2, x1
  40b978:	b.eq	40b9a4 <__fxstatat@plt+0x96f4>  // b.none
  40b97c:	cmp	x2, #0x0
  40b980:	mov	w0, #0xffffffff            	// #-1
  40b984:	cneg	w0, w0, eq  // eq = none
  40b988:	ldp	x29, x30, [sp], #48
  40b98c:	ret
  40b990:	mov	w0, #0x1                   	// #1
  40b994:	bl	40c400 <__fxstatat@plt+0xa150>
  40b998:	mov	w0, #0x2                   	// #2
  40b99c:	ldp	x29, x30, [sp], #48
  40b9a0:	ret
  40b9a4:	cmp	x4, x7
  40b9a8:	b.gt	40b97c <__fxstatat@plt+0x96cc>
  40b9ac:	b.lt	40b9e0 <__fxstatat@plt+0x9730>  // b.tstop
  40b9b0:	cmp	x10, x11
  40b9b4:	b.hi	40b97c <__fxstatat@plt+0x96cc>  // b.pmore
  40b9b8:	cset	w0, eq  // eq = none
  40b9bc:	cmp	w0, #0x0
  40b9c0:	ccmp	x8, x9, #0x0, ne  // ne = any
  40b9c4:	b.hi	40b97c <__fxstatat@plt+0x96cc>  // b.pmore
  40b9c8:	cmp	x10, x11
  40b9cc:	b.cc	40b9e0 <__fxstatat@plt+0x9730>  // b.lo, b.ul, b.last
  40b9d0:	cmp	w0, #0x0
  40b9d4:	mov	w0, #0x0                   	// #0
  40b9d8:	ccmp	x8, x9, #0x2, ne  // ne = any
  40b9dc:	b.cs	40b924 <__fxstatat@plt+0x9674>  // b.hs, b.nlast
  40b9e0:	cmp	x2, #0x0
  40b9e4:	mov	w0, #0x1                   	// #1
  40b9e8:	cneg	w0, w0, eq  // eq = none
  40b9ec:	b	40b924 <__fxstatat@plt+0x9674>
  40b9f0:	stp	x29, x30, [sp, #-80]!
  40b9f4:	mov	x29, sp
  40b9f8:	str	q0, [sp, #48]
  40b9fc:	str	q1, [sp, #64]
  40ba00:	ldp	x1, x0, [sp, #48]
  40ba04:	ldp	x6, x2, [sp, #64]
  40ba08:	mrs	x11, fpcr
  40ba0c:	lsr	x3, x0, #63
  40ba10:	ubfx	x7, x0, #0, #48
  40ba14:	and	w12, w3, #0xff
  40ba18:	mov	x14, x3
  40ba1c:	ubfx	x3, x0, #48, #15
  40ba20:	cbz	w3, 40bdc8 <__fxstatat@plt+0x9b18>
  40ba24:	mov	w4, #0x7fff                	// #32767
  40ba28:	cmp	w3, w4
  40ba2c:	b.eq	40be6c <__fxstatat@plt+0x9bbc>  // b.none
  40ba30:	and	x3, x3, #0xffff
  40ba34:	extr	x4, x7, x1, #61
  40ba38:	mov	x18, #0xffffffffffffc001    	// #-16383
  40ba3c:	orr	x7, x4, #0x8000000000000
  40ba40:	add	x3, x3, x18
  40ba44:	lsl	x5, x1, #3
  40ba48:	mov	x16, #0x0                   	// #0
  40ba4c:	mov	x1, #0x0                   	// #0
  40ba50:	mov	w0, #0x0                   	// #0
  40ba54:	lsr	x8, x2, #63
  40ba58:	ubfx	x4, x2, #0, #48
  40ba5c:	and	w15, w8, #0xff
  40ba60:	mov	x13, x8
  40ba64:	ubfx	x9, x2, #48, #15
  40ba68:	cbz	w9, 40be28 <__fxstatat@plt+0x9b78>
  40ba6c:	mov	w8, #0x7fff                	// #32767
  40ba70:	cmp	w9, w8
  40ba74:	b.eq	40baf8 <__fxstatat@plt+0x9848>  // b.none
  40ba78:	and	x9, x9, #0xffff
  40ba7c:	mov	x17, #0xffffffffffffc001    	// #-16383
  40ba80:	add	x9, x9, x17
  40ba84:	extr	x2, x4, x6, #61
  40ba88:	add	x9, x9, x3
  40ba8c:	lsl	x6, x6, #3
  40ba90:	orr	x4, x2, #0x8000000000000
  40ba94:	mov	x2, #0x0                   	// #0
  40ba98:	eor	w8, w12, w15
  40ba9c:	cmp	x1, #0xa
  40baa0:	and	w10, w8, #0xff
  40baa4:	add	x3, x9, #0x1
  40baa8:	and	x8, x8, #0xff
  40baac:	b.le	40bb30 <__fxstatat@plt+0x9880>
  40bab0:	cmp	x1, #0xb
  40bab4:	b.eq	40c1c8 <__fxstatat@plt+0x9f18>  // b.none
  40bab8:	mov	w15, w12
  40babc:	mov	x13, x14
  40bac0:	mov	w10, w15
  40bac4:	cmp	x16, #0x2
  40bac8:	b.eq	40be8c <__fxstatat@plt+0x9bdc>  // b.none
  40bacc:	mov	x4, x7
  40bad0:	mov	x6, x5
  40bad4:	mov	x2, x16
  40bad8:	mov	x8, x13
  40badc:	cmp	x2, #0x3
  40bae0:	b.ne	40bb4c <__fxstatat@plt+0x989c>  // b.any
  40bae4:	orr	x4, x4, #0x800000000000
  40bae8:	mov	x5, x6
  40baec:	and	x4, x4, #0xffffffffffff
  40baf0:	mov	w1, #0x7fff                	// #32767
  40baf4:	b	40bb60 <__fxstatat@plt+0x98b0>
  40baf8:	mov	x8, #0x7fff                	// #32767
  40bafc:	orr	x2, x4, x6
  40bb00:	add	x9, x3, x8
  40bb04:	cbnz	x2, 40bb84 <__fxstatat@plt+0x98d4>
  40bb08:	eor	w8, w12, w15
  40bb0c:	orr	x1, x1, #0x2
  40bb10:	and	w10, w8, #0xff
  40bb14:	cmp	x1, #0xa
  40bb18:	add	x3, x3, #0x8, lsl #12
  40bb1c:	and	x8, x8, #0xff
  40bb20:	mov	x6, #0x0                   	// #0
  40bb24:	b.gt	40c13c <__fxstatat@plt+0x9e8c>
  40bb28:	mov	x4, #0x0                   	// #0
  40bb2c:	mov	x2, #0x2                   	// #2
  40bb30:	cmp	x1, #0x2
  40bb34:	b.gt	40bbac <__fxstatat@plt+0x98fc>
  40bb38:	sub	x1, x1, #0x1
  40bb3c:	cmp	x1, #0x1
  40bb40:	b.hi	40bbe8 <__fxstatat@plt+0x9938>  // b.pmore
  40bb44:	cmp	x2, #0x2
  40bb48:	b.eq	40be8c <__fxstatat@plt+0x9bdc>  // b.none
  40bb4c:	cmp	x2, #0x1
  40bb50:	b.ne	40bd48 <__fxstatat@plt+0x9a98>  // b.any
  40bb54:	mov	w1, #0x0                   	// #0
  40bb58:	mov	x4, #0x0                   	// #0
  40bb5c:	mov	x5, #0x0                   	// #0
  40bb60:	mov	x3, #0x0                   	// #0
  40bb64:	orr	w1, w1, w10, lsl #15
  40bb68:	bfxil	x3, x4, #0, #48
  40bb6c:	fmov	d0, x5
  40bb70:	bfi	x3, x1, #48, #16
  40bb74:	fmov	v0.d[1], x3
  40bb78:	cbnz	w0, 40bfb8 <__fxstatat@plt+0x9d08>
  40bb7c:	ldp	x29, x30, [sp], #80
  40bb80:	ret
  40bb84:	tst	x4, #0x800000000000
  40bb88:	eor	w8, w12, w15
  40bb8c:	orr	x1, x1, #0x3
  40bb90:	csinc	w0, w0, wzr, ne  // ne = any
  40bb94:	and	w10, w8, #0xff
  40bb98:	add	x3, x3, #0x8, lsl #12
  40bb9c:	cmp	x1, #0xa
  40bba0:	and	x8, x8, #0xff
  40bba4:	mov	x2, #0x3                   	// #3
  40bba8:	b.gt	40c1bc <__fxstatat@plt+0x9f0c>
  40bbac:	mov	x12, #0x1                   	// #1
  40bbb0:	mov	x14, #0x530                 	// #1328
  40bbb4:	lsl	x1, x12, x1
  40bbb8:	tst	x1, x14
  40bbbc:	b.ne	40bdbc <__fxstatat@plt+0x9b0c>  // b.any
  40bbc0:	mov	x14, #0x240                 	// #576
  40bbc4:	tst	x1, x14
  40bbc8:	b.ne	40bda4 <__fxstatat@plt+0x9af4>  // b.any
  40bbcc:	mov	x12, #0x88                  	// #136
  40bbd0:	tst	x1, x12
  40bbd4:	b.eq	40bbe8 <__fxstatat@plt+0x9938>  // b.none
  40bbd8:	mov	x7, x4
  40bbdc:	mov	x5, x6
  40bbe0:	mov	x16, x2
  40bbe4:	b	40bac0 <__fxstatat@plt+0x9810>
  40bbe8:	lsr	x13, x5, #32
  40bbec:	and	x12, x6, #0xffffffff
  40bbf0:	and	x15, x5, #0xffffffff
  40bbf4:	lsr	x6, x6, #32
  40bbf8:	and	x18, x4, #0xffffffff
  40bbfc:	lsr	x2, x4, #32
  40bc00:	mul	x4, x13, x12
  40bc04:	stp	x21, x22, [sp, #32]
  40bc08:	lsr	x22, x7, #32
  40bc0c:	and	x5, x7, #0xffffffff
  40bc10:	mul	x16, x12, x15
  40bc14:	madd	x7, x6, x15, x4
  40bc18:	stp	x19, x20, [sp, #16]
  40bc1c:	mul	x1, x13, x18
  40bc20:	mul	x17, x15, x18
  40bc24:	and	x30, x16, #0xffffffff
  40bc28:	madd	x15, x2, x15, x1
  40bc2c:	add	x16, x7, x16, lsr #32
  40bc30:	mul	x21, x22, x12
  40bc34:	cmp	x4, x16
  40bc38:	mul	x20, x22, x18
  40bc3c:	mov	x14, #0x100000000           	// #4294967296
  40bc40:	mul	x19, x13, x6
  40bc44:	add	x15, x15, x17, lsr #32
  40bc48:	mul	x12, x12, x5
  40bc4c:	and	x17, x17, #0xffffffff
  40bc50:	mul	x18, x5, x18
  40bc54:	add	x4, x19, x14
  40bc58:	madd	x7, x6, x5, x21
  40bc5c:	csel	x19, x4, x19, hi  // hi = pmore
  40bc60:	madd	x5, x2, x5, x20
  40bc64:	cmp	x1, x15
  40bc68:	mul	x13, x13, x2
  40bc6c:	add	x17, x17, x15, lsl #32
  40bc70:	mul	x6, x6, x22
  40bc74:	add	x7, x7, x12, lsr #32
  40bc78:	add	x5, x5, x18, lsr #32
  40bc7c:	add	x4, x13, x14
  40bc80:	mul	x2, x2, x22
  40bc84:	csel	x13, x4, x13, hi  // hi = pmore
  40bc88:	and	x1, x18, #0xffffffff
  40bc8c:	cmp	x21, x7
  40bc90:	add	x4, x6, x14
  40bc94:	add	x30, x30, x16, lsl #32
  40bc98:	csel	x6, x4, x6, hi  // hi = pmore
  40bc9c:	add	x13, x13, x15, lsr #32
  40bca0:	cmp	x20, x5
  40bca4:	add	x1, x1, x5, lsl #32
  40bca8:	add	x16, x17, x16, lsr #32
  40bcac:	add	x14, x2, x14
  40bcb0:	csel	x2, x14, x2, hi  // hi = pmore
  40bcb4:	add	x16, x19, x16
  40bcb8:	adds	x1, x1, x13
  40bcbc:	and	x12, x12, #0xffffffff
  40bcc0:	cset	x13, cs  // cs = hs, nlast
  40bcc4:	cmp	x16, x17
  40bcc8:	cset	x4, cc  // cc = lo, ul, last
  40bccc:	add	x12, x12, x7, lsl #32
  40bcd0:	adds	x1, x1, x4
  40bcd4:	lsr	x5, x5, #32
  40bcd8:	cset	x4, cs  // cs = hs, nlast
  40bcdc:	cmp	x13, #0x0
  40bce0:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40bce4:	add	x7, x6, x7, lsr #32
  40bce8:	cinc	x5, x5, ne  // ne = any
  40bcec:	adds	x6, x16, x12
  40bcf0:	cset	x4, cs  // cs = hs, nlast
  40bcf4:	adds	x1, x1, x7
  40bcf8:	cset	x7, cs  // cs = hs, nlast
  40bcfc:	adds	x4, x1, x4
  40bd00:	cset	x1, cs  // cs = hs, nlast
  40bd04:	cmp	x7, #0x0
  40bd08:	orr	x30, x30, x6, lsl #13
  40bd0c:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  40bd10:	cinc	x1, x2, ne  // ne = any
  40bd14:	cmp	x30, #0x0
  40bd18:	add	x1, x1, x5
  40bd1c:	cset	x2, ne  // ne = any
  40bd20:	orr	x6, x2, x6, lsr #51
  40bd24:	orr	x6, x6, x4, lsl #13
  40bd28:	extr	x4, x1, x4, #51
  40bd2c:	tbz	x1, #39, 40c040 <__fxstatat@plt+0x9d90>
  40bd30:	ldp	x19, x20, [sp, #16]
  40bd34:	and	x1, x6, #0x1
  40bd38:	ldp	x21, x22, [sp, #32]
  40bd3c:	orr	x6, x1, x6, lsr #1
  40bd40:	orr	x6, x6, x4, lsl #63
  40bd44:	lsr	x4, x4, #1
  40bd48:	mov	x1, #0x3fff                	// #16383
  40bd4c:	add	x2, x3, x1
  40bd50:	cmp	x2, #0x0
  40bd54:	b.le	40beec <__fxstatat@plt+0x9c3c>
  40bd58:	tst	x6, #0x7
  40bd5c:	b.eq	40bd7c <__fxstatat@plt+0x9acc>  // b.none
  40bd60:	and	x1, x11, #0xc00000
  40bd64:	orr	w0, w0, #0x10
  40bd68:	cmp	x1, #0x400, lsl #12
  40bd6c:	b.eq	40c134 <__fxstatat@plt+0x9e84>  // b.none
  40bd70:	cmp	x1, #0x800, lsl #12
  40bd74:	b.eq	40c0dc <__fxstatat@plt+0x9e2c>  // b.none
  40bd78:	cbz	x1, 40c0c4 <__fxstatat@plt+0x9e14>
  40bd7c:	tbz	x4, #52, 40bd88 <__fxstatat@plt+0x9ad8>
  40bd80:	and	x4, x4, #0xffefffffffffffff
  40bd84:	add	x2, x3, #0x4, lsl #12
  40bd88:	mov	x1, #0x7ffe                	// #32766
  40bd8c:	cmp	x2, x1
  40bd90:	b.gt	40c014 <__fxstatat@plt+0x9d64>
  40bd94:	and	w1, w2, #0x7fff
  40bd98:	extr	x5, x4, x6, #3
  40bd9c:	ubfx	x4, x4, #3, #48
  40bda0:	b	40bb60 <__fxstatat@plt+0x98b0>
  40bda4:	mov	w0, w12
  40bda8:	mov	w10, #0x0                   	// #0
  40bdac:	mov	x4, #0xffffffffffff        	// #281474976710655
  40bdb0:	mov	x5, #0xffffffffffffffff    	// #-1
  40bdb4:	mov	w1, #0x7fff                	// #32767
  40bdb8:	b	40bb60 <__fxstatat@plt+0x98b0>
  40bdbc:	mov	w15, w10
  40bdc0:	mov	x13, x8
  40bdc4:	b	40bac0 <__fxstatat@plt+0x9810>
  40bdc8:	orr	x5, x7, x1
  40bdcc:	cbz	x5, 40bed4 <__fxstatat@plt+0x9c24>
  40bdd0:	cbz	x7, 40bff0 <__fxstatat@plt+0x9d40>
  40bdd4:	clz	x0, x7
  40bdd8:	sub	x4, x0, #0xf
  40bddc:	add	w5, w4, #0x3
  40bde0:	mov	w3, #0x3d                  	// #61
  40bde4:	sub	w3, w3, w4
  40bde8:	lsl	x4, x7, x5
  40bdec:	lsr	x3, x1, x3
  40bdf0:	orr	x7, x3, x4
  40bdf4:	lsl	x5, x1, x5
  40bdf8:	lsr	x8, x2, #63
  40bdfc:	mov	x3, #0xffffffffffffc011    	// #-16367
  40be00:	ubfx	x4, x2, #0, #48
  40be04:	sub	x3, x3, x0
  40be08:	and	w15, w8, #0xff
  40be0c:	mov	x13, x8
  40be10:	ubfx	x9, x2, #48, #15
  40be14:	mov	x1, #0x0                   	// #0
  40be18:	mov	x16, #0x0                   	// #0
  40be1c:	mov	w0, #0x0                   	// #0
  40be20:	cbnz	w9, 40ba6c <__fxstatat@plt+0x97bc>
  40be24:	nop
  40be28:	orr	x2, x4, x6
  40be2c:	cbz	x2, 40be9c <__fxstatat@plt+0x9bec>
  40be30:	cbz	x4, 40bfcc <__fxstatat@plt+0x9d1c>
  40be34:	clz	x9, x4
  40be38:	sub	x2, x9, #0xf
  40be3c:	add	w10, w2, #0x3
  40be40:	mov	w8, #0x3d                  	// #61
  40be44:	sub	w8, w8, w2
  40be48:	lsl	x2, x4, x10
  40be4c:	lsr	x8, x6, x8
  40be50:	orr	x4, x8, x2
  40be54:	lsl	x6, x6, x10
  40be58:	sub	x9, x3, x9
  40be5c:	mov	x10, #0xffffffffffffc011    	// #-16367
  40be60:	mov	x2, #0x0                   	// #0
  40be64:	add	x9, x9, x10
  40be68:	b	40ba98 <__fxstatat@plt+0x97e8>
  40be6c:	orr	x5, x7, x1
  40be70:	cbnz	x5, 40beb4 <__fxstatat@plt+0x9c04>
  40be74:	mov	x7, #0x0                   	// #0
  40be78:	mov	x1, #0x8                   	// #8
  40be7c:	mov	x3, #0x7fff                	// #32767
  40be80:	mov	x16, #0x2                   	// #2
  40be84:	mov	w0, #0x0                   	// #0
  40be88:	b	40ba54 <__fxstatat@plt+0x97a4>
  40be8c:	mov	w1, #0x7fff                	// #32767
  40be90:	mov	x4, #0x0                   	// #0
  40be94:	mov	x5, #0x0                   	// #0
  40be98:	b	40bb60 <__fxstatat@plt+0x98b0>
  40be9c:	orr	x1, x1, #0x1
  40bea0:	mov	x9, x3
  40bea4:	mov	x4, #0x0                   	// #0
  40bea8:	mov	x6, #0x0                   	// #0
  40beac:	mov	x2, #0x1                   	// #1
  40beb0:	b	40ba98 <__fxstatat@plt+0x97e8>
  40beb4:	lsr	x0, x7, #47
  40beb8:	mov	x5, x1
  40bebc:	eor	x0, x0, #0x1
  40bec0:	mov	x1, #0xc                   	// #12
  40bec4:	and	w0, w0, #0x1
  40bec8:	mov	x3, #0x7fff                	// #32767
  40becc:	mov	x16, #0x3                   	// #3
  40bed0:	b	40ba54 <__fxstatat@plt+0x97a4>
  40bed4:	mov	x7, #0x0                   	// #0
  40bed8:	mov	x1, #0x4                   	// #4
  40bedc:	mov	x3, #0x0                   	// #0
  40bee0:	mov	x16, #0x1                   	// #1
  40bee4:	mov	w0, #0x0                   	// #0
  40bee8:	b	40ba54 <__fxstatat@plt+0x97a4>
  40beec:	mov	x1, #0x1                   	// #1
  40bef0:	sub	x2, x1, x2
  40bef4:	cmp	x2, #0x74
  40bef8:	b.gt	40bf70 <__fxstatat@plt+0x9cc0>
  40befc:	cmp	x2, #0x3f
  40bf00:	b.le	40c050 <__fxstatat@plt+0x9da0>
  40bf04:	mov	w1, #0x80                  	// #128
  40bf08:	sub	w1, w1, w2
  40bf0c:	cmp	x2, #0x40
  40bf10:	sub	w2, w2, #0x40
  40bf14:	lsl	x1, x4, x1
  40bf18:	orr	x1, x6, x1
  40bf1c:	csel	x6, x1, x6, ne  // ne = any
  40bf20:	lsr	x2, x4, x2
  40bf24:	cmp	x6, #0x0
  40bf28:	cset	x5, ne  // ne = any
  40bf2c:	orr	x5, x5, x2
  40bf30:	ands	x2, x5, #0x7
  40bf34:	b.eq	40c084 <__fxstatat@plt+0x9dd4>  // b.none
  40bf38:	mov	x2, #0x0                   	// #0
  40bf3c:	and	x11, x11, #0xc00000
  40bf40:	orr	w0, w0, #0x10
  40bf44:	cmp	x11, #0x400, lsl #12
  40bf48:	b.eq	40c194 <__fxstatat@plt+0x9ee4>  // b.none
  40bf4c:	cmp	x11, #0x800, lsl #12
  40bf50:	b.eq	40c1a8 <__fxstatat@plt+0x9ef8>  // b.none
  40bf54:	cbz	x11, 40c0ec <__fxstatat@plt+0x9e3c>
  40bf58:	tbnz	x2, #51, 40c104 <__fxstatat@plt+0x9e54>
  40bf5c:	ubfx	x4, x2, #3, #48
  40bf60:	extr	x5, x2, x5, #3
  40bf64:	orr	w0, w0, #0x8
  40bf68:	mov	w1, #0x0                   	// #0
  40bf6c:	b	40bfa0 <__fxstatat@plt+0x9cf0>
  40bf70:	orr	x5, x6, x4
  40bf74:	cbz	x5, 40bf94 <__fxstatat@plt+0x9ce4>
  40bf78:	and	x11, x11, #0xc00000
  40bf7c:	orr	w0, w0, #0x10
  40bf80:	cmp	x11, #0x400, lsl #12
  40bf84:	sub	x5, x1, x8
  40bf88:	b.eq	40bf94 <__fxstatat@plt+0x9ce4>  // b.none
  40bf8c:	cmp	x11, #0x800, lsl #12
  40bf90:	csel	x5, x8, xzr, eq  // eq = none
  40bf94:	orr	w0, w0, #0x8
  40bf98:	mov	w1, #0x0                   	// #0
  40bf9c:	mov	x4, #0x0                   	// #0
  40bfa0:	mov	x3, #0x0                   	// #0
  40bfa4:	fmov	d0, x5
  40bfa8:	bfxil	x3, x4, #0, #48
  40bfac:	bfi	x3, x1, #48, #15
  40bfb0:	bfi	x3, x10, #63, #1
  40bfb4:	fmov	v0.d[1], x3
  40bfb8:	str	q0, [sp, #48]
  40bfbc:	bl	40c400 <__fxstatat@plt+0xa150>
  40bfc0:	ldr	q0, [sp, #48]
  40bfc4:	ldp	x29, x30, [sp], #80
  40bfc8:	ret
  40bfcc:	clz	x9, x6
  40bfd0:	add	x2, x9, #0x31
  40bfd4:	add	x9, x9, #0x40
  40bfd8:	cmp	x2, #0x3c
  40bfdc:	b.le	40be3c <__fxstatat@plt+0x9b8c>
  40bfe0:	sub	w2, w2, #0x3d
  40bfe4:	lsl	x4, x6, x2
  40bfe8:	mov	x6, #0x0                   	// #0
  40bfec:	b	40be58 <__fxstatat@plt+0x9ba8>
  40bff0:	clz	x3, x1
  40bff4:	add	x4, x3, #0x31
  40bff8:	add	x0, x3, #0x40
  40bffc:	cmp	x4, #0x3c
  40c000:	b.le	40bddc <__fxstatat@plt+0x9b2c>
  40c004:	sub	w4, w4, #0x3d
  40c008:	mov	x5, #0x0                   	// #0
  40c00c:	lsl	x7, x1, x4
  40c010:	b	40bdf8 <__fxstatat@plt+0x9b48>
  40c014:	and	x5, x11, #0xc00000
  40c018:	cmp	x5, #0x400, lsl #12
  40c01c:	b.eq	40c118 <__fxstatat@plt+0x9e68>  // b.none
  40c020:	cmp	x5, #0x800, lsl #12
  40c024:	b.eq	40c0a8 <__fxstatat@plt+0x9df8>  // b.none
  40c028:	cbz	x5, 40c09c <__fxstatat@plt+0x9dec>
  40c02c:	mov	x4, #0xffffffffffff        	// #281474976710655
  40c030:	mov	x5, #0xffffffffffffffff    	// #-1
  40c034:	mov	w2, #0x14                  	// #20
  40c038:	orr	w0, w0, w2
  40c03c:	b	40bfa0 <__fxstatat@plt+0x9cf0>
  40c040:	mov	x3, x9
  40c044:	ldp	x19, x20, [sp, #16]
  40c048:	ldp	x21, x22, [sp, #32]
  40c04c:	b	40bd48 <__fxstatat@plt+0x9a98>
  40c050:	mov	w1, #0x40                  	// #64
  40c054:	sub	w1, w1, w2
  40c058:	lsr	x3, x6, x2
  40c05c:	lsl	x6, x6, x1
  40c060:	cmp	x6, #0x0
  40c064:	lsl	x5, x4, x1
  40c068:	cset	x1, ne  // ne = any
  40c06c:	orr	x5, x5, x3
  40c070:	lsr	x2, x4, x2
  40c074:	orr	x5, x5, x1
  40c078:	tst	x5, #0x7
  40c07c:	b.ne	40bf3c <__fxstatat@plt+0x9c8c>  // b.any
  40c080:	tbnz	x2, #51, 40c1b4 <__fxstatat@plt+0x9f04>
  40c084:	ubfx	x4, x2, #3, #48
  40c088:	extr	x5, x2, x5, #3
  40c08c:	mov	w1, #0x0                   	// #0
  40c090:	tbz	w11, #11, 40bb60 <__fxstatat@plt+0x98b0>
  40c094:	orr	w0, w0, #0x8
  40c098:	b	40bfa0 <__fxstatat@plt+0x9cf0>
  40c09c:	mov	w1, #0x7fff                	// #32767
  40c0a0:	mov	x4, #0x0                   	// #0
  40c0a4:	b	40c034 <__fxstatat@plt+0x9d84>
  40c0a8:	cmp	x8, #0x0
  40c0ac:	mov	w2, #0x7fff                	// #32767
  40c0b0:	mov	x4, #0xffffffffffff        	// #281474976710655
  40c0b4:	csel	w1, w1, w2, eq  // eq = none
  40c0b8:	csel	x4, x4, xzr, eq  // eq = none
  40c0bc:	csetm	x5, eq  // eq = none
  40c0c0:	b	40c034 <__fxstatat@plt+0x9d84>
  40c0c4:	and	x1, x6, #0xf
  40c0c8:	cmp	x1, #0x4
  40c0cc:	b.eq	40bd7c <__fxstatat@plt+0x9acc>  // b.none
  40c0d0:	adds	x6, x6, #0x4
  40c0d4:	cinc	x4, x4, cs  // cs = hs, nlast
  40c0d8:	b	40bd7c <__fxstatat@plt+0x9acc>
  40c0dc:	cbz	x8, 40bd7c <__fxstatat@plt+0x9acc>
  40c0e0:	adds	x6, x6, #0x8
  40c0e4:	cinc	x4, x4, cs  // cs = hs, nlast
  40c0e8:	b	40bd7c <__fxstatat@plt+0x9acc>
  40c0ec:	and	x1, x5, #0xf
  40c0f0:	cmp	x1, #0x4
  40c0f4:	b.eq	40c100 <__fxstatat@plt+0x9e50>  // b.none
  40c0f8:	adds	x5, x5, #0x4
  40c0fc:	cinc	x2, x2, cs  // cs = hs, nlast
  40c100:	tbz	x2, #51, 40bf5c <__fxstatat@plt+0x9cac>
  40c104:	orr	w0, w0, #0x8
  40c108:	mov	w1, #0x1                   	// #1
  40c10c:	mov	x4, #0x0                   	// #0
  40c110:	mov	x5, #0x0                   	// #0
  40c114:	b	40bfa0 <__fxstatat@plt+0x9cf0>
  40c118:	cmp	x8, #0x0
  40c11c:	mov	w2, #0x7fff                	// #32767
  40c120:	mov	x4, #0xffffffffffff        	// #281474976710655
  40c124:	csel	w1, w1, w2, ne  // ne = any
  40c128:	csel	x4, x4, xzr, ne  // ne = any
  40c12c:	csetm	x5, ne  // ne = any
  40c130:	b	40c034 <__fxstatat@plt+0x9d84>
  40c134:	cbnz	x8, 40bd7c <__fxstatat@plt+0x9acc>
  40c138:	b	40c0e0 <__fxstatat@plt+0x9e30>
  40c13c:	mov	x4, #0x2                   	// #2
  40c140:	cmp	x1, #0xf
  40c144:	b.ne	40c168 <__fxstatat@plt+0x9eb8>  // b.any
  40c148:	tbz	x7, #47, 40c180 <__fxstatat@plt+0x9ed0>
  40c14c:	tbnz	x2, #47, 40c180 <__fxstatat@plt+0x9ed0>
  40c150:	orr	x4, x2, #0x800000000000
  40c154:	mov	w10, w15
  40c158:	and	x4, x4, #0xffffffffffff
  40c15c:	mov	x5, x6
  40c160:	mov	w1, #0x7fff                	// #32767
  40c164:	b	40bb60 <__fxstatat@plt+0x98b0>
  40c168:	cmp	x1, #0xb
  40c16c:	b.ne	40bab8 <__fxstatat@plt+0x9808>  // b.any
  40c170:	mov	x7, x2
  40c174:	mov	x5, x6
  40c178:	mov	x16, x4
  40c17c:	b	40bac0 <__fxstatat@plt+0x9810>
  40c180:	orr	x4, x7, #0x800000000000
  40c184:	mov	w10, w12
  40c188:	and	x4, x4, #0xffffffffffff
  40c18c:	mov	w1, #0x7fff                	// #32767
  40c190:	b	40bb60 <__fxstatat@plt+0x98b0>
  40c194:	cbnz	x8, 40c100 <__fxstatat@plt+0x9e50>
  40c198:	adds	x5, x5, #0x8
  40c19c:	cinc	x2, x2, cs  // cs = hs, nlast
  40c1a0:	tbnz	x2, #51, 40c104 <__fxstatat@plt+0x9e54>
  40c1a4:	b	40bf5c <__fxstatat@plt+0x9cac>
  40c1a8:	cbnz	x8, 40c198 <__fxstatat@plt+0x9ee8>
  40c1ac:	tbnz	x2, #51, 40c104 <__fxstatat@plt+0x9e54>
  40c1b0:	b	40bf5c <__fxstatat@plt+0x9cac>
  40c1b4:	orr	w0, w0, #0x10
  40c1b8:	b	40c104 <__fxstatat@plt+0x9e54>
  40c1bc:	mov	x2, x4
  40c1c0:	mov	x4, #0x3                   	// #3
  40c1c4:	b	40c140 <__fxstatat@plt+0x9e90>
  40c1c8:	mov	w10, w15
  40c1cc:	mov	x8, x13
  40c1d0:	b	40badc <__fxstatat@plt+0x982c>
  40c1d4:	nop
  40c1d8:	cbz	w0, 40c21c <__fxstatat@plt+0x9f6c>
  40c1dc:	mov	w0, w0
  40c1e0:	mov	w1, #0x403e                	// #16446
  40c1e4:	clz	x3, x0
  40c1e8:	mov	w2, #0x402f                	// #16431
  40c1ec:	sub	w1, w1, w3
  40c1f0:	mov	x3, #0x0                   	// #0
  40c1f4:	sub	w2, w2, w1
  40c1f8:	and	w1, w1, #0x7fff
  40c1fc:	lsl	x0, x0, x2
  40c200:	and	x0, x0, #0xffffffffffff
  40c204:	mov	x2, #0x0                   	// #0
  40c208:	fmov	d0, x2
  40c20c:	bfxil	x3, x0, #0, #48
  40c210:	bfi	x3, x1, #48, #16
  40c214:	fmov	v0.d[1], x3
  40c218:	ret
  40c21c:	mov	x0, #0x0                   	// #0
  40c220:	mov	x3, #0x0                   	// #0
  40c224:	bfxil	x3, x0, #0, #48
  40c228:	mov	x2, #0x0                   	// #0
  40c22c:	fmov	d0, x2
  40c230:	mov	w1, #0x0                   	// #0
  40c234:	bfi	x3, x1, #48, #16
  40c238:	fmov	v0.d[1], x3
  40c23c:	ret
  40c240:	stp	x29, x30, [sp, #-48]!
  40c244:	mov	x29, sp
  40c248:	str	x19, [sp, #16]
  40c24c:	str	q0, [sp, #32]
  40c250:	ldr	x19, [sp, #32]
  40c254:	ldr	x1, [sp, #40]
  40c258:	mrs	x0, fpcr
  40c25c:	ubfx	x3, x1, #48, #15
  40c260:	mov	x2, x19
  40c264:	mov	x4, #0x3ffe                	// #16382
  40c268:	ubfx	x19, x1, #0, #48
  40c26c:	cmp	x3, x4
  40c270:	b.gt	40c29c <__fxstatat@plt+0x9fec>
  40c274:	cbnz	x3, 40c280 <__fxstatat@plt+0x9fd0>
  40c278:	orr	x19, x2, x19
  40c27c:	cbz	x19, 40c28c <__fxstatat@plt+0x9fdc>
  40c280:	mov	w0, #0x10                  	// #16
  40c284:	mov	x19, #0x0                   	// #0
  40c288:	bl	40c400 <__fxstatat@plt+0xa150>
  40c28c:	mov	x0, x19
  40c290:	ldr	x19, [sp, #16]
  40c294:	ldp	x29, x30, [sp], #48
  40c298:	ret
  40c29c:	lsr	x0, x1, #63
  40c2a0:	mov	x4, #0x403f                	// #16447
  40c2a4:	and	w0, w0, #0xff
  40c2a8:	and	x5, x0, #0xff
  40c2ac:	sub	x4, x4, x5
  40c2b0:	cmp	x4, x3
  40c2b4:	b.le	40c308 <__fxstatat@plt+0xa058>
  40c2b8:	cbnz	x5, 40c31c <__fxstatat@plt+0xa06c>
  40c2bc:	mov	x1, x3
  40c2c0:	mov	x0, #0x406f                	// #16495
  40c2c4:	sub	x3, x0, x3
  40c2c8:	orr	x4, x19, #0x1000000000000
  40c2cc:	cmp	x3, #0x3f
  40c2d0:	b.gt	40c32c <__fxstatat@plt+0xa07c>
  40c2d4:	mov	w3, #0xffffbfd1            	// #-16431
  40c2d8:	add	w3, w1, w3
  40c2dc:	sub	w1, w0, w1
  40c2e0:	lsl	x0, x2, x3
  40c2e4:	cmp	x0, #0x0
  40c2e8:	lsr	x19, x2, x1
  40c2ec:	cset	w0, ne  // ne = any
  40c2f0:	lsl	x4, x4, x3
  40c2f4:	orr	x19, x19, x4
  40c2f8:	cbz	w0, 40c28c <__fxstatat@plt+0x9fdc>
  40c2fc:	mov	w0, #0x10                  	// #16
  40c300:	bl	40c400 <__fxstatat@plt+0xa150>
  40c304:	b	40c28c <__fxstatat@plt+0x9fdc>
  40c308:	eor	w19, w0, #0x1
  40c30c:	mov	w0, #0x1                   	// #1
  40c310:	sbfx	x19, x19, #0, #1
  40c314:	bl	40c400 <__fxstatat@plt+0xa150>
  40c318:	b	40c28c <__fxstatat@plt+0x9fdc>
  40c31c:	mov	w0, #0x1                   	// #1
  40c320:	mov	x19, #0x0                   	// #0
  40c324:	bl	40c400 <__fxstatat@plt+0xa150>
  40c328:	b	40c28c <__fxstatat@plt+0x9fdc>
  40c32c:	mov	w0, #0xffffc011            	// #-16367
  40c330:	add	w5, w1, w0
  40c334:	mov	w0, #0x402f                	// #16431
  40c338:	cmp	x3, #0x40
  40c33c:	sub	w1, w0, w1
  40c340:	lsl	x0, x4, x5
  40c344:	orr	x0, x2, x0
  40c348:	csel	x2, x0, x2, ne  // ne = any
  40c34c:	lsr	x19, x4, x1
  40c350:	cmp	x2, #0x0
  40c354:	cset	w0, ne  // ne = any
  40c358:	b	40c2f8 <__fxstatat@plt+0xa048>
  40c35c:	nop
  40c360:	cbz	x0, 40c3b4 <__fxstatat@plt+0xa104>
  40c364:	clz	x2, x0
  40c368:	mov	w1, #0x403e                	// #16446
  40c36c:	sub	w1, w1, w2
  40c370:	mov	x2, #0x406f                	// #16495
  40c374:	and	w4, w1, #0x7fff
  40c378:	sub	x3, x2, w1, sxtw
  40c37c:	cmp	x3, #0x3f
  40c380:	b.gt	40c3d4 <__fxstatat@plt+0xa124>
  40c384:	sub	w2, w2, w1
  40c388:	mov	w3, #0xffffbfd1            	// #-16431
  40c38c:	add	w1, w1, w3
  40c390:	mov	x3, #0x0                   	// #0
  40c394:	lsr	x1, x0, x1
  40c398:	and	x1, x1, #0xffffffffffff
  40c39c:	lsl	x0, x0, x2
  40c3a0:	fmov	d0, x0
  40c3a4:	bfxil	x3, x1, #0, #48
  40c3a8:	bfi	x3, x4, #48, #16
  40c3ac:	fmov	v0.d[1], x3
  40c3b0:	ret
  40c3b4:	mov	x1, #0x0                   	// #0
  40c3b8:	mov	x3, #0x0                   	// #0
  40c3bc:	bfxil	x3, x1, #0, #48
  40c3c0:	fmov	d0, x0
  40c3c4:	mov	w4, #0x0                   	// #0
  40c3c8:	bfi	x3, x4, #48, #16
  40c3cc:	fmov	v0.d[1], x3
  40c3d0:	ret
  40c3d4:	mov	w2, #0x402f                	// #16431
  40c3d8:	sub	w1, w2, w1
  40c3dc:	mov	x3, #0x0                   	// #0
  40c3e0:	lsl	x1, x0, x1
  40c3e4:	and	x1, x1, #0xffffffffffff
  40c3e8:	mov	x0, #0x0                   	// #0
  40c3ec:	fmov	d0, x0
  40c3f0:	bfxil	x3, x1, #0, #48
  40c3f4:	bfi	x3, x4, #48, #16
  40c3f8:	fmov	v0.d[1], x3
  40c3fc:	ret
  40c400:	tbz	w0, #0, 40c410 <__fxstatat@plt+0xa160>
  40c404:	movi	v1.2s, #0x0
  40c408:	fdiv	s0, s1, s1
  40c40c:	mrs	x1, fpsr
  40c410:	tbz	w0, #1, 40c424 <__fxstatat@plt+0xa174>
  40c414:	fmov	s1, #1.000000000000000000e+00
  40c418:	movi	v2.2s, #0x0
  40c41c:	fdiv	s0, s1, s2
  40c420:	mrs	x1, fpsr
  40c424:	tbz	w0, #2, 40c444 <__fxstatat@plt+0xa194>
  40c428:	mov	w2, #0xc5ae                	// #50606
  40c42c:	mov	w1, #0x7f7fffff            	// #2139095039
  40c430:	movk	w2, #0x749d, lsl #16
  40c434:	fmov	s1, w1
  40c438:	fmov	s2, w2
  40c43c:	fadd	s0, s1, s2
  40c440:	mrs	x1, fpsr
  40c444:	tbz	w0, #3, 40c454 <__fxstatat@plt+0xa1a4>
  40c448:	movi	v1.2s, #0x80, lsl #16
  40c44c:	fmul	s0, s1, s1
  40c450:	mrs	x1, fpsr
  40c454:	tbz	w0, #4, 40c46c <__fxstatat@plt+0xa1bc>
  40c458:	mov	w0, #0x7f7fffff            	// #2139095039
  40c45c:	fmov	s2, #1.000000000000000000e+00
  40c460:	fmov	s1, w0
  40c464:	fsub	s0, s1, s2
  40c468:	mrs	x0, fpsr
  40c46c:	ret
  40c470:	stp	x29, x30, [sp, #-64]!
  40c474:	mov	x29, sp
  40c478:	stp	x19, x20, [sp, #16]
  40c47c:	adrp	x20, 41e000 <__fxstatat@plt+0x1bd50>
  40c480:	add	x20, x20, #0xdf0
  40c484:	stp	x21, x22, [sp, #32]
  40c488:	adrp	x21, 41e000 <__fxstatat@plt+0x1bd50>
  40c48c:	add	x21, x21, #0xde8
  40c490:	sub	x20, x20, x21
  40c494:	mov	w22, w0
  40c498:	stp	x23, x24, [sp, #48]
  40c49c:	mov	x23, x1
  40c4a0:	mov	x24, x2
  40c4a4:	bl	401ce8 <mbrtowc@plt-0x38>
  40c4a8:	cmp	xzr, x20, asr #3
  40c4ac:	b.eq	40c4d8 <__fxstatat@plt+0xa228>  // b.none
  40c4b0:	asr	x20, x20, #3
  40c4b4:	mov	x19, #0x0                   	// #0
  40c4b8:	ldr	x3, [x21, x19, lsl #3]
  40c4bc:	mov	x2, x24
  40c4c0:	add	x19, x19, #0x1
  40c4c4:	mov	x1, x23
  40c4c8:	mov	w0, w22
  40c4cc:	blr	x3
  40c4d0:	cmp	x20, x19
  40c4d4:	b.ne	40c4b8 <__fxstatat@plt+0xa208>  // b.any
  40c4d8:	ldp	x19, x20, [sp, #16]
  40c4dc:	ldp	x21, x22, [sp, #32]
  40c4e0:	ldp	x23, x24, [sp, #48]
  40c4e4:	ldp	x29, x30, [sp], #64
  40c4e8:	ret
  40c4ec:	nop
  40c4f0:	ret
  40c4f4:	nop
  40c4f8:	adrp	x2, 41f000 <__fxstatat@plt+0x1cd50>
  40c4fc:	mov	x1, #0x0                   	// #0
  40c500:	ldr	x2, [x2, #728]
  40c504:	b	401e00 <__cxa_atexit@plt>
  40c508:	mov	x2, x1
  40c50c:	mov	x1, x0
  40c510:	mov	w0, #0x0                   	// #0
  40c514:	b	402290 <__xstat@plt>
  40c518:	mov	x2, x1
  40c51c:	mov	x1, x0
  40c520:	mov	w0, #0x0                   	// #0
  40c524:	b	402180 <__lxstat@plt>
  40c528:	mov	x4, x1
  40c52c:	mov	x5, x2
  40c530:	mov	w1, w0
  40c534:	mov	x2, x4
  40c538:	mov	w0, #0x0                   	// #0
  40c53c:	mov	w4, w3
  40c540:	mov	x3, x5
  40c544:	b	4022b0 <__fxstatat@plt>

Disassembly of section .fini:

000000000040c548 <.fini>:
  40c548:	stp	x29, x30, [sp, #-16]!
  40c54c:	mov	x29, sp
  40c550:	ldp	x29, x30, [sp], #16
  40c554:	ret
