// Seed: 3799993869
module module_0 (
    input logic id_0,
    input logic id_1,
    input reg id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    input logic id_6,
    output id_7,
    input id_8,
    output logic id_9,
    output id_10,
    output id_11,
    input id_12
);
  always @(posedge id_3) begin
    if (~id_3) begin
      if (id_2)
        if (id_1) begin
          id_5 <= id_2;
        end else if (0) id_5 <= 1 == id_12;
    end
  end
  logic id_13;
  type_0 id_14 (
      .id_0(id_2),
      .id_1(1),
      .id_2(1 - 1),
      .id_3(),
      .id_4(id_6),
      .id_5(id_13)
  );
  type_24(
      1, id_4, 1, 1, id_5 ^ 1'd0, 1, id_13, ~id_9, id_6
  );
  logic id_15;
endmodule
