	ddr4_wr_rd u0 (
		.emif_mm_slave_0_address        (_connected_to_emif_mm_slave_0_address_),        //   input,   width = 21,     emif_mm_slave_0.address
		.emif_mm_slave_0_read           (_connected_to_emif_mm_slave_0_read_),           //   input,    width = 1,                    .read
		.emif_mm_slave_0_readdata       (_connected_to_emif_mm_slave_0_readdata_),       //  output,  width = 128,                    .readdata
		.emif_mm_slave_0_write          (_connected_to_emif_mm_slave_0_write_),          //   input,    width = 1,                    .write
		.emif_mm_slave_0_writedata      (_connected_to_emif_mm_slave_0_writedata_),      //   input,  width = 128,                    .writedata
		.emif_mm_slave_0_readdatavalid  (_connected_to_emif_mm_slave_0_readdatavalid_),  //  output,    width = 1,                    .readdatavalid
		.emif_mm_slave_0_waitrequest    (_connected_to_emif_mm_slave_0_waitrequest_),    //  output,    width = 1,                    .waitrequest
		.emif_mm_slave_0_byteenable     (_connected_to_emif_mm_slave_0_byteenable_),     //   input,   width = 16,                    .byteenable
		.emif_mm_slave_0_burstcount     (_connected_to_emif_mm_slave_0_burstcount_),     //   input,    width = 7,                    .burstcount
		.addr_span_0_cntl_read          (_connected_to_addr_span_0_cntl_read_),          //   input,    width = 1,    addr_span_0_cntl.read
		.addr_span_0_cntl_readdata      (_connected_to_addr_span_0_cntl_readdata_),      //  output,   width = 64,                    .readdata
		.addr_span_0_cntl_write         (_connected_to_addr_span_0_cntl_write_),         //   input,    width = 1,                    .write
		.addr_span_0_cntl_writedata     (_connected_to_addr_span_0_cntl_writedata_),     //   input,   width = 64,                    .writedata
		.addr_span_0_cntl_byteenable    (_connected_to_addr_span_0_cntl_byteenable_),    //   input,    width = 8,                    .byteenable
		.emif_mm_slave_1_address        (_connected_to_emif_mm_slave_1_address_),        //   input,   width = 21,     emif_mm_slave_1.address
		.emif_mm_slave_1_read           (_connected_to_emif_mm_slave_1_read_),           //   input,    width = 1,                    .read
		.emif_mm_slave_1_readdata       (_connected_to_emif_mm_slave_1_readdata_),       //  output,  width = 128,                    .readdata
		.emif_mm_slave_1_write          (_connected_to_emif_mm_slave_1_write_),          //   input,    width = 1,                    .write
		.emif_mm_slave_1_writedata      (_connected_to_emif_mm_slave_1_writedata_),      //   input,  width = 128,                    .writedata
		.emif_mm_slave_1_readdatavalid  (_connected_to_emif_mm_slave_1_readdatavalid_),  //  output,    width = 1,                    .readdatavalid
		.emif_mm_slave_1_waitrequest    (_connected_to_emif_mm_slave_1_waitrequest_),    //  output,    width = 1,                    .waitrequest
		.emif_mm_slave_1_byteenable     (_connected_to_emif_mm_slave_1_byteenable_),     //   input,   width = 16,                    .byteenable
		.emif_mm_slave_1_burstcount     (_connected_to_emif_mm_slave_1_burstcount_),     //   input,    width = 7,                    .burstcount
		.addr_span_1_cntl_read          (_connected_to_addr_span_1_cntl_read_),          //   input,    width = 1,    addr_span_1_cntl.read
		.addr_span_1_cntl_readdata      (_connected_to_addr_span_1_cntl_readdata_),      //  output,   width = 64,                    .readdata
		.addr_span_1_cntl_write         (_connected_to_addr_span_1_cntl_write_),         //   input,    width = 1,                    .write
		.addr_span_1_cntl_writedata     (_connected_to_addr_span_1_cntl_writedata_),     //   input,   width = 64,                    .writedata
		.addr_span_1_cntl_byteenable    (_connected_to_addr_span_1_cntl_byteenable_),    //   input,    width = 8,                    .byteenable
		.wr_msgdma_ddr_address          (_connected_to_wr_msgdma_ddr_address_),          //  output,   width = 32,       wr_msgdma_ddr.address
		.wr_msgdma_ddr_read             (_connected_to_wr_msgdma_ddr_read_),             //  output,    width = 1,                    .read
		.wr_msgdma_ddr_waitrequest      (_connected_to_wr_msgdma_ddr_waitrequest_),      //   input,    width = 1,                    .waitrequest
		.wr_msgdma_ddr_readdata         (_connected_to_wr_msgdma_ddr_readdata_),         //   input,  width = 128,                    .readdata
		.wr_msgdma_ddr_write            (_connected_to_wr_msgdma_ddr_write_),            //  output,    width = 1,                    .write
		.wr_msgdma_ddr_writedata        (_connected_to_wr_msgdma_ddr_writedata_),        //  output,  width = 128,                    .writedata
		.wr_msgdma_ddr_readdatavalid    (_connected_to_wr_msgdma_ddr_readdatavalid_),    //   input,    width = 1,                    .readdatavalid
		.wr_msgdma_ddr_byteenable       (_connected_to_wr_msgdma_ddr_byteenable_),       //  output,   width = 16,                    .byteenable
		.wr_msgdma_ddr_burstcount       (_connected_to_wr_msgdma_ddr_burstcount_),       //  output,    width = 7,                    .burstcount
		.in_clk_clk                     (_connected_to_in_clk_clk_),                     //   input,    width = 1,              in_clk.clk
		.csr_bridge_s0_waitrequest      (_connected_to_csr_bridge_s0_waitrequest_),      //  output,    width = 1,       csr_bridge_s0.waitrequest
		.csr_bridge_s0_readdata         (_connected_to_csr_bridge_s0_readdata_),         //  output,   width = 32,                    .readdata
		.csr_bridge_s0_readdatavalid    (_connected_to_csr_bridge_s0_readdatavalid_),    //  output,    width = 1,                    .readdatavalid
		.csr_bridge_s0_burstcount       (_connected_to_csr_bridge_s0_burstcount_),       //   input,    width = 1,                    .burstcount
		.csr_bridge_s0_writedata        (_connected_to_csr_bridge_s0_writedata_),        //   input,   width = 32,                    .writedata
		.csr_bridge_s0_address          (_connected_to_csr_bridge_s0_address_),          //   input,    width = 6,                    .address
		.csr_bridge_s0_write            (_connected_to_csr_bridge_s0_write_),            //   input,    width = 1,                    .write
		.csr_bridge_s0_read             (_connected_to_csr_bridge_s0_read_),             //   input,    width = 1,                    .read
		.csr_bridge_s0_byteenable       (_connected_to_csr_bridge_s0_byteenable_),       //   input,    width = 4,                    .byteenable
		.csr_bridge_s0_debugaccess      (_connected_to_csr_bridge_s0_debugaccess_),      //   input,    width = 1,                    .debugaccess
		.ocm_rd_address                 (_connected_to_ocm_rd_address_),                 //   input,   width = 13,              ocm_rd.address
		.ocm_rd_read                    (_connected_to_ocm_rd_read_),                    //   input,    width = 1,                    .read
		.ocm_rd_readdata                (_connected_to_ocm_rd_readdata_),                //  output,  width = 128,                    .readdata
		.ocm_rd_clk_clk                 (_connected_to_ocm_rd_clk_clk_),                 //   input,    width = 1,          ocm_rd_clk.clk
		.ocm_rd_reset_reset             (_connected_to_ocm_rd_reset_reset_),             //   input,    width = 1,        ocm_rd_reset.reset
		.ocm_rd_reset_reset_req         (_connected_to_ocm_rd_reset_reset_req_),         //   input,    width = 1,                    .reset_req
		.emif_mm_master_1_waitrequest   (_connected_to_emif_mm_master_1_waitrequest_),   //   input,    width = 1,    emif_mm_master_1.waitrequest
		.emif_mm_master_1_readdata      (_connected_to_emif_mm_master_1_readdata_),      //   input,  width = 128,                    .readdata
		.emif_mm_master_1_readdatavalid (_connected_to_emif_mm_master_1_readdatavalid_), //   input,    width = 1,                    .readdatavalid
		.emif_mm_master_1_burstcount    (_connected_to_emif_mm_master_1_burstcount_),    //  output,    width = 7,                    .burstcount
		.emif_mm_master_1_writedata     (_connected_to_emif_mm_master_1_writedata_),     //  output,  width = 128,                    .writedata
		.emif_mm_master_1_address       (_connected_to_emif_mm_master_1_address_),       //  output,   width = 10,                    .address
		.emif_mm_master_1_write         (_connected_to_emif_mm_master_1_write_),         //  output,    width = 1,                    .write
		.emif_mm_master_1_read          (_connected_to_emif_mm_master_1_read_),          //  output,    width = 1,                    .read
		.emif_mm_master_1_byteenable    (_connected_to_emif_mm_master_1_byteenable_),    //  output,   width = 16,                    .byteenable
		.emif_mm_master_1_debugaccess   (_connected_to_emif_mm_master_1_debugaccess_),   //  output,    width = 1,                    .debugaccess
		.in_reset_reset_n               (_connected_to_in_reset_reset_n_),               //   input,    width = 1,            in_reset.reset_n
		.wr_msgdma_0_csr_irq_irq        (_connected_to_wr_msgdma_0_csr_irq_irq_),        //  output,    width = 1, wr_msgdma_0_csr_irq.irq
		.wr_msgdma_0_st_sink_data       (_connected_to_wr_msgdma_0_st_sink_data_),       //   input,  width = 128, wr_msgdma_0_st_sink.data
		.wr_msgdma_0_st_sink_valid      (_connected_to_wr_msgdma_0_st_sink_valid_),      //   input,    width = 1,                    .valid
		.wr_msgdma_0_st_sink_ready      (_connected_to_wr_msgdma_0_st_sink_ready_)       //  output,    width = 1,                    .ready
	);

