// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "05/19/2022 10:45:30"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module rom_test (
	CLOCK_50,
	SW,
	HEX0,
	HEX1);
input 	CLOCK_50;
input 	[7:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SW[7]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \rom|Mux7_rtl_0|auto_generated|ram_block1a2 ;
wire \rom|Mux7_rtl_0|auto_generated|ram_block1a3 ;
wire \rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \rom|Mux7_rtl_0|auto_generated|ram_block1a1 ;
wire \S0|Mux6~0_combout ;
wire \S0|Mux5~0_combout ;
wire \S0|Mux4~0_combout ;
wire \S0|Mux3~0_combout ;
wire \S0|Mux2~0_combout ;
wire \S0|Mux1~0_combout ;
wire \S0|Mux0~0_combout ;
wire \rom|Mux7_rtl_0|auto_generated|ram_block1a4 ;
wire \rom|Mux7_rtl_0|auto_generated|ram_block1a7 ;
wire \rom|Mux7_rtl_0|auto_generated|ram_block1a5 ;
wire \rom|Mux7_rtl_0|auto_generated|ram_block1a6 ;
wire \S1|Mux6~0_combout ;
wire \S1|Mux5~0_combout ;
wire \S1|Mux4~0_combout ;
wire \S1|Mux3~0_combout ;
wire \S1|Mux2~0_combout ;
wire \S1|Mux1~0_combout ;
wire \S1|Mux0~0_combout ;

wire [17:0] \rom|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout  = \rom|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom|Mux7_rtl_0|auto_generated|ram_block1a1  = \rom|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \rom|Mux7_rtl_0|auto_generated|ram_block1a2  = \rom|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \rom|Mux7_rtl_0|auto_generated|ram_block1a3  = \rom|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \rom|Mux7_rtl_0|auto_generated|ram_block1a4  = \rom|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \rom|Mux7_rtl_0|auto_generated|ram_block1a5  = \rom|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \rom|Mux7_rtl_0|auto_generated|ram_block1a6  = \rom|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \rom|Mux7_rtl_0|auto_generated|ram_block1a7  = \rom|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \HEX0[0]~output (
	.i(\S0|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \HEX0[1]~output (
	.i(\S0|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \HEX0[2]~output (
	.i(\S0|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \HEX0[3]~output (
	.i(\S0|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneiii_io_obuf \HEX0[4]~output (
	.i(\S0|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \HEX0[5]~output (
	.i(\S0|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \HEX0[6]~output (
	.i(!\S0|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \HEX1[0]~output (
	.i(\S1|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \HEX1[1]~output (
	.i(\S1|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneiii_io_obuf \HEX1[2]~output (
	.i(\S1|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \HEX1[3]~output (
	.i(\S1|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \HEX1[4]~output (
	.i(\S1|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneiii_io_obuf \HEX1[5]~output (
	.i(\S1|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \HEX1[6]~output (
	.i(!\S1|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneiii_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiii_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneiii_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneiii_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneiii_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneiii_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneiii_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneiii_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneiii_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneiii_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X13_Y21_N0
cycloneiii_ram_block \rom|Mux7_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\SW[7]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|Mux7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .init_file = "rom_test.rom_test0.rtl.mif";
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "rom_128x8_sync:rom|altsyncram:Mux7_rtl_0|altsyncram_kj01:auto_generated|ALTSYNCRAM";
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|Mux7_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BB000000020003800096003C00087002A80086;
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cycloneiii_lcell_comb \S0|Mux6~0 (
// Equation(s):
// \S0|Mux6~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a2  & (!\rom|Mux7_rtl_0|auto_generated|ram_block1a1  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a3  $ (!\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout )))) # 
// (!\rom|Mux7_rtl_0|auto_generated|ram_block1a2  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a3  $ (!\rom|Mux7_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\S0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \S0|Mux6~0 .lut_mask = 16'h4092;
defparam \S0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cycloneiii_lcell_comb \S0|Mux5~0 (
// Equation(s):
// \S0|Mux5~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a3  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a1 ))) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// (\rom|Mux7_rtl_0|auto_generated|ram_block1a2 )))) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a3  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a2  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout  $ (\rom|Mux7_rtl_0|auto_generated|ram_block1a1 
// ))))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\S0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \S0|Mux5~0 .lut_mask = 16'hCA28;
defparam \S0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneiii_lcell_comb \S0|Mux4~0 (
// Equation(s):
// \S0|Mux4~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a2  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a3  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a1 ) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout )))) # 
// (!\rom|Mux7_rtl_0|auto_generated|ram_block1a2  & (!\rom|Mux7_rtl_0|auto_generated|ram_block1a3  & (!\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout  & \rom|Mux7_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\S0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \S0|Mux4~0 .lut_mask = 16'h8908;
defparam \S0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cycloneiii_lcell_comb \S0|Mux3~0 (
// Equation(s):
// \S0|Mux3~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a1  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a2  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a2  & 
// (\rom|Mux7_rtl_0|auto_generated|ram_block1a3  & !\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout )))) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a1  & (!\rom|Mux7_rtl_0|auto_generated|ram_block1a3  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a2 
//  $ (\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\S0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \S0|Mux3~0 .lut_mask = 16'hA412;
defparam \S0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneiii_lcell_comb \S0|Mux2~0 (
// Equation(s):
// \S0|Mux2~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a1  & (((!\rom|Mux7_rtl_0|auto_generated|ram_block1a3  & \rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout )))) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a1  & 
// ((\rom|Mux7_rtl_0|auto_generated|ram_block1a2  & (!\rom|Mux7_rtl_0|auto_generated|ram_block1a3 )) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a2  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\S0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \S0|Mux2~0 .lut_mask = 16'h3072;
defparam \S0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cycloneiii_lcell_comb \S0|Mux1~0 (
// Equation(s):
// \S0|Mux1~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a2  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a3  $ (\rom|Mux7_rtl_0|auto_generated|ram_block1a1 )))) # 
// (!\rom|Mux7_rtl_0|auto_generated|ram_block1a2  & (!\rom|Mux7_rtl_0|auto_generated|ram_block1a3  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ) # (\rom|Mux7_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\S0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \S0|Mux1~0 .lut_mask = 16'h3190;
defparam \S0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneiii_lcell_comb \S0|Mux0~0 (
// Equation(s):
// \S0|Mux0~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a3 ) # (\rom|Mux7_rtl_0|auto_generated|ram_block1a2  $ (\rom|Mux7_rtl_0|auto_generated|ram_block1a1 )))) # 
// (!\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a1 ) # (\rom|Mux7_rtl_0|auto_generated|ram_block1a2  $ (\rom|Mux7_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\S0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \S0|Mux0~0 .lut_mask = 16'hDFE6;
defparam \S0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneiii_lcell_comb \S1|Mux6~0 (
// Equation(s):
// \S1|Mux6~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a7  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a4  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a5  $ (\rom|Mux7_rtl_0|auto_generated|ram_block1a6 )))) # 
// (!\rom|Mux7_rtl_0|auto_generated|ram_block1a7  & (!\rom|Mux7_rtl_0|auto_generated|ram_block1a5  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a4  $ (\rom|Mux7_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\S1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \S1|Mux6~0 .lut_mask = 16'h0982;
defparam \S1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneiii_lcell_comb \S1|Mux5~0 (
// Equation(s):
// \S1|Mux5~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a7  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a4  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a5 )) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a4  & 
// ((\rom|Mux7_rtl_0|auto_generated|ram_block1a6 ))))) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a7  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a6  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a4  $ (\rom|Mux7_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\S1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \S1|Mux5~0 .lut_mask = 16'hD680;
defparam \S1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneiii_lcell_comb \S1|Mux4~0 (
// Equation(s):
// \S1|Mux4~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a7  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a6  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a5 ) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a4 )))) # 
// (!\rom|Mux7_rtl_0|auto_generated|ram_block1a7  & (!\rom|Mux7_rtl_0|auto_generated|ram_block1a4  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a5  & !\rom|Mux7_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\S1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \S1|Mux4~0 .lut_mask = 16'hC410;
defparam \S1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneiii_lcell_comb \S1|Mux3~0 (
// Equation(s):
// \S1|Mux3~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a5  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a4  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a6 ))) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a4  & 
// (\rom|Mux7_rtl_0|auto_generated|ram_block1a7  & !\rom|Mux7_rtl_0|auto_generated|ram_block1a6 )))) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a5  & (!\rom|Mux7_rtl_0|auto_generated|ram_block1a7  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a4  $ 
// (\rom|Mux7_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\S1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \S1|Mux3~0 .lut_mask = 16'hA142;
defparam \S1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneiii_lcell_comb \S1|Mux2~0 (
// Equation(s):
// \S1|Mux2~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a5  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a4  & (!\rom|Mux7_rtl_0|auto_generated|ram_block1a7 ))) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a5  & 
// ((\rom|Mux7_rtl_0|auto_generated|ram_block1a6  & ((!\rom|Mux7_rtl_0|auto_generated|ram_block1a7 ))) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a6  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\S1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \S1|Mux2~0 .lut_mask = 16'h232A;
defparam \S1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneiii_lcell_comb \S1|Mux1~0 (
// Equation(s):
// \S1|Mux1~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a4  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a7  $ (((\rom|Mux7_rtl_0|auto_generated|ram_block1a5 ) # (!\rom|Mux7_rtl_0|auto_generated|ram_block1a6 ))))) # 
// (!\rom|Mux7_rtl_0|auto_generated|ram_block1a4  & (!\rom|Mux7_rtl_0|auto_generated|ram_block1a7  & (\rom|Mux7_rtl_0|auto_generated|ram_block1a5  & !\rom|Mux7_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\S1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \S1|Mux1~0 .lut_mask = 16'h2832;
defparam \S1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneiii_lcell_comb \S1|Mux0~0 (
// Equation(s):
// \S1|Mux0~0_combout  = (\rom|Mux7_rtl_0|auto_generated|ram_block1a4  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a7 ) # (\rom|Mux7_rtl_0|auto_generated|ram_block1a5  $ (\rom|Mux7_rtl_0|auto_generated|ram_block1a6 )))) # 
// (!\rom|Mux7_rtl_0|auto_generated|ram_block1a4  & ((\rom|Mux7_rtl_0|auto_generated|ram_block1a5 ) # (\rom|Mux7_rtl_0|auto_generated|ram_block1a7  $ (\rom|Mux7_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\rom|Mux7_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\rom|Mux7_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\rom|Mux7_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\rom|Mux7_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\S1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \S1|Mux0~0 .lut_mask = 16'hDBFC;
defparam \S1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

endmodule
