

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Mon May 13 16:20:04 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  310025|  313897|  310025|  313897|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |                       |     Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |- Row_Loop             |  310024|  313896| 28184 ~ 28536 |          -|          -|    11|    no    |
        | + Col_Loop            |   28182|   28534|  2562 ~ 2594  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop      |    2560|    2592|   160 ~ 162   |          -|          -|    16|    no    |
        |   +++ Filter1_Loop    |     156|     156|             26|          -|          -|     6|    no    |
        |    ++++ W_Row_Loop    |      24|      24|              8|          -|          -|     3|    no    |
        |     +++++ W_Col_Loop  |       6|       6|              2|          -|          -|     3|    no    |
        +-----------------------+--------+--------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 9 6 
6 --> 7 5 
7 --> 8 6 
8 --> 7 
9 --> 10 12 
10 --> 11 
11 --> 12 
12 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x i14]* %input_V), !map !82"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x i14]* %conv_out_V), !map !89"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 17 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 18 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %phi_mul, 11" [conv/conv.cpp:8]   --->   Operation 19 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [conv/conv.cpp:8]   --->   Operation 20 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:8]   --->   Operation 22 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %7, label %Row_Loop_begin" [conv/conv.cpp:8]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [conv/conv.cpp:9]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 26 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:46]   --->   Operation 27 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 28 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [conv/conv.cpp:11]   --->   Operation 29 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 30 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [conv/conv.cpp:11]   --->   Operation 31 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv/conv.cpp:11]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)" [conv/conv.cpp:12]   --->   Operation 34 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %c_0 to i7" [conv/conv.cpp:39]   --->   Operation 35 'zext' 'zext_ln203' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln203 = add i7 %phi_mul, %zext_ln203" [conv/conv.cpp:39]   --->   Operation 36 'add' 'add_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203, i4 0)" [conv/conv.cpp:15]   --->   Operation 37 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i11 %tmp_7 to i12" [conv/conv.cpp:15]   --->   Operation 38 'zext' 'zext_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.76ns)   --->   "br label %3" [conv/conv.cpp:15]   --->   Operation 39 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp)" [conv/conv.cpp:45]   --->   Operation 40 'specregionend' 'empty_23' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 41 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 42 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.36ns)   --->   "%icmp_ln15 = icmp eq i5 %f_0, -16" [conv/conv.cpp:15]   --->   Operation 43 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 44 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [conv/conv.cpp:15]   --->   Operation 45 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %Col_Loop_end, label %Filter2_Loop_begin" [conv/conv.cpp:15]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:16]   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3)" [conv/conv.cpp:16]   --->   Operation 48 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %f_0 to i64" [conv/conv.cpp:29]   --->   Operation 49 'zext' 'zext_ln29' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %f_0 to i11" [conv/conv.cpp:39]   --->   Operation 50 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i5 %f_0 to i12" [conv/conv.cpp:39]   --->   Operation 51 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.63ns)   --->   "%add_ln203_1 = add i12 %zext_ln15, %zext_ln203_2" [conv/conv.cpp:39]   --->   Operation 52 'add' 'add_ln203_1' <Predicate = (!icmp_ln15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i12 %add_ln203_1 to i64" [conv/conv.cpp:39]   --->   Operation 53 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_3" [conv/conv.cpp:39]   --->   Operation 54 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.76ns)   --->   "br label %4" [conv/conv.cpp:19]   --->   Operation 55 'br' <Predicate = (!icmp_ln15)> <Delay = 1.76>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_1)" [conv/conv.cpp:44]   --->   Operation 56 'specregionend' 'empty_22' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 57 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %Filter2_Loop_begin ], [ %w_sum_1, %Filter1_Loop_end ]" [conv/conv.cpp:29]   --->   Operation 58 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %Filter2_Loop_begin ], [ %ch, %Filter1_Loop_end ]"   --->   Operation 59 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.13ns)   --->   "%icmp_ln19 = icmp eq i3 %ch_0, -2" [conv/conv.cpp:19]   --->   Operation 60 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 61 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.65ns)   --->   "%ch = add i3 %ch_0, 1" [conv/conv.cpp:19]   --->   Operation 62 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %Filter1_Loop_begin" [conv/conv.cpp:19]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [conv/conv.cpp:20]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4)" [conv/conv.cpp:20]   --->   Operation 65 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i3 %ch_0 to i7" [conv/conv.cpp:29]   --->   Operation 66 'zext' 'zext_ln1116' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i3 %ch_0 to i11" [conv/conv.cpp:23]   --->   Operation 67 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.76ns)   --->   "br label %5" [conv/conv.cpp:23]   --->   Operation 68 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%conv_2_bias_V_addr = getelementptr [16 x i8]* @conv_2_bias_V, i64 0, i64 %zext_ln29" [conv/conv.cpp:35]   --->   Operation 69 'getelementptr' 'conv_2_bias_V_addr' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (3.25ns)   --->   "%p_Val2_1 = load i8* %conv_2_bias_V_addr, align 1" [conv/conv.cpp:35]   --->   Operation 70 'load' 'p_Val2_1' <Predicate = (icmp_ln19)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 5.22>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%w_sum_1 = phi i14 [ %p_Val2_s, %Filter1_Loop_begin ], [ %p_Val2_4, %W_Row_Loop_end ]"   --->   Operation 71 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 72 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %wr_0 to i4" [conv/conv.cpp:23]   --->   Operation 73 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %wr_0, -1" [conv/conv.cpp:23]   --->   Operation 74 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 75 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv/conv.cpp:23]   --->   Operation 76 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Filter1_Loop_end, label %W_Row_Loop_begin" [conv/conv.cpp:23]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:24]   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)" [conv/conv.cpp:24]   --->   Operation 79 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i2 %wr_0 to i5" [conv/conv.cpp:29]   --->   Operation 80 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv/conv.cpp:29]   --->   Operation 81 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i4 %tmp_9 to i5" [conv/conv.cpp:29]   --->   Operation 82 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116_2, %zext_ln1116_1" [conv/conv.cpp:29]   --->   Operation 83 'sub' 'sub_ln1116' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %sub_ln1116 to i6" [conv/conv.cpp:29]   --->   Operation 84 'sext' 'sext_ln1116' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.73ns)   --->   "%add_ln29 = add i4 %zext_ln23, %r_0" [conv/conv.cpp:29]   --->   Operation 85 'add' 'add_ln29' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i4 %add_ln29 to i8" [conv/conv.cpp:29]   --->   Operation 86 'zext' 'zext_ln1117' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (3.49ns)   --->   "%mul_ln1117 = mul i8 %zext_ln1117, 13" [conv/conv.cpp:29]   --->   Operation 87 'mul' 'mul_ln1117' <Predicate = (!icmp_ln23)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.76ns)   --->   "br label %6" [conv/conv.cpp:26]   --->   Operation 88 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_3)" [conv/conv.cpp:34]   --->   Operation 89 'specregionend' 'empty_20' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %4" [conv/conv.cpp:19]   --->   Operation 90 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 10.6>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i14 [ %w_sum_1, %W_Row_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 91 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 92 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %wc_0 to i4" [conv/conv.cpp:26]   --->   Operation 93 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.95ns)   --->   "%icmp_ln26 = icmp eq i2 %wc_0, -1" [conv/conv.cpp:26]   --->   Operation 94 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 95 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [conv/conv.cpp:26]   --->   Operation 96 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %W_Row_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [conv/conv.cpp:26]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i2 %wc_0 to i6" [conv/conv.cpp:29]   --->   Operation 98 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %sext_ln1116, %zext_ln1116_3" [conv/conv.cpp:29]   --->   Operation 99 'add' 'add_ln1116' <Predicate = (!icmp_ln26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [conv/conv.cpp:29]   --->   Operation 100 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [conv/conv.cpp:29]   --->   Operation 101 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [conv/conv.cpp:29]   --->   Operation 102 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116_1 = sub i7 %p_shl, %tmp_13" [conv/conv.cpp:29]   --->   Operation 103 'sub' 'sub_ln1116_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 104 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln1116_1 = add i7 %sub_ln1116_1, %zext_ln1116" [conv/conv.cpp:29]   --->   Operation 104 'add' 'add_ln1116_1' <Predicate = (!icmp_ln26)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_13_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln1116_1, i4 0)" [conv/conv.cpp:29]   --->   Operation 105 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.63ns)   --->   "%add_ln1116_2 = add i11 %tmp_13_cast, %zext_ln203_1" [conv/conv.cpp:29]   --->   Operation 106 'add' 'add_ln1116_2' <Predicate = (!icmp_ln26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i11 %add_ln1116_2 to i64" [conv/conv.cpp:29]   --->   Operation 107 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%conv_2_weights_V_add = getelementptr [864 x i10]* @conv_2_weights_V, i64 0, i64 %zext_ln1116_4" [conv/conv.cpp:29]   --->   Operation 108 'getelementptr' 'conv_2_weights_V_add' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln29_1 = add i4 %zext_ln26, %c_0" [conv/conv.cpp:29]   --->   Operation 109 'add' 'add_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i4 %add_ln29_1 to i8" [conv/conv.cpp:29]   --->   Operation 110 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.91ns)   --->   "%add_ln1117 = add i8 %mul_ln1117, %zext_ln1117_1" [conv/conv.cpp:29]   --->   Operation 111 'add' 'add_ln1117' <Predicate = (!icmp_ln26)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1117, i3 0)" [conv/conv.cpp:29]   --->   Operation 112 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_14 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1117, i1 false)" [conv/conv.cpp:29]   --->   Operation 113 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i9 %tmp_14 to i11" [conv/conv.cpp:29]   --->   Operation 114 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i11 %p_shl1_cast, %zext_ln1117_2" [conv/conv.cpp:29]   --->   Operation 115 'sub' 'sub_ln1117' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 116 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1117_1 = add i11 %sub_ln1117, %zext_ln23_1" [conv/conv.cpp:29]   --->   Operation 116 'add' 'add_ln1117_1' <Predicate = (!icmp_ln26)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i11 %add_ln1117_1 to i64" [conv/conv.cpp:29]   --->   Operation 117 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_3" [conv/conv.cpp:29]   --->   Operation 118 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [conv/conv.cpp:29]   --->   Operation 119 'load' 'conv_2_weights_V_loa' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 120 [2/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [conv/conv.cpp:29]   --->   Operation 120 'load' 'input_V_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_4)" [conv/conv.cpp:32]   --->   Operation 121 'specregionend' 'empty_19' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "br label %5" [conv/conv.cpp:23]   --->   Operation 122 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 12.0>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [conv/conv.cpp:27]   --->   Operation 123 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [conv/conv.cpp:29]   --->   Operation 124 'load' 'conv_2_weights_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i10 %conv_2_weights_V_loa to i25" [conv/conv.cpp:29]   --->   Operation 125 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [conv/conv.cpp:29]   --->   Operation 126 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %input_V_load to i25" [conv/conv.cpp:29]   --->   Operation 127 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1118, %sext_ln1116_1" [conv/conv.cpp:29]   --->   Operation 128 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i25 %r_V to i28" [conv/conv.cpp:29]   --->   Operation 129 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_4, i8 0)" [conv/conv.cpp:29]   --->   Operation 130 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %lhs_V to i29" [conv/conv.cpp:29]   --->   Operation 131 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_1 to i29" [conv/conv.cpp:29]   --->   Operation 132 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (2.43ns)   --->   "%ret_V = add nsw i29 %zext_ln703, %zext_ln728" [conv/conv.cpp:29]   --->   Operation 133 'add' 'ret_V' <Predicate = true> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %ret_V, i32 8, i32 21)" [conv/conv.cpp:29]   --->   Operation 134 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "br label %6" [conv/conv.cpp:26]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 7.27>
ST_9 : Operation 136 [1/2] (3.25ns)   --->   "%p_Val2_1 = load i8* %conv_2_bias_V_addr, align 1" [conv/conv.cpp:35]   --->   Operation 136 'load' 'p_Val2_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_1 to i14" [conv/conv.cpp:35]   --->   Operation 137 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.81ns)   --->   "%tmp_V_3 = add i14 %sext_ln1265, %p_Val2_s" [conv/conv.cpp:35]   --->   Operation 138 'add' 'tmp_V_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V_3, 0" [conv/conv.cpp:38]   --->   Operation 139 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [conv/conv.cpp:38]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 14.4>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_3, i32 13)" [conv/conv.cpp:38]   --->   Operation 141 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_3" [conv/conv.cpp:38]   --->   Operation 142 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.70ns)   --->   "%tmp_V_4 = select i1 %p_Result_6, i14 %tmp_V, i14 %tmp_V_3" [conv/conv.cpp:38]   --->   Operation 143 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_4, i32 13, i32 0) nounwind" [conv/conv.cpp:38]   --->   Operation 144 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [conv/conv.cpp:38]   --->   Operation 145 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_7, i1 true) nounwind" [conv/conv.cpp:38]   --->   Operation 146 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [conv/conv.cpp:38]   --->   Operation 147 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [conv/conv.cpp:38]   --->   Operation 148 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [conv/conv.cpp:38]   --->   Operation 149 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [conv/conv.cpp:38]   --->   Operation 150 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_10, 0" [conv/conv.cpp:38]   --->   Operation 151 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [conv/conv.cpp:38]   --->   Operation 152 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [conv/conv.cpp:38]   --->   Operation 153 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [conv/conv.cpp:38]   --->   Operation 154 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [conv/conv.cpp:38]   --->   Operation 155 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_4 = and i14 %tmp_V_4, %lshr_ln897" [conv/conv.cpp:38]   --->   Operation 156 'and' 'p_Result_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i14 %p_Result_4, 0" [conv/conv.cpp:38]   --->   Operation 157 'icmp' 'icmp_ln897_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [conv/conv.cpp:38]   --->   Operation 158 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [conv/conv.cpp:38]   --->   Operation 159 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_11, true" [conv/conv.cpp:38]   --->   Operation 160 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [conv/conv.cpp:38]   --->   Operation 161 'add' 'add_ln899' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_4, i14 %add_ln899)" [conv/conv.cpp:38]   --->   Operation 162 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_3, %xor_ln899" [conv/conv.cpp:38]   --->   Operation 163 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [conv/conv.cpp:38]   --->   Operation 164 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [conv/conv.cpp:38]   --->   Operation 165 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_10 : Operation 166 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [conv/conv.cpp:38]   --->   Operation 166 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [conv/conv.cpp:38]   --->   Operation 167 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 16.8>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i14 %tmp_V_4 to i64" [conv/conv.cpp:38]   --->   Operation 168 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i14 %tmp_V_4 to i32" [conv/conv.cpp:38]   --->   Operation 169 'zext' 'zext_ln907_1' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [conv/conv.cpp:38]   --->   Operation 170 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [conv/conv.cpp:38]   --->   Operation 171 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [conv/conv.cpp:38]   --->   Operation 172 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [conv/conv.cpp:38]   --->   Operation 173 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [conv/conv.cpp:38]   --->   Operation 174 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [conv/conv.cpp:38]   --->   Operation 175 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [conv/conv.cpp:38]   --->   Operation 176 'select' 'm_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [conv/conv.cpp:38]   --->   Operation 177 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [conv/conv.cpp:38]   --->   Operation 178 'add' 'm_2' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [conv/conv.cpp:38]   --->   Operation 179 'partselect' 'm_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [conv/conv.cpp:38]   --->   Operation 180 'zext' 'm_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [conv/conv.cpp:38]   --->   Operation 181 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_12, i11 1023, i11 1022" [conv/conv.cpp:38]   --->   Operation 182 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [conv/conv.cpp:38]   --->   Operation 183 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 184 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [conv/conv.cpp:38]   --->   Operation 184 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_6, i11 %add_ln915)" [conv/conv.cpp:38]   --->   Operation 185 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_6, i32 52, i32 63)" [conv/conv.cpp:38]   --->   Operation 186 'partset' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_8 to double" [conv/conv.cpp:38]   --->   Operation 187 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [conv/conv.cpp:38]   --->   Operation 188 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [conv/conv.cpp:38]   --->   Operation 189 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (2.89ns)   --->   "%icmp_ln924_1 = icmp eq i52 %trunc_ln3, 0" [conv/conv.cpp:38]   --->   Operation 190 'icmp' 'icmp_ln924_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [2/2] (5.46ns)   --->   "%tmp_5 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [conv/conv.cpp:38]   --->   Operation 191 'dcmp' 'tmp_5' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 11.4>
ST_12 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_1, %icmp_ln924" [conv/conv.cpp:38]   --->   Operation 192 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/2] (5.46ns)   --->   "%tmp_5 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [conv/conv.cpp:38]   --->   Operation 193 'dcmp' 'tmp_5' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_5" [conv/conv.cpp:38]   --->   Operation 194 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter2_Loop_end, label %.critedge" [conv/conv.cpp:38]   --->   Operation 195 'br' <Predicate = (!icmp_ln885)> <Delay = 1.76>
ST_12 : Operation 196 [1/1] (1.76ns)   --->   "br label %Filter2_Loop_end"   --->   Operation 196 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 1.76>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 0, %.critedge ], [ %tmp_V_3, %_ifconv ]"   --->   Operation 197 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (3.25ns)   --->   "store i14 %storemerge, i14* %conv_out_V_addr, align 2" [conv/conv.cpp:39]   --->   Operation 198 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_2)" [conv/conv.cpp:42]   --->   Operation 199 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "br label %3" [conv/conv.cpp:15]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 0000000000000]
br_ln8               (br               ) [ 0111111111111]
r_0                  (phi              ) [ 0010111111111]
phi_mul              (phi              ) [ 0011111111111]
add_ln8              (add              ) [ 0111111111111]
icmp_ln8             (icmp             ) [ 0011111111111]
empty                (speclooptripcount) [ 0000000000000]
r                    (add              ) [ 0111111111111]
br_ln8               (br               ) [ 0000000000000]
specloopname_ln9     (specloopname     ) [ 0000000000000]
tmp                  (specregionbegin  ) [ 0001111111111]
br_ln11              (br               ) [ 0011111111111]
ret_ln46             (ret              ) [ 0000000000000]
c_0                  (phi              ) [ 0001011110000]
icmp_ln11            (icmp             ) [ 0011111111111]
empty_14             (speclooptripcount) [ 0000000000000]
c                    (add              ) [ 0011111111111]
br_ln11              (br               ) [ 0000000000000]
specloopname_ln12    (specloopname     ) [ 0000000000000]
tmp_1                (specregionbegin  ) [ 0000111111111]
zext_ln203           (zext             ) [ 0000000000000]
add_ln203            (add              ) [ 0000000000000]
tmp_7                (bitconcatenate   ) [ 0000000000000]
zext_ln15            (zext             ) [ 0000111111111]
br_ln15              (br               ) [ 0011111111111]
empty_23             (specregionend    ) [ 0000000000000]
br_ln8               (br               ) [ 0111111111111]
f_0                  (phi              ) [ 0000100000000]
icmp_ln15            (icmp             ) [ 0011111111111]
empty_15             (speclooptripcount) [ 0000000000000]
f                    (add              ) [ 0011111111111]
br_ln15              (br               ) [ 0000000000000]
specloopname_ln16    (specloopname     ) [ 0000000000000]
tmp_2                (specregionbegin  ) [ 0000011111111]
zext_ln29            (zext             ) [ 0000011110000]
zext_ln203_1         (zext             ) [ 0000011110000]
zext_ln203_2         (zext             ) [ 0000000000000]
add_ln203_1          (add              ) [ 0000000000000]
zext_ln203_3         (zext             ) [ 0000000000000]
conv_out_V_addr      (getelementptr    ) [ 0000011111111]
br_ln19              (br               ) [ 0011111111111]
empty_22             (specregionend    ) [ 0000000000000]
br_ln11              (br               ) [ 0011111111111]
p_Val2_s             (phi              ) [ 0000011111000]
ch_0                 (phi              ) [ 0000010000000]
icmp_ln19            (icmp             ) [ 0011111111111]
empty_16             (speclooptripcount) [ 0000000000000]
ch                   (add              ) [ 0011111111111]
br_ln19              (br               ) [ 0000000000000]
specloopname_ln20    (specloopname     ) [ 0000000000000]
tmp_3                (specregionbegin  ) [ 0000001110000]
zext_ln1116          (zext             ) [ 0000001110000]
zext_ln23_1          (zext             ) [ 0000001110000]
br_ln23              (br               ) [ 0011111111111]
conv_2_bias_V_addr   (getelementptr    ) [ 0000000001000]
w_sum_1              (phi              ) [ 0011111111111]
wr_0                 (phi              ) [ 0000001000000]
zext_ln23            (zext             ) [ 0000000000000]
icmp_ln23            (icmp             ) [ 0011111111111]
empty_17             (speclooptripcount) [ 0000000000000]
wr                   (add              ) [ 0011111111111]
br_ln23              (br               ) [ 0000000000000]
specloopname_ln24    (specloopname     ) [ 0000000000000]
tmp_4                (specregionbegin  ) [ 0000000110000]
zext_ln1116_1        (zext             ) [ 0000000000000]
tmp_9                (bitconcatenate   ) [ 0000000000000]
zext_ln1116_2        (zext             ) [ 0000000000000]
sub_ln1116           (sub              ) [ 0000000000000]
sext_ln1116          (sext             ) [ 0000000110000]
add_ln29             (add              ) [ 0000000000000]
zext_ln1117          (zext             ) [ 0000000000000]
mul_ln1117           (mul              ) [ 0000000110000]
br_ln26              (br               ) [ 0011111111111]
empty_20             (specregionend    ) [ 0000000000000]
br_ln19              (br               ) [ 0011111111111]
p_Val2_4             (phi              ) [ 0011111111111]
wc_0                 (phi              ) [ 0000000100000]
zext_ln26            (zext             ) [ 0000000000000]
icmp_ln26            (icmp             ) [ 0011111111111]
empty_18             (speclooptripcount) [ 0000000000000]
wc                   (add              ) [ 0011111111111]
br_ln26              (br               ) [ 0000000000000]
zext_ln1116_3        (zext             ) [ 0000000000000]
add_ln1116           (add              ) [ 0000000000000]
trunc_ln1116         (trunc            ) [ 0000000000000]
p_shl                (bitconcatenate   ) [ 0000000000000]
tmp_13               (bitconcatenate   ) [ 0000000000000]
sub_ln1116_1         (sub              ) [ 0000000000000]
add_ln1116_1         (add              ) [ 0000000000000]
tmp_13_cast          (bitconcatenate   ) [ 0000000000000]
add_ln1116_2         (add              ) [ 0000000000000]
zext_ln1116_4        (zext             ) [ 0000000000000]
conv_2_weights_V_add (getelementptr    ) [ 0000000010000]
add_ln29_1           (add              ) [ 0000000000000]
zext_ln1117_1        (zext             ) [ 0000000000000]
add_ln1117           (add              ) [ 0000000000000]
p_shl1_cast          (bitconcatenate   ) [ 0000000000000]
tmp_14               (bitconcatenate   ) [ 0000000000000]
zext_ln1117_2        (zext             ) [ 0000000000000]
sub_ln1117           (sub              ) [ 0000000000000]
add_ln1117_1         (add              ) [ 0000000000000]
zext_ln1117_3        (zext             ) [ 0000000000000]
input_V_addr         (getelementptr    ) [ 0000000010000]
empty_19             (specregionend    ) [ 0000000000000]
br_ln23              (br               ) [ 0011111111111]
specloopname_ln27    (specloopname     ) [ 0000000000000]
conv_2_weights_V_loa (load             ) [ 0000000000000]
sext_ln1116_1        (sext             ) [ 0000000000000]
input_V_load         (load             ) [ 0000000000000]
sext_ln1118          (sext             ) [ 0000000000000]
r_V                  (mul              ) [ 0000000000000]
sext_ln1118_1        (sext             ) [ 0000000000000]
lhs_V                (bitconcatenate   ) [ 0000000000000]
zext_ln728           (zext             ) [ 0000000000000]
zext_ln703           (zext             ) [ 0000000000000]
ret_V                (add              ) [ 0000000000000]
w_sum_V              (partselect       ) [ 0011111111111]
br_ln26              (br               ) [ 0011111111111]
p_Val2_1             (load             ) [ 0000000000000]
sext_ln1265          (sext             ) [ 0000000000000]
tmp_V_3              (add              ) [ 0000000000111]
icmp_ln885           (icmp             ) [ 0011111111111]
br_ln38              (br               ) [ 0000000000000]
p_Result_6           (bitselect        ) [ 0000000000010]
tmp_V                (sub              ) [ 0000000000000]
tmp_V_4              (select           ) [ 0000000000010]
p_Result_s           (partselect       ) [ 0000000000000]
p_Result_7           (bitconcatenate   ) [ 0000000000000]
l                    (cttz             ) [ 0000000000000]
sub_ln894            (sub              ) [ 0000000000010]
trunc_ln894          (trunc            ) [ 0000000000000]
lsb_index            (add              ) [ 0000000000000]
tmp_10               (partselect       ) [ 0000000000000]
icmp_ln897           (icmp             ) [ 0000000000000]
trunc_ln897          (trunc            ) [ 0000000000000]
sub_ln897            (sub              ) [ 0000000000000]
zext_ln897           (zext             ) [ 0000000000000]
lshr_ln897           (lshr             ) [ 0000000000000]
p_Result_4           (and              ) [ 0000000000000]
icmp_ln897_1         (icmp             ) [ 0000000000000]
a                    (and              ) [ 0000000000000]
tmp_11               (bitselect        ) [ 0000000000000]
xor_ln899            (xor              ) [ 0000000000000]
add_ln899            (add              ) [ 0000000000000]
p_Result_3           (bitselect        ) [ 0000000000000]
and_ln899            (and              ) [ 0000000000000]
or_ln899             (or               ) [ 0000000000000]
or_ln                (bitconcatenate   ) [ 0000000000010]
icmp_ln908           (icmp             ) [ 0000000000010]
trunc_ln893          (trunc            ) [ 0000000000010]
m                    (zext             ) [ 0000000000000]
zext_ln907_1         (zext             ) [ 0000000000000]
add_ln908            (add              ) [ 0000000000000]
lshr_ln908           (lshr             ) [ 0000000000000]
zext_ln908           (zext             ) [ 0000000000000]
sub_ln908            (sub              ) [ 0000000000000]
zext_ln908_1         (zext             ) [ 0000000000000]
shl_ln908            (shl              ) [ 0000000000000]
m_1                  (select           ) [ 0000000000000]
zext_ln911           (zext             ) [ 0000000000000]
m_2                  (add              ) [ 0000000000000]
m_5                  (partselect       ) [ 0000000000000]
m_6                  (zext             ) [ 0000000000000]
tmp_12               (bitselect        ) [ 0000000000000]
select_ln915         (select           ) [ 0000000000000]
sub_ln915            (sub              ) [ 0000000000000]
add_ln915            (add              ) [ 0000000000000]
tmp_6                (bitconcatenate   ) [ 0000000000000]
p_Result_8           (partset          ) [ 0000000000000]
bitcast_ln729        (bitcast          ) [ 0011111111001]
trunc_ln3            (partselect       ) [ 0000000000000]
icmp_ln924           (icmp             ) [ 0011111111001]
icmp_ln924_1         (icmp             ) [ 0011111111001]
or_ln924             (or               ) [ 0000000000000]
tmp_5                (dcmp             ) [ 0000000000000]
and_ln924            (and              ) [ 0011111111111]
br_ln38              (br               ) [ 0000000000000]
br_ln0               (br               ) [ 0000000000000]
storemerge           (phi              ) [ 0000000000001]
store_ln39           (store            ) [ 0000000000000]
empty_21             (specregionend    ) [ 0000000000000]
br_ln15              (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_2_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="conv_out_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="12" slack="0"/>
<pin id="174" dir="1" index="3" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="conv_2_bias_V_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="1"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_V_addr/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv_2_weights_V_add_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="11" slack="0"/>
<pin id="194" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_V_add/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="input_V_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_V_loa/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln39_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="5"/>
<pin id="218" dir="0" index="1" bw="14" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="221" class="1005" name="r_0_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="r_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="phi_mul_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="1"/>
<pin id="235" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="phi_mul_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="c_0_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="1"/>
<pin id="247" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="c_0_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="257" class="1005" name="f_0_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="1"/>
<pin id="259" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="f_0_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="5" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="268" class="1005" name="p_Val2_s_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="1"/>
<pin id="270" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Val2_s_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="14" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="280" class="1005" name="ch_0_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="1"/>
<pin id="282" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="ch_0_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/5 "/>
</bind>
</comp>

<comp id="291" class="1005" name="w_sum_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="1"/>
<pin id="293" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="w_sum_1_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="14" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="303" class="1005" name="wr_0_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="1"/>
<pin id="305" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="wr_0_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="2" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/6 "/>
</bind>
</comp>

<comp id="314" class="1005" name="p_Val2_4_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="14" slack="1"/>
<pin id="316" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Val2_4_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="14" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/7 "/>
</bind>
</comp>

<comp id="326" class="1005" name="wc_0_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="1"/>
<pin id="328" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="wc_0_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="2" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/7 "/>
</bind>
</comp>

<comp id="337" class="1005" name="storemerge_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="339" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="storemerge_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="14" slack="3"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/12 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln8_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="0" index="1" bw="5" slack="0"/>
<pin id="356" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln8_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="r_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln11_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="c_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln203_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln203_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="1"/>
<pin id="389" dir="0" index="1" bw="4" slack="0"/>
<pin id="390" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_7_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="7" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln15_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln15_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="f_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln29_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln203_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln203_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln203_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="1"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln203_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln19_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="0" index="1" bw="2" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="ch_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln1116_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="0"/>
<pin id="453" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln23_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="0"/>
<pin id="457" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln23_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln23_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="wr_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln1116_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="0"/>
<pin id="477" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_9_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="2" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln1116_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sub_ln1116_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="2" slack="0"/>
<pin id="494" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln1116_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln29_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="0"/>
<pin id="503" dir="0" index="1" bw="4" slack="4"/>
<pin id="504" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln1117_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="mul_ln1117_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="0" index="1" bw="5" slack="0"/>
<pin id="514" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1117/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln26_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="0"/>
<pin id="519" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln26_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="wc_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln1116_3_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_3/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln1116_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="1"/>
<pin id="539" dir="0" index="1" bw="2" slack="0"/>
<pin id="540" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln1116_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_shl_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="0"/>
<pin id="548" dir="0" index="1" bw="4" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_13_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sub_ln1116_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="0"/>
<pin id="564" dir="0" index="1" bw="7" slack="0"/>
<pin id="565" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116_1/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln1116_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="0" index="1" bw="3" slack="2"/>
<pin id="571" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_13_cast_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="11" slack="0"/>
<pin id="575" dir="0" index="1" bw="7" slack="0"/>
<pin id="576" dir="0" index="2" bw="1" slack="0"/>
<pin id="577" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln1116_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="11" slack="0"/>
<pin id="583" dir="0" index="1" bw="5" slack="3"/>
<pin id="584" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_2/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln1116_4_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="11" slack="0"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_4/7 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln29_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="0"/>
<pin id="593" dir="0" index="1" bw="4" slack="4"/>
<pin id="594" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln1117_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_1/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln1117_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="1"/>
<pin id="603" dir="0" index="1" bw="4" slack="0"/>
<pin id="604" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_shl1_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="11" slack="0"/>
<pin id="608" dir="0" index="1" bw="8" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_14_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln1117_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="0"/>
<pin id="624" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_2/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sub_ln1117_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="11" slack="0"/>
<pin id="628" dir="0" index="1" bw="9" slack="0"/>
<pin id="629" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln1117_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="11" slack="0"/>
<pin id="634" dir="0" index="1" bw="3" slack="2"/>
<pin id="635" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_1/7 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln1117_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="11" slack="0"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_3/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sext_ln1116_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="0"/>
<pin id="644" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln1118_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="14" slack="0"/>
<pin id="648" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln1118_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="24" slack="0"/>
<pin id="652" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="lhs_V_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="22" slack="0"/>
<pin id="655" dir="0" index="1" bw="14" slack="1"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln728_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="22" slack="0"/>
<pin id="663" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/8 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln703_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="24" slack="0"/>
<pin id="667" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="ret_V_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="28" slack="0"/>
<pin id="671" dir="0" index="1" bw="22" slack="0"/>
<pin id="672" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="w_sum_V_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="14" slack="0"/>
<pin id="677" dir="0" index="1" bw="29" slack="0"/>
<pin id="678" dir="0" index="2" bw="5" slack="0"/>
<pin id="679" dir="0" index="3" bw="6" slack="0"/>
<pin id="680" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="w_sum_V/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sext_ln1265_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/9 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_V_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="14" slack="1"/>
<pin id="692" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_3/9 "/>
</bind>
</comp>

<comp id="695" class="1004" name="icmp_ln885_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="14" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/9 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_Result_6_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="14" slack="1"/>
<pin id="704" dir="0" index="2" bw="5" slack="0"/>
<pin id="705" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/10 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_V_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="14" slack="1"/>
<pin id="711" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/10 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_V_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="14" slack="0"/>
<pin id="716" dir="0" index="2" bw="14" slack="1"/>
<pin id="717" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_Result_s_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="14" slack="0"/>
<pin id="722" dir="0" index="1" bw="14" slack="0"/>
<pin id="723" dir="0" index="2" bw="5" slack="0"/>
<pin id="724" dir="0" index="3" bw="1" slack="0"/>
<pin id="725" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_Result_7_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="0" index="2" bw="14" slack="0"/>
<pin id="734" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/10 "/>
</bind>
</comp>

<comp id="738" class="1004" name="l_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="0" index="2" bw="1" slack="0"/>
<pin id="742" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/10 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sub_ln894_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="5" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/10 "/>
</bind>
</comp>

<comp id="752" class="1004" name="trunc_ln894_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/10 "/>
</bind>
</comp>

<comp id="756" class="1004" name="lsb_index_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="7" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/10 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_10_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="31" slack="0"/>
<pin id="764" dir="0" index="1" bw="32" slack="0"/>
<pin id="765" dir="0" index="2" bw="1" slack="0"/>
<pin id="766" dir="0" index="3" bw="6" slack="0"/>
<pin id="767" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln897_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="31" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/10 "/>
</bind>
</comp>

<comp id="778" class="1004" name="trunc_ln897_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/10 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sub_ln897_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="4" slack="0"/>
<pin id="784" dir="0" index="1" bw="4" slack="0"/>
<pin id="785" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/10 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln897_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="0"/>
<pin id="790" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/10 "/>
</bind>
</comp>

<comp id="792" class="1004" name="lshr_ln897_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="4" slack="0"/>
<pin id="795" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/10 "/>
</bind>
</comp>

<comp id="798" class="1004" name="p_Result_4_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="14" slack="0"/>
<pin id="800" dir="0" index="1" bw="14" slack="0"/>
<pin id="801" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_4/10 "/>
</bind>
</comp>

<comp id="804" class="1004" name="icmp_ln897_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="14" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/10 "/>
</bind>
</comp>

<comp id="810" class="1004" name="a_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/10 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_11_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="0"/>
<pin id="819" dir="0" index="2" bw="6" slack="0"/>
<pin id="820" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="824" class="1004" name="xor_ln899_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/10 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add_ln899_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="7" slack="0"/>
<pin id="832" dir="0" index="1" bw="14" slack="0"/>
<pin id="833" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/10 "/>
</bind>
</comp>

<comp id="836" class="1004" name="p_Result_3_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="14" slack="0"/>
<pin id="839" dir="0" index="2" bw="14" slack="0"/>
<pin id="840" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="and_ln899_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/10 "/>
</bind>
</comp>

<comp id="850" class="1004" name="or_ln899_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/10 "/>
</bind>
</comp>

<comp id="856" class="1004" name="or_ln_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="0" index="2" bw="1" slack="0"/>
<pin id="860" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/10 "/>
</bind>
</comp>

<comp id="864" class="1004" name="icmp_ln908_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="trunc_ln893_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/10 "/>
</bind>
</comp>

<comp id="874" class="1004" name="m_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="14" slack="1"/>
<pin id="876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/11 "/>
</bind>
</comp>

<comp id="877" class="1004" name="zext_ln907_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="14" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_1/11 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln908_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="7" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="1"/>
<pin id="883" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/11 "/>
</bind>
</comp>

<comp id="885" class="1004" name="lshr_ln908_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="14" slack="0"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/11 "/>
</bind>
</comp>

<comp id="891" class="1004" name="zext_ln908_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/11 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sub_ln908_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="7" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="1"/>
<pin id="898" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/11 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln908_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="0"/>
<pin id="902" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/11 "/>
</bind>
</comp>

<comp id="904" class="1004" name="shl_ln908_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="14" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/11 "/>
</bind>
</comp>

<comp id="910" class="1004" name="m_1_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="1"/>
<pin id="912" dir="0" index="1" bw="32" slack="0"/>
<pin id="913" dir="0" index="2" bw="64" slack="0"/>
<pin id="914" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/11 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln911_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/11 "/>
</bind>
</comp>

<comp id="920" class="1004" name="m_2_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="0"/>
<pin id="922" dir="0" index="1" bw="64" slack="0"/>
<pin id="923" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/11 "/>
</bind>
</comp>

<comp id="926" class="1004" name="m_5_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="63" slack="0"/>
<pin id="928" dir="0" index="1" bw="64" slack="0"/>
<pin id="929" dir="0" index="2" bw="1" slack="0"/>
<pin id="930" dir="0" index="3" bw="7" slack="0"/>
<pin id="931" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/11 "/>
</bind>
</comp>

<comp id="936" class="1004" name="m_6_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="63" slack="0"/>
<pin id="938" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/11 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_12_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="64" slack="0"/>
<pin id="943" dir="0" index="2" bw="7" slack="0"/>
<pin id="944" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="948" class="1004" name="select_ln915_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="11" slack="0"/>
<pin id="951" dir="0" index="2" bw="11" slack="0"/>
<pin id="952" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/11 "/>
</bind>
</comp>

<comp id="956" class="1004" name="sub_ln915_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="4" slack="0"/>
<pin id="958" dir="0" index="1" bw="11" slack="1"/>
<pin id="959" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/11 "/>
</bind>
</comp>

<comp id="961" class="1004" name="add_ln915_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="11" slack="0"/>
<pin id="963" dir="0" index="1" bw="11" slack="0"/>
<pin id="964" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/11 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_6_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="12" slack="0"/>
<pin id="969" dir="0" index="1" bw="1" slack="1"/>
<pin id="970" dir="0" index="2" bw="11" slack="0"/>
<pin id="971" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="974" class="1004" name="p_Result_8_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="64" slack="0"/>
<pin id="976" dir="0" index="1" bw="63" slack="0"/>
<pin id="977" dir="0" index="2" bw="12" slack="0"/>
<pin id="978" dir="0" index="3" bw="7" slack="0"/>
<pin id="979" dir="0" index="4" bw="7" slack="0"/>
<pin id="980" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_8/11 "/>
</bind>
</comp>

<comp id="986" class="1004" name="bitcast_ln729_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="64" slack="0"/>
<pin id="988" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/11 "/>
</bind>
</comp>

<comp id="991" class="1004" name="trunc_ln3_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="52" slack="0"/>
<pin id="993" dir="0" index="1" bw="64" slack="0"/>
<pin id="994" dir="0" index="2" bw="1" slack="0"/>
<pin id="995" dir="0" index="3" bw="7" slack="0"/>
<pin id="996" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/11 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="icmp_ln924_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="11" slack="0"/>
<pin id="1003" dir="0" index="1" bw="1" slack="0"/>
<pin id="1004" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/11 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="icmp_ln924_1_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="52" slack="0"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_1/11 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="or_ln924_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="0" index="1" bw="1" slack="1"/>
<pin id="1016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/12 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="and_ln924_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924/12 "/>
</bind>
</comp>

<comp id="1023" class="1007" name="r_V_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="14" slack="0"/>
<pin id="1025" dir="0" index="1" bw="10" slack="0"/>
<pin id="1026" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="add_ln8_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="7" slack="0"/>
<pin id="1032" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="r_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="4" slack="0"/>
<pin id="1040" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1046" class="1005" name="c_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="4" slack="0"/>
<pin id="1048" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1051" class="1005" name="zext_ln15_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="12" slack="1"/>
<pin id="1053" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="f_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="5" slack="0"/>
<pin id="1061" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1064" class="1005" name="zext_ln29_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="64" slack="1"/>
<pin id="1066" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln29 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="zext_ln203_1_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="11" slack="3"/>
<pin id="1071" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln203_1 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="conv_out_V_addr_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="11" slack="5"/>
<pin id="1076" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="1082" class="1005" name="ch_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="0"/>
<pin id="1084" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="1087" class="1005" name="zext_ln1116_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="7" slack="2"/>
<pin id="1089" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1116 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="zext_ln23_1_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="11" slack="2"/>
<pin id="1094" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln23_1 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="conv_2_bias_V_addr_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="4" slack="1"/>
<pin id="1099" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_V_addr "/>
</bind>
</comp>

<comp id="1105" class="1005" name="wr_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="2" slack="0"/>
<pin id="1107" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1110" class="1005" name="sext_ln1116_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="6" slack="1"/>
<pin id="1112" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="mul_ln1117_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="8" slack="1"/>
<pin id="1117" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1117 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="wc_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="2" slack="0"/>
<pin id="1125" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1128" class="1005" name="conv_2_weights_V_add_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="10" slack="1"/>
<pin id="1130" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_V_add "/>
</bind>
</comp>

<comp id="1133" class="1005" name="input_V_addr_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="10" slack="1"/>
<pin id="1135" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="1138" class="1005" name="w_sum_V_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="14" slack="1"/>
<pin id="1140" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="1143" class="1005" name="tmp_V_3_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="14" slack="1"/>
<pin id="1145" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="icmp_ln885_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="3"/>
<pin id="1153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="p_Result_6_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="1"/>
<pin id="1157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="tmp_V_4_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="14" slack="1"/>
<pin id="1162" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="sub_ln894_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="1"/>
<pin id="1168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="or_ln_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="1"/>
<pin id="1174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1177" class="1005" name="icmp_ln908_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="1"/>
<pin id="1179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="trunc_ln893_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="11" slack="1"/>
<pin id="1184" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="bitcast_ln729_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="64" slack="1"/>
<pin id="1189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="icmp_ln924_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="1"/>
<pin id="1194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="icmp_ln924_1_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="1"/>
<pin id="1199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="190" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="197" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="249" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="272" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="301"><net_src comp="268" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="295" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="324"><net_src comp="291" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="318" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="340" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="352"><net_src comp="168" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="237" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="18" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="225" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="20" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="225" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="26" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="249" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="20" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="249" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="26" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="249" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="233" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="36" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="14" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="261" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="261" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="261" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="261" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="261" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="443"><net_src comp="284" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="56" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="284" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="60" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="284" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="284" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="307" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="307" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="307" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="70" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="307" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="74" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="307" pin="4"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="64" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="479" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="475" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="459" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="221" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="76" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="330" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="330" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="66" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="330" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="70" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="330" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="537" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="78" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="54" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="559"><net_src comp="80" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="537" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="82" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="546" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="554" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="36" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="14" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="595"><net_src comp="517" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="245" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="84" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="601" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="54" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="619"><net_src comp="86" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="601" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="82" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="614" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="606" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="645"><net_src comp="204" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="210" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="658"><net_src comp="90" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="314" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="92" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="664"><net_src comp="653" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="650" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="661" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="681"><net_src comp="94" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="669" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="96" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="98" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="688"><net_src comp="184" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="268" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="52" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="706"><net_src comp="100" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="102" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="712"><net_src comp="52" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="718"><net_src comp="701" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="708" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="726"><net_src comp="104" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="713" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="102" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="106" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="735"><net_src comp="108" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="110" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="720" pin="4"/><net_sink comp="730" pin=2"/></net>

<net id="743"><net_src comp="112" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="730" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="114" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="750"><net_src comp="116" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="738" pin="3"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="118" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="746" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="768"><net_src comp="120" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="756" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="122" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="124" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="776"><net_src comp="762" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="126" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="746" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="128" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="778" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="791"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="130" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="788" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="713" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="792" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="52" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="772" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="804" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="821"><net_src comp="132" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="756" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="124" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="828"><net_src comp="816" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="114" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="134" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="752" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="841"><net_src comp="136" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="713" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="830" pin="2"/><net_sink comp="836" pin=2"/></net>

<net id="848"><net_src comp="836" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="824" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="810" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="138" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="126" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="850" pin="2"/><net_sink comp="856" pin=2"/></net>

<net id="868"><net_src comp="756" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="106" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="738" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="884"><net_src comp="140" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="889"><net_src comp="877" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="880" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="885" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="142" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="903"><net_src comp="895" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="874" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="915"><net_src comp="891" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="916"><net_src comp="904" pin="2"/><net_sink comp="910" pin=2"/></net>

<net id="924"><net_src comp="917" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="910" pin="3"/><net_sink comp="920" pin=1"/></net>

<net id="932"><net_src comp="144" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="920" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="934"><net_src comp="122" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="935"><net_src comp="146" pin="0"/><net_sink comp="926" pin=3"/></net>

<net id="939"><net_src comp="926" pin="4"/><net_sink comp="936" pin=0"/></net>

<net id="945"><net_src comp="148" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="946"><net_src comp="920" pin="2"/><net_sink comp="940" pin=1"/></net>

<net id="947"><net_src comp="142" pin="0"/><net_sink comp="940" pin=2"/></net>

<net id="953"><net_src comp="940" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="150" pin="0"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="152" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="960"><net_src comp="154" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="965"><net_src comp="956" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="948" pin="3"/><net_sink comp="961" pin=1"/></net>

<net id="972"><net_src comp="156" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="961" pin="2"/><net_sink comp="967" pin=2"/></net>

<net id="981"><net_src comp="158" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="982"><net_src comp="936" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="983"><net_src comp="967" pin="3"/><net_sink comp="974" pin=2"/></net>

<net id="984"><net_src comp="160" pin="0"/><net_sink comp="974" pin=3"/></net>

<net id="985"><net_src comp="146" pin="0"/><net_sink comp="974" pin=4"/></net>

<net id="989"><net_src comp="974" pin="5"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="997"><net_src comp="162" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="998"><net_src comp="920" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="999"><net_src comp="122" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1000"><net_src comp="160" pin="0"/><net_sink comp="991" pin=3"/></net>

<net id="1005"><net_src comp="961" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="164" pin="0"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="991" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="166" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1021"><net_src comp="1013" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="348" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="646" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="642" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1029"><net_src comp="1023" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="1033"><net_src comp="353" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1041"><net_src comp="365" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1049"><net_src comp="377" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1054"><net_src comp="401" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1062"><net_src comp="411" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1067"><net_src comp="417" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="1072"><net_src comp="421" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1077"><net_src comp="170" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1085"><net_src comp="445" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1090"><net_src comp="451" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1095"><net_src comp="455" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1100"><net_src comp="177" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1108"><net_src comp="469" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1113"><net_src comp="497" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1118"><net_src comp="511" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1126"><net_src comp="527" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1131"><net_src comp="190" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1136"><net_src comp="197" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1141"><net_src comp="675" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1146"><net_src comp="689" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1149"><net_src comp="1143" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="1150"><net_src comp="1143" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="1154"><net_src comp="695" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="701" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1163"><net_src comp="713" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1169"><net_src comp="746" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1175"><net_src comp="856" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1180"><net_src comp="864" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1185"><net_src comp="870" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1190"><net_src comp="986" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1195"><net_src comp="1001" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1200"><net_src comp="1007" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="1013" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V | {12 }
 - Input state : 
	Port: conv : input_V | {7 8 }
	Port: conv : conv_2_weights_V | {7 8 }
	Port: conv : conv_2_bias_V | {5 9 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln203 : 1
		add_ln203 : 2
		tmp_7 : 3
		zext_ln15 : 4
	State 4
		icmp_ln15 : 1
		f : 1
		br_ln15 : 2
		zext_ln29 : 1
		zext_ln203_1 : 1
		zext_ln203_2 : 1
		add_ln203_1 : 2
		zext_ln203_3 : 3
		conv_out_V_addr : 4
	State 5
		icmp_ln19 : 1
		ch : 1
		br_ln19 : 2
		zext_ln1116 : 1
		zext_ln23_1 : 1
		p_Val2_1 : 1
	State 6
		zext_ln23 : 1
		icmp_ln23 : 1
		wr : 1
		br_ln23 : 2
		zext_ln1116_1 : 1
		tmp_9 : 1
		zext_ln1116_2 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		add_ln29 : 2
		zext_ln1117 : 3
		mul_ln1117 : 4
	State 7
		zext_ln26 : 1
		icmp_ln26 : 1
		wc : 1
		br_ln26 : 2
		zext_ln1116_3 : 1
		add_ln1116 : 2
		trunc_ln1116 : 3
		p_shl : 4
		tmp_13 : 3
		sub_ln1116_1 : 5
		add_ln1116_1 : 6
		tmp_13_cast : 7
		add_ln1116_2 : 8
		zext_ln1116_4 : 9
		conv_2_weights_V_add : 10
		add_ln29_1 : 2
		zext_ln1117_1 : 3
		add_ln1117 : 4
		p_shl1_cast : 5
		tmp_14 : 5
		zext_ln1117_2 : 6
		sub_ln1117 : 7
		add_ln1117_1 : 8
		zext_ln1117_3 : 9
		input_V_addr : 10
		conv_2_weights_V_loa : 11
		input_V_load : 11
	State 8
		sext_ln1116_1 : 1
		sext_ln1118 : 1
		r_V : 2
		sext_ln1118_1 : 3
		zext_ln728 : 1
		zext_ln703 : 4
		ret_V : 5
		w_sum_V : 6
	State 9
		sext_ln1265 : 1
		tmp_V_3 : 2
		icmp_ln885 : 3
		br_ln38 : 4
	State 10
		tmp_V_4 : 1
		p_Result_s : 2
		p_Result_7 : 3
		l : 4
		sub_ln894 : 5
		trunc_ln894 : 6
		lsb_index : 6
		tmp_10 : 7
		icmp_ln897 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		p_Result_4 : 10
		icmp_ln897_1 : 10
		a : 11
		tmp_11 : 7
		xor_ln899 : 8
		add_ln899 : 7
		p_Result_3 : 8
		and_ln899 : 8
		or_ln899 : 11
		or_ln : 11
		icmp_ln908 : 7
		trunc_ln893 : 5
	State 11
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_1 : 1
		shl_ln908 : 2
		m_1 : 3
		m_2 : 4
		m_5 : 5
		m_6 : 6
		tmp_12 : 5
		select_ln915 : 6
		add_ln915 : 7
		tmp_6 : 8
		p_Result_8 : 9
		bitcast_ln729 : 10
		trunc_ln3 : 5
		icmp_ln924 : 8
		icmp_ln924_1 : 6
		tmp_5 : 11
	State 12
		and_ln924 : 1
		br_ln38 : 1
		storemerge : 2
		store_ln39 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dcmp   |      grp_fu_348      |    0    |   130   |   469   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_353    |    0    |    0    |    15   |
|          |       r_fu_365       |    0    |    0    |    13   |
|          |       c_fu_377       |    0    |    0    |    13   |
|          |   add_ln203_fu_387   |    0    |    0    |    15   |
|          |       f_fu_411       |    0    |    0    |    15   |
|          |  add_ln203_1_fu_429  |    0    |    0    |    13   |
|          |       ch_fu_445      |    0    |    0    |    12   |
|          |       wr_fu_469      |    0    |    0    |    10   |
|          |    add_ln29_fu_501   |    0    |    0    |    13   |
|          |       wc_fu_527      |    0    |    0    |    10   |
|          |   add_ln1116_fu_537  |    0    |    0    |    15   |
|    add   |  add_ln1116_1_fu_568 |    0    |    0    |    11   |
|          |  add_ln1116_2_fu_581 |    0    |    0    |    13   |
|          |   add_ln29_1_fu_591  |    0    |    0    |    13   |
|          |   add_ln1117_fu_601  |    0    |    0    |    15   |
|          |  add_ln1117_1_fu_632 |    0    |    0    |    11   |
|          |     ret_V_fu_669     |    0    |    0    |    35   |
|          |    tmp_V_3_fu_689    |    0    |    0    |    19   |
|          |   lsb_index_fu_756   |    0    |    0    |    39   |
|          |   add_ln899_fu_830   |    0    |    0    |    19   |
|          |   add_ln908_fu_880   |    0    |    0    |    39   |
|          |      m_2_fu_920      |    0    |    0    |    71   |
|          |   add_ln915_fu_961   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_359   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_371   |    0    |    0    |    9    |
|          |   icmp_ln15_fu_405   |    0    |    0    |    11   |
|          |   icmp_ln19_fu_439   |    0    |    0    |    9    |
|          |   icmp_ln23_fu_463   |    0    |    0    |    8    |
|   icmp   |   icmp_ln26_fu_521   |    0    |    0    |    8    |
|          |   icmp_ln885_fu_695  |    0    |    0    |    13   |
|          |   icmp_ln897_fu_772  |    0    |    0    |    18   |
|          |  icmp_ln897_1_fu_804 |    0    |    0    |    13   |
|          |   icmp_ln908_fu_864  |    0    |    0    |    18   |
|          |  icmp_ln924_fu_1001  |    0    |    0    |    13   |
|          | icmp_ln924_1_fu_1007 |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1116_fu_491  |    0    |    0    |    13   |
|          |  sub_ln1116_1_fu_562 |    0    |    0    |    11   |
|          |   sub_ln1117_fu_626  |    0    |    0    |    11   |
|    sub   |     tmp_V_fu_708     |    0    |    0    |    19   |
|          |   sub_ln894_fu_746   |    0    |    0    |    39   |
|          |   sub_ln897_fu_782   |    0    |    0    |    13   |
|          |   sub_ln908_fu_895   |    0    |    0    |    39   |
|          |   sub_ln915_fu_956   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   lshr   |   lshr_ln897_fu_792  |    0    |    0    |    11   |
|          |   lshr_ln908_fu_885  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|    shl   |   shl_ln908_fu_904   |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|          |    tmp_V_4_fu_713    |    0    |    0    |    14   |
|  select  |      m_1_fu_910      |    0    |    0    |    64   |
|          |  select_ln915_fu_948 |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   cttz   |       l_fu_738       |    0    |    40   |    36   |
|----------|----------------------|---------|---------|---------|
|          |   p_Result_4_fu_798  |    0    |    0    |    14   |
|    and   |       a_fu_810       |    0    |    0    |    2    |
|          |   and_ln899_fu_844   |    0    |    0    |    2    |
|          |   and_ln924_fu_1017  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1117_fu_511  |    0    |    0    |    17   |
|          |      r_V_fu_1023     |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln899_fu_850   |    0    |    0    |    2    |
|          |   or_ln924_fu_1013   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln899_fu_824   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln203_fu_383  |    0    |    0    |    0    |
|          |   zext_ln15_fu_401   |    0    |    0    |    0    |
|          |   zext_ln29_fu_417   |    0    |    0    |    0    |
|          |  zext_ln203_1_fu_421 |    0    |    0    |    0    |
|          |  zext_ln203_2_fu_425 |    0    |    0    |    0    |
|          |  zext_ln203_3_fu_434 |    0    |    0    |    0    |
|          |  zext_ln1116_fu_451  |    0    |    0    |    0    |
|          |  zext_ln23_1_fu_455  |    0    |    0    |    0    |
|          |   zext_ln23_fu_459   |    0    |    0    |    0    |
|          | zext_ln1116_1_fu_475 |    0    |    0    |    0    |
|          | zext_ln1116_2_fu_487 |    0    |    0    |    0    |
|          |  zext_ln1117_fu_507  |    0    |    0    |    0    |
|          |   zext_ln26_fu_517   |    0    |    0    |    0    |
|   zext   | zext_ln1116_3_fu_533 |    0    |    0    |    0    |
|          | zext_ln1116_4_fu_586 |    0    |    0    |    0    |
|          | zext_ln1117_1_fu_597 |    0    |    0    |    0    |
|          | zext_ln1117_2_fu_622 |    0    |    0    |    0    |
|          | zext_ln1117_3_fu_637 |    0    |    0    |    0    |
|          |   zext_ln728_fu_661  |    0    |    0    |    0    |
|          |   zext_ln703_fu_665  |    0    |    0    |    0    |
|          |   zext_ln897_fu_788  |    0    |    0    |    0    |
|          |       m_fu_874       |    0    |    0    |    0    |
|          |  zext_ln907_1_fu_877 |    0    |    0    |    0    |
|          |   zext_ln908_fu_891  |    0    |    0    |    0    |
|          |  zext_ln908_1_fu_900 |    0    |    0    |    0    |
|          |   zext_ln911_fu_917  |    0    |    0    |    0    |
|          |      m_6_fu_936      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_7_fu_393     |    0    |    0    |    0    |
|          |     tmp_9_fu_479     |    0    |    0    |    0    |
|          |     p_shl_fu_546     |    0    |    0    |    0    |
|          |     tmp_13_fu_554    |    0    |    0    |    0    |
|          |  tmp_13_cast_fu_573  |    0    |    0    |    0    |
|bitconcatenate|  p_shl1_cast_fu_606  |    0    |    0    |    0    |
|          |     tmp_14_fu_614    |    0    |    0    |    0    |
|          |     lhs_V_fu_653     |    0    |    0    |    0    |
|          |   p_Result_7_fu_730  |    0    |    0    |    0    |
|          |     or_ln_fu_856     |    0    |    0    |    0    |
|          |     tmp_6_fu_967     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1116_fu_497  |    0    |    0    |    0    |
|          | sext_ln1116_1_fu_642 |    0    |    0    |    0    |
|   sext   |  sext_ln1118_fu_646  |    0    |    0    |    0    |
|          | sext_ln1118_1_fu_650 |    0    |    0    |    0    |
|          |  sext_ln1265_fu_685  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln1116_fu_542 |    0    |    0    |    0    |
|   trunc  |  trunc_ln894_fu_752  |    0    |    0    |    0    |
|          |  trunc_ln897_fu_778  |    0    |    0    |    0    |
|          |  trunc_ln893_fu_870  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    w_sum_V_fu_675    |    0    |    0    |    0    |
|          |   p_Result_s_fu_720  |    0    |    0    |    0    |
|partselect|     tmp_10_fu_762    |    0    |    0    |    0    |
|          |      m_5_fu_926      |    0    |    0    |    0    |
|          |   trunc_ln3_fu_991   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_Result_6_fu_701  |    0    |    0    |    0    |
| bitselect|     tmp_11_fu_816    |    0    |    0    |    0    |
|          |   p_Result_3_fu_836  |    0    |    0    |    0    |
|          |     tmp_12_fu_940    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  partset |   p_Result_8_fu_974  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   170   |   1604  |
|----------|----------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|  conv_2_bias_V |    0   |    8   |    2   |
|conv_2_weights_V|    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    1   |    8   |    2   |
+----------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln8_reg_1030      |    7   |
|    bitcast_ln729_reg_1187   |   64   |
|         c_0_reg_245         |    4   |
|          c_reg_1046         |    4   |
|         ch_0_reg_280        |    3   |
|         ch_reg_1082         |    3   |
| conv_2_bias_V_addr_reg_1097 |    4   |
|conv_2_weights_V_add_reg_1128|   10   |
|   conv_out_V_addr_reg_1074  |   11   |
|         f_0_reg_257         |    5   |
|          f_reg_1059         |    5   |
|     icmp_ln885_reg_1151     |    1   |
|     icmp_ln908_reg_1177     |    1   |
|    icmp_ln924_1_reg_1197    |    1   |
|     icmp_ln924_reg_1192     |    1   |
|    input_V_addr_reg_1133    |   10   |
|     mul_ln1117_reg_1115     |    8   |
|        or_ln_reg_1172       |   32   |
|     p_Result_6_reg_1155     |    1   |
|       p_Val2_4_reg_314      |   14   |
|       p_Val2_s_reg_268      |   14   |
|       phi_mul_reg_233       |    7   |
|         r_0_reg_221         |    4   |
|          r_reg_1038         |    4   |
|     sext_ln1116_reg_1110    |    6   |
|      storemerge_reg_337     |   14   |
|      sub_ln894_reg_1166     |   32   |
|       tmp_V_3_reg_1143      |   14   |
|       tmp_V_4_reg_1160      |   14   |
|     trunc_ln893_reg_1182    |   11   |
|       w_sum_1_reg_291       |   14   |
|       w_sum_V_reg_1138      |   14   |
|         wc_0_reg_326        |    2   |
|         wc_reg_1123         |    2   |
|         wr_0_reg_303        |    2   |
|         wr_reg_1105         |    2   |
|     zext_ln1116_reg_1087    |    7   |
|      zext_ln15_reg_1051     |   12   |
|    zext_ln203_1_reg_1069    |   11   |
|     zext_ln23_1_reg_1092    |   11   |
|      zext_ln29_reg_1064     |   64   |
+-----------------------------+--------+
|            Total            |   450  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_184 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_204 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_210 |  p0  |   2  |  10  |   20   ||    9    |
|    r_0_reg_221    |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_233  |  p0  |   2  |   7  |   14   ||    9    |
|    c_0_reg_245    |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_s_reg_268 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_348    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   234  ||  14.152 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |   170  |  1604  |
|   Memory  |    1   |    -   |    -   |    8   |    2   |
|Multiplexer|    -   |    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |    -   |   450  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   14   |   628  |  1678  |
+-----------+--------+--------+--------+--------+--------+
