

================================================================
== Vivado HLS Report for 'film_switch_ap_fixed_ap_fixed_ap_fixed_config42_s'
================================================================
* Date:           Sat Dec 24 02:50:25 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.865 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3117|     3117| 15.585 us | 15.585 us |  3117|  3117|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ScalarLoop  |       32|       32|         1|          1|          1|    32|    yes   |
        |- OutLoop     |     3081|     3081|         3|          1|          1|  3080|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|     64|        0|    1694|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     375|    -|
|Register             |        -|      -|     2845|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|     64|     2845|    2069|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      2|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      1|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln727_10_fu_1430_p2           |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_11_fu_1454_p2           |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_12_fu_1478_p2           |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_13_fu_1502_p2           |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_14_fu_1526_p2           |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_15_fu_1550_p2           |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_1_fu_1214_p2            |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_2_fu_1238_p2            |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_3_fu_1262_p2            |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_4_fu_1286_p2            |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_5_fu_1310_p2            |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_6_fu_1334_p2            |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_7_fu_1358_p2            |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_8_fu_1382_p2            |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_9_fu_1406_p2            |     *    |      4|  0|  21|          33|          32|
    |mul_ln727_fu_1190_p2              |     *    |      4|  0|  21|          33|          32|
    |add_ln1192_10_fu_936_p2           |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_11_fu_1315_p2          |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_12_fu_958_p2           |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_13_fu_1339_p2          |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_14_fu_980_p2           |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_15_fu_1363_p2          |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_16_fu_1002_p2          |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_17_fu_1387_p2          |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_18_fu_1024_p2          |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_19_fu_1411_p2          |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_1_fu_1195_p2           |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_20_fu_1046_p2          |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_21_fu_1435_p2          |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_22_fu_1068_p2          |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_23_fu_1459_p2          |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_24_fu_1090_p2          |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_25_fu_1483_p2          |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_26_fu_1112_p2          |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_27_fu_1507_p2          |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_28_fu_1134_p2          |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_29_fu_1531_p2          |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_2_fu_848_p2            |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_30_fu_1156_p2          |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_31_fu_1555_p2          |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_3_fu_1219_p2           |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_4_fu_870_p2            |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_5_fu_1243_p2           |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_6_fu_892_p2            |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_7_fu_1267_p2           |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_8_fu_914_p2            |     +    |      0|  0|  33|          33|          17|
    |add_ln1192_9_fu_1291_p2           |     +    |      0|  0|  48|          48|          48|
    |add_ln1192_fu_826_p2              |     +    |      0|  0|  33|          33|          17|
    |i_1_fu_556_p2                     |     +    |      0|  0|   6|           6|           1|
    |i_fu_1180_p2                      |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln142_fu_550_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln147_fu_1174_p2             |   icmp   |      0|  0|  13|          12|          11|
    |ap_block_pp1_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp1_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     64|  0|1694|        1871|        1583|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  33|          6|    1|          6|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2   |   9|          2|    1|          2|
    |data1_0_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data1_10_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data1_11_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data1_12_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data1_13_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data1_14_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data1_15_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data1_1_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data1_2_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data1_3_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data1_4_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data1_5_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data1_6_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data1_7_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data1_8_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data1_9_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data2_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |i1_0_i_reg_539            |   9|          2|   12|         24|
    |i_0_i_reg_528             |   9|          2|    6|         12|
    |res_0_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |res_10_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    |res_11_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    |res_12_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    |res_13_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    |res_14_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    |res_15_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    |res_1_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |res_2_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |res_3_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |res_4_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |res_5_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |res_6_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |res_7_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |res_8_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |res_9_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 375|         82|   55|        114|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |i1_0_i_reg_539                     |  12|   0|   12|          0|
    |i_0_i_reg_528                      |   6|   0|    6|          0|
    |icmp_ln147_reg_1933                |   1|   0|    1|          0|
    |icmp_ln147_reg_1933_pp1_iter1_reg  |   1|   0|    1|          0|
    |sext_ln727_10_reg_1873             |  48|   0|   48|          0|
    |sext_ln727_11_reg_1883             |  48|   0|   48|          0|
    |sext_ln727_12_reg_1893             |  48|   0|   48|          0|
    |sext_ln727_13_reg_1903             |  48|   0|   48|          0|
    |sext_ln727_14_reg_1913             |  48|   0|   48|          0|
    |sext_ln727_15_reg_1923             |  48|   0|   48|          0|
    |sext_ln727_1_reg_1783              |  48|   0|   48|          0|
    |sext_ln727_2_reg_1793              |  48|   0|   48|          0|
    |sext_ln727_3_reg_1803              |  48|   0|   48|          0|
    |sext_ln727_4_reg_1813              |  48|   0|   48|          0|
    |sext_ln727_5_reg_1823              |  48|   0|   48|          0|
    |sext_ln727_6_reg_1833              |  48|   0|   48|          0|
    |sext_ln727_7_reg_1843              |  48|   0|   48|          0|
    |sext_ln727_8_reg_1853              |  48|   0|   48|          0|
    |sext_ln727_9_reg_1863              |  48|   0|   48|          0|
    |sext_ln727_reg_1773                |  48|   0|   48|          0|
    |shl_ln728_10_reg_1888              |  32|   0|   48|         16|
    |shl_ln728_11_reg_1898              |  32|   0|   48|         16|
    |shl_ln728_12_reg_1908              |  32|   0|   48|         16|
    |shl_ln728_13_reg_1918              |  32|   0|   48|         16|
    |shl_ln728_14_reg_1928              |  32|   0|   48|         16|
    |shl_ln728_1_reg_1788               |  32|   0|   48|         16|
    |shl_ln728_2_reg_1798               |  32|   0|   48|         16|
    |shl_ln728_3_reg_1808               |  32|   0|   48|         16|
    |shl_ln728_4_reg_1818               |  32|   0|   48|         16|
    |shl_ln728_5_reg_1828               |  32|   0|   48|         16|
    |shl_ln728_6_reg_1838               |  32|   0|   48|         16|
    |shl_ln728_7_reg_1848               |  32|   0|   48|         16|
    |shl_ln728_8_reg_1858               |  32|   0|   48|         16|
    |shl_ln728_9_reg_1868               |  32|   0|   48|         16|
    |shl_ln728_s_reg_1878               |  32|   0|   48|         16|
    |shl_ln_reg_1778                    |  32|   0|   48|         16|
    |tmp_V_19_fu_198                    |  32|   0|   32|          0|
    |tmp_V_1_fu_190                     |  32|   0|   32|          0|
    |tmp_V_20_fu_202                    |  32|   0|   32|          0|
    |tmp_V_21_fu_206                    |  32|   0|   32|          0|
    |tmp_V_22_fu_210                    |  32|   0|   32|          0|
    |tmp_V_23_fu_214                    |  32|   0|   32|          0|
    |tmp_V_24_fu_218                    |  32|   0|   32|          0|
    |tmp_V_25_fu_222                    |  32|   0|   32|          0|
    |tmp_V_26_fu_226                    |  32|   0|   32|          0|
    |tmp_V_27_fu_230                    |  32|   0|   32|          0|
    |tmp_V_28_fu_234                    |  32|   0|   32|          0|
    |tmp_V_29_fu_238                    |  32|   0|   32|          0|
    |tmp_V_2_fu_194                     |  32|   0|   32|          0|
    |tmp_V_30_fu_242                    |  32|   0|   32|          0|
    |tmp_V_31_fu_246                    |  32|   0|   32|          0|
    |tmp_V_32_fu_250                    |  32|   0|   32|          0|
    |tmp_V_33_fu_254                    |  32|   0|   32|          0|
    |tmp_V_34_fu_258                    |  32|   0|   32|          0|
    |tmp_V_35_fu_262                    |  32|   0|   32|          0|
    |tmp_V_36_fu_266                    |  32|   0|   32|          0|
    |tmp_V_37_fu_270                    |  32|   0|   32|          0|
    |tmp_V_38_fu_274                    |  32|   0|   32|          0|
    |tmp_V_39_fu_278                    |  32|   0|   32|          0|
    |tmp_V_3_reg_1942                   |  32|   0|   32|          0|
    |tmp_V_40_fu_282                    |  32|   0|   32|          0|
    |tmp_V_41_fu_286                    |  32|   0|   32|          0|
    |tmp_V_42_fu_290                    |  32|   0|   32|          0|
    |tmp_V_43_fu_294                    |  32|   0|   32|          0|
    |tmp_V_44_fu_298                    |  32|   0|   32|          0|
    |tmp_V_45_fu_302                    |  32|   0|   32|          0|
    |tmp_V_46_fu_306                    |  32|   0|   32|          0|
    |tmp_V_47_fu_310                    |  32|   0|   32|          0|
    |tmp_V_4_reg_1947                   |  32|   0|   32|          0|
    |tmp_V_57_reg_1977                  |  32|   0|   32|          0|
    |tmp_V_59_reg_1982                  |  32|   0|   32|          0|
    |tmp_V_5_reg_1952                   |  32|   0|   32|          0|
    |tmp_V_61_reg_1987                  |  32|   0|   32|          0|
    |tmp_V_63_reg_1992                  |  32|   0|   32|          0|
    |tmp_V_65_reg_1997                  |  32|   0|   32|          0|
    |tmp_V_67_reg_2002                  |  32|   0|   32|          0|
    |tmp_V_69_reg_2007                  |  32|   0|   32|          0|
    |tmp_V_6_reg_1957                   |  32|   0|   32|          0|
    |tmp_V_71_reg_2012                  |  32|   0|   32|          0|
    |tmp_V_73_reg_2017                  |  32|   0|   32|          0|
    |tmp_V_7_reg_1962                   |  32|   0|   32|          0|
    |tmp_V_8_reg_1967                   |  32|   0|   32|          0|
    |tmp_V_9_reg_1972                   |  32|   0|   32|          0|
    |tmp_V_fu_186                       |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2845|   0| 3101|        256|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | film_switch<ap_fixed,ap_fixed,ap_fixed,config42> | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | film_switch<ap_fixed,ap_fixed,ap_fixed,config42> | return value |
|ap_start             |  in |    1| ap_ctrl_hs | film_switch<ap_fixed,ap_fixed,ap_fixed,config42> | return value |
|ap_done              | out |    1| ap_ctrl_hs | film_switch<ap_fixed,ap_fixed,ap_fixed,config42> | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | film_switch<ap_fixed,ap_fixed,ap_fixed,config42> | return value |
|ap_idle              | out |    1| ap_ctrl_hs | film_switch<ap_fixed,ap_fixed,ap_fixed,config42> | return value |
|ap_ready             | out |    1| ap_ctrl_hs | film_switch<ap_fixed,ap_fixed,ap_fixed,config42> | return value |
|data1_0_V_V_TDATA    |  in |   32|    axis    |                    data1_0_V_V                   |    pointer   |
|data1_0_V_V_TVALID   |  in |    1|    axis    |                    data1_0_V_V                   |    pointer   |
|data1_0_V_V_TREADY   | out |    1|    axis    |                    data1_0_V_V                   |    pointer   |
|data1_1_V_V_TDATA    |  in |   32|    axis    |                    data1_1_V_V                   |    pointer   |
|data1_1_V_V_TVALID   |  in |    1|    axis    |                    data1_1_V_V                   |    pointer   |
|data1_1_V_V_TREADY   | out |    1|    axis    |                    data1_1_V_V                   |    pointer   |
|data1_2_V_V_TDATA    |  in |   32|    axis    |                    data1_2_V_V                   |    pointer   |
|data1_2_V_V_TVALID   |  in |    1|    axis    |                    data1_2_V_V                   |    pointer   |
|data1_2_V_V_TREADY   | out |    1|    axis    |                    data1_2_V_V                   |    pointer   |
|data1_3_V_V_TDATA    |  in |   32|    axis    |                    data1_3_V_V                   |    pointer   |
|data1_3_V_V_TVALID   |  in |    1|    axis    |                    data1_3_V_V                   |    pointer   |
|data1_3_V_V_TREADY   | out |    1|    axis    |                    data1_3_V_V                   |    pointer   |
|data1_4_V_V_TDATA    |  in |   32|    axis    |                    data1_4_V_V                   |    pointer   |
|data1_4_V_V_TVALID   |  in |    1|    axis    |                    data1_4_V_V                   |    pointer   |
|data1_4_V_V_TREADY   | out |    1|    axis    |                    data1_4_V_V                   |    pointer   |
|data1_5_V_V_TDATA    |  in |   32|    axis    |                    data1_5_V_V                   |    pointer   |
|data1_5_V_V_TVALID   |  in |    1|    axis    |                    data1_5_V_V                   |    pointer   |
|data1_5_V_V_TREADY   | out |    1|    axis    |                    data1_5_V_V                   |    pointer   |
|data1_6_V_V_TDATA    |  in |   32|    axis    |                    data1_6_V_V                   |    pointer   |
|data1_6_V_V_TVALID   |  in |    1|    axis    |                    data1_6_V_V                   |    pointer   |
|data1_6_V_V_TREADY   | out |    1|    axis    |                    data1_6_V_V                   |    pointer   |
|data1_7_V_V_TDATA    |  in |   32|    axis    |                    data1_7_V_V                   |    pointer   |
|data1_7_V_V_TVALID   |  in |    1|    axis    |                    data1_7_V_V                   |    pointer   |
|data1_7_V_V_TREADY   | out |    1|    axis    |                    data1_7_V_V                   |    pointer   |
|data1_8_V_V_TDATA    |  in |   32|    axis    |                    data1_8_V_V                   |    pointer   |
|data1_8_V_V_TVALID   |  in |    1|    axis    |                    data1_8_V_V                   |    pointer   |
|data1_8_V_V_TREADY   | out |    1|    axis    |                    data1_8_V_V                   |    pointer   |
|data1_9_V_V_TDATA    |  in |   32|    axis    |                    data1_9_V_V                   |    pointer   |
|data1_9_V_V_TVALID   |  in |    1|    axis    |                    data1_9_V_V                   |    pointer   |
|data1_9_V_V_TREADY   | out |    1|    axis    |                    data1_9_V_V                   |    pointer   |
|data1_10_V_V_TDATA   |  in |   32|    axis    |                   data1_10_V_V                   |    pointer   |
|data1_10_V_V_TVALID  |  in |    1|    axis    |                   data1_10_V_V                   |    pointer   |
|data1_10_V_V_TREADY  | out |    1|    axis    |                   data1_10_V_V                   |    pointer   |
|data1_11_V_V_TDATA   |  in |   32|    axis    |                   data1_11_V_V                   |    pointer   |
|data1_11_V_V_TVALID  |  in |    1|    axis    |                   data1_11_V_V                   |    pointer   |
|data1_11_V_V_TREADY  | out |    1|    axis    |                   data1_11_V_V                   |    pointer   |
|data1_12_V_V_TDATA   |  in |   32|    axis    |                   data1_12_V_V                   |    pointer   |
|data1_12_V_V_TVALID  |  in |    1|    axis    |                   data1_12_V_V                   |    pointer   |
|data1_12_V_V_TREADY  | out |    1|    axis    |                   data1_12_V_V                   |    pointer   |
|data1_13_V_V_TDATA   |  in |   32|    axis    |                   data1_13_V_V                   |    pointer   |
|data1_13_V_V_TVALID  |  in |    1|    axis    |                   data1_13_V_V                   |    pointer   |
|data1_13_V_V_TREADY  | out |    1|    axis    |                   data1_13_V_V                   |    pointer   |
|data1_14_V_V_TDATA   |  in |   32|    axis    |                   data1_14_V_V                   |    pointer   |
|data1_14_V_V_TVALID  |  in |    1|    axis    |                   data1_14_V_V                   |    pointer   |
|data1_14_V_V_TREADY  | out |    1|    axis    |                   data1_14_V_V                   |    pointer   |
|data1_15_V_V_TDATA   |  in |   32|    axis    |                   data1_15_V_V                   |    pointer   |
|data1_15_V_V_TVALID  |  in |    1|    axis    |                   data1_15_V_V                   |    pointer   |
|data1_15_V_V_TREADY  | out |    1|    axis    |                   data1_15_V_V                   |    pointer   |
|data2_V_V_TDATA      |  in |   32|    axis    |                     data2_V_V                    |    pointer   |
|data2_V_V_TVALID     |  in |    1|    axis    |                     data2_V_V                    |    pointer   |
|data2_V_V_TREADY     | out |    1|    axis    |                     data2_V_V                    |    pointer   |
|res_0_V_V_TDATA      | out |   32|    axis    |                     res_0_V_V                    |    pointer   |
|res_0_V_V_TVALID     | out |    1|    axis    |                     res_0_V_V                    |    pointer   |
|res_0_V_V_TREADY     |  in |    1|    axis    |                     res_0_V_V                    |    pointer   |
|res_1_V_V_TDATA      | out |   32|    axis    |                     res_1_V_V                    |    pointer   |
|res_1_V_V_TVALID     | out |    1|    axis    |                     res_1_V_V                    |    pointer   |
|res_1_V_V_TREADY     |  in |    1|    axis    |                     res_1_V_V                    |    pointer   |
|res_2_V_V_TDATA      | out |   32|    axis    |                     res_2_V_V                    |    pointer   |
|res_2_V_V_TVALID     | out |    1|    axis    |                     res_2_V_V                    |    pointer   |
|res_2_V_V_TREADY     |  in |    1|    axis    |                     res_2_V_V                    |    pointer   |
|res_3_V_V_TDATA      | out |   32|    axis    |                     res_3_V_V                    |    pointer   |
|res_3_V_V_TVALID     | out |    1|    axis    |                     res_3_V_V                    |    pointer   |
|res_3_V_V_TREADY     |  in |    1|    axis    |                     res_3_V_V                    |    pointer   |
|res_4_V_V_TDATA      | out |   32|    axis    |                     res_4_V_V                    |    pointer   |
|res_4_V_V_TVALID     | out |    1|    axis    |                     res_4_V_V                    |    pointer   |
|res_4_V_V_TREADY     |  in |    1|    axis    |                     res_4_V_V                    |    pointer   |
|res_5_V_V_TDATA      | out |   32|    axis    |                     res_5_V_V                    |    pointer   |
|res_5_V_V_TVALID     | out |    1|    axis    |                     res_5_V_V                    |    pointer   |
|res_5_V_V_TREADY     |  in |    1|    axis    |                     res_5_V_V                    |    pointer   |
|res_6_V_V_TDATA      | out |   32|    axis    |                     res_6_V_V                    |    pointer   |
|res_6_V_V_TVALID     | out |    1|    axis    |                     res_6_V_V                    |    pointer   |
|res_6_V_V_TREADY     |  in |    1|    axis    |                     res_6_V_V                    |    pointer   |
|res_7_V_V_TDATA      | out |   32|    axis    |                     res_7_V_V                    |    pointer   |
|res_7_V_V_TVALID     | out |    1|    axis    |                     res_7_V_V                    |    pointer   |
|res_7_V_V_TREADY     |  in |    1|    axis    |                     res_7_V_V                    |    pointer   |
|res_8_V_V_TDATA      | out |   32|    axis    |                     res_8_V_V                    |    pointer   |
|res_8_V_V_TVALID     | out |    1|    axis    |                     res_8_V_V                    |    pointer   |
|res_8_V_V_TREADY     |  in |    1|    axis    |                     res_8_V_V                    |    pointer   |
|res_9_V_V_TDATA      | out |   32|    axis    |                     res_9_V_V                    |    pointer   |
|res_9_V_V_TVALID     | out |    1|    axis    |                     res_9_V_V                    |    pointer   |
|res_9_V_V_TREADY     |  in |    1|    axis    |                     res_9_V_V                    |    pointer   |
|res_10_V_V_TDATA     | out |   32|    axis    |                    res_10_V_V                    |    pointer   |
|res_10_V_V_TVALID    | out |    1|    axis    |                    res_10_V_V                    |    pointer   |
|res_10_V_V_TREADY    |  in |    1|    axis    |                    res_10_V_V                    |    pointer   |
|res_11_V_V_TDATA     | out |   32|    axis    |                    res_11_V_V                    |    pointer   |
|res_11_V_V_TVALID    | out |    1|    axis    |                    res_11_V_V                    |    pointer   |
|res_11_V_V_TREADY    |  in |    1|    axis    |                    res_11_V_V                    |    pointer   |
|res_12_V_V_TDATA     | out |   32|    axis    |                    res_12_V_V                    |    pointer   |
|res_12_V_V_TVALID    | out |    1|    axis    |                    res_12_V_V                    |    pointer   |
|res_12_V_V_TREADY    |  in |    1|    axis    |                    res_12_V_V                    |    pointer   |
|res_13_V_V_TDATA     | out |   32|    axis    |                    res_13_V_V                    |    pointer   |
|res_13_V_V_TVALID    | out |    1|    axis    |                    res_13_V_V                    |    pointer   |
|res_13_V_V_TREADY    |  in |    1|    axis    |                    res_13_V_V                    |    pointer   |
|res_14_V_V_TDATA     | out |   32|    axis    |                    res_14_V_V                    |    pointer   |
|res_14_V_V_TVALID    | out |    1|    axis    |                    res_14_V_V                    |    pointer   |
|res_14_V_V_TREADY    |  in |    1|    axis    |                    res_14_V_V                    |    pointer   |
|res_15_V_V_TDATA     | out |   32|    axis    |                    res_15_V_V                    |    pointer   |
|res_15_V_V_TVALID    | out |    1|    axis    |                    res_15_V_V                    |    pointer   |
|res_15_V_V_TREADY    |  in |    1|    axis    |                    res_15_V_V                    |    pointer   |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

