// Seed: 294114005
module module_0;
  assign module_2.type_21 = 0;
  wire id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2[1'b0] = id_1 - id_1;
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  module_0 modCall_1 ();
  wire id_12;
endmodule
module module_2 (
    input wand id_0,
    output tri id_1,
    input tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    output uwire id_5,
    output tri id_6,
    input tri id_7,
    output wire id_8,
    input uwire id_9,
    output tri0 id_10,
    input uwire id_11,
    input wor id_12,
    input tri id_13
);
  wand id_15;
  module_0 modCall_1 ();
  assign id_6  = id_3 & id_0 & 1 - id_11 & id_3 & id_13 & id_0;
  assign id_15 = id_0;
  wire id_16;
endmodule
