$date
	Sun Apr 10 18:57:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var wire 1 " qb $end
$var wire 1 # r $end
$var wire 1 $ s $end
$var reg 1 % clk $end
$var reg 1 & d $end
$scope module uut $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ) q $end
$var wire 1 * qb $end
$var wire 1 + r $end
$var wire 1 , s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
1+
x*
x)
1(
1'
0&
0%
0$
1#
z"
z!
$end
#5
0)
1*
0(
1%
#10
1(
0+
0#
0%
1,
1$
1&
#15
0*
1)
0'
1%
#20
1'
0%
