/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   C:/ELI/rt_super_z/rt_super_z/wifi_shell/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   C:/ELI/rt_super_z/nrf/dts/bindings, $ZEPHYR_BASE\dts\bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /arduino-connector
 *   3   /chosen
 *   4   /soc
 *   5   /soc/peripheral@50000000
 *   6   /soc/peripheral@50000000/gpio@0
 *   7   /soc/peripheral@50000000/gpio@1
 *   8   /nrf7002-coex
 *   9   /power-states
 *   10  /cpus
 *   11  /cpus/power-states
 *   12  /cpus/power-states/idle
 *   13  /cpus/power-states/suspend
 *   14  /cpus/cpu@0
 *   15  /cpus/cpu@0/mpu@e000ed90
 *   16  /gpio_keys
 *   17  /gpio_keys/button_0
 *   18  /gpio_keys/button_1
 *   19  /leds
 *   20  /leds/led_1
 *   21  /leds/led_2
 *   22  /leds/led_3
 *   23  /soc/timer@e000e010
 *   24  /soc/peripheral@50000000/clkctl@1000
 *   25  /soc/interrupt-controller@e000e100
 *   26  /soc/peripheral@50000000/clkctl@21000
 *   27  /soc/peripheral@50000000/ctimer@28000
 *   28  /soc/peripheral@50000000/ctimer@29000
 *   29  /soc/peripheral@50000000/ctimer@2a000
 *   30  /soc/peripheral@50000000/ctimer@2b000
 *   31  /soc/peripheral@50000000/ctimer@2c000
 *   32  /soc/peripheral@50000000/dma-controller@105000
 *   33  /soc/peripheral@50000000/iocon@4000
 *   34  /soc/peripheral@50000000/iocon@4000/pinctrl
 *   35  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart
 *   36  /soc/peripheral@50000000/flexcomm@106000
 *   37  /soc/peripheral@50000000/flexcomm@107000
 *   38  /soc/peripheral@50000000/flexcomm@108000
 *   39  /soc/peripheral@50000000/dma-controller@104000
 *   40  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s
 *   41  /soc/peripheral@50000000/flexcomm@109000
 *   42  /soc/peripheral@50000000/flexcomm@122000
 *   43  /soc/peripheral@50000000/flexcomm@124000
 *   44  /soc/peripheral@50000000/flexcomm@125000
 *   45  /soc/peripheral@50000000/gpio@3
 *   46  /soc/peripheral@50000000/gpio@4
 *   47  /soc/peripheral@50000000/gpio@7
 *   48  /soc/peripheral@50000000/i2c@127000
 *   49  /soc/peripheral@50000000/i3c@36000
 *   50  /soc/peripheral@50000000/lpadc@13A0000
 *   51  /soc/peripheral@50000000/pint@25000
 *   52  /soc/peripheral@50000000/pwm@146000
 *   53  /soc/peripheral@50000000/random@138000
 *   54  /soc/peripheral@50000000/rtc@30000
 *   55  /soc/peripheral@50000000/spi@126000
 *   56  /soc/peripheral@50000000/timers@113000
 *   57  /soc/peripheral@50000000/usbhs@144000
 *   58  /soc/peripheral@50000000/usdhc@136000
 *   59  /soc/peripheral@50000000/gpio@2
 *   60  /soc/peripheral@50000000/usdhc@137000
 *   61  /soc/peripheral@50000000/uuid@2f50
 *   62  /soc/peripheral@50000000/watchdog@e000
 *   63  /soc/peripheral@50000000/watchdog@2e000
 *   64  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi
 *   65  /soc/peripheral@50000000/flexcomm@123000
 *   66  /soc/peripheral@50000000/flexcomm@123000/nrf7002@0
 *   67  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm
 *   68  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm/group0
 *   69  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group0
 *   70  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group1
 *   71  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s
 *   72  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s/group0
 *   73  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c
 *   74  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c/group0
 *   75  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s/group0
 *   76  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart
 *   77  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group0
 *   78  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group1
 *   79  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi/group0
 *   80  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi
 *   81  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group0
 *   82  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group1
 *   83  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c
 *   84  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group0
 *   85  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group1
 *   86  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0
 *   87  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0/group0
 *   88  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c
 *   89  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c/group0
 *   90  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer
 *   91  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer/group0
 *   92  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc
 *   93  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group0
 *   94  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group1
 *   95  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group2
 *   96  /soc/spi@134000
 *   97  /soc/spi@134000/is25wp064@0
 *   98  /soc/spi@134000/is25wp064@0/partitions
 *   99  /soc/spi@134000/is25wp064@0/partitions/partition@0
 *   100 /soc/spi@134000/is25wp064@0/partitions/partition@10000
 *   101 /soc/spi@134000/is25wp064@0/partitions/partition@310000
 *   102 /soc/spi@134000/is25wp064@0/partitions/partition@610000
 *   103 /soc/spi@134000/is25wp064@0/partitions/partition@630000
 *   104 /soc/sram@30018000
 *   105 /soc/sram@30018000/memory@20180000
 *   106 /soc/sram@30018000/memory@40140000
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"

/* Helper macros for child nodes of this node. */
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_soc) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_cpus) fn(DT_N_S_gpio_keys) fn(DT_N_S_leds) fn(DT_N_S_arduino_connector) fn(DT_N_S_power_states) fn(DT_N_S_nrf7002_coex)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_arduino_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_power_states) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_nrf7002_coex)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_arduino_connector, __VA_ARGS__) fn(DT_N_S_power_states, __VA_ARGS__) fn(DT_N_S_nrf7002_coex, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_arduino_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_power_states, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_nrf7002_coex, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_cpus) fn(DT_N_S_gpio_keys) fn(DT_N_S_leds) fn(DT_N_S_arduino_connector) fn(DT_N_S_power_states) fn(DT_N_S_nrf7002_coex)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_arduino_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_power_states) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_nrf7002_coex)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_arduino_connector, __VA_ARGS__) fn(DT_N_S_power_states, __VA_ARGS__) fn(DT_N_S_nrf7002_coex, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_arduino_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_power_states, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_nrf7002_coex, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /arduino-connector */ \
	3, /* /chosen */ \
	4, /* /soc */ \
	8, /* /nrf7002-coex */ \
	9, /* /power-states */ \
	10, /* /cpus */ \
	16, /* /gpio_keys */ \
	19, /* /leds */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_nxp_mimxrt685 DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_COMPAT_MATCHES_nxp_mimxrt685 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "mimxrt685"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"nxp,mimxrt685"}
#define DT_N_P_compatible_IDX_0 "nxp,mimxrt685"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED nxp,mimxrt685
#define DT_N_P_compatible_IDX_0_STRING_TOKEN nxp_mimxrt685
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MIMXRT685
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /arduino-connector
 *
 * Node identifier: DT_N_S_arduino_connector
 *
 * Binding (compatible = arduino-header-r3):
 *   $ZEPHYR_BASE\dts\bindings\gpio\arduino-header-r3.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_arduino_connector_PATH "/arduino-connector"

/* Node's name with unit-address: */
#define DT_N_S_arduino_connector_FULL_NAME "arduino-connector"

/* Node parent (/) identifier: */
#define DT_N_S_arduino_connector_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_arduino_connector_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_arduino_connector_FOREACH_CHILD(fn) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_arduino_connector_ORD 2
#define DT_N_S_arduino_connector_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_arduino_connector_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_arduino_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_arduino_connector_EXISTS 1
#define DT_N_INST_0_arduino_header_r3 DT_N_S_arduino_connector
#define DT_N_NODELABEL_arduino_header DT_N_S_arduino_connector

/* Macros for properties that are special in the specification: */
#define DT_N_S_arduino_connector_REG_NUM 0
#define DT_N_S_arduino_connector_RANGES_NUM 0
#define DT_N_S_arduino_connector_FOREACH_RANGE(fn) 
#define DT_N_S_arduino_connector_IRQ_NUM 0
#define DT_N_S_arduino_connector_COMPAT_MATCHES_arduino_header_r3 1
#define DT_N_S_arduino_connector_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_arduino_connector_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_arduino_connector_P_compatible {"arduino-header-r3"}
#define DT_N_S_arduino_connector_P_compatible_IDX_0 "arduino-header-r3"
#define DT_N_S_arduino_connector_P_compatible_IDX_0_STRING_UNQUOTED arduino-header-r3
#define DT_N_S_arduino_connector_P_compatible_IDX_0_STRING_TOKEN arduino_header_r3
#define DT_N_S_arduino_connector_P_compatible_IDX_0_STRING_UPPER_TOKEN ARDUINO_HEADER_R3
#define DT_N_S_arduino_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_arduino_connector_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_arduino_connector, compatible, 0)
#define DT_N_S_arduino_connector_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_arduino_connector, compatible, 0)
#define DT_N_S_arduino_connector_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_arduino_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_arduino_connector_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_arduino_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_arduino_connector_P_compatible_LEN 1
#define DT_N_S_arduino_connector_P_compatible_EXISTS 1
#define DT_N_S_arduino_connector_P_wakeup_source 0
#define DT_N_S_arduino_connector_P_wakeup_source_EXISTS 1
#define DT_N_S_arduino_connector_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_arduino_connector_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 3
#define DT_N_S_chosen_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sram_30018000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_spi_134000) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30018000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30018000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30018000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sram_30018000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_spi_134000) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30018000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30018000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30018000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 4
#define DT_N_S_soc_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	23, /* /soc/timer@e000e010 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	96, /* /soc/spi@134000 */ \
	104, /* /soc/sram@30018000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_PATH "/soc/peripheral@50000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME "peripheral@50000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_ORD 5
#define DT_N_S_soc_S_peripheral_50000000_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_SUPPORTS_ORDS \
	6, /* /soc/peripheral@50000000/gpio@0 */ \
	7, /* /soc/peripheral@50000000/gpio@1 */ \
	24, /* /soc/peripheral@50000000/clkctl@1000 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */ \
	27, /* /soc/peripheral@50000000/ctimer@28000 */ \
	28, /* /soc/peripheral@50000000/ctimer@29000 */ \
	29, /* /soc/peripheral@50000000/ctimer@2a000 */ \
	30, /* /soc/peripheral@50000000/ctimer@2b000 */ \
	31, /* /soc/peripheral@50000000/ctimer@2c000 */ \
	32, /* /soc/peripheral@50000000/dma-controller@105000 */ \
	33, /* /soc/peripheral@50000000/iocon@4000 */ \
	36, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	37, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	38, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	39, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	41, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	42, /* /soc/peripheral@50000000/flexcomm@122000 */ \
	43, /* /soc/peripheral@50000000/flexcomm@124000 */ \
	44, /* /soc/peripheral@50000000/flexcomm@125000 */ \
	45, /* /soc/peripheral@50000000/gpio@3 */ \
	46, /* /soc/peripheral@50000000/gpio@4 */ \
	47, /* /soc/peripheral@50000000/gpio@7 */ \
	48, /* /soc/peripheral@50000000/i2c@127000 */ \
	49, /* /soc/peripheral@50000000/i3c@36000 */ \
	50, /* /soc/peripheral@50000000/lpadc@13A0000 */ \
	51, /* /soc/peripheral@50000000/pint@25000 */ \
	52, /* /soc/peripheral@50000000/pwm@146000 */ \
	53, /* /soc/peripheral@50000000/random@138000 */ \
	54, /* /soc/peripheral@50000000/rtc@30000 */ \
	55, /* /soc/peripheral@50000000/spi@126000 */ \
	56, /* /soc/peripheral@50000000/timers@113000 */ \
	57, /* /soc/peripheral@50000000/usbhs@144000 */ \
	58, /* /soc/peripheral@50000000/usdhc@136000 */ \
	59, /* /soc/peripheral@50000000/gpio@2 */ \
	60, /* /soc/peripheral@50000000/usdhc@137000 */ \
	61, /* /soc/peripheral@50000000/uuid@2f50 */ \
	62, /* /soc/peripheral@50000000/watchdog@e000 */ \
	63, /* /soc/peripheral@50000000/watchdog@2e000 */ \
	65, /* /soc/peripheral@50000000/flexcomm@123000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_EXISTS 1
#define DT_N_NODELABEL_peripheral DT_N_S_soc_S_peripheral_50000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1342177280 /* 0x50000000 */
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_LENGTH 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_50000000, 0)
#define DT_N_S_soc_S_peripheral_50000000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_0
 *
 * Binding (compatible = nxp,lpc-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_PATH "/soc/peripheral@50000000/gpio@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_FULL_NAME "gpio@0"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_ORD 6
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_SUPPORTS_ORDS \
	8, /* /nrf7002-coex */ \
	18, /* /gpio_keys/button_1 */ \
	20, /* /leds/led_1 */ \
	21, /* /leds/led_2 */ \
	22, /* /leds/led_3 */ \
	66, /* /soc/peripheral@50000000/flexcomm@123000/nrf7002@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_EXISTS 1
#define DT_N_INST_0_nxp_lpc_gpio DT_N_S_soc_S_peripheral_50000000_S_gpio_0
#define DT_N_NODELABEL_gpio0     DT_N_S_soc_S_peripheral_50000000_S_gpio_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_REG_IDX_0_VAL_ADDRESS 1343225856 /* 0x50100000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_COMPAT_MATCHES_nxp_lpc_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_COMPAT_MODEL_IDX_0 "lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_reg {1048576 /* 0x100000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_port 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_port_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_port_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_STRING_UNQUOTED pint
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_STRING_TOKEN pint
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_STRING_UPPER_TOKEN PINT
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_IDX_0 "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_ENUM_VAL_pint_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_ENUM_TOKEN pint
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_ENUM_UPPER_TOKEN PINT
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_compatible {"nxp,lpc-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_compatible_IDX_0 "nxp,lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_1
 *
 * Binding (compatible = nxp,lpc-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_PATH "/soc/peripheral@50000000/gpio@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_FULL_NAME "gpio@1"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_ORD 7
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_SUPPORTS_ORDS \
	8, /* /nrf7002-coex */ \
	17, /* /gpio_keys/button_0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_EXISTS 1
#define DT_N_INST_1_nxp_lpc_gpio DT_N_S_soc_S_peripheral_50000000_S_gpio_1
#define DT_N_NODELABEL_gpio1     DT_N_S_soc_S_peripheral_50000000_S_gpio_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_REG_IDX_0_VAL_ADDRESS 1343225856 /* 0x50100000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_COMPAT_MATCHES_nxp_lpc_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_COMPAT_MODEL_IDX_0 "lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_reg {1048576 /* 0x100000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_port 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_port_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_port_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_STRING_UNQUOTED pint
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_STRING_TOKEN pint
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_STRING_UPPER_TOKEN PINT
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_IDX_0 "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_ENUM_VAL_pint_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_ENUM_TOKEN pint
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_ENUM_UPPER_TOKEN PINT
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_compatible {"nxp,lpc-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_compatible_IDX_0 "nxp,lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /nrf7002-coex
 *
 * Node identifier: DT_N_S_nrf7002_coex
 *
 * Binding (compatible = nordic,nrf700x-coex):
 *   C:/ELI/rt_super_z/nrf/dts/bindings\radio_coex\nordic,nrf700x-coex.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_nrf7002_coex_PATH "/nrf7002-coex"

/* Node's name with unit-address: */
#define DT_N_S_nrf7002_coex_FULL_NAME "nrf7002-coex"

/* Node parent (/) identifier: */
#define DT_N_S_nrf7002_coex_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_nrf7002_coex_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_nrf7002_coex_FOREACH_CHILD(fn) 
#define DT_N_S_nrf7002_coex_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_nrf7002_coex_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_nrf7002_coex_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_nrf7002_coex_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_nrf7002_coex_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_nrf7002_coex_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_nrf7002_coex_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_nrf7002_coex_ORD 8
#define DT_N_S_nrf7002_coex_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_nrf7002_coex_REQUIRES_ORDS \
	0, /* / */ \
	6, /* /soc/peripheral@50000000/gpio@0 */ \
	7, /* /soc/peripheral@50000000/gpio@1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_nrf7002_coex_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_nrf7002_coex_EXISTS 1
#define DT_N_INST_0_nordic_nrf700x_coex DT_N_S_nrf7002_coex
#define DT_N_NODELABEL_nrf_radio_coex   DT_N_S_nrf7002_coex

/* Macros for properties that are special in the specification: */
#define DT_N_S_nrf7002_coex_REG_NUM 0
#define DT_N_S_nrf7002_coex_RANGES_NUM 0
#define DT_N_S_nrf7002_coex_FOREACH_RANGE(fn) 
#define DT_N_S_nrf7002_coex_IRQ_NUM 0
#define DT_N_S_nrf7002_coex_COMPAT_MATCHES_nordic_nrf700x_coex 1
#define DT_N_S_nrf7002_coex_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_nrf7002_coex_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_nrf7002_coex_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_nrf7002_coex_COMPAT_MODEL_IDX_0 "nrf700x-coex"
#define DT_N_S_nrf7002_coex_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_nrf7002_coex_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_nrf7002_coex_P_req_gpios_IDX_0_EXISTS 1
#define DT_N_S_nrf7002_coex_P_req_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_0
#define DT_N_S_nrf7002_coex_P_req_gpios_IDX_0_VAL_pin 27
#define DT_N_S_nrf7002_coex_P_req_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_nrf7002_coex_P_req_gpios_IDX_0_VAL_flags 0
#define DT_N_S_nrf7002_coex_P_req_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_nrf7002_coex_P_req_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_nrf7002_coex, req_gpios, 0)
#define DT_N_S_nrf7002_coex_P_req_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_nrf7002_coex, req_gpios, 0)
#define DT_N_S_nrf7002_coex_P_req_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_nrf7002_coex, req_gpios, 0, __VA_ARGS__)
#define DT_N_S_nrf7002_coex_P_req_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_nrf7002_coex, req_gpios, 0, __VA_ARGS__)
#define DT_N_S_nrf7002_coex_P_req_gpios_LEN 1
#define DT_N_S_nrf7002_coex_P_req_gpios_EXISTS 1
#define DT_N_S_nrf7002_coex_P_status0_gpios_IDX_0_EXISTS 1
#define DT_N_S_nrf7002_coex_P_status0_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_0
#define DT_N_S_nrf7002_coex_P_status0_gpios_IDX_0_VAL_pin 28
#define DT_N_S_nrf7002_coex_P_status0_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_nrf7002_coex_P_status0_gpios_IDX_0_VAL_flags 0
#define DT_N_S_nrf7002_coex_P_status0_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_nrf7002_coex_P_status0_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_nrf7002_coex, status0_gpios, 0)
#define DT_N_S_nrf7002_coex_P_status0_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_nrf7002_coex, status0_gpios, 0)
#define DT_N_S_nrf7002_coex_P_status0_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_nrf7002_coex, status0_gpios, 0, __VA_ARGS__)
#define DT_N_S_nrf7002_coex_P_status0_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_nrf7002_coex, status0_gpios, 0, __VA_ARGS__)
#define DT_N_S_nrf7002_coex_P_status0_gpios_LEN 1
#define DT_N_S_nrf7002_coex_P_status0_gpios_EXISTS 1
#define DT_N_S_nrf7002_coex_P_grant_gpios_IDX_0_EXISTS 1
#define DT_N_S_nrf7002_coex_P_grant_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_1
#define DT_N_S_nrf7002_coex_P_grant_gpios_IDX_0_VAL_pin 0
#define DT_N_S_nrf7002_coex_P_grant_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_nrf7002_coex_P_grant_gpios_IDX_0_VAL_flags 33
#define DT_N_S_nrf7002_coex_P_grant_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_nrf7002_coex_P_grant_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_nrf7002_coex, grant_gpios, 0)
#define DT_N_S_nrf7002_coex_P_grant_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_nrf7002_coex, grant_gpios, 0)
#define DT_N_S_nrf7002_coex_P_grant_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_nrf7002_coex, grant_gpios, 0, __VA_ARGS__)
#define DT_N_S_nrf7002_coex_P_grant_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_nrf7002_coex, grant_gpios, 0, __VA_ARGS__)
#define DT_N_S_nrf7002_coex_P_grant_gpios_LEN 1
#define DT_N_S_nrf7002_coex_P_grant_gpios_EXISTS 1
#define DT_N_S_nrf7002_coex_P_swctrl1_gpios_IDX_0_EXISTS 1
#define DT_N_S_nrf7002_coex_P_swctrl1_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_1
#define DT_N_S_nrf7002_coex_P_swctrl1_gpios_IDX_0_VAL_pin 2
#define DT_N_S_nrf7002_coex_P_swctrl1_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_nrf7002_coex_P_swctrl1_gpios_IDX_0_VAL_flags 0
#define DT_N_S_nrf7002_coex_P_swctrl1_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_nrf7002_coex_P_swctrl1_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_nrf7002_coex, swctrl1_gpios, 0)
#define DT_N_S_nrf7002_coex_P_swctrl1_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_nrf7002_coex, swctrl1_gpios, 0)
#define DT_N_S_nrf7002_coex_P_swctrl1_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_nrf7002_coex, swctrl1_gpios, 0, __VA_ARGS__)
#define DT_N_S_nrf7002_coex_P_swctrl1_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_nrf7002_coex, swctrl1_gpios, 0, __VA_ARGS__)
#define DT_N_S_nrf7002_coex_P_swctrl1_gpios_LEN 1
#define DT_N_S_nrf7002_coex_P_swctrl1_gpios_EXISTS 1
#define DT_N_S_nrf7002_coex_P_status "okay"
#define DT_N_S_nrf7002_coex_P_status_STRING_UNQUOTED okay
#define DT_N_S_nrf7002_coex_P_status_STRING_TOKEN okay
#define DT_N_S_nrf7002_coex_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_nrf7002_coex_P_status_IDX_0 "okay"
#define DT_N_S_nrf7002_coex_P_status_IDX_0_EXISTS 1
#define DT_N_S_nrf7002_coex_P_status_ENUM_IDX 1
#define DT_N_S_nrf7002_coex_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_nrf7002_coex_P_status_ENUM_TOKEN okay
#define DT_N_S_nrf7002_coex_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_nrf7002_coex_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_nrf7002_coex, status, 0)
#define DT_N_S_nrf7002_coex_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_nrf7002_coex, status, 0)
#define DT_N_S_nrf7002_coex_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_nrf7002_coex, status, 0, __VA_ARGS__)
#define DT_N_S_nrf7002_coex_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_nrf7002_coex, status, 0, __VA_ARGS__)
#define DT_N_S_nrf7002_coex_P_status_LEN 1
#define DT_N_S_nrf7002_coex_P_status_EXISTS 1
#define DT_N_S_nrf7002_coex_P_compatible {"nordic,nrf700x-coex"}
#define DT_N_S_nrf7002_coex_P_compatible_IDX_0 "nordic,nrf700x-coex"
#define DT_N_S_nrf7002_coex_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf700x-coex
#define DT_N_S_nrf7002_coex_P_compatible_IDX_0_STRING_TOKEN nordic_nrf700x_coex
#define DT_N_S_nrf7002_coex_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF700X_COEX
#define DT_N_S_nrf7002_coex_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_nrf7002_coex_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_nrf7002_coex, compatible, 0)
#define DT_N_S_nrf7002_coex_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_nrf7002_coex, compatible, 0)
#define DT_N_S_nrf7002_coex_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_nrf7002_coex, compatible, 0, __VA_ARGS__)
#define DT_N_S_nrf7002_coex_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_nrf7002_coex, compatible, 0, __VA_ARGS__)
#define DT_N_S_nrf7002_coex_P_compatible_LEN 1
#define DT_N_S_nrf7002_coex_P_compatible_EXISTS 1
#define DT_N_S_nrf7002_coex_P_wakeup_source 0
#define DT_N_S_nrf7002_coex_P_wakeup_source_EXISTS 1
#define DT_N_S_nrf7002_coex_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_nrf7002_coex_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /power-states
 *
 * Node identifier: DT_N_S_power_states
 */

/* Node's full path: */
#define DT_N_S_power_states_PATH "/power-states"

/* Node's name with unit-address: */
#define DT_N_S_power_states_FULL_NAME "power-states"

/* Node parent (/) identifier: */
#define DT_N_S_power_states_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_power_states_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_power_states_FOREACH_CHILD(fn) 
#define DT_N_S_power_states_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_power_states_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_power_states_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_power_states_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_power_states_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_power_states_ORD 9
#define DT_N_S_power_states_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_power_states_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_power_states_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_power_states_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_power_states_REG_NUM 0
#define DT_N_S_power_states_RANGES_NUM 0
#define DT_N_S_power_states_FOREACH_RANGE(fn) 
#define DT_N_S_power_states_IRQ_NUM 0
#define DT_N_S_power_states_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_power_states_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 10
#define DT_N_S_cpus_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	11, /* /cpus/power-states */ \
	14, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states
 *
 * Node identifier: DT_N_S_cpus_S_power_states
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_PATH "/cpus/power-states"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_FULL_NAME "power-states"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_power_states_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_ORD 11
#define DT_N_S_cpus_S_power_states_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_REQUIRES_ORDS \
	10, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_SUPPORTS_ORDS \
	12, /* /cpus/power-states/idle */ \
	13, /* /cpus/power-states/suspend */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_REG_NUM 0
#define DT_N_S_cpus_S_power_states_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states/idle
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_idle
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE\dts\bindings\power\zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_idle_PATH "/cpus/power-states/idle"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_idle_FULL_NAME "idle"

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_idle_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_idle_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_idle_ORD 12
#define DT_N_S_cpus_S_power_states_S_idle_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_idle_REQUIRES_ORDS \
	11, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_idle_SUPPORTS_ORDS \
	14, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_idle_EXISTS 1
#define DT_N_INST_0_zephyr_power_state DT_N_S_cpus_S_power_states_S_idle
#define DT_N_NODELABEL_idle            DT_N_S_cpus_S_power_states_S_idle

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_idle_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_idle_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_idle_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name "runtime-idle"
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_STRING_UNQUOTED runtime-idle
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_STRING_TOKEN runtime_idle
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_STRING_UPPER_TOKEN RUNTIME_IDLE
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0 "runtime-idle"
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_ENUM_IDX 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_ENUM_VAL_runtime_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_ENUM_TOKEN runtime_idle
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_ENUM_UPPER_TOKEN RUNTIME_IDLE
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_min_residency_us 10
#define DT_N_S_cpus_S_power_states_S_idle_P_min_residency_us_EXISTS 1

/*
 * Devicetree node: /cpus/power-states/suspend
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_suspend
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE\dts\bindings\power\zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_suspend_PATH "/cpus/power-states/suspend"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_suspend_FULL_NAME "suspend"

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_suspend_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_suspend_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_suspend_ORD 13
#define DT_N_S_cpus_S_power_states_S_suspend_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_suspend_REQUIRES_ORDS \
	11, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_suspend_SUPPORTS_ORDS \
	14, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_suspend_EXISTS 1
#define DT_N_INST_1_zephyr_power_state DT_N_S_cpus_S_power_states_S_suspend
#define DT_N_NODELABEL_suspend         DT_N_S_cpus_S_power_states_S_suspend

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_suspend_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_suspend_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_suspend_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_STRING_UNQUOTED suspend-to-idle
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_STRING_TOKEN suspend_to_idle
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_STRING_UPPER_TOKEN SUSPEND_TO_IDLE
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_IDX_0 "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_ENUM_IDX 2
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_ENUM_VAL_suspend_to_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_ENUM_TOKEN suspend_to_idle
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_ENUM_UPPER_TOKEN SUSPEND_TO_IDLE
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_suspend, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_suspend, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_suspend, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_suspend, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_min_residency_us 1000
#define DT_N_S_cpus_S_power_states_S_suspend_P_min_residency_us_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m33f):
 *   $ZEPHYR_BASE\dts\bindings\cpu\arm,cortex-m33f.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 14
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	10, /* /cpus */ \
	12, /* /cpus/power-states/idle */ \
	13, /* /cpus/power-states/suspend */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	15, /* /cpus/cpu@0/mpu@e000ed90 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m33f DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0         DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m33f 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m33f"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0 DT_N_S_cpus_S_power_states_S_idle
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_PH DT_N_S_cpus_S_power_states_S_idle
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1 DT_N_S_cpus_S_power_states_S_suspend
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_PH DT_N_S_cpus_S_power_states_S_suspend
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_LEN 2
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m33f"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m33f"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m33f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m33f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M33F
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv8m-mpu):
 *   $ZEPHYR_BASE\dts\bindings\mmu_mpu\arm,armv8m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 15
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	14, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv8m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200 /* 0xe000ed90 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv8m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200 /* 0xe000ed90 */, 64 /* 0x40 */}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_arm_num_mpu_regions 8
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_arm_num_mpu_regions_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv8m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE\dts\bindings\input\gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 16
#define DT_N_S_gpio_keys_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	17, /* /gpio_keys/button_0 */ \
	18, /* /gpio_keys/button_1 */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_RANGES_NUM 0
#define DT_N_S_gpio_keys_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_debounce_interval_ms 30
#define DT_N_S_gpio_keys_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1
#define DT_N_S_gpio_keys_P_wakeup_source 0
#define DT_N_S_gpio_keys_P_wakeup_source_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_0
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_0_PATH "/gpio_keys/button_0"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME "button_0"

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_0_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_0_ORD 17
#define DT_N_S_gpio_keys_S_button_0_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_0_REQUIRES_ORDS \
	7, /* /soc/peripheral@50000000/gpio@1 */ \
	16, /* /gpio_keys */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_0_EXISTS 1
#define DT_N_ALIAS_sw0               DT_N_S_gpio_keys_S_button_0
#define DT_N_NODELABEL_user_button_1 DT_N_S_gpio_keys_S_button_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_0_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_0_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_0_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label "User SW1"
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UNQUOTED User SW1
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_TOKEN User_SW1
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UPPER_TOKEN USER_SW1
#define DT_N_S_gpio_keys_S_button_0_P_label_IDX_0 "User SW1"
#define DT_N_S_gpio_keys_S_button_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, label, 0)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, label, 0)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_label_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_1
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_1_PATH "/gpio_keys/button_1"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME "button_1"

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_1_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_1_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_1_ORD 18
#define DT_N_S_gpio_keys_S_button_1_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_1_REQUIRES_ORDS \
	6, /* /soc/peripheral@50000000/gpio@0 */ \
	16, /* /gpio_keys */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_1_EXISTS 1
#define DT_N_ALIAS_sw1               DT_N_S_gpio_keys_S_button_1
#define DT_N_NODELABEL_user_button_2 DT_N_S_gpio_keys_S_button_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_1_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_1_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_1_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_1_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_0
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin 10
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label "User SW2"
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UNQUOTED User SW2
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_TOKEN User_SW2
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UPPER_TOKEN USER_SW2
#define DT_N_S_gpio_keys_S_button_1_P_label_IDX_0 "User SW2"
#define DT_N_S_gpio_keys_S_button_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, label, 0)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1, label, 0)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_label_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 19
#define DT_N_S_leds_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	20, /* /leds/led_1 */ \
	21, /* /leds/led_2 */ \
	22, /* /leds/led_3 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_1_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 20
#define DT_N_S_leds_S_led_1_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	6, /* /soc/peripheral@50000000/gpio@0 */ \
	19, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led0          DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_green_led DT_N_S_leds_S_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 14
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "User LED_GREEN"
#define DT_N_S_leds_S_led_1_P_label_STRING_UNQUOTED User LED_GREEN
#define DT_N_S_leds_S_led_1_P_label_STRING_TOKEN User_LED_GREEN
#define DT_N_S_leds_S_led_1_P_label_STRING_UPPER_TOKEN USER_LED_GREEN
#define DT_N_S_leds_S_led_1_P_label_IDX_0 "User LED_GREEN"
#define DT_N_S_leds_S_led_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_LEN 1
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_2
 *
 * Node identifier: DT_N_S_leds_S_led_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_2_PATH "/leds/led_2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_2_FULL_NAME "led_2"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_2_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_2_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_2_ORD 21
#define DT_N_S_leds_S_led_2_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_2_REQUIRES_ORDS \
	6, /* /soc/peripheral@50000000/gpio@0 */ \
	19, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_2_EXISTS 1
#define DT_N_ALIAS_led1         DT_N_S_leds_S_led_2
#define DT_N_NODELABEL_blue_led DT_N_S_leds_S_led_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_2_REG_NUM 0
#define DT_N_S_leds_S_led_2_RANGES_NUM 0
#define DT_N_S_leds_S_led_2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_2_IRQ_NUM 0
#define DT_N_S_leds_S_led_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_0
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin 26
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_LEN 1
#define DT_N_S_leds_S_led_2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label "User LED_BLUE"
#define DT_N_S_leds_S_led_2_P_label_STRING_UNQUOTED User LED_BLUE
#define DT_N_S_leds_S_led_2_P_label_STRING_TOKEN User_LED_BLUE
#define DT_N_S_leds_S_led_2_P_label_STRING_UPPER_TOKEN USER_LED_BLUE
#define DT_N_S_leds_S_led_2_P_label_IDX_0 "User LED_BLUE"
#define DT_N_S_leds_S_led_2_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, label, 0)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, label, 0)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_LEN 1
#define DT_N_S_leds_S_led_2_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_3
 *
 * Node identifier: DT_N_S_leds_S_led_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_3_PATH "/leds/led_3"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_3_FULL_NAME "led_3"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_3_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_3_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_3_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_3_ORD 22
#define DT_N_S_leds_S_led_3_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_3_REQUIRES_ORDS \
	6, /* /soc/peripheral@50000000/gpio@0 */ \
	19, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_3_EXISTS 1
#define DT_N_ALIAS_led2        DT_N_S_leds_S_led_3
#define DT_N_NODELABEL_red_led DT_N_S_leds_S_led_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_3_REG_NUM 0
#define DT_N_S_leds_S_led_3_RANGES_NUM 0
#define DT_N_S_leds_S_led_3_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_3_IRQ_NUM 0
#define DT_N_S_leds_S_led_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_0
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin 31
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_3, gpios, 0)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_3, gpios, 0)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_gpios_LEN 1
#define DT_N_S_leds_S_led_3_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_3_P_label "User LED_RED"
#define DT_N_S_leds_S_led_3_P_label_STRING_UNQUOTED User LED_RED
#define DT_N_S_leds_S_led_3_P_label_STRING_TOKEN User_LED_RED
#define DT_N_S_leds_S_led_3_P_label_STRING_UPPER_TOKEN USER_LED_RED
#define DT_N_S_leds_S_led_3_P_label_IDX_0 "User LED_RED"
#define DT_N_S_leds_S_led_3_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_3, label, 0)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_3, label, 0)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_label_LEN 1
#define DT_N_S_leds_S_led_3_P_label_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv8m-systick):
 *   $ZEPHYR_BASE\dts\bindings\timer\arm,armv8m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 23
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv8m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv8m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_status "disabled"
#define DT_N_S_soc_S_timer_e000e010_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_e000e010_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_e000e010_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timer_e000e010_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timer_e000e010_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, status, 0)
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, status, 0)
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_status_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv8m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/clkctl@1000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000
 *
 * Binding (compatible = nxp,lpc-syscon):
 *   $ZEPHYR_BASE\dts\bindings\clock\nxp,lpc-syscon.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_PATH "/soc/peripheral@50000000/clkctl@1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FULL_NAME "clkctl@1000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_ORD 24
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_syscon DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000
#define DT_N_NODELABEL_clkctl0     DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REG_IDX_0_VAL_ADDRESS 1342181376 /* 0x50001000 */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_MATCHES_nxp_lpc_syscon 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_MODEL_IDX_0 "lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg {4096 /* 0x1000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_IDX_0 4096
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible {"nxp,lpc-syscon"}
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0 "nxp,lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-syscon
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_syscon
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_SYSCON
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v8m-nvic):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\arm,v8m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 25
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	27, /* /soc/peripheral@50000000/ctimer@28000 */ \
	28, /* /soc/peripheral@50000000/ctimer@29000 */ \
	29, /* /soc/peripheral@50000000/ctimer@2a000 */ \
	30, /* /soc/peripheral@50000000/ctimer@2b000 */ \
	31, /* /soc/peripheral@50000000/ctimer@2c000 */ \
	32, /* /soc/peripheral@50000000/dma-controller@105000 */ \
	36, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	37, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	38, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	39, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	41, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	42, /* /soc/peripheral@50000000/flexcomm@122000 */ \
	43, /* /soc/peripheral@50000000/flexcomm@124000 */ \
	44, /* /soc/peripheral@50000000/flexcomm@125000 */ \
	48, /* /soc/peripheral@50000000/i2c@127000 */ \
	49, /* /soc/peripheral@50000000/i3c@36000 */ \
	50, /* /soc/peripheral@50000000/lpadc@13A0000 */ \
	51, /* /soc/peripheral@50000000/pint@25000 */ \
	52, /* /soc/peripheral@50000000/pwm@146000 */ \
	53, /* /soc/peripheral@50000000/random@138000 */ \
	54, /* /soc/peripheral@50000000/rtc@30000 */ \
	55, /* /soc/peripheral@50000000/spi@126000 */ \
	56, /* /soc/peripheral@50000000/timers@113000 */ \
	57, /* /soc/peripheral@50000000/usbhs@144000 */ \
	58, /* /soc/peripheral@50000000/usdhc@136000 */ \
	60, /* /soc/peripheral@50000000/usdhc@137000 */ \
	62, /* /soc/peripheral@50000000/watchdog@e000 */ \
	63, /* /soc/peripheral@50000000/watchdog@2e000 */ \
	65, /* /soc/peripheral@50000000/flexcomm@123000 */ \
	96, /* /soc/spi@134000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v8m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v8m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 3
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v8m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v8m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v8m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V8M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/clkctl@21000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
 *
 * Binding (compatible = nxp,lpc-syscon):
 *   $ZEPHYR_BASE\dts\bindings\clock\nxp,lpc-syscon.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_PATH "/soc/peripheral@50000000/clkctl@21000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FULL_NAME "clkctl@21000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_ORD 26
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_SUPPORTS_ORDS \
	27, /* /soc/peripheral@50000000/ctimer@28000 */ \
	28, /* /soc/peripheral@50000000/ctimer@29000 */ \
	29, /* /soc/peripheral@50000000/ctimer@2a000 */ \
	30, /* /soc/peripheral@50000000/ctimer@2b000 */ \
	31, /* /soc/peripheral@50000000/ctimer@2c000 */ \
	36, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	37, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	38, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	41, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	42, /* /soc/peripheral@50000000/flexcomm@122000 */ \
	43, /* /soc/peripheral@50000000/flexcomm@124000 */ \
	44, /* /soc/peripheral@50000000/flexcomm@125000 */ \
	48, /* /soc/peripheral@50000000/i2c@127000 */ \
	49, /* /soc/peripheral@50000000/i3c@36000 */ \
	55, /* /soc/peripheral@50000000/spi@126000 */ \
	58, /* /soc/peripheral@50000000/usdhc@136000 */ \
	60, /* /soc/peripheral@50000000/usdhc@137000 */ \
	65, /* /soc/peripheral@50000000/flexcomm@123000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_syscon DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_NODELABEL_clkctl1     DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REG_IDX_0_VAL_ADDRESS 1342312448 /* 0x50021000 */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_MATCHES_nxp_lpc_syscon 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_MODEL_IDX_0 "lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg {135168 /* 0x21000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_IDX_0 135168
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible {"nxp,lpc-syscon"}
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0 "nxp,lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-syscon
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_syscon
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_SYSCON
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@28000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_PATH "/soc/peripheral@50000000/ctimer@28000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FULL_NAME "ctimer@28000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_CHILD_IDX 33

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_ORD 27
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000
#define DT_N_NODELABEL_ctimer0     DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REG_IDX_0_VAL_ADDRESS 1342341120 /* 0x50028000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_VAL_irq 10
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg {163840 /* 0x28000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_IDX_0 163840
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts {10 /* 0xa */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_IDX_0 10
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@29000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_PATH "/soc/peripheral@50000000/ctimer@29000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FULL_NAME "ctimer@29000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_CHILD_IDX 34

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_ORD 28
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000
#define DT_N_NODELABEL_ctimer1     DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REG_IDX_0_VAL_ADDRESS 1342345216 /* 0x50029000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg {167936 /* 0x29000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_IDX_0 167936
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts {11 /* 0xb */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@2a000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_PATH "/soc/peripheral@50000000/ctimer@2a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FULL_NAME "ctimer@2a000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_CHILD_IDX 35

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_ORD 29
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_EXISTS 1
#define DT_N_INST_2_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000
#define DT_N_NODELABEL_ctimer2     DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REG_IDX_0_VAL_ADDRESS 1342349312 /* 0x5002a000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg {172032 /* 0x2a000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_IDX_0 172032
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts {39 /* 0x27 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@2b000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_PATH "/soc/peripheral@50000000/ctimer@2b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FULL_NAME "ctimer@2b000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_CHILD_IDX 36

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_ORD 30
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_EXISTS 1
#define DT_N_INST_3_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000
#define DT_N_NODELABEL_ctimer3     DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REG_IDX_0_VAL_ADDRESS 1342353408 /* 0x5002b000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_VAL_irq 13
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg {176128 /* 0x2b000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_IDX_0 176128
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts {13 /* 0xd */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_IDX_0 13
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_IDX_0_VAL_name 3
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@2c000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_PATH "/soc/peripheral@50000000/ctimer@2c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FULL_NAME "ctimer@2c000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_CHILD_IDX 37

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_ORD 31
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_EXISTS 1
#define DT_N_INST_4_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000
#define DT_N_NODELABEL_ctimer4     DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_REG_IDX_0_VAL_ADDRESS 1342357504 /* 0x5002c000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_IDX_0_VAL_irq 40
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_reg {180224 /* 0x2c000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_reg_IDX_0 180224
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_interrupts {40 /* 0x28 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_interrupts_IDX_0 40
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_IDX_0_VAL_name 4
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dma-controller@105000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000
 *
 * Binding (compatible = nxp,lpc-dma):
 *   $ZEPHYR_BASE\dts\bindings\dma\nxp,lpc-dma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_PATH "/soc/peripheral@50000000/dma-controller@105000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FULL_NAME "dma-controller@105000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_CHILD_IDX 23

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_ORD 32
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_dma DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000
#define DT_N_NODELABEL_dma1     DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_REG_IDX_0_VAL_ADDRESS 1343246336 /* 0x50105000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_IDX_0_VAL_irq 54
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_COMPAT_MATCHES_nxp_lpc_dma 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_COMPAT_MODEL_IDX_0 "lpc-dma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_reg {1069056 /* 0x105000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_reg_IDX_0 1069056
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_interrupts {54 /* 0x36 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_interrupts_IDX_0 54
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_dma_channels 33
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible {"nxp,lpc-dma"}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_IDX_0 "nxp,lpc-dma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-dma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_dma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_DMA
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000
 *
 * Binding (compatible = nxp,lpc-iocon):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,lpc-iocon.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_PATH "/soc/peripheral@50000000/iocon@4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FULL_NAME "iocon@4000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_ORD 33
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_SUPPORTS_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_iocon DT_N_S_soc_S_peripheral_50000000_S_iocon_4000
#define DT_N_NODELABEL_iocon      DT_N_S_soc_S_peripheral_50000000_S_iocon_4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_REG_IDX_0_VAL_ADDRESS 1342193664 /* 0x50004000 */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_COMPAT_MATCHES_nxp_lpc_iocon 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_COMPAT_MODEL_IDX_0 "lpc-iocon"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_reg {16384 /* 0x4000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_reg_IDX_0 16384
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible {"nxp,lpc-iocon"}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_IDX_0 "nxp,lpc-iocon"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-iocon
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_iocon
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_IOCON
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl
 *
 * Binding (compatible = nxp,rt-iocon-pinctrl):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,rt-iocon-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FULL_NAME "pinctrl"

/* Node parent (/soc/peripheral@50000000/iocon@4000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_ORD 34
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_REQUIRES_ORDS \
	33, /* /soc/peripheral@50000000/iocon@4000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_SUPPORTS_ORDS \
	35, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart */ \
	40, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s */ \
	64, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi */ \
	67, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm */ \
	71, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s */ \
	73, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c */ \
	76, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart */ \
	80, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi */ \
	83, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c */ \
	86, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0 */ \
	88, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c */ \
	90, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer */ \
	92, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_EXISTS 1
#define DT_N_INST_0_nxp_rt_iocon_pinctrl DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl
#define DT_N_NODELABEL_pinctrl           DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_COMPAT_MATCHES_nxp_rt_iocon_pinctrl 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_COMPAT_MODEL_IDX_0 "rt-iocon-pinctrl"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible {"nxp,rt-iocon-pinctrl"}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_IDX_0 "nxp,rt-iocon-pinctrl"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_IDX_0_STRING_UNQUOTED nxp,rt-iocon-pinctrl
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_IDX_0_STRING_TOKEN nxp_rt_iocon_pinctrl
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_RT_IOCON_PINCTRL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FULL_NAME "pinmux_flexcomm0_usart"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_ORD 35
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_SUPPORTS_ORDS \
	36, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	69, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group0 */ \
	70, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm0_usart DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@106000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000
 *
 * Binding (compatible = nxp,lpc-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\nxp,lpc-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PATH "/soc/peripheral@50000000/flexcomm@106000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FULL_NAME "flexcomm@106000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_ORD 36
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */ \
	35, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_EXISTS 1
#define DT_N_ALIAS_usart_0        DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000
#define DT_N_INST_0_nxp_lpc_usart DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000
#define DT_N_NODELABEL_flexcomm0  DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REG_IDX_0_VAL_ADDRESS 1343250432 /* 0x50106000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_VAL_irq 14
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_MATCHES_nxp_lpc_usart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_MODEL_IDX_0 "lpc-usart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_current_speed 115200
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible {"nxp,lpc-usart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0 "nxp,lpc-usart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_USART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg {1073152 /* 0x106000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_IDX_0 1073152
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts {14 /* 0xe */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_IDX_0 14
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@107000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000
 *
 * Binding (compatible = nxp,lpc-flexcomm):
 *   $ZEPHYR_BASE\dts\bindings\arm\nxp,lpc-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PATH "/soc/peripheral@50000000/flexcomm@107000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FULL_NAME "flexcomm@107000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_ORD 37
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000
#define DT_N_NODELABEL_flexcomm1     DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REG_IDX_0_VAL_ADDRESS 1343254528 /* 0x50107000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_VAL_irq 15
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_MATCHES_nxp_lpc_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_MODEL_IDX_0 "lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg {1077248 /* 0x107000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_IDX_0 1077248
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts {15 /* 0xf */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_IDX_0 15
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible {"nxp,lpc-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0 "nxp,lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@108000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000
 *
 * Binding (compatible = nxp,lpc-flexcomm):
 *   $ZEPHYR_BASE\dts\bindings\arm\nxp,lpc-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PATH "/soc/peripheral@50000000/flexcomm@108000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FULL_NAME "flexcomm@108000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_CHILD_IDX 13

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_ORD 38
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000
#define DT_N_NODELABEL_flexcomm2     DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REG_IDX_0_VAL_ADDRESS 1343258624 /* 0x50108000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_MATCHES_nxp_lpc_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_MODEL_IDX_0 "lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg {1081344 /* 0x108000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_IDX_0 1081344
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts {16 /* 0x10 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible {"nxp,lpc-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0 "nxp,lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dma-controller@104000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
 *
 * Binding (compatible = nxp,lpc-dma):
 *   $ZEPHYR_BASE\dts\bindings\dma\nxp,lpc-dma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_PATH "/soc/peripheral@50000000/dma-controller@104000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FULL_NAME "dma-controller@104000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_CHILD_IDX 22

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_ORD 39
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_SUPPORTS_ORDS \
	41, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	65, /* /soc/peripheral@50000000/flexcomm@123000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_dma DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_NODELABEL_dma0     DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REG_IDX_0_VAL_ADDRESS 1343242240 /* 0x50104000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_VAL_irq 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_MATCHES_nxp_lpc_dma 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_MODEL_IDX_0 "lpc-dma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg {1064960 /* 0x104000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_IDX_0 1064960
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts {1 /* 0x1 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_IDX_0 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_dma_channels 20
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible {"nxp,lpc-dma"}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0 "nxp,lpc-dma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-dma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_dma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_DMA
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FULL_NAME "pinmux_flexcomm3_i2s"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_ORD 40
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_SUPPORTS_ORDS \
	41, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	75, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm3_i2s DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@109000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000
 *
 * Binding (compatible = nxp,lpc-i2s):
 *   $ZEPHYR_BASE\dts\bindings\i2s\nxp,lpc-i2s.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PATH "/soc/peripheral@50000000/flexcomm@109000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FULL_NAME "flexcomm@109000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_CHILD_IDX 14

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_ORD 41
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */ \
	39, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	40, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_i2s  DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000
#define DT_N_NODELABEL_flexcomm3 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000
#define DT_N_NODELABEL_i2s1      DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REG_IDX_0_VAL_ADDRESS 1343262720 /* 0x50109000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_VAL_irq 17
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_MATCHES_nxp_lpc_i2s 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_MODEL_IDX_0 "lpc-i2s"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible {"nxp,lpc-i2s"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0 "nxp,lpc-i2s"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-i2s
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_I2S
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg {1085440 /* 0x109000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_IDX_0 1085440
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts {17 /* 0x11 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_IDX_0 17
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_IDX_0_VAL_name 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_VAL_channel 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names {"tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@122000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000
 *
 * Binding (compatible = nxp,lpc-flexcomm):
 *   $ZEPHYR_BASE\dts\bindings\arm\nxp,lpc-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_PATH "/soc/peripheral@50000000/flexcomm@122000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FULL_NAME "flexcomm@122000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_CHILD_IDX 15

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_ORD 42
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_EXISTS 1
#define DT_N_INST_2_nxp_lpc_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000
#define DT_N_NODELABEL_flexcomm4     DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_REG_IDX_0_VAL_ADDRESS 1343365120 /* 0x50122000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_COMPAT_MATCHES_nxp_lpc_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_COMPAT_MODEL_IDX_0 "lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_reg {1187840 /* 0x122000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_reg_IDX_0 1187840
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible {"nxp,lpc-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_IDX_0 "nxp,lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_IDX_0_VAL_name 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@124000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000
 *
 * Binding (compatible = nxp,lpc-flexcomm):
 *   $ZEPHYR_BASE\dts\bindings\arm\nxp,lpc-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_PATH "/soc/peripheral@50000000/flexcomm@124000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FULL_NAME "flexcomm@124000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_CHILD_IDX 17

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_ORD 43
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_EXISTS 1
#define DT_N_INST_3_nxp_lpc_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000
#define DT_N_NODELABEL_flexcomm6     DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_REG_IDX_0_VAL_ADDRESS 1343373312 /* 0x50124000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_COMPAT_MATCHES_nxp_lpc_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_COMPAT_MODEL_IDX_0 "lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_reg {1196032 /* 0x124000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_reg_IDX_0 1196032
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_interrupts {43 /* 0x2b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible {"nxp,lpc-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_IDX_0 "nxp,lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_IDX_0_VAL_name 6
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@125000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000
 *
 * Binding (compatible = nxp,lpc-flexcomm):
 *   $ZEPHYR_BASE\dts\bindings\arm\nxp,lpc-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_PATH "/soc/peripheral@50000000/flexcomm@125000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FULL_NAME "flexcomm@125000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_CHILD_IDX 18

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_ORD 44
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_EXISTS 1
#define DT_N_INST_4_nxp_lpc_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000
#define DT_N_NODELABEL_flexcomm7     DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_REG_IDX_0_VAL_ADDRESS 1343377408 /* 0x50125000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_IDX_0_VAL_irq 44
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_COMPAT_MATCHES_nxp_lpc_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_COMPAT_MODEL_IDX_0 "lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_reg {1200128 /* 0x125000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_reg_IDX_0 1200128
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_interrupts {44 /* 0x2c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_interrupts_IDX_0 44
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible {"nxp,lpc-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_IDX_0 "nxp,lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_IDX_0_VAL_name 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@3
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_3
 *
 * Binding (compatible = nxp,lpc-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_PATH "/soc/peripheral@50000000/gpio@3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_FULL_NAME "gpio@3"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_ORD 45
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_EXISTS 1
#define DT_N_INST_3_nxp_lpc_gpio DT_N_S_soc_S_peripheral_50000000_S_gpio_3
#define DT_N_NODELABEL_gpio3     DT_N_S_soc_S_peripheral_50000000_S_gpio_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_REG_IDX_0_VAL_ADDRESS 1343225856 /* 0x50100000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_COMPAT_MATCHES_nxp_lpc_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_COMPAT_MODEL_IDX_0 "lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_reg {1048576 /* 0x100000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_port 3
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_port_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_port_ENUM_VAL_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_ENUM_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_ENUM_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_compatible {"nxp,lpc-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_compatible_IDX_0 "nxp,lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@4
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_4
 *
 * Binding (compatible = nxp,lpc-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_PATH "/soc/peripheral@50000000/gpio@4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_FULL_NAME "gpio@4"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_ORD 46
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_EXISTS 1
#define DT_N_INST_4_nxp_lpc_gpio DT_N_S_soc_S_peripheral_50000000_S_gpio_4
#define DT_N_NODELABEL_gpio4     DT_N_S_soc_S_peripheral_50000000_S_gpio_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_REG_IDX_0_VAL_ADDRESS 1343225856 /* 0x50100000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_COMPAT_MATCHES_nxp_lpc_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_COMPAT_MODEL_IDX_0 "lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_reg {1048576 /* 0x100000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_port 4
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_port_ENUM_IDX 4
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_port_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_ENUM_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_ENUM_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_compatible {"nxp,lpc-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_compatible_IDX_0 "nxp,lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_4_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@7
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_7
 *
 * Binding (compatible = nxp,lpc-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_PATH "/soc/peripheral@50000000/gpio@7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_FULL_NAME "gpio@7"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_ORD 47
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_EXISTS 1
#define DT_N_INST_5_nxp_lpc_gpio DT_N_S_soc_S_peripheral_50000000_S_gpio_7
#define DT_N_NODELABEL_gpio7     DT_N_S_soc_S_peripheral_50000000_S_gpio_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_REG_IDX_0_VAL_ADDRESS 1343225856 /* 0x50100000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_COMPAT_MATCHES_nxp_lpc_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_COMPAT_MODEL_IDX_0 "lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_reg {1048576 /* 0x100000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_port 7
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_port_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_port_ENUM_VAL_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_ENUM_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_ENUM_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_compatible {"nxp,lpc-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_compatible_IDX_0 "nxp,lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_7_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/i2c@127000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i2c_127000
 *
 * Binding (compatible = nxp,lpc-i2c):
 *   $ZEPHYR_BASE\dts\bindings\i2c\nxp,lpc-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_PATH "/soc/peripheral@50000000/i2c@127000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FULL_NAME "i2c@127000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_CHILD_IDX 19

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_ORD 48
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_i2c DT_N_S_soc_S_peripheral_50000000_S_i2c_127000
#define DT_N_NODELABEL_pmic_i2c DT_N_S_soc_S_peripheral_50000000_S_i2c_127000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_REG_IDX_0_VAL_ADDRESS 1343385600 /* 0x50127000 */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_IDX_0_VAL_irq 21
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_COMPAT_MATCHES_nxp_lpc_i2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_COMPAT_MODEL_IDX_0 "lpc-i2c"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible {"nxp,lpc-i2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_IDX_0 "nxp,lpc-i2c"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-i2c
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_I2C
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_reg {1208320 /* 0x127000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_reg_IDX_0 1208320
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_interrupts {21 /* 0x15 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_interrupts_IDX_0 21
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_IDX_0_VAL_name 15
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/i3c@36000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i3c_36000
 *
 * Binding (compatible = nxp,mcux-i3c):
 *   $ZEPHYR_BASE\dts\bindings\i3c\nxp,mcux-i3c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_PATH "/soc/peripheral@50000000/i3c@36000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FULL_NAME "i3c@36000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_CHILD_IDX 38

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_ORD 49
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_EXISTS 1
#define DT_N_INST_0_nxp_mcux_i3c DT_N_S_soc_S_peripheral_50000000_S_i3c_36000
#define DT_N_NODELABEL_i3c0      DT_N_S_soc_S_peripheral_50000000_S_i3c_36000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_REG_IDX_0_VAL_ADDRESS 1342398464 /* 0x50036000 */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_IDX_0_VAL_irq 49
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_COMPAT_MATCHES_nxp_mcux_i3c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_COMPAT_MODEL_IDX_0 "mcux-i3c"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_reg {221184 /* 0x36000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_reg_IDX_0 221184
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_interrupts {49 /* 0x31 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_interrupts_IDX_0 49
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clk_divider 2
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clk_divider_tc 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clk_divider_tc_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clk_divider_slow 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clk_divider_slow_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible {"nxp,mcux-i3c"}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_IDX_0 "nxp,mcux-i3c"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mcux-i3c
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_IDX_0_STRING_TOKEN nxp_mcux_i3c
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCUX_I3C
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_IDX_0_VAL_name 30
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/lpadc@13A0000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000
 *
 * Binding (compatible = nxp,lpc-lpadc):
 *   $ZEPHYR_BASE\dts\bindings\adc\nxp,lpc-lpadc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_PATH "/soc/peripheral@50000000/lpadc@13A0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_FULL_NAME "lpadc@13A0000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_CHILD_IDX 32

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_ORD 50
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_lpadc DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000
#define DT_N_NODELABEL_lpadc0     DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_REG_IDX_0_VAL_ADDRESS 1343463424 /* 0x5013a000 */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_REG_IDX_0_VAL_SIZE 772 /* 0x304 */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_IRQ_IDX_0_VAL_irq 22
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_COMPAT_MATCHES_nxp_lpc_lpadc 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_COMPAT_MODEL_IDX_0 "lpc-lpadc"
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_reg {1286144 /* 0x13a000 */, 772 /* 0x304 */}
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_reg_IDX_0 1286144
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_reg_IDX_1 772
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_interrupts {22 /* 0x16 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_interrupts_IDX_0 22
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_clk_divider 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_clk_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_voltage_ref 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_voltage_ref_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_voltage_ref_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_voltage_ref_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_calibration_average 128
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_calibration_average_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_calibration_average_ENUM_VAL_128_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_calibration_average_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_power_level 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_power_level_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_power_level_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_power_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_offset_value_a 10
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_offset_value_a_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_offset_value_b 10
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_offset_value_b_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_compatible {"nxp,lpc-lpadc"}
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_compatible_IDX_0 "nxp,lpc-lpadc"
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-lpadc
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_lpadc
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_LPADC
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pint@25000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pint_25000
 *
 * Binding (compatible = nxp,pint):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\nxp,pint.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_PATH "/soc/peripheral@50000000/pint@25000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FULL_NAME "pint@25000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_ORD 51
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_EXISTS 1
#define DT_N_INST_0_nxp_pint DT_N_S_soc_S_peripheral_50000000_S_pint_25000
#define DT_N_NODELABEL_pint  DT_N_S_soc_S_peripheral_50000000_S_pint_25000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REG_IDX_0_VAL_ADDRESS 1342328832 /* 0x50025000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_NUM 8
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_VAL_irq 5
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_VAL_irq 6
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_VAL_irq 7
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_VAL_irq 35
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_VAL_irq 36
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_VAL_irq 37
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_VAL_irq 38
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_MATCHES_nxp_pint 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_MODEL_IDX_0 "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg {151552 /* 0x25000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_IDX_0 151552
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts {4 /* 0x4 */, 2 /* 0x2 */, 5 /* 0x5 */, 2 /* 0x2 */, 6 /* 0x6 */, 2 /* 0x2 */, 7 /* 0x7 */, 2 /* 0x2 */, 35 /* 0x23 */, 2 /* 0x2 */, 36 /* 0x24 */, 2 /* 0x2 */, 37 /* 0x25 */, 2 /* 0x2 */, 38 /* 0x26 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_2 5
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_3 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_4 6
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_5 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_6 7
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_7 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_8 35
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_9 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_10 36
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_11 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_12 37
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_13 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_14 38
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_15 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_num_lines 8
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_num_lines_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_num_inputs 64
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_num_inputs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible {"nxp,pint"}
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0 "nxp,pint"
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0_STRING_UNQUOTED nxp,pint
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0_STRING_TOKEN nxp_pint
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PINT
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupt_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupt_controller_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pwm@146000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pwm_146000
 *
 * Binding (compatible = nxp,sctimer-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\nxp,sctimer-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PATH "/soc/peripheral@50000000/pwm@146000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FULL_NAME "pwm@146000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_CHILD_IDX 27

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_ORD 52
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_EXISTS 1
#define DT_N_INST_0_nxp_sctimer_pwm DT_N_S_soc_S_peripheral_50000000_S_pwm_146000
#define DT_N_NODELABEL_sc_timer     DT_N_S_soc_S_peripheral_50000000_S_pwm_146000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REG_IDX_0_VAL_ADDRESS 1343512576 /* 0x50146000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_VAL_irq 12
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_MATCHES_nxp_sctimer_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_MODEL_IDX_0 "sctimer-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler 8
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible {"nxp,sctimer-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0 "nxp,sctimer-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0_STRING_UNQUOTED nxp,sctimer-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0_STRING_TOKEN nxp_sctimer_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_SCTIMER_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg {1335296 /* 0x146000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_IDX_0 1335296
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts {12 /* 0xc */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_IDX_0 12
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/random@138000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_random_138000
 *
 * Binding (compatible = nxp,kinetis-trng):
 *   $ZEPHYR_BASE\dts\bindings\rng\nxp,kinetis-trng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_PATH "/soc/peripheral@50000000/random@138000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FULL_NAME "random@138000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_CHILD_IDX 26

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_ORD 53
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_trng DT_N_S_soc_S_peripheral_50000000_S_random_138000
#define DT_N_NODELABEL_trng          DT_N_S_soc_S_peripheral_50000000_S_random_138000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_REG_IDX_0_VAL_ADDRESS 1343455232 /* 0x50138000 */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_IDX_0_VAL_irq 31
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_COMPAT_MATCHES_nxp_kinetis_trng 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_COMPAT_MODEL_IDX_0 "kinetis-trng"
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_reg {1277952 /* 0x138000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_reg_IDX_0 1277952
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_interrupts {31 /* 0x1f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_interrupts_IDX_0 31
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible {"nxp,kinetis-trng"}
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_IDX_0 "nxp,kinetis-trng"
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-trng
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_trng
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_TRNG
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/rtc@30000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_rtc_30000
 *
 * Binding (compatible = nxp,lpc-rtc):
 *   $ZEPHYR_BASE\dts\bindings\rtc\nxp,lpc-rtc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_PATH "/soc/peripheral@50000000/rtc@30000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FULL_NAME "rtc@30000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_CHILD_IDX 25

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_ORD 54
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_rtc DT_N_S_soc_S_peripheral_50000000_S_rtc_30000
#define DT_N_NODELABEL_rtc      DT_N_S_soc_S_peripheral_50000000_S_rtc_30000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_REG_IDX_0_VAL_ADDRESS 1342373888 /* 0x50030000 */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_IDX_0_VAL_irq 32
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_COMPAT_MATCHES_nxp_lpc_rtc 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_COMPAT_MODEL_IDX_0 "lpc-rtc"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_reg {196608 /* 0x30000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_reg_IDX_0 196608
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible {"nxp,lpc-rtc"}
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_IDX_0 "nxp,lpc-rtc"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-rtc
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_rtc
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_RTC
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_interrupts {32 /* 0x20 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_interrupts_IDX_0 32
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/spi@126000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_126000
 *
 * Binding (compatible = nxp,lpc-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\nxp,lpc-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_PATH "/soc/peripheral@50000000/spi@126000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FULL_NAME "spi@126000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_CHILD_IDX 21

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_ORD 55
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_spi DT_N_S_soc_S_peripheral_50000000_S_spi_126000
#define DT_N_NODELABEL_hs_lspi  DT_N_S_soc_S_peripheral_50000000_S_spi_126000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_REG_IDX_0_VAL_ADDRESS 1343381504 /* 0x50126000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_COMPAT_MATCHES_nxp_lpc_spi 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_COMPAT_MODEL_IDX_0 "lpc-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible {"nxp,lpc-spi"}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_IDX_0 "nxp,lpc-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-spi
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_spi
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_SPI
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_reg {1204224 /* 0x126000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_reg_IDX_0 1204224
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_interrupts {20 /* 0x14 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_IDX_0_VAL_name 14
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timers@113000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timers_113000
 *
 * Binding (compatible = nxp,os-timer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,os-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_PATH "/soc/peripheral@50000000/timers@113000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FULL_NAME "timers@113000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_CHILD_IDX 24

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_ORD 56
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_EXISTS 1
#define DT_N_INST_0_nxp_os_timer DT_N_S_soc_S_peripheral_50000000_S_timers_113000
#define DT_N_NODELABEL_os_timer  DT_N_S_soc_S_peripheral_50000000_S_timers_113000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_REG_IDX_0_VAL_ADDRESS 1343303680 /* 0x50113000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_COMPAT_MATCHES_nxp_os_timer 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_COMPAT_MODEL_IDX_0 "os-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_reg {1126400 /* 0x113000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_reg_IDX_0 1126400
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_interrupts {41 /* 0x29 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible {"nxp,os-timer"}
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_IDX_0 "nxp,os-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_IDX_0_STRING_UNQUOTED nxp,os-timer
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_IDX_0_STRING_TOKEN nxp_os_timer
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_OS_TIMER
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usbhs@144000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000
 *
 * Binding (compatible = nxp,mcux-usbd):
 *   $ZEPHYR_BASE\dts\bindings\usb\nxp,mcux-usbd.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_PATH "/soc/peripheral@50000000/usbhs@144000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FULL_NAME "usbhs@144000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_CHILD_IDX 20

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_ORD 57
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_EXISTS 1
#define DT_N_INST_0_nxp_mcux_usbd  DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000
#define DT_N_NODELABEL_usbhs       DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000
#define DT_N_NODELABEL_zephyr_udc0 DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_REG_IDX_0_VAL_ADDRESS 1343504384 /* 0x50144000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_COMPAT_MATCHES_nxp_mcux_usbd 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_COMPAT_MODEL_IDX_0 "mcux-usbd"
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_reg {1327104 /* 0x144000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_reg_IDX_0 1327104
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_interrupts {50 /* 0x32 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index "LpcIp3511Hs0"
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_STRING_UNQUOTED LpcIp3511Hs0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_STRING_TOKEN LpcIp3511Hs0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_STRING_UPPER_TOKEN LPCIP3511HS0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_IDX_0 "LpcIp3511Hs0"
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_ENUM_IDX 6
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_ENUM_VAL_LpcIp3511Hs0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_ENUM_TOKEN LpcIp3511Hs0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_ENUM_UPPER_TOKEN LPCIP3511HS0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, usb_controller_index, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, usb_controller_index, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, usb_controller_index, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, usb_controller_index, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_usb_controller_index_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_num_bidir_endpoints 6
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible {"nxp,mcux-usbd"}
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_IDX_0 "nxp,mcux-usbd"
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mcux-usbd
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_IDX_0_STRING_TOKEN nxp_mcux_usbd
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCUX_USBD
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usdhc@136000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000
 *
 * Binding (compatible = nxp,imx-usdhc):
 *   $ZEPHYR_BASE\dts\bindings\sdhc\nxp,imx-usdhc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_PATH "/soc/peripheral@50000000/usdhc@136000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FULL_NAME "usdhc@136000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_CHILD_IDX 30

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_ORD 58
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_EXISTS 1
#define DT_N_INST_1_nxp_imx_usdhc DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000
#define DT_N_NODELABEL_usdhc0     DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_REG_IDX_0_VAL_ADDRESS 1343447040 /* 0x50136000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_IDX_0_VAL_irq 45
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_COMPAT_MATCHES_nxp_imx_usdhc 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_COMPAT_MODEL_IDX_0 "imx-usdhc"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_reg {1269760 /* 0x136000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_reg_IDX_0 1269760
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_data_timeout 15
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_data_timeout_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_read_watermark 128
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_read_watermark_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_write_watermark 128
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_write_watermark_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_current_330 1020
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_current_330_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_IDX_0_VAL_name 20
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_no_1_8_v 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_no_1_8_v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_detect_dat3 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_detect_dat3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_current_300 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_current_300_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_current_180 1020
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_current_180_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_bus_freq 208000000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_bus_freq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_min_bus_freq 400000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_min_bus_freq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_power_delay_ms 500
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_power_delay_ms_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_mmc_hs200_1_8v 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_mmc_hs200_1_8v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_mmc_hs400_1_8v 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_mmc_hs400_1_8v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible {"nxp,imx-usdhc"}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_IDX_0 "nxp,imx-usdhc"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_USDHC
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_interrupts {45 /* 0x2d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_interrupts_IDX_0 45
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_2
 *
 * Binding (compatible = nxp,lpc-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_PATH "/soc/peripheral@50000000/gpio@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_FULL_NAME "gpio@2"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_ORD 59
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_SUPPORTS_ORDS \
	60, /* /soc/peripheral@50000000/usdhc@137000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_EXISTS 1
#define DT_N_INST_2_nxp_lpc_gpio DT_N_S_soc_S_peripheral_50000000_S_gpio_2
#define DT_N_NODELABEL_gpio2     DT_N_S_soc_S_peripheral_50000000_S_gpio_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_REG_IDX_0_VAL_ADDRESS 1343225856 /* 0x50100000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_COMPAT_MATCHES_nxp_lpc_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_COMPAT_MODEL_IDX_0 "lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_reg {1048576 /* 0x100000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_port 2
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_port_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_port_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_ENUM_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_ENUM_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_compatible {"nxp,lpc-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_compatible_IDX_0 "nxp,lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usdhc@137000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000
 *
 * Binding (compatible = nxp,imx-usdhc):
 *   $ZEPHYR_BASE\dts\bindings\sdhc\nxp,imx-usdhc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_PATH "/soc/peripheral@50000000/usdhc@137000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FULL_NAME "usdhc@137000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_CHILD_IDX 31

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_ORD 60
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */ \
	59, /* /soc/peripheral@50000000/gpio@2 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_EXISTS 1
#define DT_N_INST_0_nxp_imx_usdhc DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000
#define DT_N_NODELABEL_usdhc1     DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_REG_IDX_0_VAL_ADDRESS 1343451136 /* 0x50137000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_IDX_0_VAL_irq 46
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_COMPAT_MATCHES_nxp_imx_usdhc 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_COMPAT_MODEL_IDX_0 "imx-usdhc"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_reg {1273856 /* 0x137000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_reg_IDX_0 1273856
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_data_timeout 15
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_data_timeout_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_read_watermark 128
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_read_watermark_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_write_watermark 128
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_write_watermark_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_current_330 1020
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_current_330_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_IDX_0_VAL_name 21
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_pwr_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_pwr_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_2
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_pwr_gpios_IDX_0_VAL_pin 10
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_pwr_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_pwr_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_pwr_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_pwr_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, pwr_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_pwr_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, pwr_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_pwr_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, pwr_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_pwr_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, pwr_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_pwr_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_pwr_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_no_1_8_v 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_no_1_8_v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_detect_dat3 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_detect_dat3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_current_300 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_current_300_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_current_180 1020
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_current_180_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_bus_freq 208000000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_bus_freq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_min_bus_freq 400000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_min_bus_freq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_power_delay_ms 500
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_power_delay_ms_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_mmc_hs200_1_8v 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_mmc_hs200_1_8v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_mmc_hs400_1_8v 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_mmc_hs400_1_8v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible {"nxp,imx-usdhc"}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_IDX_0 "nxp,imx-usdhc"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_USDHC
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_interrupts {46 /* 0x2e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_interrupts_IDX_0 46
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/uuid@2f50
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50
 *
 * Binding (compatible = nxp,lpc-uid):
 *   $ZEPHYR_BASE\dts\bindings\hwinfo\nxp,lpc-uid.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_PATH "/soc/peripheral@50000000/uuid@2f50"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FULL_NAME "uuid@2f50"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_ORD 61
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_EXISTS 1
#define DT_N_INST_0_nxp_lpc_uid DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50
#define DT_N_NODELABEL_uuid     DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_REG_IDX_0_VAL_ADDRESS 1342189392 /* 0x50002f50 */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_COMPAT_MATCHES_nxp_lpc_uid 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_COMPAT_MODEL_IDX_0 "lpc-uid"
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_reg {12112 /* 0x2f50 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_reg_IDX_0 12112
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_reg_IDX_1 16
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible {"nxp,lpc-uid"}
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_IDX_0 "nxp,lpc-uid"
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-uid
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_uid
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_UID
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/watchdog@e000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000
 *
 * Binding (compatible = nxp,lpc-wwdt):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\nxp,lpc-wwdt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_PATH "/soc/peripheral@50000000/watchdog@e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FULL_NAME "watchdog@e000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_CHILD_IDX 28

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_ORD 62
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_EXISTS 1
#define DT_N_ALIAS_watchdog0     DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000
#define DT_N_INST_0_nxp_lpc_wwdt DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000
#define DT_N_NODELABEL_wwdt0     DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REG_IDX_0_VAL_ADDRESS 1342234624 /* 0x5000e000 */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_MATCHES_nxp_lpc_wwdt 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_MODEL_IDX_0 "lpc-wwdt"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg {57344 /* 0xe000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_IDX_0 57344
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts {0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_clk_divider 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible {"nxp,lpc-wwdt"}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0 "nxp,lpc-wwdt"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-wwdt
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_wwdt
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_WWDT
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/watchdog@2e000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000
 *
 * Binding (compatible = nxp,lpc-wwdt):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\nxp,lpc-wwdt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_PATH "/soc/peripheral@50000000/watchdog@2e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FULL_NAME "watchdog@2e000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_CHILD_IDX 29

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_ORD 63
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_wwdt DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000
#define DT_N_NODELABEL_wwdt1     DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_REG_IDX_0_VAL_ADDRESS 1342365696 /* 0x5002e000 */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_IDX_0_VAL_irq 52
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_COMPAT_MATCHES_nxp_lpc_wwdt 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_COMPAT_MODEL_IDX_0 "lpc-wwdt"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_reg {188416 /* 0x2e000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_reg_IDX_0 188416
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_interrupts {52 /* 0x34 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_interrupts_IDX_0 52
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_clk_divider 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible {"nxp,lpc-wwdt"}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_IDX_0 "nxp,lpc-wwdt"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-wwdt
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_wwdt
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_WWDT
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FULL_NAME "pinmux_flexcomm5_spi"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_ORD 64
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_SUPPORTS_ORDS \
	65, /* /soc/peripheral@50000000/flexcomm@123000 */ \
	79, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm5_spi DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@123000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000
 *
 * Binding (compatible = nxp,lpc-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\nxp,lpc-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PATH "/soc/peripheral@50000000/flexcomm@123000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FULL_NAME "flexcomm@123000"

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_CHILD_IDX 16

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_ORD 65
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_REQUIRES_ORDS \
	5, /* /soc/peripheral@50000000 */ \
	25, /* /soc/interrupt-controller@e000e100 */ \
	26, /* /soc/peripheral@50000000/clkctl@21000 */ \
	39, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	64, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_SUPPORTS_ORDS \
	66, /* /soc/peripheral@50000000/flexcomm@123000/nrf7002@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_spi    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000
#define DT_N_NODELABEL_flexcomm5   DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000
#define DT_N_NODELABEL_arduino_spi DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_REG_IDX_0_VAL_ADDRESS 1343369216 /* 0x50123000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_IDX_0_VAL_irq 19
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_COMPAT_MATCHES_nxp_lpc_spi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_COMPAT_MODEL_IDX_0 "lpc-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible {"nxp,lpc-spi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_IDX_0 "nxp,lpc-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_SPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_reg {1191936 /* 0x123000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_reg_IDX_0 1191936
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_interrupts {19 /* 0x13 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_interrupts_IDX_0 19
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_IDX_0_VAL_name 5
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_0_VAL_channel 10
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_1_VAL_channel 11
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@123000/nrf7002@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0
 *
 * Binding (compatible = nordic,nrf700x-spi):
 *   C:/ELI/rt_super_z/nrf/dts/bindings\wifi\nordic,nrf700x-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_PATH "/soc/peripheral@50000000/flexcomm@123000/nrf7002@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_FULL_NAME "nrf7002@0"

/* Node parent (/soc/peripheral@50000000/flexcomm@123000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_ORD 66
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_REQUIRES_ORDS \
	6, /* /soc/peripheral@50000000/gpio@0 */ \
	65, /* /soc/peripheral@50000000/flexcomm@123000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_EXISTS 1
#define DT_N_INST_0_nordic_nrf700x_spi DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0
#define DT_N_NODELABEL_nrf700x         DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0

/* Bus info (controller: '/soc/peripheral@50000000/flexcomm@123000', type: '['spi']') */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_BUS_spi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_BUS DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_COMPAT_MATCHES_nordic_nrf700x_spi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_COMPAT_VENDOR_IDX_0 "Nordic Semiconductor"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_COMPAT_MODEL_IDX_0 "nrf700x-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_iovdd_ctrl_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_iovdd_ctrl_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_iovdd_ctrl_gpios_IDX_0_VAL_pin 15
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_iovdd_ctrl_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_iovdd_ctrl_gpios_IDX_0_VAL_flags 32
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_iovdd_ctrl_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_iovdd_ctrl_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, iovdd_ctrl_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_iovdd_ctrl_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, iovdd_ctrl_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_iovdd_ctrl_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, iovdd_ctrl_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_iovdd_ctrl_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, iovdd_ctrl_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_iovdd_ctrl_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_iovdd_ctrl_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_bucken_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_bucken_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_bucken_gpios_IDX_0_VAL_pin 14
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_bucken_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_bucken_gpios_IDX_0_VAL_flags 32
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_bucken_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_bucken_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, bucken_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_bucken_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, bucken_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_bucken_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, bucken_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_bucken_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, bucken_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_bucken_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_bucken_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_host_irq_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_host_irq_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_host_irq_gpios_IDX_0_VAL_pin 11
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_host_irq_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_host_irq_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_host_irq_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_host_irq_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, host_irq_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_host_irq_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, host_irq_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_host_irq_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, host_irq_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_host_irq_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, host_irq_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_host_irq_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_host_irq_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_compatible {"nordic,nrf700x-spi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_compatible_IDX_0 "nordic,nrf700x-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_compatible_IDX_0_STRING_UNQUOTED nordic,nrf700x-spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_compatible_IDX_0_STRING_TOKEN nordic_nrf700x_spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NORDIC_NRF700X_SPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_spi_max_frequency 8000000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_duplex 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_duplex_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_duplex_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_duplex_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_frame_format 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_frame_format_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_frame_format_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0_P_frame_format_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FULL_NAME "pinmux_ctimer2_pwm"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_ORD 67
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_SUPPORTS_ORDS \
	68, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_EXISTS 1
#define DT_N_NODELABEL_pinmux_ctimer2_pwm DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FULL_NAME "group0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_ORD 68
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_REQUIRES_ORDS \
	67, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux {14680068 /* 0xe00004 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_IDX_0 14680068
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FULL_NAME "group0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_ORD 69
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_REQUIRES_ORDS \
	35, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux {2097153 /* 0x200001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_IDX_0 2097153
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FULL_NAME "group1"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_ORD 70
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_REQUIRES_ORDS \
	35, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux {1048577 /* 0x100001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_IDX_0 1048577
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FULL_NAME "pinmux_flexcomm1_i2s"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_ORD 71
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_SUPPORTS_ORDS \
	72, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm1_i2s DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FULL_NAME "group0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_ORD 72
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_REQUIRES_ORDS \
	71, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux {9437185 /* 0x900001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_IDX_0 9437185
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_ENUM_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_ENUM_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FULL_NAME "pinmux_flexcomm2_i2c"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_ORD 73
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_SUPPORTS_ORDS \
	74, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm2_i2c DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FULL_NAME "group0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_ORD 74
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_REQUIRES_ORDS \
	73, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux {17825793 /* 0x1100001 */, 18874369 /* 0x1200001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_IDX_0 17825793
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_IDX_1 18874369
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_ENUM_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_ENUM_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_open_drain 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FULL_NAME "group0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_ORD 75
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_REQUIRES_ORDS \
	40, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux {24117249 /* 0x1700001 */, 23068673 /* 0x1600001 */, 22020097 /* 0x1500001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_0 24117249
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_1 23068673
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_2 22020097
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_LEN 3
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_ENUM_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_ENUM_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FULL_NAME "pinmux_flexcomm4_usart"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_ORD 76
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_SUPPORTS_ORDS \
	77, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group0 */ \
	78, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm4_usart DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FULL_NAME "group0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_ORD 77
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_REQUIRES_ORDS \
	76, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux {31457281 /* 0x1e00001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_IDX_0 31457281
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FULL_NAME "group1"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_ORD 78
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_REQUIRES_ORDS \
	76, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux {30408705 /* 0x1d00001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_IDX_0 30408705
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FULL_NAME "group0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_ORD 79
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_REQUIRES_ORDS \
	64, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux {36700161 /* 0x2300001 */, 37748737 /* 0x2400001 */, 38797313 /* 0x2500001 */, 39845889 /* 0x2600001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_0 36700161
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_1 37748737
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_2 38797313
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_3 39845889
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_LEN 4
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FULL_NAME "pinmux_flexspi"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_ORD 80
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_SUPPORTS_ORDS \
	81, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group0 */ \
	82, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexspi DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FULL_NAME "group0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_ORD 81
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_REQUIRES_ORDS \
	80, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux {45088774 /* 0x2b00006 */, 46137350 /* 0x2c00006 */, 47185926 /* 0x2d00006 */, 48234502 /* 0x2e00006 */, 63963141 /* 0x3d00005 */, 84934662 /* 0x5100006 */, 85983238 /* 0x5200006 */, 87031814 /* 0x5300006 */, 90177542 /* 0x5600006 */, 91226118 /* 0x5700006 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_0 45088774
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_1 46137350
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_2 47185926
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_3 48234502
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_4 63963141
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_5 84934662
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_6 85983238
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_7 87031814
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_8 90177542
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_9 91226118
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_9_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 3) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 4) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 5) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 6) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 7) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 8) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 9)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 9)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 9, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 9, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_LEN 10
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_ENUM_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_ENUM_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FULL_NAME "group1"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_ORD 82
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_REQUIRES_ORDS \
	80, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux {79691776 /* 0x4c00000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_IDX_0 79691776
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FULL_NAME "pinmux_i3c"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_ORD 83
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_SUPPORTS_ORDS \
	84, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group0 */ \
	85, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_EXISTS 1
#define DT_N_NODELABEL_pinmux_i3c DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FULL_NAME "group0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_ORD 84
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_REQUIRES_ORDS \
	83, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux {97517569 /* 0x5d00001 */, 98566145 /* 0x5e00001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_IDX_0 97517569
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_IDX_1 98566145
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate "slow"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_IDX_0 "slow"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_ENUM_VAL_slow_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_ENUM_TOKEN slow
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_ENUM_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_ENUM_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_ENUM_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FULL_NAME "group1"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_ORD 85
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_REQUIRES_ORDS \
	83, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux {99614721 /* 0x5f00001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_IDX_0 99614721
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FULL_NAME "pinmux_lpadc0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_ORD 86
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_SUPPORTS_ORDS \
	87, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_EXISTS 1
#define DT_N_NODELABEL_pinmux_lpadc0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FULL_NAME "group0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_ORD 87
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_REQUIRES_ORDS \
	86, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux {5242880 /* 0x500000 */, 6291456 /* 0x600000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_0 5242880
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_1 6291456
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_nxp_analog_mode 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FULL_NAME "pinmux_pmic_i2c"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_ORD 88
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_SUPPORTS_ORDS \
	89, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_EXISTS 1
#define DT_N_NODELABEL_pinmux_pmic_i2c DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FULL_NAME "group0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_ORD 89
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_REQUIRES_ORDS \
	88, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux {268435456 /* 0x10000000 */, 269484032 /* 0x10100000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_IDX_0 268435456
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_IDX_1 269484032
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_open_drain 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FULL_NAME "pinmux_sctimer"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_ORD 90
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_SUPPORTS_ORDS \
	91, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_EXISTS 1
#define DT_N_NODELABEL_pinmux_sctimer DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FULL_NAME "group0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_ORD 91
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_REQUIRES_ORDS \
	90, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux {28311555 /* 0x1b00003 */, 14680067 /* 0xe00003 */, 27262979 /* 0x1a00003 */, 32505859 /* 0x1f00003 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_0 28311555
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_1 14680067
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_2 27262979
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_3 32505859
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_LEN 4
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FULL_NAME "pinmux_usdhc"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_ORD 92
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_REQUIRES_ORDS \
	34, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_SUPPORTS_ORDS \
	93, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group0 */ \
	94, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group1 */ \
	95, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_EXISTS 1
#define DT_N_NODELABEL_pinmux_usdhc DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FULL_NAME "group0"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_ORD 93
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_REQUIRES_ORDS \
	92, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux {66060289 /* 0x3f00001 */, 67108865 /* 0x4000001 */, 68157441 /* 0x4100001 */, 69206017 /* 0x4200001 */, 70254593 /* 0x4300001 */, 76546048 /* 0x4900000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_0 66060289
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_1 67108865
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_2 68157441
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_3 69206017
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_4 70254593
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_5 76546048
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 3) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 4) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 5)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 5)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 5, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 5, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_LEN 6
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FULL_NAME "group1"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_ORD 94
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_REQUIRES_ORDS \
	92, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux {65011713 /* 0x3e00001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_IDX_0 65011713
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FULL_NAME "group2"

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_ORD 95
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_REQUIRES_ORDS \
	92, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux {77594624 /* 0x4a00000 */, 71303168 /* 0x4400000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_IDX_0 77594624
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_IDX_1 71303168
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_ENUM_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_ENUM_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/spi@134000
 *
 * Node identifier: DT_N_S_soc_S_spi_134000
 *
 * Binding (compatible = nxp,imx-flexspi):
 *   $ZEPHYR_BASE\dts\bindings\spi\nxp,imx-flexspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_134000_PATH "/soc/spi@134000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_134000_FULL_NAME "spi@134000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_134000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_134000_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_134000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0)
#define DT_N_S_soc_S_spi_134000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0)
#define DT_N_S_soc_S_spi_134000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0)
#define DT_N_S_soc_S_spi_134000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0)
#define DT_N_S_soc_S_spi_134000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_134000_ORD 96
#define DT_N_S_soc_S_spi_134000_ORD_STR_SORTABLE 00096

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_134000_REQUIRES_ORDS \
	4, /* /soc */ \
	25, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_134000_SUPPORTS_ORDS \
	97, /* /soc/spi@134000/is25wp064@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_134000_EXISTS 1
#define DT_N_INST_0_nxp_imx_flexspi DT_N_S_soc_S_spi_134000
#define DT_N_NODELABEL_flexspi      DT_N_S_soc_S_spi_134000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_134000_REG_NUM 2
#define DT_N_S_soc_S_spi_134000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_REG_IDX_0_VAL_ADDRESS 1343438848 /* 0x50134000 */
#define DT_N_S_soc_S_spi_134000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_spi_134000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_134000_REG_IDX_1_VAL_ADDRESS 402653184 /* 0x18000000 */
#define DT_N_S_soc_S_spi_134000_REG_IDX_1_VAL_SIZE 134217728 /* 0x8000000 */
#define DT_N_S_soc_S_spi_134000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_134000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_134000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_134000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_IRQ_IDX_0_VAL_irq 42
#define DT_N_S_soc_S_spi_134000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_134000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_134000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_134000_COMPAT_MATCHES_nxp_imx_flexspi 1
#define DT_N_S_soc_S_spi_134000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_spi_134000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_COMPAT_MODEL_IDX_0 "imx-flexspi"
#define DT_N_S_soc_S_spi_134000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_134000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_134000_P_reg {1343438848 /* 0x50134000 */, 4096 /* 0x1000 */, 402653184 /* 0x18000000 */, 134217728 /* 0x8000000 */}
#define DT_N_S_soc_S_spi_134000_P_reg_IDX_0 1343438848
#define DT_N_S_soc_S_spi_134000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_spi_134000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_reg_IDX_2 402653184
#define DT_N_S_soc_S_spi_134000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_reg_IDX_3 134217728
#define DT_N_S_soc_S_spi_134000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_interrupts {42 /* 0x2a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_134000_P_interrupts_IDX_0 42
#define DT_N_S_soc_S_spi_134000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_134000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_ahb_bufferable 0
#define DT_N_S_soc_S_spi_134000_P_ahb_bufferable_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_ahb_cacheable 0
#define DT_N_S_soc_S_spi_134000_P_ahb_cacheable_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_ahb_prefetch 1
#define DT_N_S_soc_S_spi_134000_P_ahb_prefetch_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_ahb_read_addr_opt 1
#define DT_N_S_soc_S_spi_134000_P_ahb_read_addr_opt_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_combination_mode 0
#define DT_N_S_soc_S_spi_134000_P_combination_mode_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_sck_differential_clock 0
#define DT_N_S_soc_S_spi_134000_P_sck_differential_clock_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_rx_clock_source 1
#define DT_N_S_soc_S_spi_134000_P_rx_clock_source_ENUM_IDX 1
#define DT_N_S_soc_S_spi_134000_P_rx_clock_source_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_rx_clock_source_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_status "okay"
#define DT_N_S_soc_S_spi_134000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_134000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_134000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_134000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_134000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_spi_134000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_spi_134000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_134000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_134000, status, 0)
#define DT_N_S_soc_S_spi_134000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000, status, 0)
#define DT_N_S_soc_S_spi_134000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_P_status_LEN 1
#define DT_N_S_soc_S_spi_134000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_compatible {"nxp,imx-flexspi"}
#define DT_N_S_soc_S_spi_134000_P_compatible_IDX_0 "nxp,imx-flexspi"
#define DT_N_S_soc_S_spi_134000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-flexspi
#define DT_N_S_soc_S_spi_134000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_flexspi
#define DT_N_S_soc_S_spi_134000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_FLEXSPI
#define DT_N_S_soc_S_spi_134000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_134000, compatible, 0)
#define DT_N_S_soc_S_spi_134000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000, compatible, 0)
#define DT_N_S_soc_S_spi_134000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_134000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_134000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_134000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_134000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@134000/is25wp064@0
 *
 * Node identifier: DT_N_S_soc_S_spi_134000_S_is25wp064_0
 *
 * Binding (compatible = nxp,imx-flexspi-nor):
 *   $ZEPHYR_BASE\dts\bindings\mtd\nxp,imx-flexspi-nor.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_PATH "/soc/spi@134000/is25wp064@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_FULL_NAME "is25wp064@0"

/* Node parent (/soc/spi@134000) identifier: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_PARENT DT_N_S_soc_S_spi_134000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_ORD 97
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_ORD_STR_SORTABLE 00097

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_REQUIRES_ORDS \
	96, /* /soc/spi@134000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_SUPPORTS_ORDS \
	98, /* /soc/spi@134000/is25wp064@0/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_EXISTS 1
#define DT_N_INST_0_nxp_imx_flexspi_nor DT_N_S_soc_S_spi_134000_S_is25wp064_0
#define DT_N_NODELABEL_is25wp064        DT_N_S_soc_S_spi_134000_S_is25wp064_0

/* Bus info (controller: '/soc/spi@134000', type: '['spi']') */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_BUS_spi 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_BUS DT_N_S_soc_S_spi_134000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_REG_NUM 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_RANGES_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_IRQ_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_COMPAT_MATCHES_nxp_imx_flexspi_nor 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_COMPAT_MODEL_IDX_0 "imx-flexspi-nor"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_cs_interval_unit 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_cs_interval_unit_ENUM_IDX 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_cs_interval_unit_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_cs_interval_unit_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_cs_interval 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_cs_interval_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_cs_setup_time 3
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_cs_setup_time_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_cs_hold_time 3
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_cs_hold_time_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_data_valid_time 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_data_valid_time_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_column_space 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_column_space_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_word_addressable 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_word_addressable_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_ahb_write_wait_unit 2
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_ahb_write_wait_unit_ENUM_IDX 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_ahb_write_wait_unit_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_ahb_write_wait_unit_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_ahb_write_wait_interval 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_ahb_write_wait_interval_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_spi_max_frequency 133000000
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_duplex 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_duplex_ENUM_IDX 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_duplex_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_duplex_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_frame_format 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_frame_format_ENUM_IDX 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_frame_format_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_frame_format_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status "okay"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, status, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, status, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_LEN 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_compatible {"nxp,imx-flexspi-nor"}
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_compatible_IDX_0 "nxp,imx-flexspi-nor"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-flexspi-nor
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_compatible_IDX_0_STRING_TOKEN nxp_imx_flexspi_nor
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_FLEXSPI_NOR
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, compatible, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, compatible, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_label "IS25WP064"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_label_STRING_UNQUOTED IS25WP064
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_label_STRING_TOKEN IS25WP064
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_label_STRING_UPPER_TOKEN IS25WP064
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_label_IDX_0 "IS25WP064"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, label, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, label, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_label_LEN 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_wakeup_source 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_jedec_id {157 /* 0x9d */, 112 /* 0x70 */, 23 /* 0x17 */}
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_jedec_id_IDX_0 157
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_jedec_id_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_jedec_id_IDX_1 112
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_jedec_id_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_jedec_id_IDX_2 23
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_jedec_id_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_jedec_id_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, jedec_id, 0) \
	fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, jedec_id, 1) \
	fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, jedec_id, 2)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_jedec_id_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, jedec_id, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, jedec_id, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, jedec_id, 2)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_jedec_id_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, jedec_id, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, jedec_id, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, jedec_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_jedec_id_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, jedec_id, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, jedec_id, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, jedec_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_jedec_id_LEN 3
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_jedec_id_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_size 8388608
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_size_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_erase_block_size 4096
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_write_block_size 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_P_write_block_size_EXISTS 1

/*
 * Devicetree node: /soc/spi@134000/is25wp064@0/partitions
 *
 * Node identifier: DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE\dts\bindings\mtd\fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_PATH "/soc/spi@134000/is25wp064@0/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_FULL_NAME "partitions"

/* Node parent (/soc/spi@134000/is25wp064@0) identifier: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_PARENT DT_N_S_soc_S_spi_134000_S_is25wp064_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_ORD 98
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_ORD_STR_SORTABLE 00098

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_REQUIRES_ORDS \
	97, /* /soc/spi@134000/is25wp064@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_SUPPORTS_ORDS \
	99, /* /soc/spi@134000/is25wp064@0/partitions/partition@0 */ \
	100, /* /soc/spi@134000/is25wp064@0/partitions/partition@10000 */ \
	101, /* /soc/spi@134000/is25wp064@0/partitions/partition@310000 */ \
	102, /* /soc/spi@134000/is25wp064@0/partitions/partition@610000 */ \
	103, /* /soc/spi@134000/is25wp064@0/partitions/partition@630000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/spi@134000/is25wp064@0/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_PATH "/soc/spi@134000/is25wp064@0/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_FULL_NAME "partition@0"

/* Node parent (/soc/spi@134000/is25wp064@0/partitions) identifier: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_ORD 99
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_ORD_STR_SORTABLE 00099

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_REQUIRES_ORDS \
	98, /* /soc/spi@134000/is25wp064@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_label "mcuboot"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_label_STRING_UNQUOTED mcuboot
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_label_STRING_TOKEN mcuboot
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN MCUBOOT
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_label_IDX_0 "mcuboot"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_reg_IDX_1 65536
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/spi@134000/is25wp064@0/partitions/partition@10000
 *
 * Node identifier: DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_PATH "/soc/spi@134000/is25wp064@0/partitions/partition@10000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_FULL_NAME "partition@10000"

/* Node parent (/soc/spi@134000/is25wp064@0/partitions) identifier: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_PARENT DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_ORD 100
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_ORD_STR_SORTABLE 00100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_REQUIRES_ORDS \
	98, /* /soc/spi@134000/is25wp064@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_EXISTS 1
#define DT_N_NODELABEL_slot0_partition DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_REG_NUM 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_REG_IDX_0_VAL_ADDRESS 65536 /* 0x10000 */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_REG_IDX_0_VAL_SIZE 3145728 /* 0x300000 */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_IRQ_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_label "image-0"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_label_STRING_UNQUOTED image-0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_label_STRING_TOKEN image_0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_label_STRING_UPPER_TOKEN IMAGE_0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_label_IDX_0 "image-0"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000, label, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000, label, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_label_LEN 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_read_only 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_reg {65536 /* 0x10000 */, 3145728 /* 0x300000 */}
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_reg_IDX_0 65536
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_reg_IDX_1 3145728
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/spi@134000/is25wp064@0/partitions/partition@310000
 *
 * Node identifier: DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_PATH "/soc/spi@134000/is25wp064@0/partitions/partition@310000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_FULL_NAME "partition@310000"

/* Node parent (/soc/spi@134000/is25wp064@0/partitions) identifier: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_PARENT DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_ORD 101
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_ORD_STR_SORTABLE 00101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_REQUIRES_ORDS \
	98, /* /soc/spi@134000/is25wp064@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_EXISTS 1
#define DT_N_NODELABEL_slot1_partition DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_REG_NUM 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_REG_IDX_0_VAL_ADDRESS 3211264 /* 0x310000 */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_REG_IDX_0_VAL_SIZE 3145728 /* 0x300000 */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_IRQ_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_label "image-1"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_label_STRING_UNQUOTED image-1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_label_STRING_TOKEN image_1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_label_STRING_UPPER_TOKEN IMAGE_1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_label_IDX_0 "image-1"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000, label, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000, label, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_label_LEN 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_read_only 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_reg {3211264 /* 0x310000 */, 3145728 /* 0x300000 */}
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_reg_IDX_0 3211264
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_reg_IDX_1 3145728
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/spi@134000/is25wp064@0/partitions/partition@610000
 *
 * Node identifier: DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_PATH "/soc/spi@134000/is25wp064@0/partitions/partition@610000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_FULL_NAME "partition@610000"

/* Node parent (/soc/spi@134000/is25wp064@0/partitions) identifier: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_PARENT DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_ORD 102
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_ORD_STR_SORTABLE 00102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_REQUIRES_ORDS \
	98, /* /soc/spi@134000/is25wp064@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_EXISTS 1
#define DT_N_NODELABEL_scratch_partition DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_REG_NUM 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_REG_IDX_0_VAL_ADDRESS 6356992 /* 0x610000 */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_IRQ_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_label "image-scratch"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_label_STRING_UNQUOTED image-scratch
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_label_STRING_TOKEN image_scratch
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_label_STRING_UPPER_TOKEN IMAGE_SCRATCH
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_label_IDX_0 "image-scratch"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000, label, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000, label, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_label_LEN 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_read_only 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_reg {6356992 /* 0x610000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_reg_IDX_0 6356992
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/spi@134000/is25wp064@0/partitions/partition@630000
 *
 * Node identifier: DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_PATH "/soc/spi@134000/is25wp064@0/partitions/partition@630000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_FULL_NAME "partition@630000"

/* Node parent (/soc/spi@134000/is25wp064@0/partitions) identifier: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_PARENT DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_ORD 103
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_ORD_STR_SORTABLE 00103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_REQUIRES_ORDS \
	98, /* /soc/spi@134000/is25wp064@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_REG_NUM 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_REG_IDX_0_VAL_ADDRESS 6488064 /* 0x630000 */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_REG_IDX_0_VAL_SIZE 1900544 /* 0x1d0000 */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_IRQ_NUM 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_PARTITION_ID 4

/* Generic property macros: */
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_label "storage"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_label_STRING_UNQUOTED storage
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_label_IDX_0 "storage"
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000, label, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000, label, 0)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_label_LEN 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_read_only 0
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_reg {6488064 /* 0x630000 */, 1900544 /* 0x1d0000 */}
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_reg_IDX_0 6488064
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_reg_IDX_1 1900544
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/sram@30018000
 *
 * Node identifier: DT_N_S_soc_S_sram_30018000
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30018000_PATH "/soc/sram@30018000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30018000_FULL_NAME "sram@30018000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sram_30018000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30018000_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30018000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000)
#define DT_N_S_soc_S_sram_30018000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000)
#define DT_N_S_soc_S_sram_30018000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30018000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30018000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000)
#define DT_N_S_soc_S_sram_30018000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000)
#define DT_N_S_soc_S_sram_30018000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30018000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30018000_ORD 104
#define DT_N_S_soc_S_sram_30018000_ORD_STR_SORTABLE 00104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30018000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30018000_SUPPORTS_ORDS \
	105, /* /soc/sram@30018000/memory@20180000 */ \
	106, /* /soc/sram@30018000/memory@40140000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30018000_EXISTS 1
#define DT_N_NODELABEL_sram DT_N_S_soc_S_sram_30018000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30018000_REG_NUM 0
#define DT_N_S_soc_S_sram_30018000_RANGES_NUM 1
#define DT_N_S_soc_S_sram_30018000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 538443776 /* 0x20180000 */
#define DT_N_S_soc_S_sram_30018000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 806879232 /* 0x30180000 */
#define DT_N_S_soc_S_sram_30018000_RANGES_IDX_0_VAL_LENGTH 3145728 /* 0x300000 */
#define DT_N_S_soc_S_sram_30018000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_sram_30018000, 0)
#define DT_N_S_soc_S_sram_30018000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30018000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30018000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30018000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/sram@30018000/memory@20180000
 *
 * Node identifier: DT_N_S_soc_S_sram_30018000_S_memory_20180000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_PATH "/soc/sram@30018000/memory@20180000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_FULL_NAME "memory@20180000"

/* Node parent (/soc/sram@30018000) identifier: */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_PARENT DT_N_S_soc_S_sram_30018000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_ORD 105
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_ORD_STR_SORTABLE 00105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_REQUIRES_ORDS \
	104, /* /soc/sram@30018000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_soc_S_sram_30018000_S_memory_20180000
#define DT_N_NODELABEL_sram0  DT_N_S_soc_S_sram_30018000_S_memory_20180000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_REG_NUM 1
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_REG_IDX_0_VAL_ADDRESS 806879232 /* 0x30180000 */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_REG_IDX_0_VAL_SIZE 3145728 /* 0x300000 */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_reg {538443776 /* 0x20180000 */, 3145728 /* 0x300000 */}
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_reg_IDX_0 538443776
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_reg_IDX_1 3145728
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000, compatible, 0)
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000, compatible, 0)
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_compatible_LEN 1
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30018000_S_memory_20180000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@30018000/memory@40140000
 *
 * Node identifier: DT_N_S_soc_S_sram_30018000_S_memory_40140000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_PATH "/soc/sram@30018000/memory@40140000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_FULL_NAME "memory@40140000"

/* Node parent (/soc/sram@30018000) identifier: */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_PARENT DT_N_S_soc_S_sram_30018000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_ORD 106
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_ORD_STR_SORTABLE 00106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_REQUIRES_ORDS \
	104, /* /soc/sram@30018000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_soc_S_sram_30018000_S_memory_40140000
#define DT_N_INST_1_mmio_sram            DT_N_S_soc_S_sram_30018000_S_memory_40140000
#define DT_N_NODELABEL_sram1             DT_N_S_soc_S_sram_30018000_S_memory_40140000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_REG_NUM 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_REG_IDX_0_VAL_ADDRESS 1075052544 /* 0x40140000 */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_region "SRAM1"
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_region_STRING_UNQUOTED SRAM1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_region_STRING_TOKEN SRAM1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAM1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_region_IDX_0 "SRAM1"
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, compatible, 0) \
	fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, compatible, 1)
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, compatible, 1)
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_LEN 2
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_reg {1075052544 /* 0x40140000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_reg_IDX_0 1075052544
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr "RAM"
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_STRING_UNQUOTED RAM
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_STRING_TOKEN RAM
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_STRING_UPPER_TOKEN RAM
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_IDX_0 "RAM"
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_ENUM_IDX 0
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_ENUM_VAL_RAM_EXISTS 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_ENUM_TOKEN RAM
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_ENUM_UPPER_TOKEN RAM
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, zephyr_memory_attr, 0)
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, zephyr_memory_attr, 0)
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, zephyr_memory_attr, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, zephyr_memory_attr, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_LEN 1
#define DT_N_S_soc_S_sram_30018000_S_memory_40140000_P_zephyr_memory_attr_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_peripheral_50000000_S_random_138000
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_spi_134000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_spi_134000_S_is25wp064_0
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_code_partition          DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000
#define DT_CHOSEN_zephyr_code_partition_EXISTS   1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_soc_S_sram_30018000_S_memory_20180000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_soc) fn(DT_N_S_soc_S_sram_30018000) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000) fn(DT_N_S_soc_S_spi_134000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3) fn(DT_N_S_arduino_connector) fn(DT_N_S_power_states) fn(DT_N_S_nrf7002_coex)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_soc) fn(DT_N_S_soc_S_sram_30018000) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000) fn(DT_N_S_soc_S_spi_134000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3) fn(DT_N_S_arduino_connector) fn(DT_N_S_power_states) fn(DT_N_S_nrf7002_coex)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30018000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__) fn(DT_N_S_arduino_connector, __VA_ARGS__) fn(DT_N_S_power_states, __VA_ARGS__) fn(DT_N_S_nrf7002_coex, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30018000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__) fn(DT_N_S_arduino_connector, __VA_ARGS__) fn(DT_N_S_power_states, __VA_ARGS__) fn(DT_N_S_nrf7002_coex, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_0 DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_10000
#define DT_COMPAT_fixed_partitions_LABEL_image_0_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_1 DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_310000
#define DT_COMPAT_fixed_partitions_LABEL_image_1_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_scratch DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_610000
#define DT_COMPAT_fixed_partitions_LABEL_image_scratch_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions_S_partition_630000
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_nxp_mimxrt685 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_syscon 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_iocon 1
#define DT_COMPAT_HAS_OKAY_nxp_rt_iocon_pinctrl 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_uid 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_gpio 1
#define DT_COMPAT_HAS_OKAY_nxp_pint 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_usart 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_i2s 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_spi 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf700x_spi 1
#define DT_COMPAT_HAS_OKAY_nxp_mcux_usbd 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_dma 1
#define DT_COMPAT_HAS_OKAY_nxp_os_timer 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_trng 1
#define DT_COMPAT_HAS_OKAY_nxp_sctimer_pwm 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_wwdt 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_usdhc 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_lpadc 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_ctimer 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_flexspi 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_flexspi_nor 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_arm_v8m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m33f 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_mpu 1
#define DT_COMPAT_HAS_OKAY_zephyr_power_state 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_arduino_header_r3 1
#define DT_COMPAT_HAS_OKAY_nordic_nrf700x_coex 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_nxp_mimxrt685_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 2
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_syscon_NUM_OKAY 2
#define DT_N_INST_nxp_lpc_iocon_NUM_OKAY 1
#define DT_N_INST_nxp_rt_iocon_pinctrl_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_uid_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_gpio_NUM_OKAY 6
#define DT_N_INST_nxp_pint_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_usart_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_i2s_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_spi_NUM_OKAY 1
#define DT_N_INST_nordic_nrf700x_spi_NUM_OKAY 1
#define DT_N_INST_nxp_mcux_usbd_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_dma_NUM_OKAY 1
#define DT_N_INST_nxp_os_timer_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_trng_NUM_OKAY 1
#define DT_N_INST_nxp_sctimer_pwm_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_wwdt_NUM_OKAY 1
#define DT_N_INST_nxp_imx_usdhc_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_lpadc_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_ctimer_NUM_OKAY 5
#define DT_N_INST_nxp_imx_flexspi_NUM_OKAY 1
#define DT_N_INST_nxp_imx_flexspi_nor_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_arm_v8m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m33f_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_mpu_NUM_OKAY 1
#define DT_N_INST_zephyr_power_state_NUM_OKAY 2
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_arduino_header_r3_NUM_OKAY 1
#define DT_N_INST_nordic_nrf700x_coex_NUM_OKAY 1
#define DT_FOREACH_OKAY_nxp_mimxrt685(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nxp_mimxrt685(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mimxrt685(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mimxrt685(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_20180000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_soc_S_sram_30018000_S_memory_40140000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_syscon(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_syscon(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_syscon(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_syscon(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_iocon(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_iocon(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_iocon(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_iocon(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_rt_iocon_pinctrl(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl)
#define DT_FOREACH_OKAY_VARGS_nxp_rt_iocon_pinctrl(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_rt_iocon_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_rt_iocon_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_uid(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_uid(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_uid(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_uid(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_gpio(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_gpio(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_7, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_gpio(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_pint(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000)
#define DT_FOREACH_OKAY_VARGS_nxp_pint(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_pint(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_pint(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_usart(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_usart(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_usart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_usart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_i2s(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_i2s(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_i2s(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_i2s(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_spi(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_spi(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf700x_spi(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf700x_spi(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_S_nrf7002_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf700x_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf700x_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mcux_usbd(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000)
#define DT_FOREACH_OKAY_VARGS_nxp_mcux_usbd(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mcux_usbd(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mcux_usbd(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_dma(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_dma(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_dma(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_dma(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_os_timer(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000)
#define DT_FOREACH_OKAY_VARGS_nxp_os_timer(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_os_timer(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_os_timer(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_trng(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_trng(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_trng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_trng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_sctimer_pwm(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000)
#define DT_FOREACH_OKAY_VARGS_nxp_sctimer_pwm(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_sctimer_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_sctimer_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_wwdt(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_wwdt(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_wwdt(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_wwdt(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_usdhc(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_usdhc(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_usdhc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_usdhc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_lpadc(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_lpadc(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpadc_13a0000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_lpadc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_lpadc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_ctimer(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_ctimer(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_ctimer(fn) fn(0) fn(1) fn(2) fn(3) fn(4)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_ctimer(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_flexspi(fn) fn(DT_N_S_soc_S_spi_134000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_flexspi(fn, ...) fn(DT_N_S_soc_S_spi_134000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_flexspi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_flexspi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_flexspi_nor(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_flexspi_nor(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_flexspi_nor(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_flexspi_nor(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_spi_134000_S_is25wp064_0_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v8m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v8m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v8m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v8m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m33f(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m33f(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m33f(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m33f(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_power_state(fn) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_FOREACH_OKAY_VARGS_zephyr_power_state(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_power_state(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_power_state(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_gpio_keys)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arduino_header_r3(fn) fn(DT_N_S_arduino_connector)
#define DT_FOREACH_OKAY_VARGS_arduino_header_r3(fn, ...) fn(DT_N_S_arduino_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arduino_header_r3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arduino_header_r3(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nordic_nrf700x_coex(fn) fn(DT_N_S_nrf7002_coex)
#define DT_FOREACH_OKAY_VARGS_nordic_nrf700x_coex(fn, ...) fn(DT_N_S_nrf7002_coex, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nordic_nrf700x_coex(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nordic_nrf700x_coex(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_nordic_nrf700x_spi_BUS_spi 1
#define DT_COMPAT_nxp_imx_flexspi_nor_BUS_spi 1
