v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
# Main Input and Output Pins matching bit_reg.sym
# comp_out bit_out en rst_n clk
N -950 -200 -850 -200 {lab=comp_out}
N -950 -60 -850 -60 {lab=en}
N -950 80 -850 80 {lab=clk}
N -950 220 -850 220 {lab=rst_n}
N 1150 -60 1300 -60 {lab=bit_out}

C {ipin.sym} -950 -200 0 0 {name=p_co lab=comp_out}
C {lab_wire.sym} -850 -200 0 0 {name=l_co lab=comp_out}

C {ipin.sym} -950 -60 0 0 {name=p_en lab=en}
C {lab_wire.sym} -850 -60 0 0 {name=l_en lab=en}

C {ipin.sym} -950 80 0 0 {name=p_clk lab=clk}
C {lab_wire.sym} -850 80 0 0 {name=l_clk lab=clk}

C {ipin.sym} -950 220 0 0 {name=p_rst lab=rst_n}
C {lab_wire.sym} -850 220 0 0 {name=l_rst lab=rst_n}

C {opin.sym} 1300 -60 0 0 {name=p_bo lab=bit_out}
C {lab_wire.sym} 1150 -60 2 0 {name=l_bo lab=bit_out}

# ==============================================================================
# 1. SET GENERATION PATH: set = AND(comp_out, en)
# ==============================================================================
# NAND2: comp_out, en -> set_n
C {sar_adc/blocks/async_sar/async_nand2.sym} -450 -130 0 0 {name=x_nand_set}
C {lab_wire.sym} -600 -150 0 0 {name=l_ns_a lab=comp_out}
C {lab_wire.sym} -600 -130 0 0 {name=l_ns_b lab=en}
C {lab_wire.sym} -300 -150 2 0 {name=l_ns_vdd lab=VDD}
C {lab_wire.sym} -300 -130 2 0 {name=l_ns_out lab=set_n}
C {lab_wire.sym} -300 -110 2 0 {name=l_ns_vss lab=VSS}

# Inverter: set_n -> set
C {sar_adc/blocks/async_sar/async_inverter.sym} 0 -130 0 0 {name=x_inv_set}
C {lab_wire.sym} -150 -130 0 0 {name=l_is_in lab=set_n}
C {lab_wire.sym} 150 -130 2 0 {name=l_is_out lab=set}

# ==============================================================================
# 2. RESET GENERATION PATH: rst = NOT(rst_n)
# ==============================================================================
C {sar_adc/blocks/async_sar/async_inverter.sym} -450 220 0 0 {name=x_inv_rst}
C {lab_wire.sym} -600 220 0 0 {name=l_ir_in lab=rst_n}
C {lab_wire.sym} -300 220 2 0 {name=l_ir_out lab=rst}

# ==============================================================================
# 3. NOR-BASED SR-LATCH
# ==============================================================================
# NOR1: bit_out = NOR(rst, bit_out_bar)
C {sar_adc/blocks/async_sar/async_nor2.sym} 650 -60 0 0 {name=x_nor_q}
C {lab_wire.sym} 500 -80 0 0 {name=l_nq_a lab=rst}
C {lab_wire.sym} 500 -40 0 0 {name=l_nq_b lab=bit_out_bar}
C {lab_wire.sym} 800 -60 2 0 {name=l_nq_out lab=bit_out}

# NOR2: bit_out_bar = NOR(set, bit_out)
C {sar_adc/blocks/async_sar/async_nor2.sym} 650 160 0 0 {name=x_nor_qb}
C {lab_wire.sym} 500 140 0 0 {name=l_nqb_a lab=set}
C {lab_wire.sym} 500 180 0 0 {name=l_nqb_b lab=bit_out}
C {lab_wire.sym} 800 160 2 0 {name=l_nqb_out lab=bit_out_bar}

# Power Rail Ties to prevent open nets
N -600 -340 0 -340 {lab=VDD}
N -600 380 0 380 {lab=VSS}
C {lab_wire.sym} -600 -340 0 0 {name=l_vdd_rail1 lab=VDD}
C {lab_wire.sym} 0 -340 2 0 {name=l_vdd_rail2 lab=VDD}
C {lab_wire.sym} -600 380 0 0 {name=l_vss_rail1 lab=VSS}
C {lab_wire.sym} 0 380 2 0 {name=l_vss_rail2 lab=VSS}

C {title.sym} 200 450 0 0 {name=l_title author="Berkah Saluyu"}
