Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Feb 27 11:37:55 2021
| Host         : wilson-VirtualBox running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file W2812b_design_1_wrapper_timing_summary_routed.rpt -pb W2812b_design_1_wrapper_timing_summary_routed.pb -rpx W2812b_design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : W2812b_design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.677        0.000                      0                13386        0.029        0.000                      0                13386        3.651        0.000                       0                  3193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.902}        9.803           102.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.677        0.000                      0                13374        0.029        0.000                      0                13374        3.651        0.000                       0                  3193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.335        0.000                      0                   12        1.544        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__2/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 1.450ns (19.789%)  route 5.877ns (80.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.679 - 9.803 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.737     3.031    W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=58, routed)          5.877    10.358    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__2/D
    SLICE_X30Y110        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.697    12.679    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__2/WCLK
    SLICE_X30Y110        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__2/DP/CLK
                         clock pessimism              0.129    12.808    
                         clock uncertainty           -0.151    12.657    
    SLICE_X30Y110        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    12.035    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__2/DP
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 1.450ns (20.138%)  route 5.750ns (79.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.672 - 9.803 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.737     3.031    W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=58, routed)          5.750    10.231    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/D
    SLICE_X26Y113        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.690    12.672    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/WCLK
    SLICE_X26Y113        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/DP.HIGH/CLK
                         clock pessimism              0.129    12.801    
                         clock uncertainty           -0.151    12.650    
    SLICE_X26Y113        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    11.925    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/DP.HIGH
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__3/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 1.450ns (20.326%)  route 5.684ns (79.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.677 - 9.803 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.737     3.031    W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=58, routed)          5.684    10.164    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__3/D
    SLICE_X30Y112        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__3/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.695    12.677    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__3/WCLK
    SLICE_X30Y112        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__3/DP/CLK
                         clock pessimism              0.129    12.806    
                         clock uncertainty           -0.151    12.655    
    SLICE_X30Y112        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    12.033    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__3/DP
  -------------------------------------------------------------------
                         required time                         12.033    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__2/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 1.450ns (19.789%)  route 5.877ns (80.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.679 - 9.803 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.737     3.031    W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=58, routed)          5.877    10.358    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__2/D
    SLICE_X30Y110        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.697    12.679    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__2/WCLK
    SLICE_X30Y110        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__2/SP/CLK
                         clock pessimism              0.129    12.808    
                         clock uncertainty           -0.151    12.657    
    SLICE_X30Y110        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    12.322    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__2/SP
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 1.450ns (20.138%)  route 5.750ns (79.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.672 - 9.803 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.737     3.031    W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=58, routed)          5.750    10.231    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/D
    SLICE_X26Y113        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.690    12.672    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/WCLK
    SLICE_X26Y113        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/SP.HIGH/CLK
                         clock pessimism              0.129    12.801    
                         clock uncertainty           -0.151    12.650    
    SLICE_X26Y113        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    12.212    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/SP.HIGH
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 1.450ns (20.138%)  route 5.750ns (79.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.672 - 9.803 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.737     3.031    W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=58, routed)          5.750    10.231    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/D
    SLICE_X26Y113        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.690    12.672    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/WCLK
    SLICE_X26Y113        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/DP.LOW/CLK
                         clock pessimism              0.129    12.801    
                         clock uncertainty           -0.151    12.650    
    SLICE_X26Y113        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437    12.213    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/DP.LOW
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__3/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 1.450ns (20.326%)  route 5.684ns (79.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.677 - 9.803 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.737     3.031    W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=58, routed)          5.684    10.164    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__3/D
    SLICE_X30Y112        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.695    12.677    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__3/WCLK
    SLICE_X30Y112        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__3/SP/CLK
                         clock pessimism              0.129    12.806    
                         clock uncertainty           -0.151    12.655    
    SLICE_X30Y112        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    12.320    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__3/SP
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_4_4/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 1.450ns (21.607%)  route 5.261ns (78.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.676 - 9.803 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.737     3.031    W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=58, routed)          5.261     9.742    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_4_4/D
    SLICE_X30Y113        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_4_4/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.694    12.676    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_4_4/WCLK
    SLICE_X30Y113        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_4_4/DP.HIGH/CLK
                         clock pessimism              0.129    12.805    
                         clock uncertainty           -0.151    12.654    
    SLICE_X30Y113        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    11.929    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_4_4/DP.HIGH
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 1.450ns (20.138%)  route 5.750ns (79.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.672 - 9.803 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.737     3.031    W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=58, routed)          5.750    10.231    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/D
    SLICE_X26Y113        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.690    12.672    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/WCLK
    SLICE_X26Y113        RAMD64E                                      r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/SP.LOW/CLK
                         clock pessimism              0.129    12.801    
                         clock uncertainty           -0.151    12.650    
    SLICE_X26Y113        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.184    12.466    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_3_3/SP.LOW
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_31_0_0__2/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 1.450ns (20.313%)  route 5.688ns (79.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.679 - 9.803 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.737     3.031    W2812b_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=58, routed)          5.688    10.169    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_31_0_0__2/D
    SLICE_X30Y109        RAMD32                                       r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_31_0_0__2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.697    12.679    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_31_0_0__2/WCLK
    SLICE_X30Y109        RAMD32                                       r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_31_0_0__2/DP/CLK
                         clock pessimism              0.129    12.808    
                         clock uncertainty           -0.151    12.657    
    SLICE_X30Y109        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    12.419    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_31_0_0__2/DP
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  2.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.128%)  route 0.200ns (51.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.548     0.884    W2812b_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y85         FDRE                                         r  W2812b_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  W2812b_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/Q
                         net (fo=1, routed)           0.200     1.225    W2812b_design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_Data_In[5]
    SLICE_X47Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.270 r  W2812b_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3[29]_i_1/O
                         net (fo=1, routed)           0.000     1.270    W2812b_design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[5]
    SLICE_X47Y84         FDRE                                         r  W2812b_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.818     1.184    W2812b_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y84         FDRE                                         r  W2812b_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[29]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.092     1.241    W2812b_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].reg3_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/rgb_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/GRB_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.262%)  route 0.218ns (60.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.555     0.891    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y96         FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/rgb_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/rgb_data_reg[22]/Q
                         net (fo=1, routed)           0.218     1.250    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/GRB_reg[23]_0[22]
    SLICE_X51Y93         FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/GRB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.820     1.186    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/GRB_reg[22]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.066     1.217    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/GRB_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.420ns (85.798%)  route 0.070ns (14.202%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.557     0.893    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X40Y97         FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[14]/Q
                         net (fo=4, routed)           0.069     1.102    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg_n_0_[14]
    SLICE_X40Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.249 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[16]_i_1_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.288 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[20]_i_1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.327 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.328    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[24]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.382 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.382    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/in11[25]
    SLICE_X40Y100        FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.911     1.277    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[25]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_low_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_low_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.351ns (71.463%)  route 0.140ns (28.537%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.557     0.893    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X45Y98         FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_low_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_low_counter_reg[7]/Q
                         net (fo=4, routed)           0.139     1.173    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_low_counter_reg_n_0_[7]
    SLICE_X44Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.290 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_low_counter_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.290    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_low_counter_reg[6]_i_3_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.329 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_low_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.330    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_low_counter_reg[11]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.384 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_low_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.384    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/in9[13]
    SLICE_X44Y100        FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_low_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.911     1.277    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_low_counter_reg[13]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_low_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.447ns (84.847%)  route 0.080ns (15.153%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.577     0.913    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X54Y97         FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[10]/Q
                         net (fo=4, routed)           0.079     1.156    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg_n_0_[10]
    SLICE_X54Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.306 r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.306    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[12]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.346 r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.346    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[16]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.386 r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.386    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[20]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.439 r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.439    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/in11[21]
    SLICE_X54Y100        FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.932     1.298    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X54Y100        FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[21]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.397    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.572     0.908    W2812b_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y86         FDRE                                         r  W2812b_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  W2812b_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.118     1.167    W2812b_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X26Y86         SRLC32E                                      r  W2812b_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.838     1.204    W2812b_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  W2812b_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    W2812b_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.420ns (84.029%)  route 0.080ns (15.971%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.557     0.893    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X37Y97         FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[6]/Q
                         net (fo=4, routed)           0.079     1.113    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg_n_0_[6]
    SLICE_X37Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.260 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[8]_i_1_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.299 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.299    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[12]_i_1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.338 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.338    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[16]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.392 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.392    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[20]_i_1_n_7
    SLICE_X37Y100        FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.911     1.277    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[17]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.431ns (86.110%)  route 0.070ns (13.890%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.557     0.893    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X40Y97         FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[14]/Q
                         net (fo=4, routed)           0.069     1.102    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg_n_0_[14]
    SLICE_X40Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.249 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.249    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[16]_i_1_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.288 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[20]_i_1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.327 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.328    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[24]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.393 r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.393    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/in11[27]
    SLICE_X40Y100        FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.911     1.277    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[27]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/delay_high_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/rgb_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/GRB_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.516%)  route 0.235ns (62.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.556     0.892    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y96         FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/rgb_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/rgb_data_reg[21]/Q
                         net (fo=1, routed)           0.235     1.267    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/GRB_reg[23]_0[21]
    SLICE_X51Y93         FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/GRB_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.820     1.186    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/GRB_reg[21]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.070     1.221    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/GRB_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.420ns (83.723%)  route 0.082ns (16.277%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.553     0.889    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X52Y97         FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[10]/Q
                         net (fo=4, routed)           0.081     1.111    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg_n_0_[10]
    SLICE_X52Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.258 r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.258    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[12]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.297 r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.297    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[16]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.336 r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.336    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.390 r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.390    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[24]_i_1_n_7
    SLICE_X52Y100        FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.907     1.273    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X52Y100        FDRE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[21]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/bit_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.902 }
Period(ns):         9.803
Sources:            { W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         9.803       7.648      BUFGCTRL_X0Y16  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         9.803       8.803      SLICE_X40Y83    W2812b_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.803       8.803      SLICE_X40Y83    W2812b_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.803       8.803      SLICE_X40Y83    W2812b_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.803       8.803      SLICE_X40Y83    W2812b_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.803       8.803      SLICE_X40Y82    W2812b_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.803       8.803      SLICE_X40Y82    W2812b_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.803       8.803      SLICE_X40Y82    W2812b_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.803       8.803      SLICE_X40Y82    W2812b_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.803       8.803      SLICE_X41Y84    W2812b_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X34Y107   W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_8_8/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X34Y107   W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_8_8/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X34Y107   W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_8_8/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X34Y107   W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_8_8/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X34Y108   W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X34Y108   W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X34Y108   W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X34Y108   W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X42Y96    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__18/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X46Y98    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__19/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X50Y88    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_6_6/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X50Y88    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_6_6/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X50Y88    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_6_6/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X50Y88    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_6_6/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X36Y97    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__15/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X36Y97    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__15/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X36Y97    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__16/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X36Y97    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_63_0_0__16/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X26Y107   W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_2_2/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.901       3.651      SLICE_X26Y107   W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/color_data_reg_0_127_2_2/SP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.779ns (15.528%)  route 4.238ns (84.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.628 - 9.803 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.641     2.935    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     3.413 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         2.791     6.204    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X28Y109        LUT1 (Prop_lut1_I0_O)        0.301     6.505 f  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         1.446     7.952    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X36Y116        FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.646    12.628    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X36Y116        FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.129    12.757    
                         clock uncertainty           -0.151    12.606    
    SLICE_X36Y116        FDCE (Recov_fdce_C_CLR)     -0.319    12.287    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.779ns (15.528%)  route 4.238ns (84.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.628 - 9.803 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.641     2.935    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     3.413 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         2.791     6.204    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X28Y109        LUT1 (Prop_lut1_I0_O)        0.301     6.505 f  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         1.446     7.952    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X36Y116        FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.646    12.628    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X36Y116        FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.129    12.757    
                         clock uncertainty           -0.151    12.606    
    SLICE_X36Y116        FDCE (Recov_fdce_C_CLR)     -0.319    12.287    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.779ns (16.471%)  route 3.951ns (83.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.629 - 9.803 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.641     2.935    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     3.413 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         2.791     6.204    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X28Y109        LUT1 (Prop_lut1_I0_O)        0.301     6.505 f  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         1.159     7.665    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X35Y116        FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.647    12.629    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X35Y116        FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.129    12.758    
                         clock uncertainty           -0.151    12.607    
    SLICE_X35Y116        FDCE (Recov_fdce_C_CLR)     -0.405    12.202    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.779ns (17.801%)  route 3.597ns (82.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.519 - 9.803 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.641     2.935    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     3.413 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.629     5.042    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.301     5.343 f  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         1.968     7.311    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X56Y95         FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.537    12.519    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X56Y95         FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.129    12.648    
                         clock uncertainty           -0.151    12.497    
    SLICE_X56Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.092    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.779ns (17.801%)  route 3.597ns (82.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.519 - 9.803 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.641     2.935    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     3.413 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.629     5.042    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.301     5.343 f  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         1.968     7.311    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X56Y95         FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.537    12.519    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X56Y95         FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.129    12.648    
                         clock uncertainty           -0.151    12.497    
    SLICE_X56Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.092    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.779ns (17.801%)  route 3.597ns (82.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.519 - 9.803 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.641     2.935    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     3.413 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.629     5.042    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.301     5.343 f  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         1.968     7.311    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X56Y95         FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.537    12.519    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X56Y95         FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.129    12.648    
                         clock uncertainty           -0.151    12.497    
    SLICE_X56Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.092    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.779ns (17.416%)  route 3.694ns (82.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.630 - 9.803 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.641     2.935    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     3.413 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         2.743     6.156    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X40Y112        LUT1 (Prop_lut1_I0_O)        0.301     6.457 f  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.951     7.408    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X47Y112        FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.648    12.630    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X47Y112        FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.129    12.759    
                         clock uncertainty           -0.151    12.608    
    SLICE_X47Y112        FDCE (Recov_fdce_C_CLR)     -0.405    12.203    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.779ns (17.416%)  route 3.694ns (82.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.630 - 9.803 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.641     2.935    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     3.413 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         2.743     6.156    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X40Y112        LUT1 (Prop_lut1_I0_O)        0.301     6.457 f  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.951     7.408    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X47Y112        FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.648    12.630    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X47Y112        FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.129    12.759    
                         clock uncertainty           -0.151    12.608    
    SLICE_X47Y112        FDCE (Recov_fdce_C_CLR)     -0.405    12.203    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.779ns (17.416%)  route 3.694ns (82.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.630 - 9.803 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.641     2.935    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     3.413 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         2.743     6.156    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X40Y112        LUT1 (Prop_lut1_I0_O)        0.301     6.457 f  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.951     7.408    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X47Y112        FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.648    12.630    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X47Y112        FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.129    12.759    
                         clock uncertainty           -0.151    12.608    
    SLICE_X47Y112        FDCE (Recov_fdce_C_CLR)     -0.405    12.203    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.803ns  (clk_fpga_0 rise@9.803ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.779ns (21.648%)  route 2.819ns (78.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.461 - 9.803 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.294ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.641     2.935    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.478     3.413 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         2.260     5.673    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.301     5.974 f  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.559     6.533    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X39Y95         FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.803     9.803 r  
    PS7_X0Y0             PS7                          0.000     9.803 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.891    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.982 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        1.479    12.461    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X39Y95         FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.263    12.724    
                         clock uncertainty           -0.151    12.573    
    SLICE_X39Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.168    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.168    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  5.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.544ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.247ns (16.740%)  route 1.228ns (83.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.549     0.885    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.006     2.039    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.099     2.138 f  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.222     2.360    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X39Y95         FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.824     1.190    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X39Y95         FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X39Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.544ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.247ns (16.740%)  route 1.228ns (83.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.549     0.885    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.006     2.039    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.099     2.138 f  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.222     2.360    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X39Y95         FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.824     1.190    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X39Y95         FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X39Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.544ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.247ns (16.740%)  route 1.228ns (83.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.549     0.885    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.006     2.039    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.099     2.138 f  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.222     2.360    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X39Y95         FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.824     1.190    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X39Y95         FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X39Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    W2812b_design_1_i/myW2812bDesignIP_1/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.247ns (13.573%)  route 1.573ns (86.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.549     0.885    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.224     2.256    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X40Y112        LUT1 (Prop_lut1_I0_O)        0.099     2.355 f  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.349     2.704    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X47Y112        FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.906     1.272    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X47Y112        FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.035     1.237    
    SLICE_X47Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.145    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.247ns (13.573%)  route 1.573ns (86.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.549     0.885    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.224     2.256    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X40Y112        LUT1 (Prop_lut1_I0_O)        0.099     2.355 f  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.349     2.704    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X47Y112        FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.906     1.272    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X47Y112        FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.035     1.237    
    SLICE_X47Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.145    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.247ns (13.573%)  route 1.573ns (86.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.549     0.885    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.224     2.256    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X40Y112        LUT1 (Prop_lut1_I0_O)        0.099     2.355 f  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.349     2.704    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X47Y112        FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.906     1.272    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X47Y112        FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.035     1.237    
    SLICE_X47Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.145    W2812b_design_1_i/myW2812bDesignIP_3/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.599ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.247ns (13.721%)  route 1.553ns (86.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.549     0.885    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         0.651     1.683    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.099     1.782 f  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.902     2.685    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X56Y95         FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.847     1.213    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X56Y95         FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X56Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.247ns (13.721%)  route 1.553ns (86.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.549     0.885    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         0.651     1.683    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.099     1.782 f  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.902     2.685    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X56Y95         FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.847     1.213    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X56Y95         FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X56Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.247ns (13.721%)  route 1.553ns (86.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.549     0.885    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         0.651     1.683    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.099     1.782 f  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.902     2.685    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X56Y95         FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.847     1.213    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X56Y95         FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X56Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    W2812b_design_1_i/myW2812bDesignIP_0/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Destination:            W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.902ns period=9.803ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.247ns (12.164%)  route 1.784ns (87.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.549     0.885    W2812b_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y81         FDRE                                         r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  W2812b_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.257     2.290    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aresetn
    SLICE_X28Y109        LUT1 (Prop_lut1_I0_O)        0.099     2.389 f  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/axi_awready_i_1/O
                         net (fo=103, routed)         0.526     2.915    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X35Y116        FDCE                                         f  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  W2812b_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    W2812b_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  W2812b_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3193, routed)        0.904     1.270    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/s00_axi_aclk
    SLICE_X35Y116        FDCE                                         r  W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.035     1.235    
    SLICE_X35Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.143    W2812b_design_1_i/myW2812bDesignIP_2/U0/myW2812bDesignIP_v1_0_S00_AXI_inst/ctr_led_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  1.772    





