 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : debouncer_sync
Version: K-2015.06
Date   : Fri Aug 25 22:46:34 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  rst_n (in)                                              0.18       5.18 r
  U1/Y (BUFX6M)                                           0.88       6.06 r
  debouncer_DUT/rst_n (debouncer)                         0.00       6.06 r
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       6.06 r
  debouncer_DUT/timer_DUT/counter_reg[6]/E (EDFFHQX2M)
                                                          0.00       6.06 r
  data arrival time                                                  6.06

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[6]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.43       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -6.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  rst_n (in)                                              0.18       5.18 r
  U1/Y (BUFX6M)                                           0.88       6.06 r
  debouncer_DUT/rst_n (debouncer)                         0.00       6.06 r
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       6.06 r
  debouncer_DUT/timer_DUT/counter_reg[5]/E (EDFFHQX2M)
                                                          0.00       6.06 r
  data arrival time                                                  6.06

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[5]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.43       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -6.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  rst_n (in)                                              0.18       5.18 r
  U1/Y (BUFX6M)                                           0.88       6.06 r
  debouncer_DUT/rst_n (debouncer)                         0.00       6.06 r
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       6.06 r
  debouncer_DUT/timer_DUT/counter_reg[2]/E (EDFFHQX2M)
                                                          0.00       6.06 r
  data arrival time                                                  6.06

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[2]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.43       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -6.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  rst_n (in)                                              0.18       5.18 r
  U1/Y (BUFX6M)                                           0.88       6.06 r
  debouncer_DUT/rst_n (debouncer)                         0.00       6.06 r
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       6.06 r
  debouncer_DUT/timer_DUT/counter_reg[3]/E (EDFFHQX2M)
                                                          0.00       6.06 r
  data arrival time                                                  6.06

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[3]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.43       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -6.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  rst_n (in)                                              0.18       5.18 r
  U1/Y (BUFX6M)                                           0.88       6.06 r
  debouncer_DUT/rst_n (debouncer)                         0.00       6.06 r
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       6.06 r
  debouncer_DUT/timer_DUT/counter_reg[4]/E (EDFFHQX2M)
                                                          0.00       6.06 r
  data arrival time                                                  6.06

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[4]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.43       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -6.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  rst_n (in)                                              0.18       5.18 r
  U1/Y (BUFX6M)                                           0.88       6.06 r
  debouncer_DUT/rst_n (debouncer)                         0.00       6.06 r
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       6.06 r
  debouncer_DUT/timer_DUT/counter_reg[1]/E (EDFFHQX2M)
                                                          0.00       6.06 r
  data arrival time                                                  6.06

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[1]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.43       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -6.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  rst_n (in)                                              0.18       5.18 r
  U1/Y (BUFX6M)                                           0.88       6.06 r
  debouncer_DUT/rst_n (debouncer)                         0.00       6.06 r
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       6.06 r
  debouncer_DUT/timer_DUT/counter_reg[0]/E (EDFFHQX2M)
                                                          0.00       6.06 r
  data arrival time                                                  6.06

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[0]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.43       9.37
  data required time                                                 9.37
  --------------------------------------------------------------------------
  data required time                                                 9.37
  data arrival time                                                 -6.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.31


  Startpoint: noisy_in (input port clocked by clk)
  Endpoint: sync_DUT/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  noisy_in (in)                                           0.17       5.17 r
  sync_DUT/in_sig (sync)                                  0.00       5.17 r
  sync_DUT/sync_reg_reg[1]/D (DFFRQX2M)                   0.00       5.17 r
  data arrival time                                                  5.17

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  sync_DUT/sync_reg_reg[1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -5.17
  --------------------------------------------------------------------------
  slack (MET)                                                        4.30


  Startpoint: debouncer_DUT/FSM_DUT/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_out
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/FSM_DUT/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/FSM_DUT/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.56       0.56 r
  debouncer_DUT/FSM_DUT/U3/Y (BUFX10M)                    0.79       1.35 r
  debouncer_DUT/FSM_DUT/debunced_sig (FSM)                0.00       1.35 r
  debouncer_DUT/debouncer_out (debouncer)                 0.00       1.35 r
  debouncer_out (out)                                     0.00       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  output external delay                                  -5.00       4.80
  data required time                                                 4.80
  --------------------------------------------------------------------------
  data required time                                                 4.80
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        3.45


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[0]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[0]/Q (EDFFHQX2M)
                                                          0.74       0.74 r
  debouncer_DUT/timer_DUT/add_23/A[0] (timer_DW01_inc_0)
                                                          0.00       0.74 r
  debouncer_DUT/timer_DUT/add_23/U1_1_1/CO (ADDHX1M)      0.48       1.22 r
  debouncer_DUT/timer_DUT/add_23/U1_1_2/CO (ADDHX1M)      0.45       1.67 r
  debouncer_DUT/timer_DUT/add_23/U1_1_3/CO (ADDHX1M)      0.45       2.12 r
  debouncer_DUT/timer_DUT/add_23/U1_1_4/CO (ADDHX1M)      0.45       2.57 r
  debouncer_DUT/timer_DUT/add_23/U1_1_5/CO (ADDHX1M)      0.45       3.02 r
  debouncer_DUT/timer_DUT/add_23/U2/Y (CLKXOR2X2M)        0.39       3.41 r
  debouncer_DUT/timer_DUT/add_23/SUM[6] (timer_DW01_inc_0)
                                                          0.00       3.41 r
  debouncer_DUT/timer_DUT/U11/Y (NOR2BX2M)                0.50       3.91 r
  debouncer_DUT/timer_DUT/counter_reg[6]/D (EDFFHQX2M)
                                                          0.00       3.91 r
  data arrival time                                                  3.91

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[6]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -3.91
  --------------------------------------------------------------------------
  slack (MET)                                                        5.56


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[0]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[0]/Q (EDFFHQX2M)
                                                          0.74       0.74 r
  debouncer_DUT/timer_DUT/add_23/A[0] (timer_DW01_inc_0)
                                                          0.00       0.74 r
  debouncer_DUT/timer_DUT/add_23/U1_1_1/CO (ADDHX1M)      0.48       1.22 r
  debouncer_DUT/timer_DUT/add_23/U1_1_2/CO (ADDHX1M)      0.45       1.67 r
  debouncer_DUT/timer_DUT/add_23/U1_1_3/CO (ADDHX1M)      0.45       2.12 r
  debouncer_DUT/timer_DUT/add_23/U1_1_4/CO (ADDHX1M)      0.45       2.57 r
  debouncer_DUT/timer_DUT/add_23/U1_1_5/S (ADDHX1M)       0.51       3.08 r
  debouncer_DUT/timer_DUT/add_23/SUM[5] (timer_DW01_inc_0)
                                                          0.00       3.08 r
  debouncer_DUT/timer_DUT/U4/Y (NOR2BX2M)                 0.54       3.62 r
  debouncer_DUT/timer_DUT/counter_reg[5]/D (EDFFHQX2M)
                                                          0.00       3.62 r
  data arrival time                                                  3.62

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[5]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (MET)                                                        5.86


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[0]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[0]/Q (EDFFHQX2M)
                                                          0.74       0.74 r
  debouncer_DUT/timer_DUT/U10/Y (NOR4BX2M)                0.63       1.37 r
  debouncer_DUT/timer_DUT/U9/Y (NAND4X2M)                 0.78       2.15 f
  debouncer_DUT/timer_DUT/U3/Y (NAND2X4M)                 0.98       3.13 r
  debouncer_DUT/timer_DUT/U7/Y (NOR2BX2M)                 0.33       3.46 f
  debouncer_DUT/timer_DUT/counter_reg[2]/D (EDFFHQX2M)
                                                          0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[2]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.42       9.38
  data required time                                                 9.38
  --------------------------------------------------------------------------
  data required time                                                 9.38
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        5.92


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[0]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[0]/Q (EDFFHQX2M)
                                                          0.74       0.74 r
  debouncer_DUT/timer_DUT/U10/Y (NOR4BX2M)                0.63       1.37 r
  debouncer_DUT/timer_DUT/U9/Y (NAND4X2M)                 0.78       2.15 f
  debouncer_DUT/timer_DUT/U3/Y (NAND2X4M)                 0.98       3.13 r
  debouncer_DUT/timer_DUT/U6/Y (NOR2BX2M)                 0.33       3.46 f
  debouncer_DUT/timer_DUT/counter_reg[3]/D (EDFFHQX2M)
                                                          0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[3]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.42       9.38
  data required time                                                 9.38
  --------------------------------------------------------------------------
  data required time                                                 9.38
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        5.92


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[0]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[0]/Q (EDFFHQX2M)
                                                          0.74       0.74 r
  debouncer_DUT/timer_DUT/U10/Y (NOR4BX2M)                0.63       1.37 r
  debouncer_DUT/timer_DUT/U9/Y (NAND4X2M)                 0.78       2.15 f
  debouncer_DUT/timer_DUT/U3/Y (NAND2X4M)                 0.98       3.13 r
  debouncer_DUT/timer_DUT/U5/Y (NOR2BX2M)                 0.33       3.46 f
  debouncer_DUT/timer_DUT/counter_reg[4]/D (EDFFHQX2M)
                                                          0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[4]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.42       9.38
  data required time                                                 9.38
  --------------------------------------------------------------------------
  data required time                                                 9.38
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        5.92


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[0]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[0]/Q (EDFFHQX2M)
                                                          0.74       0.74 r
  debouncer_DUT/timer_DUT/U10/Y (NOR4BX2M)                0.63       1.37 r
  debouncer_DUT/timer_DUT/U9/Y (NAND4X2M)                 0.78       2.15 f
  debouncer_DUT/timer_DUT/U3/Y (NAND2X4M)                 0.98       3.13 r
  debouncer_DUT/timer_DUT/U8/Y (NOR2BX2M)                 0.33       3.46 f
  debouncer_DUT/timer_DUT/counter_reg[1]/D (EDFFHQX2M)
                                                          0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[1]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.42       9.38
  data required time                                                 9.38
  --------------------------------------------------------------------------
  data required time                                                 9.38
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        5.92


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[0]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[0]/Q (EDFFHQX2M)
                                                          0.74       0.74 r
  debouncer_DUT/timer_DUT/U10/Y (NOR4BX2M)                0.63       1.37 r
  debouncer_DUT/timer_DUT/U9/Y (NAND4X2M)                 0.78       2.15 f
  debouncer_DUT/timer_DUT/U3/Y (NAND2X4M)                 0.98       3.13 r
  debouncer_DUT/timer_DUT/U12/Y (NOR2BX2M)                0.33       3.46 f
  debouncer_DUT/timer_DUT/counter_reg[0]/D (EDFFHQX2M)
                                                          0.00       3.46 f
  data arrival time                                                  3.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/counter_reg[0]/CK (EDFFHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.42       9.38
  data required time                                                 9.38
  --------------------------------------------------------------------------
  data required time                                                 9.38
  data arrival time                                                 -3.46
  --------------------------------------------------------------------------
  slack (MET)                                                        5.92


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/done_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[0]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[0]/Q (EDFFHQX2M)
                                                          0.74       0.74 r
  debouncer_DUT/timer_DUT/U10/Y (NOR4BX2M)                0.63       1.37 r
  debouncer_DUT/timer_DUT/U9/Y (NAND4X2M)                 0.78       2.15 f
  debouncer_DUT/timer_DUT/U13/Y (NOR2BX2M)                0.61       2.77 r
  debouncer_DUT/timer_DUT/done_reg/D (DFFRQX2M)           0.00       2.77 r
  data arrival time                                                  2.77

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/timer_DUT/done_reg/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.38       9.42
  data required time                                                 9.42
  --------------------------------------------------------------------------
  data required time                                                 9.42
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.66


  Startpoint: debouncer_DUT/FSM_DUT/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/FSM_DUT/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/FSM_DUT/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/FSM_DUT/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.56       0.56 r
  debouncer_DUT/FSM_DUT/U3/Y (BUFX10M)                    0.79       1.35 r
  debouncer_DUT/FSM_DUT/U5/Y (XNOR2X1M)                   0.52       1.86 f
  debouncer_DUT/FSM_DUT/U4/Y (NOR2X2M)                    0.54       2.40 r
  debouncer_DUT/FSM_DUT/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/FSM_DUT/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.37       9.43
  data required time                                                 9.43
  --------------------------------------------------------------------------
  data required time                                                 9.43
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        7.02


  Startpoint: debouncer_DUT/FSM_DUT/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/FSM_DUT/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/FSM_DUT/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/FSM_DUT/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.88       0.88 r
  debouncer_DUT/FSM_DUT/U7/Y (AND2X2M)                    0.70       1.58 r
  debouncer_DUT/FSM_DUT/U6/Y (AO2B2XLM)                   0.70       2.28 r
  debouncer_DUT/FSM_DUT/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       2.28 r
  data arrival time                                                  2.28

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  debouncer_DUT/FSM_DUT/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.38       9.42
  data required time                                                 9.42
  --------------------------------------------------------------------------
  data required time                                                 9.42
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                        7.14


  Startpoint: sync_DUT/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sync_DUT/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_DUT/sync_reg_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  sync_DUT/sync_reg_reg[1]/Q (DFFRQX2M)                   0.53       0.53 r
  sync_DUT/sync_reg_reg[0]/D (DFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  sync_DUT/sync_reg_reg[0]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        8.94


1
