

================================================================
== Vitis HLS Report for 'sinh_cosh_range_redux_cordic_double_s'
================================================================
* Date:           Wed Jan  1 00:01:05 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MorrisLecar
* Solution:       MorrisLecar (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.848 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      856| 30.000 ns | 8.560 us |    3|  856|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      106|      106|         2|          1|          1|   106|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 30 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.46>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%d_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:932]   --->   Operation 31 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i64 %d_read" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:482]   --->   Operation 32 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 33 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %p_Val2_s"   --->   Operation 34 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Repl2_s = trunc i64 %p_Val2_s" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 35 'trunc' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1, i63 %trunc_ln368"   --->   Operation 36 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln520 = bitcast i64 %p_Result_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520]   --->   Operation 37 'bitcast' 'bitcast_ln520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (5.46ns)   --->   "%tmp_2 = fcmp_ogt  i64 %bitcast_ln520, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 38 'dcmp' 'tmp_2' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 94 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 39 [1/1] (1.88ns)   --->   "%icmp_ln941 = icmp_ne  i11 %p_Result_s, i11" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 39 'icmp' 'icmp_ln941' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.89ns)   --->   "%icmp_ln941_1 = icmp_eq  i52 %p_Repl2_s, i52" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 40 'icmp' 'icmp_ln941_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln941)   --->   "%or_ln941 = or i1 %icmp_ln941_1, i1 %icmp_ln941" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 41 'or' 'or_ln941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/2] (5.46ns)   --->   "%tmp_2 = fcmp_ogt  i64 %bitcast_ln520, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 42 'dcmp' 'tmp_2' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 94 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln941 = and i1 %or_ln941, i1 %tmp_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 43 'and' 'and_ln941' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 44 [1/1] (1.86ns)   --->   "%br_ln941 = br i1 %and_ln941, void, void %bb553" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:941]   --->   Operation 44 'br' 'br_ln941' <Predicate = true> <Delay = 1.86>
ST_3 : Operation 45 [1/1] (1.88ns)   --->   "%icmp_ln828 = icmp_eq  i11 %p_Result_s, i11"   --->   Operation 45 'icmp' 'icmp_ln828' <Predicate = (!and_ln941)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.86ns)   --->   "%br_ln950 = br i1 %icmp_ln828, void, void %bb553" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:950]   --->   Operation 46 'br' 'br_ln950' <Predicate = (!and_ln941)> <Delay = 1.86>
ST_3 : Operation 47 [1/1] (1.88ns)   --->   "%icmp_ln844 = icmp_ult  i11 %p_Result_s, i11"   --->   Operation 47 'icmp' 'icmp_ln844' <Predicate = (!and_ln941 & !icmp_ln828)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.86ns)   --->   "%br_ln957 = br i1 %icmp_ln844, void %_ZN8ap_fixedILi85ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, void %bb553" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:957]   --->   Operation 48 'br' 'br_ln957' <Predicate = (!and_ln941 & !icmp_ln828)> <Delay = 1.86>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%t_f_V = bitconcatenate i86 @_ssdm_op_BitConcatenate.i86.i1.i52.i33, i1, i52 %p_Repl2_s, i33"   --->   Operation 49 'bitconcatenate' 't_f_V' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln894 = zext i86 %t_f_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:894->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:966]   --->   Operation 50 'zext' 'zext_ln894' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i11 %p_Result_s" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509]   --->   Operation 51 'zext' 'zext_ln509' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.63ns)   --->   "%add_ln509 = add i12 %zext_ln509, i12" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509]   --->   Operation 52 'add' 'add_ln509' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln509, i32"   --->   Operation 53 'bitselect' 'isNeg' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11, i11 %p_Result_s"   --->   Operation 54 'sub' 'sub_ln1311' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 55 'sext' 'sext_ln1311' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln509"   --->   Operation 56 'select' 'ush' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 57 'sext' 'sh_prom_i_i_i_i_cast_cast_cast' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_cast_cast_cast"   --->   Operation 58 'zext' 'sh_prom_i_i_i_i_cast_cast_cast_cast' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node t_f_V_2)   --->   "%r_V = lshr i95 %zext_ln894, i95 %sh_prom_i_i_i_i_cast_cast_cast_cast"   --->   Operation 59 'lshr' 'r_V' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node t_f_V_2)   --->   "%r_V_1 = shl i95 %zext_ln894, i95 %sh_prom_i_i_i_i_cast_cast_cast_cast"   --->   Operation 60 'shl' 'r_V_1' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (4.67ns) (out node of the LUT)   --->   "%t_f_V_2 = select i1 %isNeg, i95 %r_V, i95 %r_V_1"   --->   Operation 61 'select' 't_f_V_2' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 4.67> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [2/2] (0.00ns)   --->   "%m_m = call i180 @big_mult_v3<111, 17>, i95 %t_f_V_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:311]   --->   Operation 62 'call' 'm_m' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (0.00ns)   --->   "%m_m = call i180 @big_mult_v3<111, 17>, i95 %t_f_V_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:311]   --->   Operation 63 'call' 'm_m' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%k_V = partselect i11 @_ssdm_op_PartSelect.i11.i180.i32.i32, i180 %m_m, i32, i32"   --->   Operation 64 'partselect' 'k_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%k_V_write_assign_cast = partselect i10 @_ssdm_op_PartSelect.i10.i180.i32.i32, i180 %m_m, i32, i32"   --->   Operation 65 'partselect' 'k_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%prod_dec_V = partselect i85 @_ssdm_op_PartSelect.i85.i180.i32.i32, i180 %m_m, i32, i32"   --->   Operation 66 'partselect' 'prod_dec_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (0.00ns)   --->   "%m_m_2 = call i170 @big_mult_v3<101, 17>, i85 %prod_dec_V"   --->   Operation 67 'call' 'm_m_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 68 [1/2] (0.00ns)   --->   "%m_m_2 = call i170 @big_mult_v3<101, 17>, i85 %prod_dec_V"   --->   Operation 68 'call' 'm_m_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i83 @_ssdm_op_PartSelect.i83.i170.i32.i32, i170 %m_m_2, i32, i32"   --->   Operation 69 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln662 = zext i83 %trunc_ln"   --->   Operation 70 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.76ns)   --->   "%br_ln231 = br void %_ZNK13ap_fixed_baseILi85ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit54.i" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:231]   --->   Operation 71 'br' 'br_ln231' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 5.12>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%p_Val2_15 = phi i85 %zext_ln662, void %_ZN8ap_fixedILi85ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i85 %tmp_z, void %cordic_::addsub<0, 0, ap_fixed<85, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<85, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>.region"   --->   Operation 72 'phi' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%k1 = phi i7, void %_ZN8ap_fixedILi85ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i7 %k1_1, void %cordic_::addsub<0, 0, ap_fixed<85, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<85, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>.region"   --->   Operation 73 'phi' 'k1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%agg_tmp11_i_0 = phi i85, void %_ZN8ap_fixedILi85ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i85 %tmp_y_V, void %cordic_::addsub<0, 0, ap_fixed<85, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<85, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>.region"   --->   Operation 74 'phi' 'agg_tmp11_i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_x_V = phi i85, void %_ZN8ap_fixedILi85ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i85 %tx_V, void %cordic_::addsub<0, 0, ap_fixed<85, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<85, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>.region"   --->   Operation 75 'phi' 'tmp_x_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.48ns)   --->   "%icmp_ln231 = icmp_eq  i7 %k1, i7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:231]   --->   Operation 77 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.87ns)   --->   "%k1_1 = add i7 %k1, i7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:231]   --->   Operation 79 'add' 'k1_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %cordic_::addsub<0, 0, ap_fixed<85, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<85, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>.region, void %_ZN7cordic_16cordic_hyperb_v1ILi85ELi85ELi0ELi0ELi0E8ap_fixedILi85ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_EEvRT4_S6_RT5_.exit_ifconv" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:231]   --->   Operation 80 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%k1_cast = zext i7 %k1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:231]   --->   Operation 81 'zext' 'k1_cast' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%div_i_udiv = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %k1, i32, i32" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:231]   --->   Operation 82 'partselect' 'div_i_udiv' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i5 %div_i_udiv" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:232]   --->   Operation 83 'zext' 'zext_ln232' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.87ns)   --->   "%sub_ln232 = sub i8 %k1_cast, i8 %zext_ln232" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:232]   --->   Operation 84 'sub' 'sub_ln232' <Predicate = (!icmp_ln231)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.91ns)   --->   "%k = add i8 %sub_ln232, i8" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:232]   --->   Operation 85 'add' 'k' <Predicate = (!icmp_ln231)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %k, i32"   --->   Operation 86 'bitselect' 'isNeg_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node ush_1)   --->   "%xor_ln1321 = xor i8 %sub_ln232, i8"   --->   Operation 87 'xor' 'xor_ln1321' <Predicate = (!icmp_ln231)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.24ns) (out node of the LUT)   --->   "%ush_1 = select i1 %isNeg_1, i8 %xor_ln1321, i8 %k"   --->   Operation 88 'select' 'ush_1' <Predicate = (!icmp_ln231)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i8 %sub_ln232" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:258]   --->   Operation 89 'zext' 'zext_ln258' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%cordic_hyperb_table_128_V_addr = getelementptr i124 %cordic_hyperb_table_128_V, i64, i64 %zext_ln258" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:258]   --->   Operation 90 'getelementptr' 'cordic_hyperb_table_128_V_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (3.25ns)   --->   "%cordic_hyperb_table_128_V_load = load i7 %cordic_hyperb_table_128_V_addr"   --->   Operation 91 'load' 'cordic_hyperb_table_128_V_load' <Predicate = (!icmp_ln231)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 124> <Depth = 128> <ROM>

State 7 <SV = 6> <Delay = 9.84>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i85.i32, i85 %p_Val2_15, i32"   --->   Operation 92 'bitselect' 'p_Result_28' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sh_prom_i_i47_i_cast_cast_cast = sext i8 %ush_1"   --->   Operation 93 'sext' 'sh_prom_i_i47_i_cast_cast_cast' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%sh_prom_i_i47_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i47_i_cast_cast_cast"   --->   Operation 94 'zext' 'sh_prom_i_i47_i_cast_cast_cast_cast' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%ashr_ln1287 = ashr i85 %agg_tmp11_i_0, i85 %sh_prom_i_i47_i_cast_cast_cast_cast"   --->   Operation 95 'ashr' 'ashr_ln1287' <Predicate = (!icmp_ln231 & !isNeg_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%shl_ln1253 = shl i85 %agg_tmp11_i_0, i85 %sh_prom_i_i47_i_cast_cast_cast_cast"   --->   Operation 96 'shl' 'shl_ln1253' <Predicate = (!icmp_ln231 & isNeg_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (4.67ns) (out node of the LUT)   --->   "%r_V_4 = select i1 %isNeg_1, i85 %shl_ln1253, i85 %ashr_ln1287"   --->   Operation 97 'select' 'r_V_4' <Predicate = (!icmp_ln231)> <Delay = 4.67> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i85.i32, i85 %p_Val2_15, i32"   --->   Operation 98 'bitselect' 'tmp_15' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_85_MC_AC_2_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_85_MC_AC_2_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_bool_OD_OC_region_st" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:255]   --->   Operation 99 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%speclatency_ln118 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:118->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:255]   --->   Operation 100 'speclatency' 'speclatency_ln118' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (4.12ns)   --->   "%sub_ln130 = sub i85 %tmp_x_V, i85 %r_V_4" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:255]   --->   Operation 101 'sub' 'sub_ln130' <Predicate = (!icmp_ln231)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (4.12ns)   --->   "%add_ln130 = add i85 %r_V_4, i85 %tmp_x_V" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:255]   --->   Operation 102 'add' 'add_ln130' <Predicate = (!icmp_ln231)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.05ns)   --->   "%tx_V = select i1 %tmp_15, i85 %sub_ln130, i85 %add_ln130" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:255]   --->   Operation 103 'select' 'tx_V' <Predicate = (!icmp_ln231)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_85_MC_AC_2_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_85_MC_AC_2_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_bool_OD_OC_region_st, i32 %rbegin"   --->   Operation 104 'specregionend' 'rend' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%ashr_ln1287_1 = ashr i85 %tmp_x_V, i85 %sh_prom_i_i47_i_cast_cast_cast_cast"   --->   Operation 105 'ashr' 'ashr_ln1287_1' <Predicate = (!icmp_ln231 & !isNeg_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%shl_ln1253_1 = shl i85 %tmp_x_V, i85 %sh_prom_i_i47_i_cast_cast_cast_cast"   --->   Operation 106 'shl' 'shl_ln1253_1' <Predicate = (!icmp_ln231 & isNeg_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (4.67ns) (out node of the LUT)   --->   "%r_V_5 = select i1 %isNeg_1, i85 %shl_ln1253_1, i85 %ashr_ln1287_1"   --->   Operation 107 'select' 'r_V_5' <Predicate = (!icmp_ln231)> <Delay = 4.67> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_85_MC_AC_2_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_85_MC_AC_2_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_bool_OD_OC_region_st" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:257]   --->   Operation 108 'specregionbegin' 'rbegin1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%speclatency_ln118 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:118->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:257]   --->   Operation 109 'speclatency' 'speclatency_ln118' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (4.12ns)   --->   "%sub_ln130_1 = sub i85 %agg_tmp11_i_0, i85 %r_V_5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:257]   --->   Operation 110 'sub' 'sub_ln130_1' <Predicate = (!icmp_ln231)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (4.12ns)   --->   "%add_ln130_1 = add i85 %r_V_5, i85 %agg_tmp11_i_0" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:257]   --->   Operation 111 'add' 'add_ln130_1' <Predicate = (!icmp_ln231)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (1.05ns)   --->   "%tmp_y_V = select i1 %tmp_15, i85 %sub_ln130_1, i85 %add_ln130_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:257]   --->   Operation 112 'select' 'tmp_y_V' <Predicate = (!icmp_ln231)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_85_MC_AC_2_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_85_MC_AC_2_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_bool_OD_OC_region_st, i32 %rbegin1"   --->   Operation 113 'specregionend' 'rend14' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 114 [1/2] (3.25ns)   --->   "%cordic_hyperb_table_128_V_load = load i7 %cordic_hyperb_table_128_V_addr"   --->   Operation 114 'load' 'cordic_hyperb_table_128_V_load' <Predicate = (!icmp_ln231)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 124> <Depth = 128> <ROM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i83 @_ssdm_op_PartSelect.i83.i124.i32.i32, i124 %cordic_hyperb_table_128_V_load, i32, i32"   --->   Operation 115 'partselect' 'tmp_3' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln662_1 = zext i83 %tmp_3"   --->   Operation 116 'zext' 'zext_ln662_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_85_MC_AC_2_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_85_MC_AC_2_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:259]   --->   Operation 117 'specregionbegin' 'rbegin2' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%speclatency_ln118 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:118->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:259]   --->   Operation 118 'speclatency' 'speclatency_ln118' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (4.12ns)   --->   "%sub_ln130_2 = sub i85 %p_Val2_15, i85 %zext_ln662_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:259]   --->   Operation 119 'sub' 'sub_ln130_2' <Predicate = (!icmp_ln231)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (4.12ns)   --->   "%add_ln130_2 = add i85 %zext_ln662_1, i85 %p_Val2_15" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:259]   --->   Operation 120 'add' 'add_ln130_2' <Predicate = (!icmp_ln231)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (1.05ns)   --->   "%tmp_z = select i1 %p_Result_28, i85 %add_ln130_2, i85 %sub_ln130_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:259]   --->   Operation 121 'select' 'tmp_z' <Predicate = (!icmp_ln231)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%rend21 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_85_MC_AC_2_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_85_MC_AC_2_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s, i32 %rbegin2"   --->   Operation 122 'specregionend' 'rend21' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi85ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit54.i"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln231)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 5.17>
ST_8 : Operation 124 [1/1] (3.00ns)   --->   "%icmp_ln839 = icmp_eq  i85 %tmp_x_V, i85"   --->   Operation 124 'icmp' 'icmp_ln839' <Predicate = true> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i85.i32, i85 %tmp_x_V, i32"   --->   Operation 125 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (4.12ns)   --->   "%tmp_V = sub i85, i85 %tmp_x_V"   --->   Operation 126 'sub' 'tmp_V' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (1.05ns)   --->   "%p_Val2_7 = select i1 %p_Result_29, i85 %tmp_V, i85 %tmp_x_V"   --->   Operation 127 'select' 'p_Val2_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%t = partselect i64 @_ssdm_op_PartSelect.i64.i85.i32.i32, i85 %p_Val2_7, i32, i32"   --->   Operation 128 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1030 = trunc i85 %p_Val2_7"   --->   Operation 129 'trunc' 'trunc_ln1030' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (3.00ns)   --->   "%icmp_ln839_1 = icmp_eq  i85 %agg_tmp11_i_0, i85"   --->   Operation 130 'icmp' 'icmp_ln839_1' <Predicate = true> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i85.i32, i85 %agg_tmp11_i_0, i32"   --->   Operation 131 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (4.12ns)   --->   "%tmp_V_1 = sub i85, i85 %agg_tmp11_i_0"   --->   Operation 132 'sub' 'tmp_V_1' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (1.05ns)   --->   "%p_Val2_10 = select i1 %p_Result_33, i85 %tmp_V_1, i85 %agg_tmp11_i_0"   --->   Operation 133 'select' 'p_Val2_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%t_1 = partselect i64 @_ssdm_op_PartSelect.i64.i85.i32.i32, i85 %p_Val2_10, i32, i32"   --->   Operation 134 'partselect' 't_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln1030_1 = trunc i85 %p_Val2_10"   --->   Operation 135 'trunc' 'trunc_ln1030_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (1.63ns)   --->   "%p_Val2_16 = add i11, i11 %k_V"   --->   Operation 136 'add' 'p_Val2_16' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (1.88ns)   --->   "%icmp_ln840 = icmp_ugt  i11 %k_V, i11"   --->   Operation 137 'icmp' 'icmp_ln840' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (1.73ns)   --->   "%sub_ln997 = sub i10, i10 %k_V_write_assign_cast" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:997]   --->   Operation 138 'sub' 'sub_ln997' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.68ns)   --->   "%p_Val2_17 = select i1 %icmp_ln840, i10, i10 %sub_ln997" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:997]   --->   Operation 139 'select' 'p_Val2_17' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 7> <Delay = 7.29>
ST_9 : Operation 140 [1/1] (4.06ns)   --->   "%tmp_5 = ctlz i64 @llvm.ctlz.i64, i64 %t, i1"   --->   Operation 140 'ctlz' 'tmp_5' <Predicate = (!icmp_ln839)> <Delay = 4.06> <CoreInst = "CTLZ">   --->   Core 53 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%NZeros = trunc i64 %tmp_5"   --->   Operation 141 'trunc' 'NZeros' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (2.77ns)   --->   "%hitNonZero = icmp_eq  i64 %t, i64"   --->   Operation 142 'icmp' 'hitNonZero' <Predicate = (!icmp_ln839)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_30 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln1030, i43"   --->   Operation 143 'bitconcatenate' 'p_Result_30' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (4.06ns)   --->   "%tmp_6 = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_30, i1"   --->   Operation 144 'ctlz' 'tmp_6' <Predicate = (!icmp_ln839)> <Delay = 4.06> <CoreInst = "CTLZ">   --->   Core 53 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln1032 = trunc i64 %tmp_6"   --->   Operation 145 'trunc' 'trunc_ln1032' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (4.06ns)   --->   "%tmp_7 = ctlz i64 @llvm.ctlz.i64, i64 %t_1, i1"   --->   Operation 146 'ctlz' 'tmp_7' <Predicate = (!icmp_ln839_1)> <Delay = 4.06> <CoreInst = "CTLZ">   --->   Core 53 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%NZeros_3 = trunc i64 %tmp_7"   --->   Operation 147 'trunc' 'NZeros_3' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (2.77ns)   --->   "%hitNonZero_1 = icmp_eq  i64 %t_1, i64"   --->   Operation 148 'icmp' 'hitNonZero_1' <Predicate = (!icmp_ln839_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%p_Result_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln1030_1, i43"   --->   Operation 149 'bitconcatenate' 'p_Result_34' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (4.06ns)   --->   "%tmp_8 = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_34, i1"   --->   Operation 150 'ctlz' 'tmp_8' <Predicate = (!icmp_ln839_1)> <Delay = 4.06> <CoreInst = "CTLZ">   --->   Core 53 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln1032_1 = trunc i64 %tmp_8"   --->   Operation 151 'trunc' 'trunc_ln1032_1' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i10 %p_Val2_17"   --->   Operation 152 'zext' 'zext_ln628' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1, i11 %p_Val2_16, i52"   --->   Operation 153 'bitconcatenate' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%two_p_plus_k = bitcast i64 %p_Result_24" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520]   --->   Operation 154 'bitcast' 'two_p_plus_k' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_26 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1, i11 %zext_ln628, i52"   --->   Operation 155 'bitconcatenate' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%two_p_minus_k = bitcast i64 %p_Result_26" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520]   --->   Operation 156 'bitcast' 'two_p_minus_k' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [7/7] (7.29ns)   --->   "%sinhkln2 = dsub i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005]   --->   Operation 157 'dsub' 'sinhkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [7/7] (7.29ns)   --->   "%coshkln2 = dadd i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1006]   --->   Operation 158 'dadd' 'coshkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 7.29>
ST_10 : Operation 159 [1/1] (2.55ns)   --->   "%NZeros_1 = add i32 %NZeros, i32 %trunc_ln1032"   --->   Operation 159 'add' 'NZeros_1' <Predicate = (hitNonZero & !icmp_ln839)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.69ns)   --->   "%NZeros_6 = select i1 %hitNonZero, i32 %NZeros_1, i32 %NZeros"   --->   Operation 160 'select' 'NZeros_6' <Predicate = (!icmp_ln839)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (2.55ns)   --->   "%sub_ln848 = sub i32, i32 %NZeros_6"   --->   Operation 161 'sub' 'sub_ln848' <Predicate = (!icmp_ln839)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %sub_ln848"   --->   Operation 162 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln847 = trunc i32 %NZeros_6"   --->   Operation 163 'trunc' 'trunc_ln847' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (2.55ns)   --->   "%NZeros_4 = add i32 %NZeros_3, i32 %trunc_ln1032_1"   --->   Operation 164 'add' 'NZeros_4' <Predicate = (hitNonZero_1 & !icmp_ln839_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.69ns)   --->   "%NZeros_7 = select i1 %hitNonZero_1, i32 %NZeros_4, i32 %NZeros_3"   --->   Operation 165 'select' 'NZeros_7' <Predicate = (!icmp_ln839_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (2.55ns)   --->   "%sub_ln848_1 = sub i32, i32 %NZeros_7"   --->   Operation 166 'sub' 'sub_ln848_1' <Predicate = (!icmp_ln839_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln851_1 = trunc i32 %sub_ln848_1"   --->   Operation 167 'trunc' 'trunc_ln851_1' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln847_1 = trunc i32 %NZeros_7"   --->   Operation 168 'trunc' 'trunc_ln847_1' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_10 : Operation 169 [6/7] (7.29ns)   --->   "%sinhkln2 = dsub i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005]   --->   Operation 169 'dsub' 'sinhkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [6/7] (7.29ns)   --->   "%coshkln2 = dadd i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1006]   --->   Operation 170 'dadd' 'coshkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 7.29>
ST_11 : Operation 171 [1/1] (2.55ns)   --->   "%lsb_index = add i32, i32 %sub_ln848"   --->   Operation 171 'add' 'lsb_index' <Predicate = (!icmp_ln839)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32, i32"   --->   Operation 172 'partselect' 'tmp' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (2.47ns)   --->   "%icmp_ln850 = icmp_sgt  i31 %tmp, i31"   --->   Operation 173 'icmp' 'icmp_ln850' <Predicate = (!icmp_ln839)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (1.87ns)   --->   "%sub_ln851 = sub i7, i7 %trunc_ln851"   --->   Operation 174 'sub' 'sub_ln851' <Predicate = (!icmp_ln839)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%zext_ln851 = zext i7 %sub_ln851"   --->   Operation 175 'zext' 'zext_ln851' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%lshr_ln851 = lshr i85, i85 %zext_ln851"   --->   Operation 176 'lshr' 'lshr_ln851' <Predicate = (!icmp_ln839)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%zext_ln853 = zext i32 %lsb_index"   --->   Operation 177 'zext' 'zext_ln853' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%shl_ln853 = shl i85, i85 %zext_ln853"   --->   Operation 178 'shl' 'shl_ln853' <Predicate = (!icmp_ln839)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%or_ln853_2 = or i85 %lshr_ln851, i85 %shl_ln853"   --->   Operation 179 'or' 'or_ln853_2' <Predicate = (!icmp_ln839)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853)   --->   "%and_ln853 = and i85 %p_Val2_7, i85 %or_ln853_2"   --->   Operation 180 'and' 'and_ln853' <Predicate = (!icmp_ln839)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln853 = icmp_ne  i85 %and_ln853, i85"   --->   Operation 181 'icmp' 'icmp_ln853' <Predicate = (!icmp_ln839)> <Delay = 4.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (2.47ns)   --->   "%icmp_ln858 = icmp_sgt  i32 %lsb_index, i32"   --->   Operation 182 'icmp' 'icmp_ln858' <Predicate = (!icmp_ln839)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (2.55ns)   --->   "%lsb_index_1 = add i32, i32 %sub_ln848_1"   --->   Operation 183 'add' 'lsb_index_1' <Predicate = (!icmp_ln839_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32, i32"   --->   Operation 184 'partselect' 'tmp_10' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (2.47ns)   --->   "%icmp_ln850_1 = icmp_sgt  i31 %tmp_10, i31"   --->   Operation 185 'icmp' 'icmp_ln850_1' <Predicate = (!icmp_ln839_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (1.87ns)   --->   "%sub_ln851_1 = sub i7, i7 %trunc_ln851_1"   --->   Operation 186 'sub' 'sub_ln851_1' <Predicate = (!icmp_ln839_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853_1)   --->   "%zext_ln851_1 = zext i7 %sub_ln851_1"   --->   Operation 187 'zext' 'zext_ln851_1' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853_1)   --->   "%lshr_ln851_1 = lshr i85, i85 %zext_ln851_1"   --->   Operation 188 'lshr' 'lshr_ln851_1' <Predicate = (!icmp_ln839_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853_1)   --->   "%zext_ln853_1 = zext i32 %lsb_index_1"   --->   Operation 189 'zext' 'zext_ln853_1' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853_1)   --->   "%shl_ln853_1 = shl i85, i85 %zext_ln853_1"   --->   Operation 190 'shl' 'shl_ln853_1' <Predicate = (!icmp_ln839_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853_1)   --->   "%or_ln853 = or i85 %lshr_ln851_1, i85 %shl_ln853_1"   --->   Operation 191 'or' 'or_ln853' <Predicate = (!icmp_ln839_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln853_1)   --->   "%and_ln853_2 = and i85 %p_Val2_10, i85 %or_ln853"   --->   Operation 192 'and' 'and_ln853_2' <Predicate = (!icmp_ln839_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln853_1 = icmp_ne  i85 %and_ln853_2, i85"   --->   Operation 193 'icmp' 'icmp_ln853_1' <Predicate = (!icmp_ln839_1)> <Delay = 4.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (2.47ns)   --->   "%icmp_ln858_1 = icmp_sgt  i32 %lsb_index_1, i32"   --->   Operation 194 'icmp' 'icmp_ln858_1' <Predicate = (!icmp_ln839_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [5/7] (7.29ns)   --->   "%sinhkln2 = dsub i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005]   --->   Operation 195 'dsub' 'sinhkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [5/7] (7.29ns)   --->   "%coshkln2 = dadd i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1006]   --->   Operation 196 'dadd' 'coshkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 7.29>
ST_12 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln858)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32"   --->   Operation 197 'bitselect' 'tmp_1' <Predicate = (!icmp_ln858 & !icmp_ln839)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln858)   --->   "%xor_ln853 = xor i1 %tmp_1, i1"   --->   Operation 198 'xor' 'xor_ln853' <Predicate = (!icmp_ln858 & !icmp_ln839)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i85.i32, i85 %p_Val2_7, i32 %lsb_index"   --->   Operation 199 'bitselect' 'p_Result_31' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln858)   --->   "%and_ln853_1 = and i1 %p_Result_31, i1 %xor_ln853"   --->   Operation 200 'and' 'and_ln853_1' <Predicate = (!icmp_ln858 & !icmp_ln839)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (2.55ns)   --->   "%sub_ln859 = sub i32, i32 %sub_ln848"   --->   Operation 201 'sub' 'sub_ln859' <Predicate = (!icmp_ln858 & !icmp_ln839)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln859 = zext i32 %sub_ln859"   --->   Operation 202 'zext' 'zext_ln859' <Predicate = (!icmp_ln858 & !icmp_ln839)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln859 = shl i85 %p_Val2_7, i85 %zext_ln859"   --->   Operation 203 'shl' 'shl_ln859' <Predicate = (!icmp_ln858 & !icmp_ln839)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln858)   --->   "%select_ln850 = select i1 %icmp_ln850, i1 %icmp_ln853, i1 %p_Result_31"   --->   Operation 204 'select' 'select_ln850' <Predicate = (icmp_ln858 & !icmp_ln839)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (2.55ns)   --->   "%add_ln858 = add i32, i32 %sub_ln848"   --->   Operation 205 'add' 'add_ln858' <Predicate = (icmp_ln858 & !icmp_ln839)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln858 = zext i32 %add_ln858"   --->   Operation 206 'zext' 'zext_ln858' <Predicate = (icmp_ln858 & !icmp_ln839)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln858 = lshr i85 %p_Val2_7, i85 %zext_ln858"   --->   Operation 207 'lshr' 'lshr_ln858' <Predicate = (icmp_ln858 & !icmp_ln839)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln858 = select i1 %icmp_ln858, i1 %select_ln850, i1 %and_ln853_1"   --->   Operation 208 'select' 'select_ln858' <Predicate = (!icmp_ln839)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln859 = trunc i85 %lshr_ln858"   --->   Operation 209 'trunc' 'trunc_ln859' <Predicate = (icmp_ln858 & !icmp_ln839)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln859_1 = trunc i85 %shl_ln859"   --->   Operation 210 'trunc' 'trunc_ln859_1' <Predicate = (!icmp_ln858 & !icmp_ln839)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln858, i64 %trunc_ln859, i64 %trunc_ln859_1"   --->   Operation 211 'select' 'm' <Predicate = (!icmp_ln839)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln865 = zext i1 %select_ln858"   --->   Operation 212 'zext' 'zext_ln865' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (4.67ns) (out node of the LUT)   --->   "%m_1 = add i64 %m, i64 %zext_ln865"   --->   Operation 213 'add' 'm_1' <Predicate = (!icmp_ln839)> <Delay = 4.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%m_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_1, i32, i32"   --->   Operation 214 'partselect' 'm_8' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_1, i32"   --->   Operation 215 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln858_1)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32"   --->   Operation 216 'bitselect' 'tmp_11' <Predicate = (!icmp_ln858_1 & !icmp_ln839_1)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln858_1)   --->   "%xor_ln853_1 = xor i1 %tmp_11, i1"   --->   Operation 217 'xor' 'xor_ln853_1' <Predicate = (!icmp_ln858_1 & !icmp_ln839_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i85.i32, i85 %p_Val2_10, i32 %lsb_index_1"   --->   Operation 218 'bitselect' 'p_Result_35' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln858_1)   --->   "%and_ln853_3 = and i1 %p_Result_35, i1 %xor_ln853_1"   --->   Operation 219 'and' 'and_ln853_3' <Predicate = (!icmp_ln858_1 & !icmp_ln839_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [1/1] (2.55ns)   --->   "%sub_ln859_1 = sub i32, i32 %sub_ln848_1"   --->   Operation 220 'sub' 'sub_ln859_1' <Predicate = (!icmp_ln858_1 & !icmp_ln839_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln859_1 = zext i32 %sub_ln859_1"   --->   Operation 221 'zext' 'zext_ln859_1' <Predicate = (!icmp_ln858_1 & !icmp_ln839_1)> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%shl_ln859_1 = shl i85 %p_Val2_10, i85 %zext_ln859_1"   --->   Operation 222 'shl' 'shl_ln859_1' <Predicate = (!icmp_ln858_1 & !icmp_ln839_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln858_1)   --->   "%select_ln850_1 = select i1 %icmp_ln850_1, i1 %icmp_ln853_1, i1 %p_Result_35"   --->   Operation 223 'select' 'select_ln850_1' <Predicate = (icmp_ln858_1 & !icmp_ln839_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (2.55ns)   --->   "%add_ln858_1 = add i32, i32 %sub_ln848_1"   --->   Operation 224 'add' 'add_ln858_1' <Predicate = (icmp_ln858_1 & !icmp_ln839_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln858_1 = zext i32 %add_ln858_1"   --->   Operation 225 'zext' 'zext_ln858_1' <Predicate = (icmp_ln858_1 & !icmp_ln839_1)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%lshr_ln858_1 = lshr i85 %p_Val2_10, i85 %zext_ln858_1"   --->   Operation 226 'lshr' 'lshr_ln858_1' <Predicate = (icmp_ln858_1 & !icmp_ln839_1)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln858_1 = select i1 %icmp_ln858_1, i1 %select_ln850_1, i1 %and_ln853_3"   --->   Operation 227 'select' 'select_ln858_1' <Predicate = (!icmp_ln839_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%trunc_ln859_2 = trunc i85 %lshr_ln858_1"   --->   Operation 228 'trunc' 'trunc_ln859_2' <Predicate = (icmp_ln858_1 & !icmp_ln839_1)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%trunc_ln859_3 = trunc i85 %shl_ln859_1"   --->   Operation 229 'trunc' 'trunc_ln859_3' <Predicate = (!icmp_ln858_1 & !icmp_ln839_1)> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m_4 = select i1 %icmp_ln858_1, i64 %trunc_ln859_2, i64 %trunc_ln859_3"   --->   Operation 230 'select' 'm_4' <Predicate = (!icmp_ln839_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln865_1 = zext i1 %select_ln858_1"   --->   Operation 231 'zext' 'zext_ln865_1' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (4.67ns) (out node of the LUT)   --->   "%m_5 = add i64 %m_4, i64 %zext_ln865_1"   --->   Operation 232 'add' 'm_5' <Predicate = (!icmp_ln839_1)> <Delay = 4.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%m_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32, i32"   --->   Operation 233 'partselect' 'm_9' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32"   --->   Operation 234 'bitselect' 'p_Result_21' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_12 : Operation 235 [4/7] (7.29ns)   --->   "%sinhkln2 = dsub i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005]   --->   Operation 235 'dsub' 'sinhkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [4/7] (7.29ns)   --->   "%coshkln2 = dadd i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1006]   --->   Operation 236 'dadd' 'coshkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.29>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln866 = zext i63 %m_8"   --->   Operation 237 'zext' 'zext_ln866' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.69ns)   --->   "%select_ln847 = select i1 %p_Result_16, i11, i11"   --->   Operation 238 'select' 'select_ln847' <Predicate = (!icmp_ln839)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln869 = sub i11, i11 %trunc_ln847"   --->   Operation 239 'sub' 'sub_ln869' <Predicate = (!icmp_ln839)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 240 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln869 = add i11 %select_ln847, i11 %sub_ln869"   --->   Operation 240 'add' 'add_ln869' <Predicate = (!icmp_ln839)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_29, i11 %add_ln869"   --->   Operation 241 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_32 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln866, i12 %tmp_4, i32, i32"   --->   Operation 242 'partset' 'p_Result_32' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln688 = bitcast i64 %p_Result_32"   --->   Operation 243 'bitcast' 'bitcast_ln688' <Predicate = (!icmp_ln839)> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (1.48ns)   --->   "%x = select i1 %icmp_ln839, i64, i64 %bitcast_ln688"   --->   Operation 244 'select' 'x' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln866_1 = zext i63 %m_9"   --->   Operation 245 'zext' 'zext_ln866_1' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.69ns)   --->   "%select_ln847_1 = select i1 %p_Result_21, i11, i11"   --->   Operation 246 'select' 'select_ln847_1' <Predicate = (!icmp_ln839_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln869_1 = sub i11, i11 %trunc_ln847_1"   --->   Operation 247 'sub' 'sub_ln869_1' <Predicate = (!icmp_ln839_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 248 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln869_1 = add i11 %select_ln847_1, i11 %sub_ln869_1"   --->   Operation 248 'add' 'add_ln869_1' <Predicate = (!icmp_ln839_1)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_33, i11 %add_ln869_1"   --->   Operation 249 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%p_Result_36 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln866_1, i12 %tmp_s, i32, i32"   --->   Operation 250 'partset' 'p_Result_36' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln688_1 = bitcast i64 %p_Result_36"   --->   Operation 251 'bitcast' 'bitcast_ln688_1' <Predicate = (!icmp_ln839_1)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (1.48ns)   --->   "%y = select i1 %icmp_ln839_1, i64, i64 %bitcast_ln688_1"   --->   Operation 252 'select' 'y' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 253 [3/7] (7.29ns)   --->   "%sinhkln2 = dsub i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005]   --->   Operation 253 'dsub' 'sinhkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 254 [3/7] (7.29ns)   --->   "%coshkln2 = dadd i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1006]   --->   Operation 254 'dadd' 'coshkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.29>
ST_14 : Operation 255 [2/7] (7.29ns)   --->   "%sinhkln2 = dsub i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005]   --->   Operation 255 'dsub' 'sinhkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [2/7] (7.29ns)   --->   "%coshkln2 = dadd i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1006]   --->   Operation 256 'dadd' 'coshkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.29>
ST_15 : Operation 257 [1/7] (7.29ns)   --->   "%sinhkln2 = dsub i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005]   --->   Operation 257 'dsub' 'sinhkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/7] (7.29ns)   --->   "%coshkln2 = dadd i64 %two_p_plus_k, i64 %two_p_minus_k" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1006]   --->   Operation 258 'dadd' 'coshkln2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 6.71>
ST_16 : Operation 259 [7/7] (6.71ns)   --->   "%mul2 = dmul i64 %coshkln2, i64 %x" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 259 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [7/7] (6.71ns)   --->   "%mul3 = dmul i64 %sinhkln2, i64 %y" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 260 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 6.71>
ST_17 : Operation 261 [6/7] (6.71ns)   --->   "%mul2 = dmul i64 %coshkln2, i64 %x" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 261 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 262 [6/7] (6.71ns)   --->   "%mul3 = dmul i64 %sinhkln2, i64 %y" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 262 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 6.71>
ST_18 : Operation 263 [5/7] (6.71ns)   --->   "%mul2 = dmul i64 %coshkln2, i64 %x" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 263 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 264 [5/7] (6.71ns)   --->   "%mul3 = dmul i64 %sinhkln2, i64 %y" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 264 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 6.71>
ST_19 : Operation 265 [4/7] (6.71ns)   --->   "%mul2 = dmul i64 %coshkln2, i64 %x" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 265 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [4/7] (6.71ns)   --->   "%mul3 = dmul i64 %sinhkln2, i64 %y" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 266 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 6.71>
ST_20 : Operation 267 [3/7] (6.71ns)   --->   "%mul2 = dmul i64 %coshkln2, i64 %x" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 267 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 268 [3/7] (6.71ns)   --->   "%mul3 = dmul i64 %sinhkln2, i64 %y" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 268 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 6.71>
ST_21 : Operation 269 [2/7] (6.71ns)   --->   "%mul2 = dmul i64 %coshkln2, i64 %x" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 269 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 270 [2/7] (6.71ns)   --->   "%mul3 = dmul i64 %sinhkln2, i64 %y" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 270 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 6.71>
ST_22 : Operation 271 [1/7] (6.71ns)   --->   "%mul2 = dmul i64 %coshkln2, i64 %x" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 271 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 272 [1/7] (6.71ns)   --->   "%mul3 = dmul i64 %sinhkln2, i64 %y" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 272 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 7.29>
ST_23 : Operation 273 [7/7] (7.29ns)   --->   "%c_out_tmp = dadd i64 %mul2, i64 %mul3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 273 'dadd' 'c_out_tmp' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 7.29>
ST_24 : Operation 274 [6/7] (7.29ns)   --->   "%c_out_tmp = dadd i64 %mul2, i64 %mul3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 274 'dadd' 'c_out_tmp' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 7.29>
ST_25 : Operation 275 [5/7] (7.29ns)   --->   "%c_out_tmp = dadd i64 %mul2, i64 %mul3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 275 'dadd' 'c_out_tmp' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 7.29>
ST_26 : Operation 276 [4/7] (7.29ns)   --->   "%c_out_tmp = dadd i64 %mul2, i64 %mul3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 276 'dadd' 'c_out_tmp' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 7.29>
ST_27 : Operation 277 [3/7] (7.29ns)   --->   "%c_out_tmp = dadd i64 %mul2, i64 %mul3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 277 'dadd' 'c_out_tmp' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 7.29>
ST_28 : Operation 278 [2/7] (7.29ns)   --->   "%c_out_tmp = dadd i64 %mul2, i64 %mul3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 278 'dadd' 'c_out_tmp' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 7.29>
ST_29 : Operation 279 [1/7] (7.29ns)   --->   "%c_out_tmp = dadd i64 %mul2, i64 %mul3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010]   --->   Operation 279 'dadd' 'c_out_tmp' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%p_Val2_14 = bitcast i64 %c_out_tmp" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:482]   --->   Operation 280 'bitcast' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i64 %p_Val2_14"   --->   Operation 281 'trunc' 'trunc_ln368_1' <Predicate = true> <Delay = 0.00>

State 30 <SV = 28> <Delay = 1.86>
ST_30 : Operation 282 [1/1] (0.00ns)   --->   "%p_Result_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1, i63 %trunc_ln368_1"   --->   Operation 282 'bitconcatenate' 'p_Result_27' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 0.00>
ST_30 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln520_3 = bitcast i64 %p_Result_27" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520]   --->   Operation 283 'bitcast' 'bitcast_ln520_3' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 0.00>
ST_30 : Operation 284 [1/1] (1.86ns)   --->   "%br_ln1044 = br void %bb553" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1044]   --->   Operation 284 'br' 'br_ln1044' <Predicate = (!and_ln941 & !icmp_ln828 & !icmp_ln844)> <Delay = 1.86>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "%c_out_write_assign = phi i64 %bitcast_ln520_3, void %_ZN7cordic_16cordic_hyperb_v1ILi85ELi85ELi0ELi0ELi0E8ap_fixedILi85ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_EEvRT4_S6_RT5_.exit_ifconv, i64, void, i64, void, i64 %bitcast_ln520, void" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520]   --->   Operation 285 'phi' 'c_out_write_assign' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 286 [1/1] (0.00ns)   --->   "%ret_ln520 = ret i64 %c_out_write_assign" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520]   --->   Operation 286 'ret' 'ret_ln520' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.46ns
The critical path consists of the following:
	wire read on port 'd' (/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:932) [4]  (0 ns)
	'dcmp' operation ('tmp_2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:941) [14]  (5.46 ns)

 <State 2>: 6.44ns
The critical path consists of the following:
	'dcmp' operation ('tmp_2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:941) [14]  (5.46 ns)
	'and' operation ('and_ln941', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:941) [15]  (0.978 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509) [27]  (1.64 ns)
	'select' operation ('ush') [31]  (0.697 ns)
	'lshr' operation ('r.V') [34]  (0 ns)
	'select' operation ('t_f.V') [36]  (4.68 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tz.V') with incoming values : ('zext_ln662') ('tmp_z', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:259) [46]  (1.77 ns)

 <State 6>: 5.12ns
The critical path consists of the following:
	'phi' operation ('k1') with incoming values : ('k1', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:231) [47]  (0 ns)
	'sub' operation ('sub_ln232', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:232) [59]  (1.87 ns)
	'getelementptr' operation ('cordic_hyperb_table_128_V_addr', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:258) [87]  (0 ns)
	'load' operation ('cordic_hyperb_table_128_V_load') on array 'cordic_hyperb_table_128_V' [88]  (3.25 ns)

 <State 7>: 9.85ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln1287') [67]  (0 ns)
	'select' operation ('r.V') [69]  (4.68 ns)
	'sub' operation ('sub_ln130', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:255) [73]  (4.12 ns)
	'select' operation ('tx.V', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:130->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:255) [75]  (1.05 ns)

 <State 8>: 5.17ns
The critical path consists of the following:
	'sub' operation ('tmp.V') [101]  (4.12 ns)
	'select' operation ('__Val2__') [102]  (1.05 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sinhkln2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005) [220]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sinhkln2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005) [220]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sinhkln2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005) [220]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sinhkln2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005) [220]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sinhkln2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005) [220]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sinhkln2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005) [220]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sinhkln2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1005) [220]  (7.3 ns)

 <State 16>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [222]  (6.72 ns)

 <State 17>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [222]  (6.72 ns)

 <State 18>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [222]  (6.72 ns)

 <State 19>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [222]  (6.72 ns)

 <State 20>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [222]  (6.72 ns)

 <State 21>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [222]  (6.72 ns)

 <State 22>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul2', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [222]  (6.72 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('c_out_tmp', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [224]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('c_out_tmp', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [224]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('c_out_tmp', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [224]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('c_out_tmp', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [224]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('c_out_tmp', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [224]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('c_out_tmp', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [224]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('c_out_tmp', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:1010) [224]  (7.3 ns)

 <State 30>: 1.86ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c_out', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520) with incoming values : ('bitcast_ln520', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520) ('bitcast_ln520_3', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520) [231]  (1.86 ns)
	'phi' operation ('c_out', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520) with incoming values : ('bitcast_ln520', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520) ('bitcast_ln520_3', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520) [231]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
