

================================================================
== Vitis HLS Report for 'kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols'
================================================================
* Date:           Sat Nov  1 13:22:46 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.711 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       13|       13|  91.000 ns|  91.000 ns|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_matrix_rows_write_matrix_cols  |       11|       11|         4|          1|          1|     9|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|      19|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      19|    141|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln713_1_fu_117_p2           |         +|   0|  0|  13|           4|           1|
    |add_ln713_fu_134_p2             |         +|   0|  0|  10|           2|           1|
    |add_ln715_fu_162_p2             |         +|   0|  0|  10|           2|           1|
    |add_ln717_fu_197_p2             |         +|   0|  0|   7|           4|           4|
    |sub_ln717_fu_188_p2             |         -|   0|  0|   7|           4|           4|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln713_fu_111_p2            |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln715_fu_140_p2            |      icmp|   0|  0|  10|           2|           2|
    |select_ln713_1_fu_154_p3        |    select|   0|  0|   2|           1|           2|
    |select_ln713_fu_146_p3          |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  78|          26|          23|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    4|          8|
    |c_fu_48                                |   9|          2|    2|          4|
    |indvar_flatten6_fu_56                  |   9|          2|    4|          8|
    |matrixLStrm_blk_n                      |   9|          2|    1|          2|
    |r_fu_52                                |   9|          2|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   15|         30|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |  1|   0|    1|          0|
    |c_fu_48                           |  2|   0|    2|          0|
    |indvar_flatten6_fu_56             |  4|   0|    4|          0|
    |r_fu_52                           |  2|   0|    2|          0|
    |select_ln713_1_reg_248            |  2|   0|    2|          0|
    |select_ln713_reg_243              |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 19|   0|   19|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols|  return value|
|matrixLStrm_din     |  out|   32|     ap_fifo|                                                     matrixLStrm|       pointer|
|matrixLStrm_full_n  |   in|    1|     ap_fifo|                                                     matrixLStrm|       pointer|
|matrixLStrm_write   |  out|    1|     ap_fifo|                                                     matrixLStrm|       pointer|
|L_re_address0       |  out|    4|   ap_memory|                                                            L_re|         array|
|L_re_ce0            |  out|    1|   ap_memory|                                                            L_re|         array|
|L_re_q0             |   in|   16|   ap_memory|                                                            L_re|         array|
|L_im_address0       |  out|    4|   ap_memory|                                                            L_im|         array|
|L_im_ce0            |  out|    1|   ap_memory|                                                            L_im|         array|
|L_im_q0             |   in|   16|   ap_memory|                                                            L_im|         array|
+--------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 7 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 8 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixLStrm, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten6"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln713 = store i2 0, i2 %r" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 12 'store' 'store_ln713' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln715 = store i2 0, i2 %c" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 13 'store' 'store_ln715' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i4 %indvar_flatten6" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 15 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%icmp_ln713 = icmp_eq  i4 %indvar_flatten6_load, i4 9" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 16 'icmp' 'icmp_ln713' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln713_1 = add i4 %indvar_flatten6_load, i4 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 17 'add' 'add_ln713_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln713 = br i1 %icmp_ln713, void %for.inc28.i, void %_ZN2xf6solver8choleskyILb0ELi3EN3hls9x_complexI8ap_fixedILi16ELi1EL9ap_q_mode4EL9ap_o_mode3ELi0EEEES8_NS0_14choleskyTraitsILb0ELi3ES8_S8_EEEEiRNS2_6streamIT1_Li0EEERNSB_IT2_Li0EEE.exit.exitStub" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 18 'br' 'br_ln713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln713 = store i4 %add_ln713_1, i4 %indvar_flatten6" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 19 'store' 'store_ln713' <Predicate = (!icmp_ln713)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.71>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 20 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_load = load i2 %r" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 21 'load' 'r_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.56ns)   --->   "%add_ln713 = add i2 %r_load, i2 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 22 'add' 'add_ln713' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.56ns)   --->   "%icmp_ln715 = icmp_eq  i2 %c_load, i2 3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 23 'icmp' 'icmp_ln715' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.99ns)   --->   "%select_ln713 = select i1 %icmp_ln715, i2 0, i2 %c_load" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 24 'select' 'select_ln713' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.99ns)   --->   "%select_ln713_1 = select i1 %icmp_ln715, i2 %add_ln713, i2 %r_load" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 25 'select' 'select_ln713_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.56ns)   --->   "%add_ln715 = add i2 %select_ln713, i2 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 26 'add' 'add_ln715' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln713 = store i2 %select_ln713_1, i2 %r" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 27 'store' 'store_ln713' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln715 = store i2 %add_ln715, i2 %c" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 28 'store' 'store_ln715' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.63>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i2 %select_ln713_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 29 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln713_1, i2 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 30 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln717 = sub i4 %p_shl, i4 %zext_ln717" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 31 'sub' 'sub_ln717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln717_1 = zext i2 %select_ln713" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 32 'zext' 'zext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln717 = add i4 %sub_ln717, i4 %zext_ln717_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 33 'add' 'add_ln717' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln717_2 = zext i4 %add_ln717" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 34 'zext' 'zext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%L_re_addr = getelementptr i16 %L_re, i64 0, i64 %zext_ln717_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 35 'getelementptr' 'L_re_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%L_im_addr = getelementptr i16 %L_im, i64 0, i64 %zext_ln717_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 36 'getelementptr' 'L_im_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.32ns)   --->   "%L_re_load = load i4 %L_re_addr" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 37 'load' 'L_re_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 38 [2/2] (2.32ns)   --->   "%L_im_load = load i4 %L_im_addr" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 38 'load' 'L_im_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln713)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.47>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @write_matrix_rows_write_matrix_cols_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln716 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:716->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 41 'specpipeline' 'specpipeline_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_re_load = load i4 %L_re_addr" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 42 'load' 'L_re_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 43 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_im_load = load i4 %L_im_addr" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 43 'load' 'L_im_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L_im_load, i16 %L_re_load" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 44 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln717 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrixLStrm, i32 %p_0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 45 'write' 'write_ln717' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln715 = br void %for.inc25.i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 46 'br' 'br_ln715' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ L_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ L_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ matrixLStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 01100]
r                     (alloca           ) [ 01100]
indvar_flatten6       (alloca           ) [ 01000]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln713           (store            ) [ 00000]
store_ln715           (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten6_load  (load             ) [ 00000]
icmp_ln713            (icmp             ) [ 01110]
add_ln713_1           (add              ) [ 00000]
br_ln713              (br               ) [ 00000]
store_ln713           (store            ) [ 00000]
c_load                (load             ) [ 00000]
r_load                (load             ) [ 00000]
add_ln713             (add              ) [ 00000]
icmp_ln715            (icmp             ) [ 00000]
select_ln713          (select           ) [ 01010]
select_ln713_1        (select           ) [ 01010]
add_ln715             (add              ) [ 00000]
store_ln713           (store            ) [ 00000]
store_ln715           (store            ) [ 00000]
zext_ln717            (zext             ) [ 00000]
p_shl                 (bitconcatenate   ) [ 00000]
sub_ln717             (sub              ) [ 00000]
zext_ln717_1          (zext             ) [ 00000]
add_ln717             (add              ) [ 00000]
zext_ln717_2          (zext             ) [ 00000]
L_re_addr             (getelementptr    ) [ 01001]
L_im_addr             (getelementptr    ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
specpipeline_ln716    (specpipeline     ) [ 00000]
L_re_load             (load             ) [ 00000]
L_im_load             (load             ) [ 00000]
p_0                   (bitconcatenate   ) [ 00000]
write_ln717           (write            ) [ 00000]
br_ln715              (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="L_re">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_re"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="L_im">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_im"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrixLStrm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixLStrm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_matrix_rows_write_matrix_cols_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="c_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="r_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten6_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln717_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln717/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="L_re_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_re_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="L_im_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_im_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_re_load/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L_im_load/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="4" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln713_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln713/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln715_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="2" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln715/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten6_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln713_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="4" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln713/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln713_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln713_1/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln713_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln713/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="c_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="1"/>
<pin id="130" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="r_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="1"/>
<pin id="133" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln713_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln713/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln715_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln715/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="select_ln713_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="0" index="2" bw="2" slack="0"/>
<pin id="150" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln713/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln713_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="2" slack="0"/>
<pin id="157" dir="0" index="2" bw="2" slack="0"/>
<pin id="158" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln713_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln715_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln715/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln713_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="2" slack="1"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln713/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln715_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="2" slack="1"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln715/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln717_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln717/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_shl_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="2" slack="1"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sub_ln717_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln717/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln717_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="1"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln717_1/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln717_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="2" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln717/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln717_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln717_2/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_0_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="0" index="2" bw="16" slack="0"/>
<pin id="213" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="218" class="1005" name="c_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="225" class="1005" name="r_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="232" class="1005" name="indvar_flatten6_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="239" class="1005" name="icmp_ln713_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="2"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln713 "/>
</bind>
</comp>

<comp id="243" class="1005" name="select_ln713_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="1"/>
<pin id="245" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln713 "/>
</bind>
</comp>

<comp id="248" class="1005" name="select_ln713_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="1"/>
<pin id="250" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln713_1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="L_re_addr_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="1"/>
<pin id="256" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L_re_addr "/>
</bind>
</comp>

<comp id="259" class="1005" name="L_im_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L_im_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="46" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="67" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="74" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="108" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="128" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="128" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="140" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="134" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="131" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="146" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="154" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="162" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="178" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="201"><net_src comp="188" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="87" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="81" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="217"><net_src comp="209" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="221"><net_src comp="48" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="228"><net_src comp="52" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="235"><net_src comp="56" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="242"><net_src comp="111" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="146" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="251"><net_src comp="154" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="257"><net_src comp="67" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="262"><net_src comp="74" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="87" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: matrixLStrm | {4 }
 - Input state : 
	Port: kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols : L_re | {3 4 }
	Port: kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols : L_im | {3 4 }
	Port: kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols : matrixLStrm | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln713 : 1
		store_ln715 : 1
		indvar_flatten6_load : 1
		icmp_ln713 : 2
		add_ln713_1 : 2
		br_ln713 : 3
		store_ln713 : 3
	State 2
		add_ln713 : 1
		icmp_ln715 : 1
		select_ln713 : 2
		select_ln713_1 : 2
		add_ln715 : 3
		store_ln713 : 3
		store_ln715 : 4
	State 3
		sub_ln717 : 1
		add_ln717 : 2
		zext_ln717_2 : 3
		L_re_addr : 4
		L_im_addr : 4
		L_re_load : 5
		L_im_load : 5
	State 4
		p_0 : 1
		write_ln717 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    add_ln713_1_fu_117   |    0    |    13   |
|    add   |     add_ln713_fu_134    |    0    |    10   |
|          |     add_ln715_fu_162    |    0    |    10   |
|          |     add_ln717_fu_197    |    0    |    7    |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln713_fu_111    |    0    |    13   |
|          |    icmp_ln715_fu_140    |    0    |    10   |
|----------|-------------------------|---------|---------|
|    sub   |     sub_ln717_fu_188    |    0    |    7    |
|----------|-------------------------|---------|---------|
|  select  |   select_ln713_fu_146   |    0    |    2    |
|          |  select_ln713_1_fu_154  |    0    |    2    |
|----------|-------------------------|---------|---------|
|   write  | write_ln717_write_fu_60 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln717_fu_178    |    0    |    0    |
|   zext   |   zext_ln717_1_fu_194   |    0    |    0    |
|          |   zext_ln717_2_fu_203   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       p_shl_fu_181      |    0    |    0    |
|          |        p_0_fu_209       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    74   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   L_im_addr_reg_259   |    4   |
|   L_re_addr_reg_254   |    4   |
|       c_reg_218       |    2   |
|   icmp_ln713_reg_239  |    1   |
|indvar_flatten6_reg_232|    4   |
|       r_reg_225       |    2   |
| select_ln713_1_reg_248|    2   |
|  select_ln713_reg_243 |    2   |
+-----------------------+--------+
|         Total         |   21   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_87 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   16   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   74   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   21   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   21   |   92   |
+-----------+--------+--------+--------+
