

================================================================
== Vitis HLS Report for 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4'
================================================================
* Date:           Tue Oct 18 21:02:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18435|    18435|  0.184 ms|  0.184 ms|  18435|  18435|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_28_3_VITIS_LOOP_29_4  |    18433|    18433|         3|          1|          1|  18432|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg10 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%channel = alloca i32 1"   --->   Operation 8 'alloca' 'channel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln28_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln28"   --->   Operation 10 'read' 'sext_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln28_cast = sext i58 %sext_ln28_read"   --->   Operation 11 'sext' 'sext_ln28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_0, i32 1, void @p_str"   --->   Operation 12 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_1, i32 1, void @p_str"   --->   Operation 13 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_2, i32 1, void @p_str"   --->   Operation 14 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_3, i32 1, void @p_str"   --->   Operation 15 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_4, i32 1, void @p_str"   --->   Operation 16 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_5, i32 1, void @p_str"   --->   Operation 17 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_6, i32 1, void @p_str"   --->   Operation 18 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_7, i32 1, void @p_str"   --->   Operation 19 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_8, i32 1, void @p_str"   --->   Operation 20 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_9, i32 1, void @p_str"   --->   Operation 21 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_10, i32 1, void @p_str"   --->   Operation 22 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_11, i32 1, void @p_str"   --->   Operation 23 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_12, i32 1, void @p_str"   --->   Operation 24 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_13, i32 1, void @p_str"   --->   Operation 25 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_14, i32 1, void @p_str"   --->   Operation 26 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_15, i32 1, void @p_str"   --->   Operation 27 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_16, i32 1, void @p_str"   --->   Operation 28 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_17, i32 1, void @p_str"   --->   Operation 29 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_18, i32 1, void @p_str"   --->   Operation 30 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_19, i32 1, void @p_str"   --->   Operation 31 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_20, i32 1, void @p_str"   --->   Operation 32 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_21, i32 1, void @p_str"   --->   Operation 33 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_22, i32 1, void @p_str"   --->   Operation 34 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_23, i32 1, void @p_str"   --->   Operation 35 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_24, i32 1, void @p_str"   --->   Operation 36 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_25, i32 1, void @p_str"   --->   Operation 37 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_26, i32 1, void @p_str"   --->   Operation 38 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_27, i32 1, void @p_str"   --->   Operation 39 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_28, i32 1, void @p_str"   --->   Operation 40 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_29, i32 1, void @p_str"   --->   Operation 41 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_30, i32 1, void @p_str"   --->   Operation 42 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_31, i32 1, void @p_str"   --->   Operation 43 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_31, void "   --->   Operation 44 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_30, void "   --->   Operation 45 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_29, void "   --->   Operation 46 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_28, void "   --->   Operation 47 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_27, void "   --->   Operation 48 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_26, void "   --->   Operation 49 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_25, void "   --->   Operation 50 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_24, void "   --->   Operation 51 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_23, void "   --->   Operation 52 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_22, void "   --->   Operation 53 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_21, void "   --->   Operation 54 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_20, void "   --->   Operation 55 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_19, void "   --->   Operation 56 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_18, void "   --->   Operation 57 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_17, void "   --->   Operation 58 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_16, void "   --->   Operation 59 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_15, void "   --->   Operation 60 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_14, void "   --->   Operation 61 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_13, void "   --->   Operation 62 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_12, void "   --->   Operation 63 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_11, void "   --->   Operation 64 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_10, void "   --->   Operation 65 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_9, void "   --->   Operation 66 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_8, void "   --->   Operation 67 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_7, void "   --->   Operation 68 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_6, void "   --->   Operation 69 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_5, void "   --->   Operation 70 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_4, void "   --->   Operation 71 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_3, void "   --->   Operation 72 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_2, void "   --->   Operation 73 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_1, void "   --->   Operation 74 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_0, void "   --->   Operation 75 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_31, void "   --->   Operation 76 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_30, void "   --->   Operation 77 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_29, void "   --->   Operation 78 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_28, void "   --->   Operation 79 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_27, void "   --->   Operation 80 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_26, void "   --->   Operation 81 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_25, void "   --->   Operation 82 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_24, void "   --->   Operation 83 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_23, void "   --->   Operation 84 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_22, void "   --->   Operation 85 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_21, void "   --->   Operation 86 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_20, void "   --->   Operation 87 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_19, void "   --->   Operation 88 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_18, void "   --->   Operation 89 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_17, void "   --->   Operation 90 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_16, void "   --->   Operation 91 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_15, void "   --->   Operation 92 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_14, void "   --->   Operation 93 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_13, void "   --->   Operation 94 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_12, void "   --->   Operation 95 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_11, void "   --->   Operation 96 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_10, void "   --->   Operation 97 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_9, void "   --->   Operation 98 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_8, void "   --->   Operation 99 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_7, void "   --->   Operation 100 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_6, void "   --->   Operation 101 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_5, void "   --->   Operation 102 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_4, void "   --->   Operation 103 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_3, void "   --->   Operation 104 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_2, void "   --->   Operation 105 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_1, void "   --->   Operation 106 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_0, void "   --->   Operation 107 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.46ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 110 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %channel"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 111 [1/1] (0.46ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 112 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg10"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc32"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 114 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.91ns)   --->   "%icmp_ln28 = icmp_eq  i15 %indvar_flatten_load, i15 18432" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 115 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (1.08ns)   --->   "%add_ln28_1 = add i15 %indvar_flatten_load, i15 1" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 116 'add' 'add_ln28_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc35, void %VITIS_LOOP_32_5.exitStub" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 117 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 118 'load' 'i_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.76ns)   --->   "%icmp_ln29 = icmp_eq  i10 %i_load, i10 576" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 119 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.37ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i10 0, i10 %i_load" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 120 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%empty_140 = trunc i10 %select_ln28" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 121 'trunc' 'empty_140' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.72ns)   --->   "%icmp_ln30 = icmp_eq  i4 %empty_140, i4 0" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 122 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.93ns)   --->   "%add_ln29 = add i10 %select_ln28, i10 1" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 123 'add' 'add_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.46ns)   --->   "%store_ln29 = store i15 %add_ln28_1, i15 %indvar_flatten" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 124 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.46>
ST_1 : Operation 125 [1/1] (0.46ns)   --->   "%store_ln29 = store i10 %add_ln29, i10 %i" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 125 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln28_cast" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 126 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 127 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 128 'read' 'gmem_addr_read' <Predicate = (!icmp_ln28 & icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 247 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.50>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%shiftreg10_load = load i480 %shiftreg10" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 129 'load' 'shiftreg10_load' <Predicate = (!icmp_ln28 & !icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%channel_load = load i6 %channel" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 130 'load' 'channel_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.84ns)   --->   "%add_ln28 = add i6 %channel_load, i6 1" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 131 'add' 'add_ln28' <Predicate = (!icmp_ln28 & icmp_ln29)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_3_VITIS_LOOP_29_4_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%empty_139 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 18432, i64 18432, i64 18432"   --->   Operation 133 'speclooptripcount' 'empty_139' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.61ns)   --->   "%select_ln28_1 = select i1 %icmp_ln29, i480 0, i480 %shiftreg10_load" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 134 'select' 'select_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.36ns)   --->   "%select_ln28_2 = select i1 %icmp_ln29, i6 %add_ln28, i6 %channel_load" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 135 'select' 'select_ln28_2' <Predicate = (!icmp_ln28)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %select_ln28_2" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 136 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 137 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%shiftreg10_cast = zext i480 %select_ln28_1" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 138 'zext' 'shiftreg10_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%i_18_cast19 = zext i10 %select_ln28" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 139 'zext' 'i_18_cast19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 140 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.46ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc32.split._crit_edge, void" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 141 'br' 'br_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.46>
ST_3 : Operation 142 [1/1] (0.46ns)   --->   "%br_ln30 = br void %for.inc32.split._crit_edge" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 142 'br' 'br_ln30' <Predicate = (!icmp_ln28 & icmp_ln30)> <Delay = 0.46>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem_addr_read, void, i512 %shiftreg10_cast, void %for.inc35" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 143 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i512 %empty" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 144 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %trunc_ln30" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 145 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty, i32 32, i32 511" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 146 'partselect' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%conv2d_64_weights_0_addr = getelementptr i32 %conv2d_64_weights_0, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 147 'getelementptr' 'conv2d_64_weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%conv2d_64_weights_1_addr = getelementptr i32 %conv2d_64_weights_1, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 148 'getelementptr' 'conv2d_64_weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%conv2d_64_weights_2_addr = getelementptr i32 %conv2d_64_weights_2, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 149 'getelementptr' 'conv2d_64_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%conv2d_64_weights_3_addr = getelementptr i32 %conv2d_64_weights_3, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 150 'getelementptr' 'conv2d_64_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%conv2d_64_weights_4_addr = getelementptr i32 %conv2d_64_weights_4, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 151 'getelementptr' 'conv2d_64_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%conv2d_64_weights_5_addr = getelementptr i32 %conv2d_64_weights_5, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 152 'getelementptr' 'conv2d_64_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%conv2d_64_weights_6_addr = getelementptr i32 %conv2d_64_weights_6, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 153 'getelementptr' 'conv2d_64_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%conv2d_64_weights_7_addr = getelementptr i32 %conv2d_64_weights_7, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 154 'getelementptr' 'conv2d_64_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%conv2d_64_weights_8_addr = getelementptr i32 %conv2d_64_weights_8, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 155 'getelementptr' 'conv2d_64_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%conv2d_64_weights_9_addr = getelementptr i32 %conv2d_64_weights_9, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 156 'getelementptr' 'conv2d_64_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%conv2d_64_weights_10_addr = getelementptr i32 %conv2d_64_weights_10, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 157 'getelementptr' 'conv2d_64_weights_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%conv2d_64_weights_11_addr = getelementptr i32 %conv2d_64_weights_11, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 158 'getelementptr' 'conv2d_64_weights_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%conv2d_64_weights_12_addr = getelementptr i32 %conv2d_64_weights_12, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 159 'getelementptr' 'conv2d_64_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%conv2d_64_weights_13_addr = getelementptr i32 %conv2d_64_weights_13, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 160 'getelementptr' 'conv2d_64_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%conv2d_64_weights_14_addr = getelementptr i32 %conv2d_64_weights_14, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 161 'getelementptr' 'conv2d_64_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%conv2d_64_weights_15_addr = getelementptr i32 %conv2d_64_weights_15, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 162 'getelementptr' 'conv2d_64_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%conv2d_64_weights_16_addr = getelementptr i32 %conv2d_64_weights_16, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 163 'getelementptr' 'conv2d_64_weights_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%conv2d_64_weights_17_addr = getelementptr i32 %conv2d_64_weights_17, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 164 'getelementptr' 'conv2d_64_weights_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%conv2d_64_weights_18_addr = getelementptr i32 %conv2d_64_weights_18, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 165 'getelementptr' 'conv2d_64_weights_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%conv2d_64_weights_19_addr = getelementptr i32 %conv2d_64_weights_19, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 166 'getelementptr' 'conv2d_64_weights_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%conv2d_64_weights_20_addr = getelementptr i32 %conv2d_64_weights_20, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 167 'getelementptr' 'conv2d_64_weights_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%conv2d_64_weights_21_addr = getelementptr i32 %conv2d_64_weights_21, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 168 'getelementptr' 'conv2d_64_weights_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%conv2d_64_weights_22_addr = getelementptr i32 %conv2d_64_weights_22, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 169 'getelementptr' 'conv2d_64_weights_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%conv2d_64_weights_23_addr = getelementptr i32 %conv2d_64_weights_23, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 170 'getelementptr' 'conv2d_64_weights_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%conv2d_64_weights_24_addr = getelementptr i32 %conv2d_64_weights_24, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 171 'getelementptr' 'conv2d_64_weights_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%conv2d_64_weights_25_addr = getelementptr i32 %conv2d_64_weights_25, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 172 'getelementptr' 'conv2d_64_weights_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%conv2d_64_weights_26_addr = getelementptr i32 %conv2d_64_weights_26, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 173 'getelementptr' 'conv2d_64_weights_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%conv2d_64_weights_27_addr = getelementptr i32 %conv2d_64_weights_27, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 174 'getelementptr' 'conv2d_64_weights_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%conv2d_64_weights_28_addr = getelementptr i32 %conv2d_64_weights_28, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 175 'getelementptr' 'conv2d_64_weights_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%conv2d_64_weights_29_addr = getelementptr i32 %conv2d_64_weights_29, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 176 'getelementptr' 'conv2d_64_weights_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%conv2d_64_weights_30_addr = getelementptr i32 %conv2d_64_weights_30, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 177 'getelementptr' 'conv2d_64_weights_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%conv2d_64_weights_31_addr = getelementptr i32 %conv2d_64_weights_31, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 178 'getelementptr' 'conv2d_64_weights_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.39ns)   --->   "%switch_ln30 = switch i5 %trunc_ln28, void %arrayidx3111.case.31, i5 0, void %arrayidx3111.case.0, i5 1, void %arrayidx3111.case.1, i5 2, void %arrayidx3111.case.2, i5 3, void %arrayidx3111.case.3, i5 4, void %arrayidx3111.case.4, i5 5, void %arrayidx3111.case.5, i5 6, void %arrayidx3111.case.6, i5 7, void %arrayidx3111.case.7, i5 8, void %arrayidx3111.case.8, i5 9, void %arrayidx3111.case.9, i5 10, void %arrayidx3111.case.10, i5 11, void %arrayidx3111.case.11, i5 12, void %arrayidx3111.case.12, i5 13, void %arrayidx3111.case.13, i5 14, void %arrayidx3111.case.14, i5 15, void %arrayidx3111.case.15, i5 16, void %arrayidx3111.case.16, i5 17, void %arrayidx3111.case.17, i5 18, void %arrayidx3111.case.18, i5 19, void %arrayidx3111.case.19, i5 20, void %arrayidx3111.case.20, i5 21, void %arrayidx3111.case.21, i5 22, void %arrayidx3111.case.22, i5 23, void %arrayidx3111.case.23, i5 24, void %arrayidx3111.case.24, i5 25, void %arrayidx3111.case.25, i5 26, void %arrayidx3111.case.26, i5 27, void %arrayidx3111.case.27, i5 28, void %arrayidx3111.case.28, i5 29, void %arrayidx3111.case.29, i5 30, void %arrayidx3111.case.30" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 179 'switch' 'switch_ln30' <Predicate = true> <Delay = 0.39>
ST_3 : Operation 180 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_30_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 180 'store' 'store_ln30' <Predicate = (trunc_ln28 == 30)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 181 'br' 'br_ln30' <Predicate = (trunc_ln28 == 30)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_29_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 182 'store' 'store_ln30' <Predicate = (trunc_ln28 == 29)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 183 'br' 'br_ln30' <Predicate = (trunc_ln28 == 29)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_28_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 184 'store' 'store_ln30' <Predicate = (trunc_ln28 == 28)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 185 'br' 'br_ln30' <Predicate = (trunc_ln28 == 28)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_27_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 186 'store' 'store_ln30' <Predicate = (trunc_ln28 == 27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 187 'br' 'br_ln30' <Predicate = (trunc_ln28 == 27)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_26_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 188 'store' 'store_ln30' <Predicate = (trunc_ln28 == 26)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 189 'br' 'br_ln30' <Predicate = (trunc_ln28 == 26)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_25_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 190 'store' 'store_ln30' <Predicate = (trunc_ln28 == 25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 191 'br' 'br_ln30' <Predicate = (trunc_ln28 == 25)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_24_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 192 'store' 'store_ln30' <Predicate = (trunc_ln28 == 24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 193 'br' 'br_ln30' <Predicate = (trunc_ln28 == 24)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_23_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 194 'store' 'store_ln30' <Predicate = (trunc_ln28 == 23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 195 'br' 'br_ln30' <Predicate = (trunc_ln28 == 23)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_22_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 196 'store' 'store_ln30' <Predicate = (trunc_ln28 == 22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 197 'br' 'br_ln30' <Predicate = (trunc_ln28 == 22)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_21_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 198 'store' 'store_ln30' <Predicate = (trunc_ln28 == 21)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 199 'br' 'br_ln30' <Predicate = (trunc_ln28 == 21)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_20_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 200 'store' 'store_ln30' <Predicate = (trunc_ln28 == 20)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 201 'br' 'br_ln30' <Predicate = (trunc_ln28 == 20)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_19_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 202 'store' 'store_ln30' <Predicate = (trunc_ln28 == 19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 203 'br' 'br_ln30' <Predicate = (trunc_ln28 == 19)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_18_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 204 'store' 'store_ln30' <Predicate = (trunc_ln28 == 18)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 205 'br' 'br_ln30' <Predicate = (trunc_ln28 == 18)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_17_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 206 'store' 'store_ln30' <Predicate = (trunc_ln28 == 17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 207 'br' 'br_ln30' <Predicate = (trunc_ln28 == 17)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_16_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 208 'store' 'store_ln30' <Predicate = (trunc_ln28 == 16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 209 'br' 'br_ln30' <Predicate = (trunc_ln28 == 16)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_15_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 210 'store' 'store_ln30' <Predicate = (trunc_ln28 == 15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 211 'br' 'br_ln30' <Predicate = (trunc_ln28 == 15)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_14_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 212 'store' 'store_ln30' <Predicate = (trunc_ln28 == 14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 213 'br' 'br_ln30' <Predicate = (trunc_ln28 == 14)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_13_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 214 'store' 'store_ln30' <Predicate = (trunc_ln28 == 13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 215 'br' 'br_ln30' <Predicate = (trunc_ln28 == 13)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_12_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 216 'store' 'store_ln30' <Predicate = (trunc_ln28 == 12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 217 'br' 'br_ln30' <Predicate = (trunc_ln28 == 12)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_11_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 218 'store' 'store_ln30' <Predicate = (trunc_ln28 == 11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 219 'br' 'br_ln30' <Predicate = (trunc_ln28 == 11)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_10_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 220 'store' 'store_ln30' <Predicate = (trunc_ln28 == 10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 221 'br' 'br_ln30' <Predicate = (trunc_ln28 == 10)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_9_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 222 'store' 'store_ln30' <Predicate = (trunc_ln28 == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 223 'br' 'br_ln30' <Predicate = (trunc_ln28 == 9)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_8_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 224 'store' 'store_ln30' <Predicate = (trunc_ln28 == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 225 'br' 'br_ln30' <Predicate = (trunc_ln28 == 8)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_7_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 226 'store' 'store_ln30' <Predicate = (trunc_ln28 == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 227 'br' 'br_ln30' <Predicate = (trunc_ln28 == 7)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_6_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 228 'store' 'store_ln30' <Predicate = (trunc_ln28 == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 229 'br' 'br_ln30' <Predicate = (trunc_ln28 == 6)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_5_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 230 'store' 'store_ln30' <Predicate = (trunc_ln28 == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 231 'br' 'br_ln30' <Predicate = (trunc_ln28 == 5)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_4_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 232 'store' 'store_ln30' <Predicate = (trunc_ln28 == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 233 'br' 'br_ln30' <Predicate = (trunc_ln28 == 4)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_3_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 234 'store' 'store_ln30' <Predicate = (trunc_ln28 == 3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 235 'br' 'br_ln30' <Predicate = (trunc_ln28 == 3)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_2_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 236 'store' 'store_ln30' <Predicate = (trunc_ln28 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 237 'br' 'br_ln30' <Predicate = (trunc_ln28 == 2)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_1_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 238 'store' 'store_ln30' <Predicate = (trunc_ln28 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 239 'br' 'br_ln30' <Predicate = (trunc_ln28 == 1)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_0_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 240 'store' 'store_ln30' <Predicate = (trunc_ln28 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 241 'br' 'br_ln30' <Predicate = (trunc_ln28 == 0)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_31_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 242 'store' 'store_ln30' <Predicate = (trunc_ln28 == 31)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 243 'br' 'br_ln30' <Predicate = (trunc_ln28 == 31)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.46ns)   --->   "%store_ln29 = store i6 %select_ln28_2, i6 %channel" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 244 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 245 [1/1] (0.46ns)   --->   "%store_ln29 = store i480 %trunc_ln30_1, i480 %shiftreg10" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 245 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc32" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 246 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.54ns
The critical path consists of the following:
	'alloca' operation ('i') [36]  (0 ns)
	'load' operation ('i_load', forward_prop/src/forward_prop.cpp:29) on local variable 'i' [152]  (0 ns)
	'icmp' operation ('icmp_ln29', forward_prop/src/forward_prop.cpp:29) [157]  (0.769 ns)
	'select' operation ('select_ln28', forward_prop/src/forward_prop.cpp:28) [158]  (0.374 ns)
	'add' operation ('add_ln29', forward_prop/src/forward_prop.cpp:29) [307]  (0.933 ns)
	'store' operation ('store_ln29', forward_prop/src/forward_prop.cpp:29) of variable 'add_ln29', forward_prop/src/forward_prop.cpp:29 on local variable 'i' [310]  (0.46 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', forward_prop/src/forward_prop.cpp:28) [145]  (0 ns)
	bus read operation ('gmem_addr_read', forward_prop/src/forward_prop.cpp:30) on port 'gmem' (forward_prop/src/forward_prop.cpp:30) [170]  (7.3 ns)

 <State 3>: 2.5ns
The critical path consists of the following:
	'load' operation ('shiftreg10_load', forward_prop/src/forward_prop.cpp:28) on local variable 'shiftreg10' [151]  (0 ns)
	'select' operation ('select_ln28_1', forward_prop/src/forward_prop.cpp:28) [159]  (0.613 ns)
	multiplexor before 'phi' operation ('empty', forward_prop/src/forward_prop.cpp:30) with incoming values : ('shiftreg10_cast', forward_prop/src/forward_prop.cpp:28) ('gmem_addr_read', forward_prop/src/forward_prop.cpp:30) [173]  (0.46 ns)
	'phi' operation ('empty', forward_prop/src/forward_prop.cpp:30) with incoming values : ('shiftreg10_cast', forward_prop/src/forward_prop.cpp:28) ('gmem_addr_read', forward_prop/src/forward_prop.cpp:30) [173]  (0 ns)
	'store' operation ('store_ln30', forward_prop/src/forward_prop.cpp:30) of variable 'bitcast_ln30', forward_prop/src/forward_prop.cpp:30 on array 'conv2d_64_weights_30' [211]  (1.3 ns)
	blocking operation 0.131 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
