{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 16:28:24 2010 " "Info: Processing started: Wed Jul 14 16:28:24 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fast_fft -c fast_fft " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fast_fft -c fast_fft" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "asvm12120_fft.v(82) " "Warning (10268): Verilog HDL information at asvm12120_fft.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "asvm12120_fft.v(86) " "Warning (10268): Verilog HDL information at asvm12120_fft.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "asvm12120_fft.v(396) " "Warning (10268): Verilog HDL information at asvm12120_fft.v(396): always construct contains both blocking and non-blocking assignments" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 396 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asvm12120_fft.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file asvm12120_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fast_fft " "Info: Found entity 1: fast_fft" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 hann " "Info: Found entity 2: hann" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 353 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cypres " "Info: Found entity 3: cypres" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 373 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 calc " "Info: Found entity 4: calc" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 479 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int2float.v 12 12 " "Info: Found 12 design units, including 12 entities, in source file int2float.v" { { "Info" "ISGN_ENTITY_NAME" "1 int2float_altbarrel_shift_kuf " "Info: Found entity 1: int2float_altbarrel_shift_kuf" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 int2float_altpriority_encoder_3e8 " "Info: Found entity 2: int2float_altpriority_encoder_3e8" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 155 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 int2float_altpriority_encoder_6e8 " "Info: Found entity 3: int2float_altpriority_encoder_6e8" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 174 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 int2float_altpriority_encoder_be8 " "Info: Found entity 4: int2float_altpriority_encoder_be8" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 207 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 int2float_altpriority_encoder_rf8 " "Info: Found entity 5: int2float_altpriority_encoder_rf8" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 240 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 int2float_altpriority_encoder_3v7 " "Info: Found entity 6: int2float_altpriority_encoder_3v7" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 289 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 int2float_altpriority_encoder_6v7 " "Info: Found entity 7: int2float_altpriority_encoder_6v7" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 305 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 int2float_altpriority_encoder_bv7 " "Info: Found entity 8: int2float_altpriority_encoder_bv7" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 333 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 int2float_altpriority_encoder_r08 " "Info: Found entity 9: int2float_altpriority_encoder_r08" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 361 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 int2float_altpriority_encoder_qb6 " "Info: Found entity 10: int2float_altpriority_encoder_qb6" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 389 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 int2float_altfp_convert_okn " "Info: Found entity 11: int2float_altfp_convert_okn" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 417 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 int2float " "Info: Found entity 12: int2float" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 835 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log.v 33 33 " "Info: Found 33 design units, including 33 entities, in source file log.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_altbarrel_shift_n3e " "Info: Found entity 1: log_altbarrel_shift_n3e" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 log_altbarrel_shift_vgb " "Info: Found entity 2: log_altbarrel_shift_vgb" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 115 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 log_altbarrel_shift_a7e " "Info: Found entity 3: log_altbarrel_shift_a7e" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 149 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 log_altfp_log_and_or_f9b " "Info: Found entity 4: log_altfp_log_and_or_f9b" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 214 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 log_altfp_log_and_or_t6b " "Info: Found entity 5: log_altfp_log_and_or_t6b" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 284 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 log_altfp_log_and_or_a8b " "Info: Found entity 6: log_altfp_log_and_or_a8b" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 354 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 log_altfp_log_csa_s0e " "Info: Found entity 7: log_altfp_log_csa_s0e" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 428 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 log_altfp_log_csa_k0e " "Info: Found entity 8: log_altfp_log_csa_k0e" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 551 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 log_altfp_log_csa_0nc " "Info: Found entity 9: log_altfp_log_csa_0nc" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 674 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 log_altfp_log_csa_d4b " "Info: Found entity 10: log_altfp_log_csa_d4b" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 732 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 log_altfp_log_csa_umc " "Info: Found entity 11: log_altfp_log_csa_umc" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 790 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 log_altfp_log_csa_nlf " "Info: Found entity 12: log_altfp_log_csa_nlf" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 848 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 log_altfp_log_csa_8kf " "Info: Found entity 13: log_altfp_log_csa_8kf" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 916 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 log_altfp_log_csa_r0e " "Info: Found entity 14: log_altfp_log_csa_r0e" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 988 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 log_altfp_log_csa_o0e " "Info: Found entity 15: log_altfp_log_csa_o0e" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1111 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 log_altfp_log_csa_l1e " "Info: Found entity 16: log_altfp_log_csa_l1e" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1234 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 log_altfp_log_csa_s1e " "Info: Found entity 17: log_altfp_log_csa_s1e" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1357 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 log_altfp_log_csa_p1e " "Info: Found entity 18: log_altfp_log_csa_p1e" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1480 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 log_range_reduction_31e " "Info: Found entity 19: log_range_reduction_31e" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1599 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 log_altpriority_encoder_3v7 " "Info: Found entity 20: log_altpriority_encoder_3v7" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2255 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 log_altpriority_encoder_3e8 " "Info: Found entity 21: log_altpriority_encoder_3e8" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2275 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 log_altpriority_encoder_6v7 " "Info: Found entity 22: log_altpriority_encoder_6v7" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2294 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 log_altpriority_encoder_6e8 " "Info: Found entity 23: log_altpriority_encoder_6e8" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2326 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 log_altpriority_encoder_bv7 " "Info: Found entity 24: log_altpriority_encoder_bv7" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2359 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 log_altpriority_encoder_be8 " "Info: Found entity 25: log_altpriority_encoder_be8" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2391 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 log_altpriority_encoder_r08 " "Info: Found entity 26: log_altpriority_encoder_r08" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2424 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 log_altpriority_encoder_rf8 " "Info: Found entity 27: log_altpriority_encoder_rf8" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2456 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 log_altpriority_encoder_tv8 " "Info: Found entity 28: log_altpriority_encoder_tv8" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2489 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 log_altpriority_encoder_te9 " "Info: Found entity 29: log_altpriority_encoder_te9" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2521 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 log_altpriority_encoder_uja " "Info: Found entity 30: log_altpriority_encoder_uja" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2554 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 log_altpriority_encoder_q08 " "Info: Found entity 31: log_altpriority_encoder_q08" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2611 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 log_altfp_log_via " "Info: Found entity 32: log_altfp_log_via" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2639 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 log " "Info: Found entity 33: log" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 4458 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmult.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file fmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmult_altfp_mult_kij " "Info: Found entity 1: fmult_altfp_mult_kij" {  } { { "fmult.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fmult.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fmult " "Info: Found entity 2: fmult" {  } { { "fmult.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fmult.v" 740 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqr16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sqr16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqr16 " "Info: Found entity 1: sqr16" {  } { { "sqr16.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sqr16.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Info: Found entity 1: add32" {  } { { "add32.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/add32.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sincos.v" { { "Info" "ISGN_ENTITY_NAME" "1 sincos " "Info: Found entity 1: sincos" {  } { { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_st.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nco_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_st " "Info: Found entity 1: nco_st" {  } { { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Info: Found entity 1: nco" {  } { { "nco.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo32 " "Info: Found entity 1: fifo32" {  } { { "fifo32.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fifo32.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Info: Found entity 1: fft" {  } { { "fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/fft_pack_fft_90.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file fft-library/fft_pack_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack_fft_90 " "Info: Found design unit 1: fft_pack_fft_90" {  } { { "fft-library/fft_pack_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/fft_pack_fft_90.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack_fft_90-body " "Info: Found design unit 2: fft_pack_fft_90-body" {  } { { "fft-library/fft_pack_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/fft_pack_fft_90.vhd" 2006 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_math_pkg_fft_90.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file fft-library/auk_dspip_math_pkg_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fft_90 " "Info: Found design unit 1: auk_dspip_math_pkg_fft_90" {  } { { "fft-library/auk_dspip_math_pkg_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_math_pkg_fft_90.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fft_90-body " "Info: Found design unit 2: auk_dspip_math_pkg_fft_90-body" {  } { { "fft-library/auk_dspip_math_pkg_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_math_pkg_fft_90.vhd" 115 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_lib_pkg_fft_90.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file fft-library/auk_dspip_lib_pkg_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fft_90 " "Info: Found design unit 1: auk_dspip_lib_pkg_fft_90" {  } { { "fft-library/auk_dspip_lib_pkg_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_lib_pkg_fft_90.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_text_pkg_fft_90.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file fft-library/auk_dspip_text_pkg_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg_fft_90 " "Info: Found design unit 1: auk_dspip_text_pkg_fft_90" {  } { { "fft-library/auk_dspip_text_pkg_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_text_pkg_fft_90.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg_fft_90-body " "Info: Found design unit 2: auk_dspip_text_pkg_fft_90-body" {  } { { "fft-library/auk_dspip_text_pkg_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_text_pkg_fft_90.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_roundsat_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_roundsat_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_fft_90-beh " "Info: Found design unit 1: auk_dspip_roundsat_fft_90-beh" {  } { { "fft-library/auk_dspip_roundsat_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_roundsat_fft_90.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_fft_90 " "Info: Found entity 1: auk_dspip_roundsat_fft_90" {  } { { "fft-library/auk_dspip_roundsat_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_roundsat_fft_90.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_avalon_streaming_source_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_source_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fft_90-rtl " "Info: Found design unit 1: auk_dspip_avalon_streaming_source_fft_90-rtl" {  } { { "fft-library/auk_dspip_avalon_streaming_source_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_source_fft_90.vhd" 92 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fft_90 " "Info: Found entity 1: auk_dspip_avalon_streaming_source_fft_90" {  } { { "fft-library/auk_dspip_avalon_streaming_source_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_source_fft_90.vhd" 59 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fft_90-rtl " "Info: Found design unit 1: auk_dspip_avalon_streaming_sink_fft_90-rtl" {  } { { "fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" 93 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fft_90 " "Info: Found entity 1: auk_dspip_avalon_streaming_sink_fft_90" {  } { { "fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_avalon_streaming_controller_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_avalon_streaming_controller_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fft_90-struct " "Info: Found design unit 1: auk_dspip_avalon_streaming_controller_fft_90-struct" {  } { { "fft-library/auk_dspip_avalon_streaming_controller_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_controller_fft_90.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fft_90 " "Info: Found entity 1: auk_dspip_avalon_streaming_controller_fft_90" {  } { { "fft-library/auk_dspip_avalon_streaming_controller_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_controller_fft_90.vhd" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_alufp_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_alufp_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp_fft_90-rtl " "Info: Found design unit 1: auk_dspip_fpcompiler_alufp_fft_90-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_alufp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_fpcompiler_alufp_fft_90.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp_fft_90 " "Info: Found entity 1: auk_dspip_fpcompiler_alufp_fft_90" {  } { { "fft-library/auk_dspip_fpcompiler_alufp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_fpcompiler_alufp_fft_90.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_aslf_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_aslf_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf_fft_90-rtl " "Info: Found design unit 1: auk_dspip_fpcompiler_aslf_fft_90-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_aslf_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_fpcompiler_aslf_fft_90.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf_fft_90 " "Info: Found entity 1: auk_dspip_fpcompiler_aslf_fft_90" {  } { { "fft-library/auk_dspip_fpcompiler_aslf_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_fpcompiler_aslf_fft_90.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_castftox_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_castftox_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox_fft_90-rtl " "Info: Found design unit 1: auk_dspip_fpcompiler_castftox_fft_90-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_castftox_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_fpcompiler_castftox_fft_90.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox_fft_90 " "Info: Found entity 1: auk_dspip_fpcompiler_castftox_fft_90" {  } { { "fft-library/auk_dspip_fpcompiler_castftox_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_fpcompiler_castftox_fft_90.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_castxtof_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_castxtof_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_90-rtl " "Info: Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_90-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_castxtof_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_fpcompiler_castxtof_fft_90.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_90 " "Info: Found entity 1: auk_dspip_fpcompiler_castxtof_fft_90" {  } { { "fft-library/auk_dspip_fpcompiler_castxtof_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_fpcompiler_castxtof_fft_90.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_clzf_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_clzf_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf_fft_90-rtl " "Info: Found design unit 1: auk_dspip_fpcompiler_clzf_fft_90-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_clzf_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_fpcompiler_clzf_fft_90.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf_fft_90 " "Info: Found entity 1: auk_dspip_fpcompiler_clzf_fft_90" {  } { { "fft-library/auk_dspip_fpcompiler_clzf_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_fpcompiler_clzf_fft_90.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/auk_dspip_fpcompiler_mulfp_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/auk_dspip_fpcompiler_mulfp_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_90-rtl " "Info: Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_90-rtl" {  } { { "fft-library/auk_dspip_fpcompiler_mulfp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_fpcompiler_mulfp_fft_90.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_90 " "Info: Found entity 1: auk_dspip_fpcompiler_mulfp_fft_90" {  } { { "fft-library/auk_dspip_fpcompiler_mulfp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_fpcompiler_mulfp_fft_90.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16x12.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult16x12.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x12 " "Info: Found entity 1: mult16x12" {  } { { "mult16x12.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/mult16x12.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_90 " "Info: Found design unit 1: auk_dspip_lib_pkg_fir_90" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_lib_pkg_fir_90.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_90 " "Info: Found design unit 1: auk_dspip_math_pkg_fir_90" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_90-body " "Info: Found design unit 2: auk_dspip_math_pkg_fir_90-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_math_pkg_fir_90.vhd" 115 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir16_st.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir16_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir16_st " "Info: Found entity 1: fir16_st" {  } { { "fir16_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir16_st_wr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir16_st_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir16_st_wr " "Info: Found entity 1: fir16_st_wr" {  } { { "fir16_st_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st_wr.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir16_ast.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fir16_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir16_ast-struct " "Info: Found design unit 1: fir16_ast-struct" {  } { { "fir16_ast.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_ast.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fir16_ast " "Info: Found entity 1: fir16_ast" {  } { { "fir16_ast.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_ast.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir16 " "Info: Found entity 1: fir16" {  } { { "fir16.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_sopc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fft_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_sopc " "Info: Found entity 1: fft_sopc" {  } { { "fft_sopc.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft_sopc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16x16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult16x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x16 " "Info: Found entity 1: mult16x16" {  } { { "mult16x16.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/mult16x16.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll40.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll40.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll40 " "Info: Found entity 1: pll40" {  } { { "pll40.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/pll40.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fast_fft " "Info: Elaborating entity \"fast_fft\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input2 asvm12120_fft.v(35) " "Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(35): object \"input2\" assigned a value but never read" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_chan asvm12120_fft.v(38) " "Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(38): object \"adc_chan\" assigned a value but never read" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "perenos asvm12120_fft.v(38) " "Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(38): object \"perenos\" assigned a value but never read" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len_reg asvm12120_fft.v(39) " "Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(39): object \"len_reg\" assigned a value but never read" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "get_frec asvm12120_fft.v(40) " "Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(40): object \"get_frec\" assigned a value but never read" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_sink_valid asvm12120_fft.v(53) " "Warning (10036): Verilog HDL or VHDL warning at asvm12120_fft.v(53): object \"fft_sink_valid\" assigned a value but never read" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 asvm12120_fft.v(185) " "Warning (10230): Verilog HDL assignment warning at asvm12120_fft.v(185): truncated value with size 32 to match size of target (16)" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 asvm12120_fft.v(204) " "Warning (10230): Verilog HDL assignment warning at asvm12120_fft.v(204): truncated value with size 32 to match size of target (8)" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 asvm12120_fft.v(242) " "Warning (10230): Verilog HDL assignment warning at asvm12120_fft.v(242): truncated value with size 32 to match size of target (16)" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "slrd asvm12120_fft.v(8) " "Warning (10034): Output port \"slrd\" at asvm12120_fft.v(8) has no driver" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ds asvm12120_fft.v(11) " "Warning (10034): Output port \"ds\" at asvm12120_fft.v(11) has no driver" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lclk asvm12120_fft.v(11) " "Warning (10034): Output port \"lclk\" at asvm12120_fft.v(11) has no driver" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk595 asvm12120_fft.v(11) " "Warning (10034): Output port \"clk595\" at asvm12120_fft.v(11) has no driver" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "chan asvm12120_fft.v(24) " "Warning (10034): Output port \"chan\" at asvm12120_fft.v(24) has no driver" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "k14 asvm12120_fft.v(30) " "Warning (10034): Output port \"k14\" at asvm12120_fft.v(30) has no driver" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "k15 asvm12120_fft.v(30) " "Warning (10034): Output port \"k15\" at asvm12120_fft.v(30) has no driver" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "k16 asvm12120_fft.v(30) " "Warning (10034): Output port \"k16\" at asvm12120_fft.v(30) has no driver" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "k17 asvm12120_fft.v(30) " "Warning (10034): Output port \"k17\" at asvm12120_fft.v(30) has no driver" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "k21 asvm12120_fft.v(30) " "Warning (10034): Output port \"k21\" at asvm12120_fft.v(30) has no driver" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "k23 asvm12120_fft.v(33) " "Warning (10034): Output port \"k23\" at asvm12120_fft.v(33) has no driver" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sub2048.v 1 1 " "Warning: Using design file sub2048.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sub2048 " "Info: Found entity 1: sub2048" {  } { { "sub2048.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sub2048.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub2048 sub2048:sub " "Info: Elaborating entity \"sub2048\" for hierarchy \"sub2048:sub\"" {  } { { "asvm12120_fft.v" "sub" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sub2048:sub\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"sub2048:sub\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "sub2048.v" "lpm_add_sub_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sub2048.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sub2048:sub\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"sub2048:sub\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "sub2048.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sub2048.v" 64 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub2048:sub\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"sub2048:sub\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sub2048.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sub2048.v" 64 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_imh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_imh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_imh " "Info: Found entity 1: add_sub_imh" {  } { { "db/add_sub_imh.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_imh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_imh sub2048:sub\|lpm_add_sub:lpm_add_sub_component\|add_sub_imh:auto_generated " "Info: Elaborating entity \"add_sub_imh\" for hierarchy \"sub2048:sub\|lpm_add_sub:lpm_add_sub_component\|add_sub_imh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco nco:test " "Info: Elaborating entity \"nco\" for hierarchy \"nco:test\"" {  } { { "asvm12120_fft.v" "test" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_st nco:test\|nco_st:nco_st_inst " "Info: Elaborating entity \"nco_st\" for hierarchy \"nco:test\|nco_st:nco_st_inst\"" {  } { { "nco.v" "nco_st_inst" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select_s nco_st.v(85) " "Warning (10036): Verilog HDL or VHDL warning at nco_st.v(85): object \"select_s\" assigned a value but never read" {  } { { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select_c nco_st.v(86) " "Warning (10036): Verilog HDL or VHDL warning at nco_st.v(86): object \"select_c\" assigned a value but never read" {  } { { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_altqmcpipe.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nco-library/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Info: Found entity 1: asj_altqmcpipe" {  } { { "nco-library/asj_altqmcpipe.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_altqmcpipe.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe nco:test\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000 " "Info: Elaborating entity \"asj_altqmcpipe\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\"" {  } { { "nco_st.v" "ux000" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:test\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "nco-library/asj_altqmcpipe.v" "acc" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:test\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Info: Elaborated megafunction instantiation \"nco:test\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "nco-library/asj_altqmcpipe.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:test\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Info: Instantiated megafunction \"nco:test\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nco-library/asj_altqmcpipe.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4eh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4eh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4eh " "Info: Found entity 1: add_sub_4eh" {  } { { "db/add_sub_4eh.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_4eh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4eh nco:test\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_4eh:auto_generated " "Info: Elaborating entity \"add_sub_4eh\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_4eh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "add_sub " "Warning: Variable or input pin \"add_sub\" is defined but never used" {  } { { "db/add_sub_4eh.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_4eh.tdf" 25 2 0 } } { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } } { "nco-library/asj_altqmcpipe.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_altqmcpipe.v" 52 0 0 } } { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 102 0 0 } } { "nco.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco.v" 59 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 141 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_gam_dp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nco-library/asj_gam_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gam_dp " "Info: Found entity 1: asj_gam_dp" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gam_dp nco:test\|nco_st:nco_st_inst\|asj_gam_dp:ux008 " "Info: Elaborating entity \"asj_gam_dp\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_gam_dp:ux008\"" {  } { { "nco_st.v" "ux008" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_as_m_dp_cen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nco-library/asj_nco_as_m_dp_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_dp_cen " "Info: Found entity 1: asj_nco_as_m_dp_cen" {  } { { "nco-library/asj_nco_as_m_dp_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_as_m_dp_cen.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_dp_cen nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220 " "Info: Elaborating entity \"asj_nco_as_m_dp_cen\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\"" {  } { { "nco_st.v" "ux0220" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "nco-library/asj_nco_as_m_dp_cen.v" "altsyncram_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_as_m_dp_cen.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "nco-library/asj_nco_as_m_dp_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_as_m_dp_cen.v" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_sin_c.hex " "Info: Parameter \"init_file\" = \"nco_sin_c.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CycloneII " "Info: Parameter \"intended_device_family\" = \"CycloneII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nco-library/asj_nco_as_m_dp_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_as_m_dp_cen.v" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r772.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r772.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r772 " "Info: Found entity 1: altsyncram_r772" {  } { { "db/altsyncram_r772.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_r772.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r772 nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated " "Info: Elaborating entity \"altsyncram_r772\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_as_m_cen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nco-library/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Info: Found entity 1: asj_nco_as_m_cen" {  } { { "nco-library/asj_nco_as_m_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_as_m_cen.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122 " "Info: Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\"" {  } { { "nco_st.v" "ux0122" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "nco-library/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Info: Elaborated megafunction instantiation \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "nco-library/asj_nco_as_m_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Info: Instantiated megafunction \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_sin_f.hex " "Info: Parameter \"init_file\" = \"nco_sin_f.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CycloneII " "Info: Parameter \"intended_device_family\" = \"CycloneII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nco-library/asj_nco_as_m_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gv81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gv81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gv81 " "Info: Found entity 1: altsyncram_gv81" {  } { { "db/altsyncram_gv81.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_gv81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gv81 nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated " "Info: Elaborating entity \"altsyncram_gv81\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123 " "Info: Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\"" {  } { { "nco_st.v" "ux0123" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "nco-library/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Info: Elaborated megafunction instantiation \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "nco-library/asj_nco_as_m_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Info: Instantiated megafunction \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_cos_f.hex " "Info: Parameter \"init_file\" = \"nco_cos_f.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CycloneII " "Info: Parameter \"intended_device_family\" = \"CycloneII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nco-library/asj_nco_as_m_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_as_m_cen.v" 39 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bv81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bv81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bv81 " "Info: Found entity 1: altsyncram_bv81" {  } { { "db/altsyncram_bv81.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_bv81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bv81 nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated " "Info: Elaborating entity \"altsyncram_bv81\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_madx_cen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nco-library/asj_nco_madx_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_madx_cen " "Info: Found entity 1: asj_nco_madx_cen" {  } { { "nco-library/asj_nco_madx_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_madx_cen.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_madx_cen nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1 " "Info: Elaborating entity \"asj_nco_madx_cen\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1\"" {  } { { "nco_st.v" "m1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component " "Info: Elaborating entity \"altmult_add\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\"" {  } { { "nco-library/asj_nco_madx_cen.v" "ALTMULT_ADD_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_madx_cen.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component " "Info: Elaborated megafunction instantiation \"nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\"" {  } { { "nco-library/asj_nco_madx_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_madx_cen.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component " "Info: Instantiated megafunction \"nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Info: Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Info: Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Info: Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Info: Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info: Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Info: Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Info: Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Info: Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info: Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Info: Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Info: Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Info: Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Info: Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 33 " "Info: Parameter \"width_result\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Info: Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Info: Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Info: Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Info: Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Info: Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Info: Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info: Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Info: Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info: Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Info: Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Info: Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nco-library/asj_nco_madx_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_madx_cen.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_bpb2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_bpb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_bpb2 " "Info: Found entity 1: mult_add_bpb2" {  } { { "db/mult_add_bpb2.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_bpb2.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_bpb2 nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_bpb2:auto_generated " "Info: Elaborating entity \"mult_add_bpb2\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_bpb2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_1j51.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_1j51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_1j51 " "Info: Found entity 1: ded_mult_1j51" {  } { { "db/ded_mult_1j51.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_1j51.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_1j51 nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_bpb2:auto_generated\|ded_mult_1j51:ded_mult1 " "Info: Elaborating entity \"ded_mult_1j51\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_bpb2:auto_generated\|ded_mult_1j51:ded_mult1\"" {  } { { "db/mult_add_bpb2.tdf" "ded_mult1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_bpb2.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_bpb2:auto_generated\|ded_mult_1j51:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_madx_cen:m1\|altmult_add:ALTMULT_ADD_component\|mult_add_bpb2:auto_generated\|ded_mult_1j51:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_1j51.tdf" "pre_result" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_1j51.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_mady_cen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nco-library/asj_nco_mady_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mady_cen " "Info: Found entity 1: asj_nco_mady_cen" {  } { { "nco-library/asj_nco_mady_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mady_cen.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mady_cen nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0 " "Info: Elaborating entity \"asj_nco_mady_cen\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\"" {  } { { "nco_st.v" "m0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component " "Info: Elaborating entity \"altmult_add\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "nco-library/asj_nco_mady_cen.v" "ALTMULT_ADD_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mady_cen.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component " "Info: Elaborated megafunction instantiation \"nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "nco-library/asj_nco_mady_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mady_cen.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component " "Info: Instantiated megafunction \"nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Info: Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Info: Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Info: Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Info: Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info: Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Info: Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Info: Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Info: Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info: Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Info: Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Info: Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Info: Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Info: Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 33 " "Info: Parameter \"width_result\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Info: Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Info: Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Info: Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Info: Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Info: Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Info: Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info: Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Info: Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info: Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Info: Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nco-library/asj_nco_mady_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mady_cen.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_aob2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_aob2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_aob2 " "Info: Found entity 1: mult_add_aob2" {  } { { "db/mult_add_aob2.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_aob2.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_aob2 nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated " "Info: Elaborating entity \"mult_add_aob2\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_derot.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nco-library/asj_nco_derot.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_derot " "Info: Found entity 1: asj_nco_derot" {  } { { "nco-library/asj_nco_derot.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_derot.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_derot nco:test\|nco_st:nco_st_inst\|asj_nco_derot:ux0136 " "Info: Elaborating entity \"asj_nco_derot\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_derot:ux0136\"" {  } { { "nco_st.v" "ux0136" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_mob_w.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nco-library/asj_nco_mob_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_w " "Info: Found entity 1: asj_nco_mob_w" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_w nco:test\|nco_st:nco_st_inst\|asj_nco_mob_w:blk0 " "Info: Elaborating entity \"asj_nco_mob_w\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_mob_w:blk0\"" {  } { { "nco_st.v" "blk0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:test\|nco_st:nco_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "nco-library/asj_nco_mob_w.v" "lpm_add_sub_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:test\|nco_st:nco_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"nco:test\|nco_st:nco_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 47 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:test\|nco_st:nco_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"nco:test\|nco_st:nco_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 47 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_ogk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogk " "Info: Found entity 1: add_sub_ogk" {  } { { "db/add_sub_ogk.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_ogk.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ogk nco:test\|nco_st:nco_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_ogk:auto_generated " "Info: Elaborating entity \"add_sub_ogk\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_ogk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "add_sub " "Warning: Variable or input pin \"add_sub\" is defined but never used" {  } { { "db/add_sub_ogk.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_ogk.tdf" 25 2 0 } } { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } } { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 47 0 0 } } { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 206 0 0 } } { "nco.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco.v" 59 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 141 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datab " "Warning: Variable or input pin \"datab\" is defined but never used" {  } { { "db/add_sub_ogk.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_ogk.tdf" 30 2 0 } } { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } } { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 47 0 0 } } { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 206 0 0 } } { "nco.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco.v" 59 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 141 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_isdr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nco-library/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Info: Found entity 1: asj_nco_isdr" {  } { { "nco-library/asj_nco_isdr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_isdr.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr " "Info: Elaborating entity \"asj_nco_isdr\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\"" {  } { { "nco_st.v" "ux710isdr" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 227 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "nco-library/asj_nco_isdr.v" "lpm_counter_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "nco-library/asj_nco_isdr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nco-library/asj_nco_isdr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fqi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fqi " "Info: Found entity 1: cntr_fqi" {  } { { "db/cntr_fqi.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/cntr_fqi.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fqi nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated " "Info: Elaborating entity \"cntr_fqi\" for hierarchy \"nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincos sincos:sc " "Info: Elaborating entity \"sincos\" for hierarchy \"sincos:sc\"" {  } { { "asvm12120_fft.v" "sc" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sincos.v(89) " "Warning (10230): Verilog HDL assignment warning at sincos.v(89): truncated value with size 32 to match size of target (16)" {  } { { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sincos.v(90) " "Warning (10230): Verilog HDL assignment warning at sincos.v(90): truncated value with size 32 to match size of target (16)" {  } { { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult16x12 sincos:sc\|mult16x12:mult_sin " "Info: Elaborating entity \"mult16x12\" for hierarchy \"sincos:sc\|mult16x12:mult_sin\"" {  } { { "sincos.v" "mult_sin" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sincos:sc\|mult16x12:mult_sin\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"sincos:sc\|mult16x12:mult_sin\|lpm_mult:lpm_mult_component\"" {  } { { "mult16x12.v" "lpm_mult_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/mult16x12.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sincos:sc\|mult16x12:mult_sin\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"sincos:sc\|mult16x12:mult_sin\|lpm_mult:lpm_mult_component\"" {  } { { "mult16x12.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/mult16x12.v" 60 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sincos:sc\|mult16x12:mult_sin\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"sincos:sc\|mult16x12:mult_sin\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Info: Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Info: Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Info: Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mult16x12.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/mult16x12.v" 60 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_25p.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_25p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_25p " "Info: Found entity 1: mult_25p" {  } { { "db/mult_25p.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_25p.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_25p sincos:sc\|mult16x12:mult_sin\|lpm_mult:lpm_mult_component\|mult_25p:auto_generated " "Info: Elaborating entity \"mult_25p\" for hierarchy \"sincos:sc\|mult16x12:mult_sin\|lpm_mult:lpm_mult_component\|mult_25p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir16 sincos:sc\|fir16:fir_sin " "Info: Elaborating entity \"fir16\" for hierarchy \"sincos:sc\|fir16:fir_sin\"" {  } { { "sincos.v" "fir_sin" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir16_ast sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst " "Info: Elaborating entity \"fir16_ast\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\"" {  } { { "fir16.v" "fir16_ast_inst" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fir_90-rtl " "Info: Found design unit 1: auk_dspip_avalon_streaming_sink_fir_90-rtl" {  } { { "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 93 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fir_90 " "Info: Found entity 1: auk_dspip_avalon_streaming_sink_fir_90" {  } { { "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fir_90 sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink " "Info: Elaborating entity \"auk_dspip_avalon_streaming_sink_fir_90\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\"" {  } { { "fir16_ast.vhd" "sink" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_ast.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" "\\normal_fifo:fifo_eab_off:in_fifo" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Info: Elaborated megafunction instantiation \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Info: Instantiated megafunction \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Info: Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Info: Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Info: Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Info: Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Info: Parameter \"lpm_width\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Info: Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Info: Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_f2fifo sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo " "Info: Elaborating entity \"a_f2fifo\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 282 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Info: Elaborated megafunction instantiation \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\", which is child of megafunction instantiation \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 282 4 0 } } { "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\"" {  } { { "a_f2fifo.tdf" "usedw_ptr" { Text "c:/altera/90/quartus/libraries/megafunctions/a_f2fifo.tdf" 90 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Info: Elaborated megafunction instantiation \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\", which is child of megafunction instantiation \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "a_f2fifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_f2fifo.tdf" 90 3 0 } } { "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p9f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p9f " "Info: Found entity 1: cntr_p9f" {  } { { "db/cntr_p9f.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/cntr_p9f.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p9f sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_p9f:auto_generated " "Info: Elaborating entity \"cntr_p9f\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_counter:usedw_ptr\|cntr_p9f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_ff:\$00002 " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_ff:\$00002\"" {  } { { "a_f2fifo.tdf" "\$00002" { Text "c:/altera/90/quartus/libraries/megafunctions/a_f2fifo.tdf" 164 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_ff:\$00002 sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Info: Elaborated megafunction instantiation \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_ff:\$00002\", which is child of megafunction instantiation \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "a_f2fifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_f2fifo.tdf" 164 16 0 } } { "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_ff:\$00018 " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_ff:\$00018\"" {  } { { "a_f2fifo.tdf" "\$00018" { Text "c:/altera/90/quartus/libraries/megafunctions/a_f2fifo.tdf" 216 34 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_ff:\$00018 sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Info: Elaborated megafunction instantiation \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_f2fifo:subfifo\|lpm_ff:\$00018\", which is child of megafunction instantiation \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "a_f2fifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_f2fifo.tdf" 216 34 0 } } { "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_90.vhd" 608 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fir_90-rtl " "Info: Found design unit 1: auk_dspip_avalon_streaming_source_fir_90-rtl" {  } { { "fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd" 92 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fir_90 " "Info: Found entity 1: auk_dspip_avalon_streaming_source_fir_90" {  } { { "fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd" 59 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_90 sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source " "Info: Elaborating entity \"auk_dspip_avalon_streaming_source_fir_90\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\"" {  } { { "fir16_ast.vhd" "source" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_ast.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fir_90-struct " "Info: Found design unit 1: auk_dspip_avalon_streaming_controller_fir_90-struct" {  } { { "fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fir_90 " "Info: Found entity 1: auk_dspip_avalon_streaming_controller_fir_90" {  } { { "fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fir_90 sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl " "Info: Elaborating entity \"auk_dspip_avalon_streaming_controller_fir_90\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl\"" {  } { { "fir16_ast.vhd" "intf_ctrl" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_ast.vhd" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir16_st_wr sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore " "Info: Elaborating entity \"fir16_st_wr\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\"" {  } { { "fir16_ast.vhd" "fircore" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_ast.vhd" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir16_st sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0 " "Info: Elaborating entity \"fir16_st\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\"" {  } { { "fir16_st_wr.v" "u0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st_wr.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/delay_trig_cen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/delay_trig_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_trig_cen " "Info: Found entity 1: delay_trig_cen" {  } { { "fir_compiler-library/delay_trig_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/delay_trig_cen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_trig_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|delay_trig_cen:coef_set_reg " "Info: Elaborating entity \"delay_trig_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|delay_trig_cen:coef_set_reg\"" {  } { { "fir16_st.v" "coef_set_reg" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/tdl_da_lc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/tdl_da_lc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdl_da_lc " "Info: Found entity 1: tdl_da_lc" {  } { { "fir_compiler-library/tdl_da_lc.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/tdl_da_lc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdl_da_lc sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_0_n " "Info: Elaborating entity \"tdl_da_lc\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_0_n\"" {  } { { "fir16_st.v" "Uch_0_n_0_n" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/rom_mset_lut_r_cen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/rom_mset_lut_r_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_mset_lut_r_cen " "Info: Found entity 1: rom_mset_lut_r_cen" {  } { { "fir_compiler-library/rom_mset_lut_r_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/rom_mset_lut_r_cen.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mset_lut_r_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur0_n_0_pp " "Info: Elaborating entity \"rom_mset_lut_r_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur0_n_0_pp\"" {  } { { "fir16_st.v" "Ur0_n_0_pp" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 221 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mset_lut_r_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur0_n_15_pp " "Info: Elaborating entity \"rom_mset_lut_r_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur0_n_15_pp\"" {  } { { "fir16_st.v" "Ur0_n_15_pp" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 1076 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mset_lut_r_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur1_n_0_pp " "Info: Elaborating entity \"rom_mset_lut_r_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur1_n_0_pp\"" {  } { { "fir16_st.v" "Ur1_n_0_pp" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 1133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mset_lut_r_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur1_n_15_pp " "Info: Elaborating entity \"rom_mset_lut_r_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur1_n_15_pp\"" {  } { { "fir16_st.v" "Ur1_n_15_pp" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 1913 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mset_lut_r_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur2_n_0_pp " "Info: Elaborating entity \"rom_mset_lut_r_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur2_n_0_pp\"" {  } { { "fir16_st.v" "Ur2_n_0_pp" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 1965 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mset_lut_r_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur2_n_15_pp " "Info: Elaborating entity \"rom_mset_lut_r_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur2_n_15_pp\"" {  } { { "fir16_st.v" "Ur2_n_15_pp" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 2745 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mset_lut_r_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur3_n_0_pp " "Info: Elaborating entity \"rom_mset_lut_r_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur3_n_0_pp\"" {  } { { "fir16_st.v" "Ur3_n_0_pp" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 2797 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mset_lut_r_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur3_n_15_pp " "Info: Elaborating entity \"rom_mset_lut_r_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|rom_mset_lut_r_cen:Ur3_n_15_pp\"" {  } { { "fir16_st.v" "Ur3_n_15_pp" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 3652 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sadd_lpm_cen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_lpm_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_lpm_cen " "Info: Found entity 1: sadd_lpm_cen" {  } { { "fir_compiler-library/sadd_lpm_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/sadd_lpm_cen.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n " "Info: Elaborating entity \"sadd_lpm_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n\"" {  } { { "fir16_st.v" "Uadd_0_lut_l_0_n_0_n" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 3745 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n " "Info: Elaborating entity \"sadd_lpm_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n\"" {  } { { "fir16_st.v" "Uadd_0_lut_l_1_n_0_n" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 3778 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n " "Info: Elaborating entity \"sadd_lpm_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n\"" {  } { { "fir16_st.v" "Uadd_0_lut_l_2_n_0_n" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 3795 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n " "Info: Elaborating entity \"sadd_lpm_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\"" {  } { { "fir16_st.v" "Uadd_0_lut_l_3_n_0_n" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 3804 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n " "Info: Elaborating entity \"sadd_lpm_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\"" {  } { { "fir16_st.v" "Uadd_cen_l_0_n_0_n" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 4121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n " "Info: Elaborating entity \"sadd_lpm_cen\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n\"" {  } { { "fir16_st.v" "Uadd_cen_l_1_n_0_n" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 4130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/mac_tl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/mac_tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tl " "Info: Found entity 1: mac_tl" {  } { { "fir_compiler-library/mac_tl.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mac_tl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tl sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|mac_tl:Umtl " "Info: Elaborating entity \"mac_tl\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|mac_tl:Umtl\"" {  } { { "fir16_st.v" "Umtl" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 4139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/par_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/par_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_ctrl " "Info: Found entity 1: par_ctrl" {  } { { "fir_compiler-library/par_ctrl.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/par_ctrl.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_ctrl sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl " "Info: Elaborating entity \"par_ctrl\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl\"" {  } { { "fir16_st.v" "Uctrl" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st.v" 4157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/mr_dnc_wr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/mr_dnc_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mr_dnc_wr " "Info: Found entity 1: mr_dnc_wr" {  } { { "fir_compiler-library/mr_dnc_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_dnc_wr.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mr_dnc_wr sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1 " "Info: Elaborating entity \"mr_dnc_wr\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_dnc_wr:u1\"" {  } { { "fir16_st_wr.v" "u1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st_wr.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/mr_acc_ctrl_cen_wr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/mr_acc_ctrl_cen_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mr_acc_ctrl_cen_wr " "Info: Found entity 1: mr_acc_ctrl_cen_wr" {  } { { "fir_compiler-library/mr_acc_ctrl_cen_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_acc_ctrl_cen_wr.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mr_acc_ctrl_cen_wr sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2 " "Info: Elaborating entity \"mr_acc_ctrl_cen_wr\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2\"" {  } { { "fir16_st_wr.v" "u2" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st_wr.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/mr_accum_wr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/mr_accum_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mr_accum_wr " "Info: Found entity 1: mr_accum_wr" {  } { { "fir_compiler-library/mr_accum_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_accum_wr.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mr_accum_wr sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_accum_wr:u3 " "Info: Elaborating entity \"mr_accum_wr\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_accum_wr:u3\"" {  } { { "fir16_st_wr.v" "u3" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st_wr.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/mr_lcstore_wr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir_compiler-library/mr_lcstore_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mr_lcstore_wr " "Info: Found entity 1: mr_lcstore_wr" {  } { { "fir_compiler-library/mr_lcstore_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_lcstore_wr.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mr_lcstore_wr sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_lcstore_wr:u4 " "Info: Elaborating entity \"mr_lcstore_wr\" for hierarchy \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_lcstore_wr:u4\"" {  } { { "fir16_st_wr.v" "u4" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir16_st_wr.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo32 fifo32:fifo32_inst " "Info: Elaborating entity \"fifo32\" for hierarchy \"fifo32:fifo32_inst\"" {  } { { "asvm12120_fft.v" "fifo32_inst" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 278 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo32:fifo32_inst\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\"" {  } { { "fifo32.v" "dcfifo_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fifo32.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo32:fifo32_inst\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\"" {  } { { "fifo32.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fifo32.v" 91 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo32:fifo32_inst\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Info: Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Info: Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Info: Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo32.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fifo32.v" 91 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_i0i1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_i0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_i0i1 " "Info: Found entity 1: dcfifo_i0i1" {  } { { "db/dcfifo_i0i1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 48 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_i0i1 fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated " "Info: Elaborating entity \"dcfifo_i0i1\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_hfb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_hfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_hfb " "Info: Found entity 1: a_gray2bin_hfb" {  } { { "db/a_gray2bin_hfb.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_gray2bin_hfb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_hfb fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|a_gray2bin_hfb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_hfb\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|a_gray2bin_hfb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_i0i1.tdf" "rdptr_g_gray2bin" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g47.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g47 " "Info: Found entity 1: a_graycounter_g47" {  } { { "db/a_graycounter_g47.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_graycounter_g47.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g47 fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|a_graycounter_g47:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_g47\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|a_graycounter_g47:rdptr_g1p\"" {  } { { "db/dcfifo_i0i1.tdf" "rdptr_g1p" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_cic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cic " "Info: Found entity 1: a_graycounter_cic" {  } { { "db/a_graycounter_cic.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_graycounter_cic.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cic fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|a_graycounter_cic:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_cic\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|a_graycounter_cic:wrptr_g1p\"" {  } { { "db/dcfifo_i0i1.tdf" "wrptr_g1p" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_bic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bic " "Info: Found entity 1: a_graycounter_bic" {  } { { "db/a_graycounter_bic.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_graycounter_bic.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bic fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|a_graycounter_bic:wrptr_gp " "Info: Elaborating entity \"a_graycounter_bic\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|a_graycounter_bic:wrptr_gp\"" {  } { { "db/dcfifo_i0i1.tdf" "wrptr_gp" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ua11.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ua11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ua11 " "Info: Found entity 1: altsyncram_ua11" {  } { { "db/altsyncram_ua11.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_ua11.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ua11 fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|altsyncram_ua11:fifo_ram " "Info: Elaborating entity \"altsyncram_ua11\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|altsyncram_ua11:fifo_ram\"" {  } { { "db/dcfifo_i0i1.tdf" "fifo_ram" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Info: Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dffpipe_cd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_cd9:rs_brp " "Info: Elaborating entity \"dffpipe_cd9\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_cd9:rs_brp\"" {  } { { "db/dcfifo_i0i1.tdf" "rs_brp" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ekd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ekd " "Info: Found entity 1: alt_synch_pipe_ekd" {  } { { "db/alt_synch_pipe_ekd.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/alt_synch_pipe_ekd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ekd fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|alt_synch_pipe_ekd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_ekd\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|alt_synch_pipe_ekd:rs_dgwp\"" {  } { { "db/dcfifo_i0i1.tdf" "rs_dgwp" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 83 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Info: Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|alt_synch_pipe_ekd:rs_dgwp\|dffpipe_dd9:dffpipe7 " "Info: Elaborating entity \"dffpipe_dd9\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|alt_synch_pipe_ekd:rs_dgwp\|dffpipe_dd9:dffpipe7\"" {  } { { "db/alt_synch_pipe_ekd.tdf" "dffpipe7" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/alt_synch_pipe_ekd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_9d9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_9d9 " "Info: Found entity 1: dffpipe_9d9" {  } { { "db/dffpipe_9d9.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dffpipe_9d9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_9d9 fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_9d9:wraclr " "Info: Elaborating entity \"dffpipe_9d9\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_9d9:wraclr\"" {  } { { "db/dcfifo_i0i1.tdf" "wraclr" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 84 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Info: Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|alt_synch_pipe_fkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|alt_synch_pipe_fkd:ws_dgrp\"" {  } { { "db/dcfifo_i0i1.tdf" "ws_dgrp" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 85 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Info: Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|alt_synch_pipe_fkd:ws_dgrp\|dffpipe_ed9:dffpipe12 " "Info: Elaborating entity \"dffpipe_ed9\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|alt_synch_pipe_fkd:ws_dgrp\|dffpipe_ed9:dffpipe12\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe12" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_056.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_056.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_056 " "Info: Found entity 1: cmpr_056" {  } { { "db/cmpr_056.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/cmpr_056.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_056 fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|cmpr_056:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_056\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|cmpr_056:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_i0i1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 89 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_v46.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_v46.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_v46 " "Info: Found entity 1: cmpr_v46" {  } { { "db/cmpr_v46.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/cmpr_v46.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_v46 fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|cmpr_v46:rdempty_eq_comp1_msb " "Info: Elaborating entity \"cmpr_v46\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|cmpr_v46:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_i0i1.tdf" "rdempty_eq_comp1_msb" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 90 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a18.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_a18.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a18 " "Info: Found entity 1: mux_a18" {  } { { "db/mux_a18.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mux_a18.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a18 fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_a18\" for hierarchy \"fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_i0i1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 97 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft fft:mfft " "Info: Elaborating entity \"fft\" for hierarchy \"fft:mfft\"" {  } { { "asvm12120_fft.v" "mfft" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 304 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_si_de_so_b_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_si_de_so_b_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_b_fft_90-transform " "Info: Found design unit 1: asj_fft_si_de_so_b_fft_90-transform" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 75 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_b_fft_90 " "Info: Found entity 1: asj_fft_si_de_so_b_fft_90" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_si_de_so_b_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst " "Info: Elaborating entity \"asj_fft_si_de_so_b_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\"" {  } { { "fft.v" "asj_fft_si_de_so_b_fft_90_inst" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp_x " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp_x\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp_y " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp_y\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data_x " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data_x\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data_y " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data_y\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1 " "Info: Elaborating entity \"auk_dspip_avalon_streaming_sink_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "auk_dsp_atlantic_sink_1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 399 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" 648 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Info: Elaborated megafunction instantiation \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" 648 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Info: Instantiated megafunction \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Info: Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Info: Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Info: Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Info: Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Info: Parameter \"lpm_width\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Info: Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" 648 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pch1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_pch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pch1 " "Info: Found entity 1: scfifo_pch1" {  } { { "db/scfifo_pch1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/scfifo_pch1.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pch1 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated " "Info: Elaborating entity \"scfifo_pch1\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_en81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_en81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_en81 " "Info: Found entity 1: a_dpfifo_en81" {  } { { "db/a_dpfifo_en81.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_dpfifo_en81.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_en81 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo " "Info: Elaborating entity \"a_dpfifo_en81\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\"" {  } { { "db/scfifo_pch1.tdf" "dpfifo" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/scfifo_pch1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jrf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jrf1 " "Info: Found entity 1: altsyncram_jrf1" {  } { { "db/altsyncram_jrf1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_jrf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jrf1 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|altsyncram_jrf1:FIFOram " "Info: Elaborating entity \"altsyncram_jrf1\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|altsyncram_jrf1:FIFOram\"" {  } { { "db/a_dpfifo_en81.tdf" "FIFOram" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_dpfifo_en81.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7r8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_7r8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7r8 " "Info: Found entity 1: cmpr_7r8" {  } { { "db/cmpr_7r8.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/cmpr_7r8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7r8 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|cmpr_7r8:almost_full_comparer " "Info: Elaborating entity \"cmpr_7r8\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|cmpr_7r8:almost_full_comparer\"" {  } { { "db/a_dpfifo_en81.tdf" "almost_full_comparer" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_dpfifo_en81.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7r8 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|cmpr_7r8:two_comparison " "Info: Elaborating entity \"cmpr_7r8\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|cmpr_7r8:two_comparison\"" {  } { { "db/a_dpfifo_en81.tdf" "two_comparison" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_dpfifo_en81.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kmb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_kmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kmb " "Info: Found entity 1: cntr_kmb" {  } { { "db/cntr_kmb.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/cntr_kmb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kmb fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|cntr_kmb:rd_ptr_msb " "Info: Elaborating entity \"cntr_kmb\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|cntr_kmb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_en81.tdf" "rd_ptr_msb" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_dpfifo_en81.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1n7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1n7 " "Info: Found entity 1: cntr_1n7" {  } { { "db/cntr_1n7.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/cntr_1n7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1n7 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|cntr_1n7:usedw_counter " "Info: Elaborating entity \"cntr_1n7\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|cntr_1n7:usedw_counter\"" {  } { { "db/a_dpfifo_en81.tdf" "usedw_counter" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_dpfifo_en81.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_lmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmb " "Info: Found entity 1: cntr_lmb" {  } { { "db/cntr_lmb.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/cntr_lmb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmb fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|cntr_lmb:wr_ptr " "Info: Elaborating entity \"cntr_lmb\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|cntr_lmb:wr_ptr\"" {  } { { "db/a_dpfifo_en81.tdf" "wr_ptr" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_dpfifo_en81.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1 " "Info: Elaborating entity \"auk_dspip_avalon_streaming_source_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_source_fft_90:auk_dsp_atlantic_source_1\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "auk_dsp_atlantic_source_1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_controller_fft_90:auk_dsp_interface_controller_1 " "Info: Elaborating entity \"auk_dspip_avalon_streaming_controller_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_controller_fft_90:auk_dsp_interface_controller_1\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "auk_dsp_interface_controller_1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 460 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_m_k_counter_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_m_k_counter_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter_fft_90-gen_all " "Info: Found design unit 1: asj_fft_m_k_counter_fft_90-gen_all" {  } { { "fft-library/asj_fft_m_k_counter_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_m_k_counter_fft_90.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter_fft_90 " "Info: Found entity 1: asj_fft_m_k_counter_fft_90" {  } { { "fft-library/asj_fft_m_k_counter_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_m_k_counter_fft_90.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_m_k_counter_fft_90:ctrl " "Info: Elaborating entity \"asj_fft_m_k_counter_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_m_k_counter_fft_90:ctrl\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "ctrl" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 544 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_tdl_bit_rst_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_bit_rst_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst_fft_90-syn " "Info: Found design unit 1: asj_fft_tdl_bit_rst_fft_90-syn" {  } { { "fft-library/asj_fft_tdl_bit_rst_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_tdl_bit_rst_fft_90.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst_fft_90 " "Info: Found entity 1: asj_fft_tdl_bit_rst_fft_90" {  } { { "fft-library/asj_fft_tdl_bit_rst_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_tdl_bit_rst_fft_90.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_bit_rst_fft_90:delay_swd " "Info: Elaborating entity \"asj_fft_tdl_bit_rst_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_bit_rst_fft_90:delay_swd\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "delay_swd" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 570 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_wrengen_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_wrengen_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen_fft_90-gen_all " "Info: Found design unit 1: asj_fft_wrengen_fft_90-gen_all" {  } { { "fft-library/asj_fft_wrengen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_wrengen_fft_90.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen_fft_90 " "Info: Found entity 1: asj_fft_wrengen_fft_90" {  } { { "fft-library/asj_fft_wrengen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_wrengen_fft_90.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_wrengen_fft_90:sel_we " "Info: Elaborating entity \"asj_fft_wrengen_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_wrengen_fft_90:sel_we\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "sel_we" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 644 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_in_write_sgl_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_in_write_sgl_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl_fft_90-writer " "Info: Found design unit 1: asj_fft_in_write_sgl_fft_90-writer" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl_fft_90 " "Info: Found entity 1: asj_fft_in_write_sgl_fft_90" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer " "Info: Elaborating entity \"asj_fft_in_write_sgl_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "writer" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 730 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad:gen_de_writer:gen_burst_rdy:delay_swd " "Info: Elaborating entity \"asj_fft_tdl_bit_rst_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad:gen_de_writer:gen_burst_rdy:delay_swd\"" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "\\gen_quad:gen_de_writer:gen_burst_rdy:delay_swd" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 447 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_de_fft_90-cnt_sw " "Info: Found design unit 1: asj_fft_unbburst_ctrl_de_fft_90-cnt_sw" {  } { { "fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_de_fft_90 " "Info: Found entity 1: asj_fft_unbburst_ctrl_de_fft_90" {  } { { "fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_unbburst_ctrl_de_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc " "Info: Elaborating entity \"asj_fft_unbburst_ctrl_de_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "ccc" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 764 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_4dp_ram_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_4dp_ram_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram_fft_90-syn " "Info: Found design unit 1: asj_fft_4dp_ram_fft_90-syn" {  } { { "fft-library/asj_fft_4dp_ram_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_4dp_ram_fft_90.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram_fft_90 " "Info: Found entity 1: asj_fft_4dp_ram_fft_90" {  } { { "fft-library/asj_fft_4dp_ram_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_4dp_ram_fft_90.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x " "Info: Elaborating entity \"asj_fft_4dp_ram_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "dat_A_x" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 858 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_data_ram_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_data_ram_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_fft_90-SYN " "Info: Found design unit 1: asj_fft_data_ram_fft_90-SYN" {  } { { "fft-library/asj_fft_data_ram_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_data_ram_fft_90.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_fft_90 " "Info: Found entity 1: asj_fft_data_ram_fft_90" {  } { { "fft-library/asj_fft_data_ram_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_data_ram_fft_90.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:0:dat_A " "Info: Elaborating entity \"asj_fft_data_ram_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:0:dat_A\"" {  } { { "fft-library/asj_fft_4dp_ram_fft_90.vhd" "\\gen_rams:0:dat_A" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_4dp_ram_fft_90.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "fft-library/asj_fft_data_ram_fft_90.vhd" "\\gen_M4K:altsyncram_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_data_ram_fft_90.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Info: Elaborated megafunction instantiation \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "fft-library/asj_fft_data_ram_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_data_ram_fft_90.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Info: Instantiated megafunction \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/asj_fft_data_ram_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_data_ram_fft_90.vhd" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6m3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p6m3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6m3 " "Info: Found entity 1: altsyncram_p6m3" {  } { { "db/altsyncram_p6m3.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_p6m3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p6m3 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated " "Info: Elaborating entity \"altsyncram_p6m3\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_dataadgen_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_dataadgen_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen_fft_90-gen_all " "Info: Found design unit 1: asj_fft_dataadgen_fft_90-gen_all" {  } { { "fft-library/asj_fft_dataadgen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_dataadgen_fft_90.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen_fft_90 " "Info: Found entity 1: asj_fft_dataadgen_fft_90" {  } { { "fft-library/asj_fft_dataadgen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_dataadgen_fft_90.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dataadgen_fft_90:rd_adgen " "Info: Elaborating entity \"asj_fft_dataadgen_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dataadgen_fft_90:rd_adgen\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "rd_adgen" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 903 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_cxb_addr_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_cxb_addr_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr_fft_90-syn " "Info: Found design unit 1: asj_fft_cxb_addr_fft_90-syn" {  } { { "fft-library/asj_fft_cxb_addr_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_cxb_addr_fft_90.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr_fft_90 " "Info: Found entity 1: asj_fft_cxb_addr_fft_90" {  } { { "fft-library/asj_fft_cxb_addr_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_cxb_addr_fft_90.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_cxb_addr_fft_90:ram_cxb_rd " "Info: Elaborating entity \"asj_fft_cxb_addr_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_cxb_addr_fft_90:ram_cxb_rd\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "ram_cxb_rd" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 926 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_wrswgen_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_wrswgen_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen_fft_90-gen_all " "Info: Found design unit 1: asj_fft_wrswgen_fft_90-gen_all" {  } { { "fft-library/asj_fft_wrswgen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_wrswgen_fft_90.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen_fft_90 " "Info: Found entity 1: asj_fft_wrswgen_fft_90" {  } { { "fft-library/asj_fft_wrswgen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_wrswgen_fft_90.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_wrswgen_fft_90:get_wr_swtiches " "Info: Elaborating entity \"asj_fft_wrswgen_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_wrswgen_fft_90:get_wr_swtiches\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "get_wr_swtiches" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 948 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_cxb_addr_fft_90:ram_cxb_wr " "Info: Elaborating entity \"asj_fft_cxb_addr_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_cxb_addr_fft_90:ram_cxb_wr\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "ram_cxb_wr" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 971 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_cxb_data_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_cxb_data_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_fft_90-syn " "Info: Found design unit 1: asj_fft_cxb_data_fft_90-syn" {  } { { "fft-library/asj_fft_cxb_data_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_cxb_data_fft_90.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_fft_90 " "Info: Found entity 1: asj_fft_cxb_data_fft_90" {  } { { "fft-library/asj_fft_cxb_data_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_cxb_data_fft_90.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_cxb_data_fft_90:\\gen_write_sw:0:ram_cxb_wr_data " "Info: Elaborating entity \"asj_fft_cxb_data_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_cxb_data_fft_90:\\gen_write_sw:0:ram_cxb_wr_data\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "\\gen_write_sw:0:ram_cxb_wr_data" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1007 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_tdl_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_fft_90-syn " "Info: Found design unit 1: asj_fft_tdl_fft_90-syn" {  } { { "fft-library/asj_fft_tdl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_tdl_fft_90.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_fft_90 " "Info: Found entity 1: asj_fft_tdl_fft_90" {  } { { "fft-library/asj_fft_tdl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_tdl_fft_90.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_fft_90:sw_r_d_delay " "Info: Elaborating entity \"asj_fft_tdl_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_fft_90:sw_r_d_delay\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "sw_r_d_delay" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1030 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_cxb_data_r_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_cxb_data_r_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r_fft_90-syn " "Info: Found design unit 1: asj_fft_cxb_data_r_fft_90-syn" {  } { { "fft-library/asj_fft_cxb_data_r_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_cxb_data_r_fft_90.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r_fft_90 " "Info: Found entity 1: asj_fft_cxb_data_r_fft_90" {  } { { "fft-library/asj_fft_cxb_data_r_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_cxb_data_r_fft_90.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_cxb_data_r_fft_90:\\gen_bfly_input_sw:0:ram_cxb_bfp_data " "Info: Elaborating entity \"asj_fft_cxb_data_r_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_cxb_data_r_fft_90:\\gen_bfly_input_sw:0:ram_cxb_bfp_data\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "\\gen_bfly_input_sw:0:ram_cxb_bfp_data" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1048 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_dft_bfp_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_dft_bfp_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_fft_90-dft_r4 " "Info: Found design unit 1: asj_fft_dft_bfp_fft_90-dft_r4" {  } { { "fft-library/asj_fft_dft_bfp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_dft_bfp_fft_90.vhd" 80 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_fft_90 " "Info: Found entity 1: asj_fft_dft_bfp_fft_90" {  } { { "fft-library/asj_fft_dft_bfp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_dft_bfp_fft_90.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x " "Info: Elaborating entity \"asj_fft_dft_bfp_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "bfpdft_x" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_pround_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_pround_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround_fft_90-AROUNDPIPE_SYNTH " "Info: Found design unit 1: asj_fft_pround_fft_90-AROUNDPIPE_SYNTH" {  } { { "fft-library/asj_fft_pround_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround_fft_90 " "Info: Found entity 1: asj_fft_pround_fft_90" {  } { { "fft-library/asj_fft_pround_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_pround_fft_90:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Info: Elaborating entity \"asj_fft_pround_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_pround_fft_90:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "fft-library/asj_fft_dft_bfp_fft_90.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_dft_bfp_fft_90.vhd" 264 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_pround_fft_90:\\gen_full_rnd:gen_rounding_blk:0:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_pround_fft_90:\\gen_full_rnd:gen_rounding_blk:0:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "fft-library/asj_fft_pround_fft_90.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_pround_fft_90:\\gen_full_rnd:gen_rounding_blk:0:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_pround_fft_90:\\gen_full_rnd:gen_rounding_blk:0:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "fft-library/asj_fft_pround_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 134 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_pround_fft_90:\\gen_full_rnd:gen_rounding_blk:0:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Instantiated megafunction \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_pround_fft_90:\\gen_full_rnd:gen_rounding_blk:0:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Info: Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/asj_fft_pround_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 134 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fmj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_fmj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fmj " "Info: Found entity 1: add_sub_fmj" {  } { { "db/add_sub_fmj.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_fmj.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fmj fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_pround_fft_90:\\gen_full_rnd:gen_rounding_blk:0:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_fmj:auto_generated " "Info: Elaborating entity \"add_sub_fmj\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_pround_fft_90:\\gen_full_rnd:gen_rounding_blk:0:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_fmj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "add_sub " "Warning: Variable or input pin \"add_sub\" is defined but never used" {  } { { "db/add_sub_fmj.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_fmj.tdf" 24 2 0 } } { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } } { "fft-library/asj_fft_pround_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 134 0 0 } } { "fft-library/asj_fft_dft_bfp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_dft_bfp_fft_90.vhd" 264 0 0 } } { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1116 0 0 } } { "fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft.v" 92 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 302 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_tdl_bit_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_bit_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_fft_90-syn " "Info: Found design unit 1: asj_fft_tdl_bit_fft_90-syn" {  } { { "fft-library/asj_fft_tdl_bit_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_tdl_bit_fft_90.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_fft_90 " "Info: Found entity 1: asj_fft_tdl_bit_fft_90" {  } { { "fft-library/asj_fft_tdl_bit_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_tdl_bit_fft_90.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_tdl_bit_fft_90:\\gen_disc:delay_next_pass " "Info: Elaborating entity \"asj_fft_tdl_bit_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_tdl_bit_fft_90:\\gen_disc:delay_next_pass\"" {  } { { "fft-library/asj_fft_dft_bfp_fft_90.vhd" "\\gen_disc:delay_next_pass" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_dft_bfp_fft_90.vhd" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_bfp_o_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_bfp_o_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_fft_90-output_bfp " "Info: Found design unit 1: asj_fft_bfp_o_fft_90-output_bfp" {  } { { "fft-library/asj_fft_bfp_o_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_bfp_o_fft_90.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_fft_90 " "Info: Found entity 1: asj_fft_bfp_o_fft_90" {  } { { "fft-library/asj_fft_bfp_o_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_bfp_o_fft_90.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect " "Info: Elaborating entity \"asj_fft_bfp_o_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\"" {  } { { "fft-library/asj_fft_dft_bfp_fft_90.vhd" "\\gen_disc:bfp_detect" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_dft_bfp_fft_90.vhd" 347 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass " "Info: Elaborating entity \"asj_fft_tdl_bit_rst_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass\"" {  } { { "fft-library/asj_fft_bfp_o_fft_90.vhd" "\\gen_blk_float:gen_b:delay_next_pass" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_bfp_o_fft_90.vhd" 620 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_bfp_i_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_bfp_i_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_fft_90-input_bfp " "Info: Found design unit 1: asj_fft_bfp_i_fft_90-input_bfp" {  } { { "fft-library/asj_fft_bfp_i_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_bfp_i_fft_90.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_fft_90 " "Info: Found entity 1: asj_fft_bfp_i_fft_90" {  } { { "fft-library/asj_fft_bfp_i_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_bfp_i_fft_90.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_bfp_i_fft_90:\\gen_disc:bfp_scale " "Info: Elaborating entity \"asj_fft_bfp_i_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_bfp_i_fft_90:\\gen_disc:bfp_scale\"" {  } { { "fft-library/asj_fft_dft_bfp_fft_90.vhd" "\\gen_disc:bfp_scale" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_dft_bfp_fft_90.vhd" 377 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_cmult_std_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_cmult_std_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std_fft_90-model " "Info: Found design unit 1: asj_fft_cmult_std_fft_90-model" {  } { { "fft-library/asj_fft_cmult_std_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_cmult_std_fft_90.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std_fft_90 " "Info: Found entity 1: asj_fft_cmult_std_fft_90" {  } { { "fft-library/asj_fft_cmult_std_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_cmult_std_fft_90.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cmult_std_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1 " "Info: Elaborating entity \"asj_fft_cmult_std_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\"" {  } { { "fft-library/asj_fft_dft_bfp_fft_90.vhd" "\\gen_switched:gen_std:cm1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_dft_bfp_fft_90.vhd" 841 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_mult_add_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_mult_add_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add_fft_90-syn " "Info: Found design unit 1: asj_fft_mult_add_fft_90-syn" {  } { { "fft-library/asj_fft_mult_add_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_mult_add_fft_90.vhd" 84 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add_fft_90 " "Info: Found entity 1: asj_fft_mult_add_fft_90" {  } { { "fft-library/asj_fft_mult_add_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_mult_add_fft_90.vhd" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms " "Info: Elaborating entity \"asj_fft_mult_add_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\"" {  } { { "fft-library/asj_fft_cmult_std_fft_90.vhd" "\\gen_ma:gen_ma_full:ms" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_cmult_std_fft_90.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Info: Elaborating entity \"altmult_add\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "fft-library/asj_fft_mult_add_fft_90.vhd" "ALTMULT_ADD_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_mult_add_fft_90.vhd" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Info: Elaborated megafunction instantiation \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "fft-library/asj_fft_mult_add_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_mult_add_fft_90.vhd" 159 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Info: Instantiated megafunction \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Info: Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Info: Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Info: Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Info: Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info: Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Info: Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Info: Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Info: Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info: Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Info: Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Info: Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Info: Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Info: Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 33 " "Info: Parameter \"width_result\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Info: Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Info: Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Info: Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Info: Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Info: Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Info: Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Info: Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info: Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Info: Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info: Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Info: Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Info: Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/asj_fft_mult_add_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_mult_add_fft_90.vhd" 159 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_1cf2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_1cf2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_1cf2 " "Info: Found entity 1: mult_add_1cf2" {  } { { "db/mult_add_1cf2.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_1cf2.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_1cf2 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_1cf2:auto_generated " "Info: Elaborating entity \"mult_add_1cf2\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_1cf2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_n591.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_n591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_n591 " "Info: Found entity 1: ded_mult_n591" {  } { { "db/ded_mult_n591.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_n591.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_n591 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_1cf2:auto_generated\|ded_mult_n591:ded_mult1 " "Info: Elaborating entity \"ded_mult_n591\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_1cf2:auto_generated\|ded_mult_n591:ded_mult1\"" {  } { { "db/mult_add_1cf2.tdf" "ded_mult1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_1cf2.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ma " "Info: Elaborating entity \"asj_fft_mult_add_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ma\"" {  } { { "fft-library/asj_fft_cmult_std_fft_90.vhd" "\\gen_ma:gen_ma_full:ma" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_cmult_std_fft_90.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Info: Elaborating entity \"altmult_add\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "fft-library/asj_fft_mult_add_fft_90.vhd" "ALTMULT_ADD_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_mult_add_fft_90.vhd" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Info: Elaborated megafunction instantiation \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "fft-library/asj_fft_mult_add_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_mult_add_fft_90.vhd" 159 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Info: Instantiated megafunction \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Info: Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Info: Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Info: Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Info: Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info: Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Info: Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Info: Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Info: Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info: Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Info: Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Info: Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Info: Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Info: Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 33 " "Info: Parameter \"width_result\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Info: Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Info: Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Info: Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Info: Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Info: Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Info: Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Info: Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info: Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Info: Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info: Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Info: Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/asj_fft_mult_add_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_mult_add_fft_90.vhd" 159 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_0bf2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_0bf2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_0bf2 " "Info: Found entity 1: mult_add_0bf2" {  } { { "db/mult_add_0bf2.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_0bf2.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_0bf2 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_0bf2:auto_generated " "Info: Elaborating entity \"mult_add_0bf2\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_mult_add_fft_90:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_0bf2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_pround_fft_90:\\gen_ma:gen_ma_full:u0 " "Info: Elaborating entity \"asj_fft_pround_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_pround_fft_90:\\gen_ma:gen_ma_full:u0\"" {  } { { "fft-library/asj_fft_cmult_std_fft_90.vhd" "\\gen_ma:gen_ma_full:u0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_cmult_std_fft_90.vhd" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_pround_fft_90:\\gen_ma:gen_ma_full:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_pround_fft_90:\\gen_ma:gen_ma_full:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "fft-library/asj_fft_pround_fft_90.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_pround_fft_90:\\gen_ma:gen_ma_full:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_pround_fft_90:\\gen_ma:gen_ma_full:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "fft-library/asj_fft_pround_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 134 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_pround_fft_90:\\gen_ma:gen_ma_full:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Instantiated megafunction \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_pround_fft_90:\\gen_ma:gen_ma_full:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Info: Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/asj_fft_pround_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 134 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_bmj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmj " "Info: Found entity 1: add_sub_bmj" {  } { { "db/add_sub_bmj.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_bmj.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmj fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_pround_fft_90:\\gen_ma:gen_ma_full:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_bmj:auto_generated " "Info: Elaborating entity \"add_sub_bmj\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_pround_fft_90:\\gen_ma:gen_ma_full:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_bmj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "add_sub " "Warning: Variable or input pin \"add_sub\" is defined but never used" {  } { { "db/add_sub_bmj.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_bmj.tdf" 24 2 0 } } { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } } { "fft-library/asj_fft_pround_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 134 0 0 } } { "fft-library/asj_fft_cmult_std_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_cmult_std_fft_90.vhd" 145 0 0 } } { "fft-library/asj_fft_dft_bfp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_dft_bfp_fft_90.vhd" 841 0 0 } } { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1116 0 0 } } { "fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft.v" 92 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 302 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_tdl_fft_90:\\gen_ma:gen_ma_full:real_delay " "Info: Elaborating entity \"asj_fft_tdl_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_x\|asj_fft_cmult_std_fft_90:\\gen_switched:gen_std:cm1\|asj_fft_tdl_fft_90:\\gen_ma:gen_ma_full:real_delay\"" {  } { { "fft-library/asj_fft_cmult_std_fft_90.vhd" "\\gen_ma:gen_ma_full:real_delay" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_cmult_std_fft_90.vhd" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_bit_fft_90:delay_blk_done " "Info: Elaborating entity \"asj_fft_tdl_bit_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_bit_fft_90:delay_blk_done\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "delay_blk_done" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_bfp_ctrl_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_bfp_ctrl_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl_fft_90-syn " "Info: Found design unit 1: asj_fft_bfp_ctrl_fft_90-syn" {  } { { "fft-library/asj_fft_bfp_ctrl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_bfp_ctrl_fft_90.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl_fft_90 " "Info: Found entity 1: asj_fft_bfp_ctrl_fft_90" {  } { { "fft-library/asj_fft_bfp_ctrl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_bfp_ctrl_fft_90.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc " "Info: Elaborating entity \"asj_fft_bfp_ctrl_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "bfpc" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass " "Info: Elaborating entity \"asj_fft_tdl_bit_rst_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass\"" {  } { { "fft-library/asj_fft_bfp_ctrl_fft_90.vhd" "\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_bfp_ctrl_fft_90.vhd" 426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_twadgen_dual_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_twadgen_dual_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual_fft_90-gen_all " "Info: Found design unit 1: asj_fft_twadgen_dual_fft_90-gen_all" {  } { { "fft-library/asj_fft_twadgen_dual_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twadgen_dual_fft_90.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual_fft_90 " "Info: Found entity 1: asj_fft_twadgen_dual_fft_90" {  } { { "fft-library/asj_fft_twadgen_dual_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twadgen_dual_fft_90.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen_dual_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_twadgen_dual_fft_90:twid_factors " "Info: Elaborating entity \"asj_fft_twadgen_dual_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_twadgen_dual_fft_90:twid_factors\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "twid_factors" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1257 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_3tdp_rom_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_3tdp_rom_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom_fft_90-syn " "Info: Found design unit 1: asj_fft_3tdp_rom_fft_90-syn" {  } { { "fft-library/asj_fft_3tdp_rom_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_3tdp_rom_fft_90.vhd" 74 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom_fft_90 " "Info: Found entity 1: asj_fft_3tdp_rom_fft_90" {  } { { "fft-library/asj_fft_3tdp_rom_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_3tdp_rom_fft_90.vhd" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3tdp_rom_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom " "Info: Elaborating entity \"asj_fft_3tdp_rom_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "twrom" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1276 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp_fft_90-SYN " "Info: Found design unit 1: asj_fft_twid_rom_tdp_fft_90-SYN" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp_fft_90 " "Info: Found entity 1: asj_fft_twid_rom_tdp_fft_90" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n " "Info: Elaborating entity \"asj_fft_twid_rom_tdp_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\"" {  } { { "fft-library/asj_fft_3tdp_rom_fft_90.vhd" "\\gen_auto:sin_1n" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_3tdp_rom_fft_90.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\"" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "altsyncram_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\"" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fft_1n8192sin.hex " "Info: Parameter \"init_file\" = \"fft_1n8192sin.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2j72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2j72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2j72 " "Info: Found entity 1: altsyncram_2j72" {  } { { "db/altsyncram_2j72.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_2j72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2j72 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated " "Info: Elaborating entity \"altsyncram_2j72\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n " "Info: Elaborating entity \"asj_fft_twid_rom_tdp_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\"" {  } { { "fft-library/asj_fft_3tdp_rom_fft_90.vhd" "\\gen_auto:sin_2n" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_3tdp_rom_fft_90.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\"" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "altsyncram_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\"" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fft_2n8192sin.hex " "Info: Parameter \"init_file\" = \"fft_2n8192sin.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3j72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3j72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3j72 " "Info: Found entity 1: altsyncram_3j72" {  } { { "db/altsyncram_3j72.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_3j72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3j72 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated " "Info: Elaborating entity \"altsyncram_3j72\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n " "Info: Elaborating entity \"asj_fft_twid_rom_tdp_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\"" {  } { { "fft-library/asj_fft_3tdp_rom_fft_90.vhd" "\\gen_auto:sin_3n" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_3tdp_rom_fft_90.vhd" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\"" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "altsyncram_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\"" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fft_3n8192sin.hex " "Info: Parameter \"init_file\" = \"fft_3n8192sin.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4j72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4j72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4j72 " "Info: Found entity 1: altsyncram_4j72" {  } { { "db/altsyncram_4j72.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_4j72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4j72 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated " "Info: Elaborating entity \"altsyncram_4j72\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n " "Info: Elaborating entity \"asj_fft_twid_rom_tdp_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\"" {  } { { "fft-library/asj_fft_3tdp_rom_fft_90.vhd" "\\gen_auto:cos_1n" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_3tdp_rom_fft_90.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\"" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "altsyncram_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\"" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fft_1n8192cos.hex " "Info: Parameter \"init_file\" = \"fft_1n8192cos.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ti72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ti72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ti72 " "Info: Found entity 1: altsyncram_ti72" {  } { { "db/altsyncram_ti72.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_ti72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ti72 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated " "Info: Elaborating entity \"altsyncram_ti72\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n " "Info: Elaborating entity \"asj_fft_twid_rom_tdp_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\"" {  } { { "fft-library/asj_fft_3tdp_rom_fft_90.vhd" "\\gen_auto:cos_2n" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_3tdp_rom_fft_90.vhd" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\"" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "altsyncram_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\"" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fft_2n8192cos.hex " "Info: Parameter \"init_file\" = \"fft_2n8192cos.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ui72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ui72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ui72 " "Info: Found entity 1: altsyncram_ui72" {  } { { "db/altsyncram_ui72.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_ui72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ui72 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated " "Info: Elaborating entity \"altsyncram_ui72\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n " "Info: Elaborating entity \"asj_fft_twid_rom_tdp_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\"" {  } { { "fft-library/asj_fft_3tdp_rom_fft_90.vhd" "\\gen_auto:cos_3n" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_3tdp_rom_fft_90.vhd" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\"" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "altsyncram_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\"" {  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fft_3n8192cos.hex " "Info: Parameter \"init_file\" = \"fft_3n8192cos.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_twid_rom_tdp_fft_90.vhd" 109 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vi72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vi72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vi72 " "Info: Found entity 1: altsyncram_vi72" {  } { { "db/altsyncram_vi72.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_vi72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vi72 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated " "Info: Elaborating entity \"altsyncram_vi72\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_lpprdadr2gen_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadr2gen_fft_90-gen_all " "Info: Found design unit 1: asj_fft_lpprdadr2gen_fft_90-gen_all" {  } { { "fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadr2gen_fft_90 " "Info: Found entity 1: asj_fft_lpprdadr2gen_fft_90" {  } { { "fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadr2gen_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpprdadr2gen_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr " "Info: Elaborating entity \"asj_fft_lpprdadr2gen_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpprdadr2gen_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "\\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1476 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpprdadr2gen_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_90:delay_en " "Info: Elaborating entity \"asj_fft_tdl_bit_rst_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpprdadr2gen_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_90:delay_en\"" {  } { { "fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" "delay_en" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_tdl_rst_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_tdl_rst_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst_fft_90-syn " "Info: Found design unit 1: asj_fft_tdl_rst_fft_90-syn" {  } { { "fft-library/asj_fft_tdl_rst_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_tdl_rst_fft_90.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst_fft_90 " "Info: Found entity 1: asj_fft_tdl_rst_fft_90" {  } { { "fft-library/asj_fft_tdl_rst_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_tdl_rst_fft_90.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpprdadr2gen_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_90:\\gen_M4K:delay_swd " "Info: Elaborating entity \"asj_fft_tdl_rst_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpprdadr2gen_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_90:\\gen_M4K:delay_swd\"" {  } { { "fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" "\\gen_M4K:delay_swd" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft-library/asj_fft_lpp_serial_r2_fft_90.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_r2_fft_90-lp " "Info: Found design unit 1: asj_fft_lpp_serial_r2_fft_90-lp" {  } { { "fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_r2_fft_90 " "Info: Found entity 1: asj_fft_lpp_serial_r2_fft_90" {  } { { "fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial_r2_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2 " "Info: Elaborating entity \"asj_fft_lpp_serial_r2_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1584 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|asj_fft_tdl_bit_fft_90:\\gen_burst_val:gen_se_de:delay_val " "Info: Elaborating entity \"asj_fft_tdl_bit_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|asj_fft_tdl_bit_fft_90:\\gen_burst_val:gen_se_de:delay_val\"" {  } { { "fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" "\\gen_burst_val:gen_se_de:delay_val" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_90:\\gen_full_rnd:u0 " "Info: Elaborating entity \"asj_fft_pround_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_90:\\gen_full_rnd:u0\"" {  } { { "fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" "\\gen_full_rnd:u0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" 339 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_90:\\gen_full_rnd:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_90:\\gen_full_rnd:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "fft-library/asj_fft_pround_fft_90.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_90:\\gen_full_rnd:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_90:\\gen_full_rnd:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "fft-library/asj_fft_pround_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 134 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_90:\\gen_full_rnd:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component " "Info: Instantiated megafunction \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_90:\\gen_full_rnd:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Info: Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fft-library/asj_fft_pround_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 134 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o2k.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_o2k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o2k " "Info: Found entity 1: add_sub_o2k" {  } { { "db/add_sub_o2k.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_o2k.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o2k fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_90:\\gen_full_rnd:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_o2k:auto_generated " "Info: Elaborating entity \"add_sub_o2k\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_90:\\gen_full_rnd:u0\|lpm_add_sub:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_o2k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "add_sub " "Warning: Variable or input pin \"add_sub\" is defined but never used" {  } { { "db/add_sub_o2k.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_o2k.tdf" 24 2 0 } } { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } } { "fft-library/asj_fft_pround_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 134 0 0 } } { "fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" 339 0 0 } } { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1584 0 0 } } { "fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft.v" 92 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 302 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datab " "Warning: Variable or input pin \"datab\" is defined but never used" {  } { { "db/add_sub_o2k.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_o2k.tdf" 29 2 0 } } { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } } { "fft-library/asj_fft_pround_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_pround_fft_90.vhd" 134 0 0 } } { "fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" 339 0 0 } } { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1584 0 0 } } { "fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft.v" 92 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 302 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_90 fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_bit_fft_90:delay_sop " "Info: Elaborating entity \"asj_fft_tdl_bit_fft_90\" for hierarchy \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_bit_fft_90:delay_sop\"" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "delay_sop" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1711 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hann hann:hann_real_inst " "Info: Elaborating entity \"hann\" for hierarchy \"hann:hann_real_inst\"" {  } { { "asvm12120_fft.v" "hann_real_inst" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 317 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 asvm12120_fft.v(365) " "Warning (10230): Verilog HDL assignment warning at asvm12120_fft.v(365): truncated value with size 32 to match size of target (16)" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult16x16 hann:hann_real_inst\|mult16x16:m16 " "Info: Elaborating entity \"mult16x16\" for hierarchy \"hann:hann_real_inst\|mult16x16:m16\"" {  } { { "asvm12120_fft.v" "m16" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 364 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult hann:hann_real_inst\|mult16x16:m16\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"hann:hann_real_inst\|mult16x16:m16\|lpm_mult:lpm_mult_component\"" {  } { { "mult16x16.v" "lpm_mult_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/mult16x16.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hann:hann_real_inst\|mult16x16:m16\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"hann:hann_real_inst\|mult16x16:m16\|lpm_mult:lpm_mult_component\"" {  } { { "mult16x16.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/mult16x16.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hann:hann_real_inst\|mult16x16:m16\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"hann:hann_real_inst\|mult16x16:m16\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Info: Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Info: Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Info: Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mult16x16.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/mult16x16.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oon.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_oon.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oon " "Info: Found entity 1: mult_oon" {  } { { "db/mult_oon.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_oon.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_oon hann:hann_real_inst\|mult16x16:m16\|lpm_mult:lpm_mult_component\|mult_oon:auto_generated " "Info: Elaborating entity \"mult_oon\" for hierarchy \"hann:hann_real_inst\|mult16x16:m16\|lpm_mult:lpm_mult_component\|mult_oon:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cypres cypres:cyp_inst " "Info: Elaborating entity \"cypres\" for hierarchy \"cypres:cyp_inst\"" {  } { { "asvm12120_fft.v" "cyp_inst" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 335 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc cypres:cyp_inst\|calc:calc_inst " "Info: Elaborating entity \"calc\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\"" {  } { { "asvm12120_fft.v" "calc_inst" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 473 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst " "Info: Elaborating entity \"int2float\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\"" {  } { { "asvm12120_fft.v" "int2float_inst" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 515 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float_altfp_convert_okn cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component " "Info: Elaborating entity \"int2float_altfp_convert_okn\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\"" {  } { { "int2float.v" "int2float_altfp_convert_okn_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 862 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float_altbarrel_shift_kuf cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altbarrel_shift_kuf:altbarrel_shift5 " "Info: Elaborating entity \"int2float_altbarrel_shift_kuf\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altbarrel_shift_kuf:altbarrel_shift5\"" {  } { { "int2float.v" "altbarrel_shift5" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 508 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float_altpriority_encoder_qb6 cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2 " "Info: Elaborating entity \"int2float_altpriority_encoder_qb6\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "int2float.v" "altpriority_encoder2" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 512 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float_altpriority_encoder_rf8 cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_rf8:altpriority_encoder10 " "Info: Elaborating entity \"int2float_altpriority_encoder_rf8\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "int2float.v" "altpriority_encoder10" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 404 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float_altpriority_encoder_be8 cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_rf8:altpriority_encoder10\|int2float_altpriority_encoder_be8:altpriority_encoder11 " "Info: Elaborating entity \"int2float_altpriority_encoder_be8\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_rf8:altpriority_encoder10\|int2float_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "int2float.v" "altpriority_encoder11" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 258 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float_altpriority_encoder_6e8 cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_rf8:altpriority_encoder10\|int2float_altpriority_encoder_be8:altpriority_encoder11\|int2float_altpriority_encoder_6e8:altpriority_encoder13 " "Info: Elaborating entity \"int2float_altpriority_encoder_6e8\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_rf8:altpriority_encoder10\|int2float_altpriority_encoder_be8:altpriority_encoder11\|int2float_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "int2float.v" "altpriority_encoder13" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float_altpriority_encoder_3e8 cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_rf8:altpriority_encoder10\|int2float_altpriority_encoder_be8:altpriority_encoder11\|int2float_altpriority_encoder_6e8:altpriority_encoder13\|int2float_altpriority_encoder_3e8:altpriority_encoder15 " "Info: Elaborating entity \"int2float_altpriority_encoder_3e8\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_rf8:altpriority_encoder10\|int2float_altpriority_encoder_be8:altpriority_encoder11\|int2float_altpriority_encoder_6e8:altpriority_encoder13\|int2float_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "int2float.v" "altpriority_encoder15" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float_altpriority_encoder_r08 cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_r08:altpriority_encoder9 " "Info: Elaborating entity \"int2float_altpriority_encoder_r08\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "int2float.v" "altpriority_encoder9" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 408 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float_altpriority_encoder_bv7 cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_r08:altpriority_encoder9\|int2float_altpriority_encoder_bv7:altpriority_encoder17 " "Info: Elaborating entity \"int2float_altpriority_encoder_bv7\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_r08:altpriority_encoder9\|int2float_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "int2float.v" "altpriority_encoder17" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 375 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float_altpriority_encoder_6v7 cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_r08:altpriority_encoder9\|int2float_altpriority_encoder_bv7:altpriority_encoder17\|int2float_altpriority_encoder_6v7:altpriority_encoder19 " "Info: Elaborating entity \"int2float_altpriority_encoder_6v7\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_r08:altpriority_encoder9\|int2float_altpriority_encoder_bv7:altpriority_encoder17\|int2float_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "int2float.v" "altpriority_encoder19" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 347 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float_altpriority_encoder_3v7 cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_r08:altpriority_encoder9\|int2float_altpriority_encoder_bv7:altpriority_encoder17\|int2float_altpriority_encoder_6v7:altpriority_encoder19\|int2float_altpriority_encoder_3v7:altpriority_encoder21 " "Info: Elaborating entity \"int2float_altpriority_encoder_3v7\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altpriority_encoder_qb6:altpriority_encoder2\|int2float_altpriority_encoder_r08:altpriority_encoder9\|int2float_altpriority_encoder_bv7:altpriority_encoder17\|int2float_altpriority_encoder_6v7:altpriority_encoder19\|int2float_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "int2float.v" "altpriority_encoder21" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 319 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub1 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub1\"" {  } { { "int2float.v" "add_sub1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 658 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub1 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub1\"" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 658 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub1 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Info: Parameter \"lpm_width\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 658 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sve " "Info: Found entity 1: add_sub_sve" {  } { { "db/add_sub_sve.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_sve.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sve cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub1\|add_sub_sve:auto_generated " "Info: Elaborating entity \"add_sub_sve\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub1\|add_sub_sve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub3 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub3\"" {  } { { "int2float.v" "add_sub3" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 683 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub3 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub3\"" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 683 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub3 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 683 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_hve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hve " "Info: Found entity 1: add_sub_hve" {  } { { "db/add_sub_hve.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_hve.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hve cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub3\|add_sub_hve:auto_generated " "Info: Elaborating entity \"add_sub_hve\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub3\|add_sub_hve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub6 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub6\"" {  } { { "int2float.v" "add_sub6" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 708 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub6 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub6\"" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 708 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub6 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 708 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mef.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mef " "Info: Found entity 1: add_sub_mef" {  } { { "db/add_sub_mef.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_mef.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mef cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub6\|add_sub_mef:auto_generated " "Info: Elaborating entity \"add_sub_mef\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub6\|add_sub_mef:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub8 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub8\"" {  } { { "int2float.v" "add_sub8" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 758 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub8 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub8\"" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 758 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub8 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 758 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gue.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_gue.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gue " "Info: Found entity 1: add_sub_gue" {  } { { "db/add_sub_gue.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_gue.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gue cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub8\|add_sub_gue:auto_generated " "Info: Elaborating entity \"add_sub_gue\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_add_sub:add_sub8\|add_sub_gue:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_compare:cmpr4 " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_compare:cmpr4\"" {  } { { "int2float.v" "cmpr4" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 784 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_compare:cmpr4 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_compare:cmpr4\"" {  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 784 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_compare:cmpr4 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Info: Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "int2float.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/int2float.v" 784 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tkg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_tkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tkg " "Info: Found entity 1: cmpr_tkg" {  } { { "db/cmpr_tkg.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/cmpr_tkg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tkg cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_compare:cmpr4\|cmpr_tkg:auto_generated " "Info: Elaborating entity \"cmpr_tkg\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|lpm_compare:cmpr4\|cmpr_tkg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log cypres:cyp_inst\|calc:calc_inst\|log:log_inst " "Info: Elaborating entity \"log\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\"" {  } { { "asvm12120_fft.v" "log_inst" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 521 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_via cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component " "Info: Elaborating entity \"log_altfp_log_via\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\"" {  } { { "log.v" "log_altfp_log_via_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 4481 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altbarrel_shift_n3e cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altbarrel_shift_n3e:Lshiftsmall " "Info: Elaborating entity \"log_altbarrel_shift_n3e\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altbarrel_shift_n3e:Lshiftsmall\"" {  } { { "log.v" "Lshiftsmall" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2942 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altbarrel_shift_vgb cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altbarrel_shift_vgb:lzc_norm_L " "Info: Elaborating entity \"log_altbarrel_shift_vgb\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altbarrel_shift_vgb:lzc_norm_L\"" {  } { { "log.v" "lzc_norm_L" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2947 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altbarrel_shift_a7e cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altbarrel_shift_a7e:Rshiftsmall " "Info: Elaborating entity \"log_altbarrel_shift_a7e\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altbarrel_shift_a7e:Rshiftsmall\"" {  } { { "log.v" "Rshiftsmall" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2955 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_and_or_f9b cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_f9b:exp_nan " "Info: Elaborating entity \"log_altfp_log_and_or_f9b\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_f9b:exp_nan\"" {  } { { "log.v" "exp_nan" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2962 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_and_or_t6b cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_t6b:exp_zero " "Info: Elaborating entity \"log_altfp_log_and_or_t6b\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_t6b:exp_zero\"" {  } { { "log.v" "exp_zero" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2969 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_and_or_a8b cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_inf " "Info: Elaborating entity \"log_altfp_log_and_or_a8b\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_inf\"" {  } { { "log.v" "man_inf" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2976 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_csa_s0e cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1 " "Info: Elaborating entity \"log_altfp_log_csa_s0e\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\"" {  } { { "log.v" "add1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2991 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "csa_lower" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 479 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 479 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Info: Parameter \"lpm_width\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 479 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eii.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_eii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eii " "Info: Found entity 1: add_sub_eii" {  } { { "db/add_sub_eii.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_eii.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eii cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower\|add_sub_eii:auto_generated " "Info: Elaborating entity \"add_sub_eii\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_lower\|add_sub_eii:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "csa_upper0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 505 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 505 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Info: Parameter \"lpm_width\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 505 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lei.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lei " "Info: Found entity 1: add_sub_lei" {  } { { "db/add_sub_lei.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_lei.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lei cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0\|add_sub_lei:auto_generated " "Info: Elaborating entity \"add_sub_lei\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper0\|add_sub_lei:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper1 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "csa_upper1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 531 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper1 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 531 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper1 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_s0e:add1\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Info: Parameter \"lpm_width\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 531 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_csa_k0e cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2 " "Info: Elaborating entity \"log_altfp_log_csa_k0e\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\"" {  } { { "log.v" "add2" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2999 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "csa_lower" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 602 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 602 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 602 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jii.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_jii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jii " "Info: Found entity 1: add_sub_jii" {  } { { "db/add_sub_jii.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_jii.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jii cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower\|add_sub_jii:auto_generated " "Info: Elaborating entity \"add_sub_jii\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_lower\|add_sub_jii:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "csa_upper0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 628 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 628 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 628 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hei.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_hei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hei " "Info: Found entity 1: add_sub_hei" {  } { { "db/add_sub_hei.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_hei.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hei cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0\|add_sub_hei:auto_generated " "Info: Elaborating entity \"add_sub_hei\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper0\|add_sub_hei:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper1 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "csa_upper1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 654 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper1 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 654 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper1 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_k0e:add2\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 654 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_csa_0nc cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_0nc:exp_biase_sub " "Info: Elaborating entity \"log_altfp_log_csa_0nc\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_0nc:exp_biase_sub\"" {  } { { "log.v" "exp_biase_sub" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 3004 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1\"" {  } { { "log.v" "add_sub1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 713 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 713 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 713 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_36f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_36f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_36f " "Info: Found entity 1: add_sub_36f" {  } { { "db/add_sub_36f.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_36f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_36f cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1\|add_sub_36f:auto_generated " "Info: Elaborating entity \"add_sub_36f\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_0nc:exp_biase_sub\|lpm_add_sub:add_sub1\|add_sub_36f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_csa_d4b cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_d4b:sub1 " "Info: Elaborating entity \"log_altfp_log_csa_d4b\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_d4b:sub1\"" {  } { { "log.v" "sub1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 3009 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2\"" {  } { { "log.v" "add_sub2" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 771 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 771 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 771 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7f " "Info: Found entity 1: add_sub_e7f" {  } { { "db/add_sub_e7f.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_e7f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e7f cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2\|add_sub_e7f:auto_generated " "Info: Elaborating entity \"add_sub_e7f\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_d4b:sub1\|lpm_add_sub:add_sub2\|add_sub_e7f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_csa_umc cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_umc:sub3 " "Info: Elaborating entity \"log_altfp_log_csa_umc\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_umc:sub3\"" {  } { { "log.v" "sub3" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 3019 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3\"" {  } { { "log.v" "add_sub3" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 829 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 829 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 829 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_16f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_16f " "Info: Found entity 1: add_sub_16f" {  } { { "db/add_sub_16f.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_16f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_16f cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3\|add_sub_16f:auto_generated " "Info: Elaborating entity \"add_sub_16f\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_umc:sub3\|lpm_add_sub:add_sub3\|add_sub_16f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_csa_nlf cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_nlf:sub4 " "Info: Elaborating entity \"log_altfp_log_csa_nlf\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_nlf:sub4\"" {  } { { "log.v" "sub4" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 3027 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4\"" {  } { { "log.v" "add_sub4" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 896 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 896 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Info: Parameter \"lpm_width\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 896 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q4i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_q4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q4i " "Info: Found entity 1: add_sub_q4i" {  } { { "db/add_sub_q4i.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_q4i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q4i cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4\|add_sub_q4i:auto_generated " "Info: Elaborating entity \"add_sub_q4i\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_nlf:sub4\|lpm_add_sub:add_sub4\|add_sub_q4i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_csa_8kf cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_8kf:sub5 " "Info: Elaborating entity \"log_altfp_log_csa_8kf\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_8kf:sub5\"" {  } { { "log.v" "sub5" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 3035 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5\"" {  } { { "log.v" "add_sub5" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 964 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 964 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Info: Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 964 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b3i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_b3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b3i " "Info: Found entity 1: add_sub_b3i" {  } { { "db/add_sub_b3i.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_b3i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b3i cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5\|add_sub_b3i:auto_generated " "Info: Elaborating entity \"add_sub_b3i\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_csa_8kf:sub5\|lpm_add_sub:add_sub5\|add_sub_b3i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_range_reduction_31e cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction " "Info: Elaborating entity \"log_range_reduction_31e\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\"" {  } { { "log.v" "range_reduction" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 3049 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_csa_r0e cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2 " "Info: Elaborating entity \"log_altfp_log_csa_r0e\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\"" {  } { { "log.v" "add1_2" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1769 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "csa_lower" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1039 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1039 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1039 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iii.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_iii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iii " "Info: Found entity 1: add_sub_iii" {  } { { "db/add_sub_iii.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_iii.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iii cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower\|add_sub_iii:auto_generated " "Info: Elaborating entity \"add_sub_iii\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_lower\|add_sub_iii:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "csa_upper0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1065 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1065 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info: Parameter \"lpm_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1065 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gei.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_gei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gei " "Info: Found entity 1: add_sub_gei" {  } { { "db/add_sub_gei.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_gei.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gei cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0\|add_sub_gei:auto_generated " "Info: Elaborating entity \"add_sub_gei\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper0\|add_sub_gei:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper1 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "csa_upper1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1091 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper1 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1091 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper1 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_r0e:add1_2\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info: Parameter \"lpm_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1091 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_csa_o0e cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3 " "Info: Elaborating entity \"log_altfp_log_csa_o0e\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\"" {  } { { "log.v" "add1_3" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1777 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "csa_lower" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1162 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1162 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gii.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_gii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gii " "Info: Found entity 1: add_sub_gii" {  } { { "db/add_sub_gii.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_gii.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gii cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower\|add_sub_gii:auto_generated " "Info: Elaborating entity \"add_sub_gii\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_lower\|add_sub_gii:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "csa_upper0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1188 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1188 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fei.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_fei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fei " "Info: Found entity 1: add_sub_fei" {  } { { "db/add_sub_fei.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_fei.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fei cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0\|add_sub_fei:auto_generated " "Info: Elaborating entity \"add_sub_fei\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper0\|add_sub_fei:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper1 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "csa_upper1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper1 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1214 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper1 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_o0e:add1_3\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1214 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_csa_l1e cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1 " "Info: Elaborating entity \"log_altfp_log_csa_l1e\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\"" {  } { { "log.v" "sub1_1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1785 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "csa_lower" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1285 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1285 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1285 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kji.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_kji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kji " "Info: Found entity 1: add_sub_kji" {  } { { "db/add_sub_kji.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_kji.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kji cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower\|add_sub_kji:auto_generated " "Info: Elaborating entity \"add_sub_kji\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_lower\|add_sub_kji:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "csa_upper0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1311 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1311 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1311 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ifi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_ifi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ifi " "Info: Found entity 1: add_sub_ifi" {  } { { "db/add_sub_ifi.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_ifi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ifi cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0\|add_sub_ifi:auto_generated " "Info: Elaborating entity \"add_sub_ifi\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper0\|add_sub_ifi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper1 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "csa_upper1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1337 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper1 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1337 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper1 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_l1e:sub1_1\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1337 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_csa_s1e cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2 " "Info: Elaborating entity \"log_altfp_log_csa_s1e\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\"" {  } { { "log.v" "sub1_2" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1793 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "csa_lower" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1408 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1408 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1408 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jji.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_jji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jji " "Info: Found entity 1: add_sub_jji" {  } { { "db/add_sub_jji.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_jji.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jji cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower\|add_sub_jji:auto_generated " "Info: Elaborating entity \"add_sub_jji\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_lower\|add_sub_jji:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "csa_upper0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1434 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1434 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info: Parameter \"lpm_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1434 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hfi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_hfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hfi " "Info: Found entity 1: add_sub_hfi" {  } { { "db/add_sub_hfi.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_hfi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hfi cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0\|add_sub_hfi:auto_generated " "Info: Elaborating entity \"add_sub_hfi\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper0\|add_sub_hfi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper1 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "csa_upper1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1460 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper1 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1460 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper1 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_s1e:sub1_2\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Info: Parameter \"lpm_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1460 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altfp_log_csa_p1e cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3 " "Info: Elaborating entity \"log_altfp_log_csa_p1e\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\"" {  } { { "log.v" "sub1_3" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1801 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "csa_lower" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1531 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1531 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1531 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hji.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_hji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hji " "Info: Found entity 1: add_sub_hji" {  } { { "db/add_sub_hji.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_hji.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hji cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower\|add_sub_hji:auto_generated " "Info: Elaborating entity \"add_sub_hji\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_lower\|add_sub_hji:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "csa_upper0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1557 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1557 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1557 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gfi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_gfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gfi " "Info: Found entity 1: add_sub_gfi" {  } { { "db/add_sub_gfi.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_gfi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gfi cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0\|add_sub_gfi:auto_generated " "Info: Elaborating entity \"add_sub_gfi\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper0\|add_sub_gfi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper1 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "csa_upper1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1583 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper1 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper1\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1583 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper1 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|log_altfp_log_csa_p1e:sub1_3\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1583 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult0 " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult0\"" {  } { { "log.v" "mult0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1972 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult0 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult0\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1972 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult0 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Info: Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 6 " "Info: Parameter \"lpm_widtha\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 25 " "Info: Parameter \"lpm_widthb\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 31 " "Info: Parameter \"lpm_widthp\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Info: Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1972 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vmo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_vmo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vmo " "Info: Found entity 1: mult_vmo" {  } { { "db/mult_vmo.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_vmo.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vmo cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult0\|mult_vmo:auto_generated " "Info: Elaborating entity \"mult_vmo\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult0\|mult_vmo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1 " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1\"" {  } { { "log.v" "mult1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1996 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1996 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 4 " "Info: Parameter \"lpm_widtha\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 25 " "Info: Parameter \"lpm_widthb\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 29 " "Info: Parameter \"lpm_widthp\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Info: Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 1996 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3no.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_3no.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3no " "Info: Found entity 1: mult_3no" {  } { { "db/mult_3no.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_3no.tdf" 29 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3no cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1\|mult_3no:auto_generated " "Info: Elaborating entity \"mult_3no\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1\|mult_3no:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3 " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3\"" {  } { { "log.v" "mult3" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2044 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2044 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 4 " "Info: Parameter \"lpm_widtha\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 19 " "Info: Parameter \"lpm_widthb\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 23 " "Info: Parameter \"lpm_widthp\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Info: Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2044 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0no.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_0no.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0no " "Info: Found entity 1: mult_0no" {  } { { "db/mult_0no.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_0no.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_0no cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3\|mult_0no:auto_generated " "Info: Elaborating entity \"mult_0no\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3\|mult_0no:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:InvTable0 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:InvTable0\"" {  } { { "log.v" "InvTable0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2067 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:InvTable0 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:InvTable0\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2067 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:InvTable0 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:InvTable0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 32 " "Info: Parameter \"lpm_size\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Info: Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Info: Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2067 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qrc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_qrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qrc " "Info: Found entity 1: mux_qrc" {  } { { "db/mux_qrc.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mux_qrc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qrc cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:InvTable0\|mux_qrc:auto_generated " "Info: Elaborating entity \"mux_qrc\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:InvTable0\|mux_qrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable0 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable0\"" {  } { { "log.v" "LogTable0" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2088 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable0 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable0\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2088 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable0 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 32 " "Info: Parameter \"lpm_size\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 39 " "Info: Parameter \"lpm_width\" = \"39\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Info: Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Info: Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2088 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gtc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_gtc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gtc " "Info: Found entity 1: mux_gtc" {  } { { "db/mux_gtc.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mux_gtc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gtc cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable0\|mux_gtc:auto_generated " "Info: Elaborating entity \"mux_gtc\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable0\|mux_gtc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable1 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable1\"" {  } { { "log.v" "LogTable1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable1 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable1\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2109 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable1 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Info: Parameter \"lpm_size\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 35 " "Info: Parameter \"lpm_width\" = \"35\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Info: Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Info: Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2109 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dtc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_dtc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dtc " "Info: Found entity 1: mux_dtc" {  } { { "db/mux_dtc.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mux_dtc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dtc cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable1\|mux_dtc:auto_generated " "Info: Elaborating entity \"mux_dtc\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable1\|mux_dtc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable2 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable2\"" {  } { { "log.v" "LogTable2" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable2 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable2\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2130 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable2 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Info: Parameter \"lpm_size\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Info: Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Info: Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2130 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_atc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_atc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_atc " "Info: Found entity 1: mux_atc" {  } { { "db/mux_atc.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mux_atc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_atc cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable2\|mux_atc:auto_generated " "Info: Elaborating entity \"mux_atc\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable2\|mux_atc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable3 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable3\"" {  } { { "log.v" "LogTable3" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable3 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable3\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2151 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable3 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Info: Parameter \"lpm_size\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 29 " "Info: Parameter \"lpm_width\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Info: Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Info: Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2151 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_htc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_htc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_htc " "Info: Found entity 1: mux_htc" {  } { { "db/mux_htc.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mux_htc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_htc cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable3\|mux_htc:auto_generated " "Info: Elaborating entity \"mux_htc\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mux:LogTable3\|mux_htc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altpriority_encoder_uja cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E " "Info: Elaborating entity \"log_altpriority_encoder_uja\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\"" {  } { { "log.v" "lzc_norm_E" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 3056 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altpriority_encoder_tv8 cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6 " "Info: Elaborating entity \"log_altpriority_encoder_tv8\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\"" {  } { { "log.v" "altpriority_encoder6" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2585 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altpriority_encoder_r08 cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8 " "Info: Elaborating entity \"log_altpriority_encoder_r08\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8\"" {  } { { "log.v" "altpriority_encoder8" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2503 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altpriority_encoder_bv7 cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8\|log_altpriority_encoder_bv7:altpriority_encoder10 " "Info: Elaborating entity \"log_altpriority_encoder_bv7\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8\|log_altpriority_encoder_bv7:altpriority_encoder10\"" {  } { { "log.v" "altpriority_encoder10" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2438 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altpriority_encoder_6v7 cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8\|log_altpriority_encoder_bv7:altpriority_encoder10\|log_altpriority_encoder_6v7:altpriority_encoder12 " "Info: Elaborating entity \"log_altpriority_encoder_6v7\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8\|log_altpriority_encoder_bv7:altpriority_encoder10\|log_altpriority_encoder_6v7:altpriority_encoder12\"" {  } { { "log.v" "altpriority_encoder12" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2373 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altpriority_encoder_3v7 cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8\|log_altpriority_encoder_bv7:altpriority_encoder10\|log_altpriority_encoder_6v7:altpriority_encoder12\|log_altpriority_encoder_3v7:altpriority_encoder14 " "Info: Elaborating entity \"log_altpriority_encoder_3v7\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8\|log_altpriority_encoder_bv7:altpriority_encoder10\|log_altpriority_encoder_6v7:altpriority_encoder12\|log_altpriority_encoder_3v7:altpriority_encoder14\"" {  } { { "log.v" "altpriority_encoder14" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altpriority_encoder_3e8 cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8\|log_altpriority_encoder_bv7:altpriority_encoder10\|log_altpriority_encoder_6v7:altpriority_encoder12\|log_altpriority_encoder_3e8:altpriority_encoder15 " "Info: Elaborating entity \"log_altpriority_encoder_3e8\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8\|log_altpriority_encoder_bv7:altpriority_encoder10\|log_altpriority_encoder_6v7:altpriority_encoder12\|log_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "log.v" "altpriority_encoder15" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2313 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altpriority_encoder_6e8 cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8\|log_altpriority_encoder_bv7:altpriority_encoder10\|log_altpriority_encoder_6e8:altpriority_encoder13 " "Info: Elaborating entity \"log_altpriority_encoder_6e8\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8\|log_altpriority_encoder_bv7:altpriority_encoder10\|log_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "log.v" "altpriority_encoder13" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2378 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altpriority_encoder_be8 cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8\|log_altpriority_encoder_be8:altpriority_encoder11 " "Info: Elaborating entity \"log_altpriority_encoder_be8\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_r08:altpriority_encoder8\|log_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "log.v" "altpriority_encoder11" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2443 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altpriority_encoder_rf8 cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_rf8:altpriority_encoder9 " "Info: Elaborating entity \"log_altpriority_encoder_rf8\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_tv8:altpriority_encoder6\|log_altpriority_encoder_rf8:altpriority_encoder9\"" {  } { { "log.v" "altpriority_encoder9" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2508 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altpriority_encoder_te9 cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_te9:altpriority_encoder7 " "Info: Elaborating entity \"log_altpriority_encoder_te9\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_uja:lzc_norm_E\|log_altpriority_encoder_te9:altpriority_encoder7\"" {  } { { "log.v" "altpriority_encoder7" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 2590 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_altpriority_encoder_q08 cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_q08:lzoc " "Info: Elaborating entity \"log_altpriority_encoder_q08\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altpriority_encoder_q08:lzoc\"" {  } { { "log.v" "lzoc" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 3060 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|altsquare:squarer " "Info: Elaborating entity \"altsquare\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|altsquare:squarer\"" {  } { { "log.v" "squarer" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 3067 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|altsquare:squarer " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|altsquare:squarer\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 3067 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|altsquare:squarer " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|altsquare:squarer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_width 13 " "Info: Parameter \"data_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Info: Parameter \"pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Info: Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment MSB " "Info: Parameter \"result_alignment\" = \"MSB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_width 14 " "Info: Parameter \"result_width\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsquare " "Info: Parameter \"lpm_type\" = \"altsquare\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 3067 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsquare_93h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsquare_93h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsquare_93h " "Info: Found entity 1: altsquare_93h" {  } { { "db/altsquare_93h.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_93h.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare_93h cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|altsquare:squarer\|altsquare_93h:auto_generated " "Info: Elaborating entity \"altsquare_93h\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|altsquare:squarer\|altsquare_93h:auto_generated\"" {  } { { "altsquare.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsquare.tdf" 50 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub1 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub1\"" {  } { { "log.v" "addsub1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 4305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub1 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub1\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 4305 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub1 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Info: Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 29 " "Info: Parameter \"lpm_width\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 4305 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d2g.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_d2g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d2g " "Info: Found entity 1: add_sub_d2g" {  } { { "db/add_sub_d2g.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_d2g.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d2g cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub1\|add_sub_d2g:auto_generated " "Info: Elaborating entity \"add_sub_d2g\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub1\|add_sub_d2g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub2 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub2\"" {  } { { "log.v" "addsub2" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 4330 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub2 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub2\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 4330 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub2 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Info: Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 47 " "Info: Parameter \"lpm_width\" = \"47\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 4330 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e2g.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e2g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e2g " "Info: Found entity 1: add_sub_e2g" {  } { { "db/add_sub_e2g.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_e2g.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e2g cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub2\|add_sub_e2g:auto_generated " "Info: Elaborating entity \"add_sub_e2g\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_add_sub:addsub2\|add_sub_e2g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_mult:mult1 " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_mult:mult1\"" {  } { { "log.v" "mult1" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 4352 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_mult:mult1 " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_mult:mult1\"" {  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 4352 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_mult:mult1 " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_mult:mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Info: Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Info: Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 27 " "Info: Parameter \"lpm_widthb\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 35 " "Info: Parameter \"lpm_widthp\" = \"35\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Info: Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "log.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/log.v" 4352 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pnn.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_pnn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pnn " "Info: Found entity 1: mult_pnn" {  } { { "db/mult_pnn.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_pnn.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_pnn cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_mult:mult1\|mult_pnn:auto_generated " "Info: Elaborating entity \"mult_pnn\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|lpm_mult:mult1\|mult_pnn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqr16 cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst " "Info: Elaborating entity \"sqr16\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst\"" {  } { { "asvm12120_fft.v" "m1_inst" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 527 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst\|altsquare:altsquare_component " "Info: Elaborating entity \"altsquare\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst\|altsquare:altsquare_component\"" {  } { { "sqr16.v" "altsquare_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sqr16.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst\|altsquare:altsquare_component " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst\|altsquare:altsquare_component\"" {  } { { "sqr16.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sqr16.v" 56 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst\|altsquare:altsquare_component " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst\|altsquare:altsquare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_width 16 " "Info: Parameter \"data_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQUARE " "Info: Parameter \"lpm_type\" = \"ALTSQUARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Info: Parameter \"pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation SIGNED " "Info: Parameter \"representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_width 32 " "Info: Parameter \"result_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sqr16.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sqr16.v" 56 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsquare_9ne.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsquare_9ne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsquare_9ne " "Info: Found entity 1: altsquare_9ne" {  } { { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare_9ne cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated " "Info: Elaborating entity \"altsquare_9ne\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\"" {  } { { "altsquare.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsquare.tdf" 50 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 cypres:cyp_inst\|calc:calc_inst\|add32:add_inst " "Info: Elaborating entity \"add32\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|add32:add_inst\"" {  } { { "asvm12120_fft.v" "add_inst" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 538 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub cypres:cyp_inst\|calc:calc_inst\|add32:add_inst\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|add32:add_inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "add32.v" "lpm_add_sub_component" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/add32.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cypres:cyp_inst\|calc:calc_inst\|add32:add_inst\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"cypres:cyp_inst\|calc:calc_inst\|add32:add_inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "add32.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/add32.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cypres:cyp_inst\|calc:calc_inst\|add32:add_inst\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"cypres:cyp_inst\|calc:calc_inst\|add32:add_inst\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "add32.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/add32.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ph.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_2ph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ph " "Info: Found entity 1: add_sub_2ph" {  } { { "db/add_sub_2ph.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/add_sub_2ph.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2ph cypres:cyp_inst\|calc:calc_inst\|add32:add_inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_2ph:auto_generated " "Info: Elaborating entity \"add_sub_2ph\" for hierarchy \"cypres:cyp_inst\|calc:calc_inst\|add32:add_inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_2ph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|altsyncram_jrf1:FIFOram\|q_b\[32\] " "Warning (14320): Synthesized away node \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|altsyncram_jrf1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_jrf1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_jrf1.tdf" 1063 2 0 } } { "db/a_dpfifo_en81.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_dpfifo_en81.tdf" 45 2 0 } } { "db/scfifo_pch1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/scfifo_pch1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" 648 0 0 } } { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 399 0 0 } } { "fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft.v" 92 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|altsyncram_jrf1:FIFOram\|q_b\[33\] " "Warning (14320): Synthesized away node \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_pch1:auto_generated\|a_dpfifo_en81:dpfifo\|altsyncram_jrf1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_jrf1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_jrf1.tdf" 1095 2 0 } } { "db/a_dpfifo_en81.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_dpfifo_en81.tdf" 45 2 0 } } { "db/scfifo_pch1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/scfifo_pch1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_sink_fft_90.vhd" 648 0 0 } } { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 399 0 0 } } { "fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft.v" 92 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Warning: Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult2\|mac_mult8 " "Warning (14320): Synthesized away node \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_1j51.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_1j51.tdf" 40 2 0 } } { "db/mult_add_aob2.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_aob2.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "nco-library/asj_nco_mady_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mady_cen.v" 85 0 0 } } { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 184 0 0 } } { "nco.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco.v" 59 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult2\|mac_out9 " "Warning (14320): Synthesized away node \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_1j51.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_1j51.tdf" 47 2 0 } } { "db/mult_add_aob2.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_aob2.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "nco-library/asj_nco_mady_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mady_cen.v" 85 0 0 } } { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 184 0 0 } } { "nco.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco.v" 59 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult1\|mac_mult8 " "Warning (14320): Synthesized away node \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_1j51.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_1j51.tdf" 40 2 0 } } { "db/mult_add_aob2.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_aob2.tdf" 36 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "nco-library/asj_nco_mady_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mady_cen.v" 85 0 0 } } { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 184 0 0 } } { "nco.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco.v" 59 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult1\|mac_out9 " "Warning (14320): Synthesized away node \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_1j51.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_1j51.tdf" 47 2 0 } } { "db/mult_add_aob2.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_aob2.tdf" 36 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "nco-library/asj_nco_mady_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mady_cen.v" 85 0 0 } } { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 184 0 0 } } { "nco.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco.v" 59 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 314 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult2\|mac_mult8 " "Warning (14320): Synthesized away node \"nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_1j51.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_1j51.tdf" 40 2 0 } } { "db/mult_add_aob2.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_aob2.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "nco-library/asj_nco_mady_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mady_cen.v" 85 0 0 } } { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 184 0 0 } } { "nco.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco.v" 59 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 143 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult2\|mac_out9 " "Warning (14320): Synthesized away node \"nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_1j51.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_1j51.tdf" 47 2 0 } } { "db/mult_add_aob2.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_aob2.tdf" 37 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "nco-library/asj_nco_mady_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mady_cen.v" 85 0 0 } } { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 184 0 0 } } { "nco.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco.v" 59 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 143 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult1\|mac_mult8 " "Warning (14320): Synthesized away node \"nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_1j51.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_1j51.tdf" 40 2 0 } } { "db/mult_add_aob2.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_aob2.tdf" 36 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "nco-library/asj_nco_mady_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mady_cen.v" 85 0 0 } } { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 184 0 0 } } { "nco.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco.v" 59 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 143 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult1\|mac_out9 " "Warning (14320): Synthesized away node \"nco:test\|nco_st:nco_st_inst\|asj_nco_mady_cen:m0\|altmult_add:ALTMULT_ADD_component\|mult_add_aob2:auto_generated\|ded_mult_1j51:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_1j51.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/ded_mult_1j51.tdf" 47 2 0 } } { "db/mult_add_aob2.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/mult_add_aob2.tdf" 36 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "nco-library/asj_nco_mady_cen.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mady_cen.v" 85 0 0 } } { "nco_st.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco_st.v" 184 0 0 } } { "nco.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco.v" 59 0 0 } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 143 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1974 " "Info: Ignored 1974 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY_SUM" "15 " "Info: Ignored 15 CARRY_SUM buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 -1} { "Info" "IOPT_MLS_IGNORED_SOFT" "1959 " "Info: Ignored 1959 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "Warning: 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[0\] GND pin " "Warning: The pin \"ramd0\[0\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[1\] GND pin " "Warning: The pin \"ramd0\[1\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[2\] GND pin " "Warning: The pin \"ramd0\[2\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[3\] GND pin " "Warning: The pin \"ramd0\[3\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[4\] GND pin " "Warning: The pin \"ramd0\[4\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[5\] GND pin " "Warning: The pin \"ramd0\[5\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[6\] GND pin " "Warning: The pin \"ramd0\[6\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[7\] GND pin " "Warning: The pin \"ramd0\[7\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[8\] GND pin " "Warning: The pin \"ramd0\[8\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[9\] GND pin " "Warning: The pin \"ramd0\[9\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[10\] GND pin " "Warning: The pin \"ramd0\[10\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[11\] GND pin " "Warning: The pin \"ramd0\[11\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[12\] GND pin " "Warning: The pin \"ramd0\[12\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[13\] GND pin " "Warning: The pin \"ramd0\[13\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[14\] GND pin " "Warning: The pin \"ramd0\[14\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd0\[15\] GND pin " "Warning: The pin \"ramd0\[15\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[0\] GND pin " "Warning: The pin \"ramd1\[0\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[1\] GND pin " "Warning: The pin \"ramd1\[1\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[2\] GND pin " "Warning: The pin \"ramd1\[2\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[3\] GND pin " "Warning: The pin \"ramd1\[3\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[4\] GND pin " "Warning: The pin \"ramd1\[4\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[5\] GND pin " "Warning: The pin \"ramd1\[5\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[6\] GND pin " "Warning: The pin \"ramd1\[6\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[7\] GND pin " "Warning: The pin \"ramd1\[7\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[8\] GND pin " "Warning: The pin \"ramd1\[8\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[9\] GND pin " "Warning: The pin \"ramd1\[9\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[10\] GND pin " "Warning: The pin \"ramd1\[10\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[11\] GND pin " "Warning: The pin \"ramd1\[11\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[12\] GND pin " "Warning: The pin \"ramd1\[12\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[13\] GND pin " "Warning: The pin \"ramd1\[13\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[14\] GND pin " "Warning: The pin \"ramd1\[14\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ramd1\[15\] GND pin " "Warning: The pin \"ramd1\[15\]\" is fed by GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "db/dcfifo_i0i1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 68 2 0 } } { "db/dcfifo_i0i1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 72 2 0 } } { "db/a_graycounter_g47.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_graycounter_g47.tdf" 65 2 0 } } { "fft-library/auk_dspip_avalon_streaming_controller_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_controller_fft_90.vhd" 73 -1 0 } } { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 386 -1 0 } } { "fft-library/auk_dspip_avalon_streaming_controller_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_controller_fft_90.vhd" 72 -1 0 } } { "fft-library/auk_dspip_avalon_streaming_controller_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/auk_dspip_avalon_streaming_controller_fft_90.vhd" 71 -1 0 } } { "db/a_graycounter_g47.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_graycounter_g47.tdf" 73 2 0 } } { "db/a_graycounter_cic.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_graycounter_cic.tdf" 65 2 0 } } { "db/a_graycounter_cic.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/a_graycounter_cic.tdf" 73 2 0 } } { "fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" 72 -1 0 } } { "fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" 73 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "slrd GND " "Warning (13410): Pin \"slrd\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ds GND " "Warning (13410): Pin \"ds\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lclk GND " "Warning (13410): Pin \"lclk\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "clk595 GND " "Warning (13410): Pin \"clk595\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[0\] GND " "Warning (13410): Pin \"rama0\[0\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[1\] GND " "Warning (13410): Pin \"rama0\[1\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[2\] GND " "Warning (13410): Pin \"rama0\[2\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[3\] GND " "Warning (13410): Pin \"rama0\[3\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[4\] GND " "Warning (13410): Pin \"rama0\[4\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[5\] GND " "Warning (13410): Pin \"rama0\[5\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[6\] GND " "Warning (13410): Pin \"rama0\[6\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[7\] GND " "Warning (13410): Pin \"rama0\[7\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[8\] GND " "Warning (13410): Pin \"rama0\[8\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[9\] GND " "Warning (13410): Pin \"rama0\[9\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[10\] GND " "Warning (13410): Pin \"rama0\[10\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[11\] GND " "Warning (13410): Pin \"rama0\[11\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[12\] GND " "Warning (13410): Pin \"rama0\[12\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[13\] GND " "Warning (13410): Pin \"rama0\[13\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[14\] GND " "Warning (13410): Pin \"rama0\[14\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[15\] GND " "Warning (13410): Pin \"rama0\[15\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[16\] GND " "Warning (13410): Pin \"rama0\[16\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[17\] GND " "Warning (13410): Pin \"rama0\[17\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama0\[18\] GND " "Warning (13410): Pin \"rama0\[18\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[0\] GND " "Warning (13410): Pin \"rama1\[0\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[1\] GND " "Warning (13410): Pin \"rama1\[1\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[2\] GND " "Warning (13410): Pin \"rama1\[2\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[3\] GND " "Warning (13410): Pin \"rama1\[3\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[4\] GND " "Warning (13410): Pin \"rama1\[4\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[5\] GND " "Warning (13410): Pin \"rama1\[5\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[6\] GND " "Warning (13410): Pin \"rama1\[6\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[7\] GND " "Warning (13410): Pin \"rama1\[7\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[8\] GND " "Warning (13410): Pin \"rama1\[8\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[9\] GND " "Warning (13410): Pin \"rama1\[9\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[10\] GND " "Warning (13410): Pin \"rama1\[10\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[11\] GND " "Warning (13410): Pin \"rama1\[11\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[12\] GND " "Warning (13410): Pin \"rama1\[12\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[13\] GND " "Warning (13410): Pin \"rama1\[13\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[14\] GND " "Warning (13410): Pin \"rama1\[14\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[15\] GND " "Warning (13410): Pin \"rama1\[15\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[16\] GND " "Warning (13410): Pin \"rama1\[16\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[17\] GND " "Warning (13410): Pin \"rama1\[17\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rama1\[18\] GND " "Warning (13410): Pin \"rama1\[18\]\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ramoe0 VCC " "Warning (13410): Pin \"ramoe0\" is stuck at VCC" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ramoe1 VCC " "Warning (13410): Pin \"ramoe1\" is stuck at VCC" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ramwe0 VCC " "Warning (13410): Pin \"ramwe0\" is stuck at VCC" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ramwe1 VCC " "Warning (13410): Pin \"ramwe1\" is stuck at VCC" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "chan GND " "Warning (13410): Pin \"chan\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "k14 GND " "Warning (13410): Pin \"k14\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "k15 GND " "Warning (13410): Pin \"k15\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "k16 GND " "Warning (13410): Pin \"k16\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "k17 GND " "Warning (13410): Pin \"k17\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "k21 GND " "Warning (13410): Pin \"k21\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "k23 GND " "Warning (13410): Pin \"k23\" is stuck at GND" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "3 sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl\|stall_reg " "Info: Inserted 3 logic cells for Maximum Fan-Out assignment on \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl\|stall_reg\"" {  } { { "fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" 73 -1 0 } }  } 0 0 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "3 sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl\|stall_reg " "Info: Inserted 3 logic cells for Maximum Fan-Out assignment on \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl\|stall_reg\"" {  } { { "fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_90.vhd" 73 -1 0 } }  } 0 0 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "129 100 " "Info: 129 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|at_sink_sop_int " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|at_sink_sop_int\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|at_sink_eop_int " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|auk_dspip_avalon_streaming_sink_fft_90:auk_dsp_atlantic_sink_1\|at_sink_eop_int\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altbarrel_shift_kuf:altbarrel_shift5\|sbit_piper1d\[31\] " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|int2float:int2float_inst\|int2float_altfp_convert_okn:int2float_altfp_convert_okn_component\|int2float_altbarrel_shift_kuf:altbarrel_shift5\|sbit_piper1d\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[3\] " "Info: Register \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[2\] " "Info: Register \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[1\] " "Info: Register \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[0\] " "Info: Register \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[3\] " "Info: Register \"nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[2\] " "Info: Register \"nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[1\] " "Info: Register \"nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[0\] " "Info: Register \"nco:test\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_fqi:auto_generated\|counter_reg_bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe139 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe139\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe140 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe140\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe139 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe139\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe140 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|sqr16:m1_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe140\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3\|mult_0no:auto_generated\|dffe49 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3\|mult_0no:auto_generated\|dffe49\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3\|mult_0no:auto_generated\|dffe50 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3\|mult_0no:auto_generated\|dffe50\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3\|mult_0no:auto_generated\|dffe51 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3\|mult_0no:auto_generated\|dffe51\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3\|mult_0no:auto_generated\|dffe52 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult3\|mult_0no:auto_generated\|dffe52\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult2\|mult_3no:auto_generated\|dffe61 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult2\|mult_3no:auto_generated\|dffe61\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult2\|mult_3no:auto_generated\|dffe62 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult2\|mult_3no:auto_generated\|dffe62\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult2\|mult_3no:auto_generated\|dffe63 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult2\|mult_3no:auto_generated\|dffe63\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult2\|mult_3no:auto_generated\|dffe64 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult2\|mult_3no:auto_generated\|dffe64\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1\|mult_3no:auto_generated\|dffe61 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1\|mult_3no:auto_generated\|dffe61\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1\|mult_3no:auto_generated\|dffe62 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1\|mult_3no:auto_generated\|dffe62\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1\|mult_3no:auto_generated\|dffe63 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1\|mult_3no:auto_generated\|dffe63\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1\|mult_3no:auto_generated\|dffe64 " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_range_reduction_31e:range_reduction\|lpm_mult:mult1\|mult_3no:auto_generated\|dffe64\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_1_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_1_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_1_n\|pipe\[0\]\[33\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_1_n\|pipe\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_1_n\|pipe\[0\]\[34\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_1_n\|pipe\[0\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\|pipe\[0\]\[33\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\|pipe\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\|pipe\[0\]\[34\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\|pipe\[0\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_1_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_1_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_1_n\|pipe\[0\]\[33\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_1_n\|pipe\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_1_n\|pipe\[0\]\[34\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_1_n\|pipe\[0\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\|pipe\[0\]\[33\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\|pipe\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\|pipe\[0\]\[34\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\|pipe\[0\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n\|pipe\[0\]\[33\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n\|pipe\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n\|pipe\[0\]\[33\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n\|pipe\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n\|pipe\[0\]\[33\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n\|pipe\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\|pipe\[0\]\[33\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\|pipe\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n\|pipe\[0\]\[33\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n\|pipe\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n\|pipe\[0\]\[33\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n\|pipe\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n\|pipe\[0\]\[33\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n\|pipe\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\|pipe\[0\]\[33\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\|pipe\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n\|pipe\[0\]\[32\] " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n\|pipe\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe0\[4\] " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe0\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe0\[5\] " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe0\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe0\[0\] " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe0\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe0\[1\] " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe0\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe0\[2\] " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe0\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe0\[3\] " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe0\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe1\[0\] " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe1\[1\] " "Info: Register \"cypres:cyp_inst\|calc:calc_inst\|log:log_inst\|log_altfp_log_via:log_altfp_log_via_component\|log_altfp_log_and_or_a8b:man_nan\|connection_dffe1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass\|tdl_arr\[5\] " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass\|tdl_arr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass\|tdl_arr\[4\] " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass\|tdl_arr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass\|tdl_arr\[3\] " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass\|tdl_arr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass\|tdl_arr\[2\] " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass\|tdl_arr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass\|tdl_arr\[1\] " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass\|tdl_arr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass\|tdl_arr\[0\] " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_bfp_ctrl_fft_90:bfpc\|asj_fft_tdl_bit_rst_fft_90:\\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass\|tdl_arr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass\|tdl_arr\[5\] " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass\|tdl_arr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass\|tdl_arr\[4\] " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass\|tdl_arr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass\|tdl_arr\[3\] " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass\|tdl_arr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass\|tdl_arr\[2\] " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass\|tdl_arr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass\|tdl_arr\[1\] " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass\|tdl_arr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass\|tdl_arr\[0\] " "Info: Register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_dft_bfp_fft_90:bfpdft_y\|asj_fft_bfp_o_fft_90:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_90:\\gen_blk_float:gen_b:delay_next_pass\|tdl_arr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|source_state.start " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|source_state.start\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|source_state.sop " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|source_state.sop\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|source_state.run1 " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|source_state.run1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|source_state.st_err " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|source_state.st_err\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|source_state.end1 " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|source_state.end1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|sink_state.start " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|sink_state.start\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|sink_state.stall " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|sink_state.stall\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|sink_state.st_err " "Info: Register \"sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_sink_fir_90:sink\|sink_state.st_err\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|source_state.start " "Info: Register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|source_state.start\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dsp " "Warning: Ignored assignments for entity \"dsp\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_INPUT_REGISTER ON -to adc_in -entity dsp " "Warning: Assignment of entity set_instance_assignment -name FAST_INPUT_REGISTER ON -to adc_in -entity dsp is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to adr0 -entity dsp " "Warning: Assignment of entity set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to adr0 -entity dsp is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to adr1 -entity dsp " "Warning: Assignment of entity set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to adr1 -entity dsp is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to ram_control -entity dsp " "Warning: Assignment of entity set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to ram_control -entity dsp is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name NOT_A_CLOCK ON -to pe6 -entity dsp " "Warning: Assignment of entity set_instance_assignment -name NOT_A_CLOCK ON -to pe6 -entity dsp is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name OPTIMIZE_SSN OFF -entity dsp -family \"Cyclone III\" " "Warning: Assignment of entity set_global_assignment -name OPTIMIZE_SSN OFF -entity dsp -family \"Cyclone III\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name SLEW_RATE 2 -to clk595 -entity dsp " "Warning: Assignment of entity set_instance_assignment -name SLEW_RATE 2 -to clk595 -entity dsp is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fast_fft.map.smsg " "Info: Generated suppressed messages file D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fast_fft.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning: Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flagb " "Warning (15610): No output dependent on input pin \"flagb\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data\[0\] " "Warning (15610): No output dependent on input pin \"adc_data\[0\]\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data\[1\] " "Warning (15610): No output dependent on input pin \"adc_data\[1\]\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data\[2\] " "Warning (15610): No output dependent on input pin \"adc_data\[2\]\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data\[3\] " "Warning (15610): No output dependent on input pin \"adc_data\[3\]\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data\[4\] " "Warning (15610): No output dependent on input pin \"adc_data\[4\]\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data\[5\] " "Warning (15610): No output dependent on input pin \"adc_data\[5\]\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data\[6\] " "Warning (15610): No output dependent on input pin \"adc_data\[6\]\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data\[7\] " "Warning (15610): No output dependent on input pin \"adc_data\[7\]\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data\[8\] " "Warning (15610): No output dependent on input pin \"adc_data\[8\]\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data\[9\] " "Warning (15610): No output dependent on input pin \"adc_data\[9\]\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data\[10\] " "Warning (15610): No output dependent on input pin \"adc_data\[10\]\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data\[11\] " "Warning (15610): No output dependent on input pin \"adc_data\[11\]\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k13 " "Warning (15610): No output dependent on input pin \"k13\"" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24156 " "Info: Implemented 24156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Info: Implemented 74 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Info: Implemented 32 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "23392 " "Info: Implemented 23392 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "560 " "Info: Implemented 560 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "78 " "Info: Implemented 78 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Info: Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 16:32:55 2010 " "Info: Processing ended: Wed Jul 14 16:32:55 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:04:31 " "Info: Elapsed time: 00:04:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:27 " "Info: Total CPU time (on all processors): 00:04:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 16:32:57 2010 " "Info: Processing started: Wed Jul 14 16:32:57 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft --check_ios " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft --check_ios" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fast_fft EP3C25Q240C8 " "Info: Selected device EP3C25Q240C8 for design \"fast_fft\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Warning: Timing-Driven Compilation is disabled - timing performance will not be optimized" {  } {  } 0 0 "Timing-Driven Compilation is disabled - timing performance will not be optimized" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Info: Device EP3C16Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Warning: Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "sclk sclk(n) " "Warning: Pin \"sclk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"sclk(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sclk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } { 0 "sclk(n)" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sclk(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ifclk~input (placed in PIN 152 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node ifclk~input (placed in PIN 152 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sclk~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node sclk~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pe6~input (placed in PIN 143 (DIFFIO_R10p, DQS1R/CQ1R#,DPCLK6)) " "Info: Automatically promoted node pe6~input (placed in PIN 143 (DIFFIO_R10p, DQS1R/CQ1R#,DPCLK6))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_fft  " "Info: Automatically promoted node reset_fft " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|disable_wr " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|disable_wr" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_in_write_sgl_fft_90:writer|disable_wr } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|rdy_for_next_block " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|rdy_for_next_block" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 508 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_in_write_sgl_fft_90:writer|rdy_for_next_block } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|master_sink_ena " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|master_sink_ena" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1885 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|master_sink_ena } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|burst_count_en " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|burst_count_en" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 97 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_in_write_sgl_fft_90:writer|burst_count_en } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|master_source_sop " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|master_source_sop" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 95 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|master_source_sop } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|data_val_i " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|data_val_i" {  } { { "fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" 103 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_lpp_serial_r2_fft_90:\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2|data_val_i } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpprdadr2gen_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr\|en_i " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpprdadr2gen_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr\|en_i" {  } { { "fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_lpprdadr2gen_fft_90:\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr|en_i } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|data_rdy_int " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|data_rdy_int" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 476 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_in_write_sgl_fft_90:writer|data_rdy_int } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_wrengen_fft_90:sel_we\|lpp_c_i " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_wrengen_fft_90:sel_we\|lpp_c_i" {  } { { "fft-library/asj_fft_wrengen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_wrengen_fft_90.vhd" 298 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_wrengen_fft_90:sel_we|lpp_c_i } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_bit_rst_fft_90:delay_swd\|tdl_arr\[0\] " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_bit_rst_fft_90:delay_swd\|tdl_arr\[0\]" {  } { { "fft-library/asj_fft_tdl_bit_rst_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_tdl_bit_rst_fft_90.vhd" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_tdl_bit_rst_fft_90:delay_swd|tdl_arr[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_fft } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_all  " "Info: Automatically promoted node reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_read_state " "Info: Destination node fft_read_state" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 180 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft_read_state } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cypres:cyp_inst\|sink_ready " "Info: Destination node cypres:cyp_inst\|sink_ready" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 388 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cypres:cyp_inst|sink_ready } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_sink_sop " "Info: Destination node fft_sink_sop" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft_sink_sop } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_sink_eop " "Info: Destination node fft_sink_eop" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft_sink_eop } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl\|rdy_to_ld " "Info: Destination node sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl\|rdy_to_ld" {  } { { "fir_compiler-library/par_ctrl.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/par_ctrl.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|par_ctrl:Uctrl|rdy_to_ld } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl\|rdy_to_ld " "Info: Destination node sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl\|rdy_to_ld" {  } { { "fir_compiler-library/par_ctrl.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/par_ctrl.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|par_ctrl:Uctrl|rdy_to_ld } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_fifo " "Info: Destination node reset_fifo" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_fifo } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_nco_hann " "Info: Destination node reset_nco_hann" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_nco_hann } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2\|out_samp " "Info: Destination node sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2\|out_samp" {  } { { "fir_compiler-library/mr_acc_ctrl_cen_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_acc_ctrl_cen_wr.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_acc_ctrl_cen_wr:u2|out_samp } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2\|out_samp " "Info: Destination node sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2\|out_samp" {  } { { "fir_compiler-library/mr_acc_ctrl_cen_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_acc_ctrl_cen_wr.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_acc_ctrl_cen_wr:u2|out_samp } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_fifo  " "Info: Automatically promoted node reset_fifo " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_fifo~3 " "Info: Destination node reset_fifo~3" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_fifo~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_fifo } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sincos:sc\|res_get  " "Info: Automatically promoted node sincos:sc\|res_get " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[6\] " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[6\]" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[7\] " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[7\]" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~48 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~48" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~48 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~49 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~49" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~49 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~50 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~50" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~50 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~51 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~51" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~51 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~52 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~52" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~52 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~53 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~53" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~53 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~54 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~54" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~54 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~55 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~55" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~55 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|res_get } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_nco_hann  " "Info: Automatically promoted node reset_nco_hann " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|data_ready " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|data_ready" {  } { { "nco-library/asj_nco_isdr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_isdr.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[6\] " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[6\]" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[7\] " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[7\]" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_nco_hann~3 " "Info: Destination node reset_nco_hann~3" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_nco_hann~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~48 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~48" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~48 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~49 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~49" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~49 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~50 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~50" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~50 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~51 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~51" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~51 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~52 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~52" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~52 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~53 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~53" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~53 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_nco_hann } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_9d9:wraclr\|dffe11a\[0\]  " "Info: Automatically promoted node fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_9d9:wraclr\|dffe11a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|valid_wrreq~1 " "Info: Destination node fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|valid_wrreq~1" {  } { { "db/dcfifo_i0i1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 106 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|valid_wrreq~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/dffpipe_9d9.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dffpipe_9d9.tdf" 33 9 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Info: Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 " "Warning: Following 51 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flagb 3.3-V LVCMOS 159 " "Info: Pin flagb uses I/O standard 3.3-V LVCMOS at 159" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { flagb } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "flagb" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagb } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[0\] 3.3-V LVCMOS 39 " "Info: Pin adc_data\[0\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[1\] 3.3-V LVCMOS 38 " "Info: Pin adc_data\[1\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[2\] 3.3-V LVCMOS 37 " "Info: Pin adc_data\[2\] uses I/O standard 3.3-V LVCMOS at 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[3\] 3.3-V LVCMOS 22 " "Info: Pin adc_data\[3\] uses I/O standard 3.3-V LVCMOS at 22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[4\] 3.3-V LVCMOS 21 " "Info: Pin adc_data\[4\] uses I/O standard 3.3-V LVCMOS at 21" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[5\] 3.3-V LVCMOS 18 " "Info: Pin adc_data\[5\] uses I/O standard 3.3-V LVCMOS at 18" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[6\] 3.3-V LVCMOS 14 " "Info: Pin adc_data\[6\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[7\] 3.3-V LVCMOS 13 " "Info: Pin adc_data\[7\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[8\] 3.3-V LVCMOS 12 " "Info: Pin adc_data\[8\] uses I/O standard 3.3-V LVCMOS at 12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[9\] 3.3-V LVCMOS 9 " "Info: Pin adc_data\[9\] uses I/O standard 3.3-V LVCMOS at 9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[10\] 3.3-V LVCMOS 6 " "Info: Pin adc_data\[10\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[11\] 3.3-V LVCMOS 5 " "Info: Pin adc_data\[11\] uses I/O standard 3.3-V LVCMOS at 5" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "k13 3.3-V LVCMOS 34 " "Info: Pin k13 uses I/O standard 3.3-V LVCMOS at 34" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k13 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k13" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k13 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[0\] 3.3-V LVCMOS 188 " "Info: Pin ramd0\[0\] uses I/O standard 3.3-V LVCMOS at 188" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[1\] 3.3-V LVCMOS 186 " "Info: Pin ramd0\[1\] uses I/O standard 3.3-V LVCMOS at 186" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[2\] 3.3-V LVCMOS 185 " "Info: Pin ramd0\[2\] uses I/O standard 3.3-V LVCMOS at 185" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[3\] 3.3-V LVCMOS 176 " "Info: Pin ramd0\[3\] uses I/O standard 3.3-V LVCMOS at 176" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[4\] 3.3-V LVCMOS 173 " "Info: Pin ramd0\[4\] uses I/O standard 3.3-V LVCMOS at 173" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[5\] 3.3-V LVCMOS 177 " "Info: Pin ramd0\[5\] uses I/O standard 3.3-V LVCMOS at 177" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[6\] 3.3-V LVCMOS 187 " "Info: Pin ramd0\[6\] uses I/O standard 3.3-V LVCMOS at 187" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[7\] 3.3-V LVCMOS 189 " "Info: Pin ramd0\[7\] uses I/O standard 3.3-V LVCMOS at 189" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[8\] 3.3-V LVCMOS 230 " "Info: Pin ramd0\[8\] uses I/O standard 3.3-V LVCMOS at 230" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[9\] 3.3-V LVCMOS 224 " "Info: Pin ramd0\[9\] uses I/O standard 3.3-V LVCMOS at 224" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[10\] 3.3-V LVCMOS 219 " "Info: Pin ramd0\[10\] uses I/O standard 3.3-V LVCMOS at 219" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[11\] 3.3-V LVCMOS 217 " "Info: Pin ramd0\[11\] uses I/O standard 3.3-V LVCMOS at 217" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[12\] 3.3-V LVCMOS 218 " "Info: Pin ramd0\[12\] uses I/O standard 3.3-V LVCMOS at 218" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[13\] 3.3-V LVCMOS 221 " "Info: Pin ramd0\[13\] uses I/O standard 3.3-V LVCMOS at 221" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[14\] 3.3-V LVCMOS 223 " "Info: Pin ramd0\[14\] uses I/O standard 3.3-V LVCMOS at 223" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[15\] 3.3-V LVCMOS 226 " "Info: Pin ramd0\[15\] uses I/O standard 3.3-V LVCMOS at 226" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[0\] 3.3-V LVCMOS 110 " "Info: Pin ramd1\[0\] uses I/O standard 3.3-V LVCMOS at 110" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[1\] 3.3-V LVCMOS 112 " "Info: Pin ramd1\[1\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[2\] 3.3-V LVCMOS 117 " "Info: Pin ramd1\[2\] uses I/O standard 3.3-V LVCMOS at 117" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[3\] 3.3-V LVCMOS 119 " "Info: Pin ramd1\[3\] uses I/O standard 3.3-V LVCMOS at 119" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[4\] 3.3-V LVCMOS 118 " "Info: Pin ramd1\[4\] uses I/O standard 3.3-V LVCMOS at 118" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[5\] 3.3-V LVCMOS 114 " "Info: Pin ramd1\[5\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[6\] 3.3-V LVCMOS 113 " "Info: Pin ramd1\[6\] uses I/O standard 3.3-V LVCMOS at 113" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[7\] 3.3-V LVCMOS 111 " "Info: Pin ramd1\[7\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[8\] 3.3-V LVCMOS 78 " "Info: Pin ramd1\[8\] uses I/O standard 3.3-V LVCMOS at 78" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[9\] 3.3-V LVCMOS 81 " "Info: Pin ramd1\[9\] uses I/O standard 3.3-V LVCMOS at 81" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[10\] 3.3-V LVCMOS 83 " "Info: Pin ramd1\[10\] uses I/O standard 3.3-V LVCMOS at 83" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[11\] 3.3-V LVCMOS 87 " "Info: Pin ramd1\[11\] uses I/O standard 3.3-V LVCMOS at 87" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[12\] 3.3-V LVCMOS 84 " "Info: Pin ramd1\[12\] uses I/O standard 3.3-V LVCMOS at 84" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[13\] 3.3-V LVCMOS 82 " "Info: Pin ramd1\[13\] uses I/O standard 3.3-V LVCMOS at 82" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[14\] 3.3-V LVCMOS 80 " "Info: Pin ramd1\[14\] uses I/O standard 3.3-V LVCMOS at 80" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[15\] 3.3-V LVCMOS 76 " "Info: Pin ramd1\[15\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ifclk 3.3-V LVCMOS 152 " "Info: Pin ifclk uses I/O standard 3.3-V LVCMOS at 152" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ifclk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ifclk" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flaga 3.3-V LVCMOS 160 " "Info: Pin flaga uses I/O standard 3.3-V LVCMOS at 160" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { flaga } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "flaga" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flaga } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pe6 3.3-V LVCMOS 143 " "Info: Pin pe6 uses I/O standard 3.3-V LVCMOS at 143" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pe6 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe6" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pe7 3.3-V LVCMOS 142 " "Info: Pin pe7 uses I/O standard 3.3-V LVCMOS at 142" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pe7 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe7" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pe5 3.3-V LVCMOS 144 " "Info: Pin pe5 uses I/O standard 3.3-V LVCMOS at 144" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pe5 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe5" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Warning: Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[0\] a permanently enabled " "Info: Pin ramd0\[0\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[1\] a permanently enabled " "Info: Pin ramd0\[1\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[2\] a permanently enabled " "Info: Pin ramd0\[2\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[3\] a permanently enabled " "Info: Pin ramd0\[3\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[4\] a permanently enabled " "Info: Pin ramd0\[4\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[5\] a permanently enabled " "Info: Pin ramd0\[5\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[6\] a permanently enabled " "Info: Pin ramd0\[6\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[7\] a permanently enabled " "Info: Pin ramd0\[7\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[8\] a permanently enabled " "Info: Pin ramd0\[8\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[9\] a permanently enabled " "Info: Pin ramd0\[9\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[10\] a permanently enabled " "Info: Pin ramd0\[10\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[11\] a permanently enabled " "Info: Pin ramd0\[11\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[12\] a permanently enabled " "Info: Pin ramd0\[12\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[13\] a permanently enabled " "Info: Pin ramd0\[13\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[14\] a permanently enabled " "Info: Pin ramd0\[14\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[15\] a permanently enabled " "Info: Pin ramd0\[15\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[0\] a permanently enabled " "Info: Pin ramd1\[0\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[1\] a permanently enabled " "Info: Pin ramd1\[1\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[2\] a permanently enabled " "Info: Pin ramd1\[2\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[3\] a permanently enabled " "Info: Pin ramd1\[3\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[4\] a permanently enabled " "Info: Pin ramd1\[4\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[5\] a permanently enabled " "Info: Pin ramd1\[5\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[6\] a permanently enabled " "Info: Pin ramd1\[6\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[7\] a permanently enabled " "Info: Pin ramd1\[7\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[8\] a permanently enabled " "Info: Pin ramd1\[8\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[9\] a permanently enabled " "Info: Pin ramd1\[9\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[10\] a permanently enabled " "Info: Pin ramd1\[10\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[11\] a permanently enabled " "Info: Pin ramd1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[12\] a permanently enabled " "Info: Pin ramd1\[12\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[13\] a permanently enabled " "Info: Pin ramd1\[13\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[14\] a permanently enabled " "Info: Pin ramd1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[15\] a permanently enabled " "Info: Pin ramd1\[15\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "85 " "Warning: Following 85 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "slrd GND " "Info: Pin slrd has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { slrd } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "slrd" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 8 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { slrd } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ds GND " "Info: Pin ds has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ds } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ds" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ds } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "lclk GND " "Info: Pin lclk has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { lclk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lclk" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clk595 GND " "Info: Pin clk595 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk595 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk595" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk595 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[0\] GND " "Info: Pin rama0\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[1\] GND " "Info: Pin rama0\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[2\] GND " "Info: Pin rama0\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[3\] GND " "Info: Pin rama0\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[4\] GND " "Info: Pin rama0\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[5\] GND " "Info: Pin rama0\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[6\] GND " "Info: Pin rama0\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[7\] GND " "Info: Pin rama0\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[8\] GND " "Info: Pin rama0\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[9\] GND " "Info: Pin rama0\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[10\] GND " "Info: Pin rama0\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[11\] GND " "Info: Pin rama0\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[12\] GND " "Info: Pin rama0\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[13\] GND " "Info: Pin rama0\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[14\] GND " "Info: Pin rama0\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[15\] GND " "Info: Pin rama0\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[16\] GND " "Info: Pin rama0\[16\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[16\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[17\] GND " "Info: Pin rama0\[17\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[17\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[18\] GND " "Info: Pin rama0\[18\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[18\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[0\] GND " "Info: Pin rama1\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[1\] GND " "Info: Pin rama1\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[2\] GND " "Info: Pin rama1\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[3\] GND " "Info: Pin rama1\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[4\] GND " "Info: Pin rama1\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[5\] GND " "Info: Pin rama1\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[6\] GND " "Info: Pin rama1\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[7\] GND " "Info: Pin rama1\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[8\] GND " "Info: Pin rama1\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[9\] GND " "Info: Pin rama1\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[10\] GND " "Info: Pin rama1\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[11\] GND " "Info: Pin rama1\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[12\] GND " "Info: Pin rama1\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[13\] GND " "Info: Pin rama1\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[14\] GND " "Info: Pin rama1\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[15\] GND " "Info: Pin rama1\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[16\] GND " "Info: Pin rama1\[16\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[16\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[17\] GND " "Info: Pin rama1\[17\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[17\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[18\] GND " "Info: Pin rama1\[18\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[18\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramoe0 VCC " "Info: Pin ramoe0 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramoe0 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramoe0" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramoe0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramoe1 VCC " "Info: Pin ramoe1 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramoe1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramoe1" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramoe1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramwe0 VCC " "Info: Pin ramwe0 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramwe0 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramwe0" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramwe0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramwe1 VCC " "Info: Pin ramwe1 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramwe1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramwe1" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramwe1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "chan GND " "Info: Pin chan has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { chan } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "chan" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { chan } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k14 GND " "Info: Pin k14 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k14 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k14" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k14 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k15 GND " "Info: Pin k15 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k15 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k15" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k15 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k16 GND " "Info: Pin k16 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k16 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k16" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k16 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k17 GND " "Info: Pin k17 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k17 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k17" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k17 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k21 GND " "Info: Pin k21 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k21 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k21" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k21 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k23 GND " "Info: Pin k23 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k23 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k23" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k23 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[0\] GND " "Info: Pin ramd0\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[1\] GND " "Info: Pin ramd0\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[2\] GND " "Info: Pin ramd0\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[3\] GND " "Info: Pin ramd0\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[4\] GND " "Info: Pin ramd0\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[5\] GND " "Info: Pin ramd0\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[6\] GND " "Info: Pin ramd0\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[7\] GND " "Info: Pin ramd0\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[8\] GND " "Info: Pin ramd0\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[9\] GND " "Info: Pin ramd0\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[10\] GND " "Info: Pin ramd0\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[11\] GND " "Info: Pin ramd0\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[12\] GND " "Info: Pin ramd0\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[13\] GND " "Info: Pin ramd0\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[14\] GND " "Info: Pin ramd0\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[15\] GND " "Info: Pin ramd0\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[0\] GND " "Info: Pin ramd1\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[1\] GND " "Info: Pin ramd1\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[2\] GND " "Info: Pin ramd1\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[3\] GND " "Info: Pin ramd1\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[4\] GND " "Info: Pin ramd1\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[5\] GND " "Info: Pin ramd1\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[6\] GND " "Info: Pin ramd1\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[7\] GND " "Info: Pin ramd1\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[8\] GND " "Info: Pin ramd1\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[9\] GND " "Info: Pin ramd1\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[10\] GND " "Info: Pin ramd1\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[11\] GND " "Info: Pin ramd1\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[12\] GND " "Info: Pin ramd1\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[13\] GND " "Info: Pin ramd1\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[14\] GND " "Info: Pin ramd1\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[15\] GND " "Info: Pin ramd1\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQFIT_QID_AND_CHECK_IO_COMPILE" "" "Info: Results from the I/O assignment analysis compilation cannot be preserved because the I/O assignment analysis is being run with Incremental Compilation enabled" {  } {  } 0 0 "Results from the I/O assignment analysis compilation cannot be preserved because the I/O assignment analysis is being run with Incremental Compilation enabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 7 s Quartus II " "Info: Quartus II I/O Assignment Analysis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 16:33:10 2010 " "Info: Processing ended: Wed Jul 14 16:33:10 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 16:33:11 2010 " "Info: Processing started: Wed Jul 14 16:33:11 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fast_fft EP3C25Q240C8 " "Info: Selected device EP3C25Q240C8 for design \"fast_fft\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_4j72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_vi72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_3j72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_ui72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_2j72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a0 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a1 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a2 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a3 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a4 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a5 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a6 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a7 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a8 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a9 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a10 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a11 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a12 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a13 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a14 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a15 " "Info: Atom \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_3tdp_rom_fft_90:twrom\|asj_fft_twid_rom_tdp_fft_90:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_ti72:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15 " "Info: Atom \"nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15 " "Info: Atom \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15 " "Info: Atom \"nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Info: Device EP3C16Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Warning: Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "sclk sclk(n) " "Warning: Pin \"sclk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"sclk(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sclk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } { 0 "sclk(n)" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { sclk(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ifclk~input (placed in PIN 152 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node ifclk~input (placed in PIN 152 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sclk~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node sclk~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pe6~input (placed in PIN 143 (DIFFIO_R10p, DQS1R/CQ1R#,DPCLK6)) " "Info: Automatically promoted node pe6~input (placed in PIN 143 (DIFFIO_R10p, DQS1R/CQ1R#,DPCLK6))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_fft  " "Info: Automatically promoted node reset_fft " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|disable_wr " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|disable_wr" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_in_write_sgl_fft_90:writer|disable_wr } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|rdy_for_next_block " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|rdy_for_next_block" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 508 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_in_write_sgl_fft_90:writer|rdy_for_next_block } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|master_sink_ena " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|master_sink_ena" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 1885 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|master_sink_ena } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|burst_count_en " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|burst_count_en" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 97 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_in_write_sgl_fft_90:writer|burst_count_en } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|master_source_sop " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|master_source_sop" {  } { { "fft-library/asj_fft_si_de_so_b_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_si_de_so_b_fft_90.vhd" 95 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|master_source_sop } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|data_val_i " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpp_serial_r2_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2\|data_val_i" {  } { { "fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpp_serial_r2_fft_90.vhd" 103 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_lpp_serial_r2_fft_90:\gen_de_lpp_ad:gen_radix_2_last_pass:lpp_r2|data_val_i } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpprdadr2gen_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr\|en_i " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_lpprdadr2gen_fft_90:\\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr\|en_i" {  } { { "fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_lpprdadr2gen_fft_90.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_lpprdadr2gen_fft_90:\gen_de_lpp_ad:gen_radix_2_last_pass:gen_lpp_addr|en_i } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|data_rdy_int " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_in_write_sgl_fft_90:writer\|data_rdy_int" {  } { { "fft-library/asj_fft_in_write_sgl_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_in_write_sgl_fft_90.vhd" 476 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_in_write_sgl_fft_90:writer|data_rdy_int } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_wrengen_fft_90:sel_we\|lpp_c_i " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_wrengen_fft_90:sel_we\|lpp_c_i" {  } { { "fft-library/asj_fft_wrengen_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_wrengen_fft_90.vhd" 298 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_wrengen_fft_90:sel_we|lpp_c_i } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_bit_rst_fft_90:delay_swd\|tdl_arr\[0\] " "Info: Destination node fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_tdl_bit_rst_fft_90:delay_swd\|tdl_arr\[0\]" {  } { { "fft-library/asj_fft_tdl_bit_rst_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_tdl_bit_rst_fft_90.vhd" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_tdl_bit_rst_fft_90:delay_swd|tdl_arr[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_fft } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_all  " "Info: Automatically promoted node reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_read_state " "Info: Destination node fft_read_state" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 180 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft_read_state } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cypres:cyp_inst\|sink_ready " "Info: Destination node cypres:cyp_inst\|sink_ready" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 388 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cypres:cyp_inst|sink_ready } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_sink_sop " "Info: Destination node fft_sink_sop" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft_sink_sop } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_sink_eop " "Info: Destination node fft_sink_eop" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft_sink_eop } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl\|rdy_to_ld " "Info: Destination node sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl\|rdy_to_ld" {  } { { "fir_compiler-library/par_ctrl.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/par_ctrl.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|par_ctrl:Uctrl|rdy_to_ld } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl\|rdy_to_ld " "Info: Destination node sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|par_ctrl:Uctrl\|rdy_to_ld" {  } { { "fir_compiler-library/par_ctrl.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/par_ctrl.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|par_ctrl:Uctrl|rdy_to_ld } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_fifo " "Info: Destination node reset_fifo" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_fifo } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_nco_hann " "Info: Destination node reset_nco_hann" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_nco_hann } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2\|out_samp " "Info: Destination node sincos:sc\|fir16:fir_cos\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2\|out_samp" {  } { { "fir_compiler-library/mr_acc_ctrl_cen_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_acc_ctrl_cen_wr.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|fir16:fir_cos|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_acc_ctrl_cen_wr:u2|out_samp } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2\|out_samp " "Info: Destination node sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|mr_acc_ctrl_cen_wr:u2\|out_samp" {  } { { "fir_compiler-library/mr_acc_ctrl_cen_wr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/mr_acc_ctrl_cen_wr.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|mr_acc_ctrl_cen_wr:u2|out_samp } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_fifo  " "Info: Automatically promoted node reset_fifo " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_fifo~3 " "Info: Destination node reset_fifo~3" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_fifo~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 45 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_fifo } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sincos:sc\|res_get  " "Info: Automatically promoted node sincos:sc\|res_get " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[6\] " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[6\]" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[7\] " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[7\]" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~48 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~48" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~48 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~49 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~49" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~49 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~50 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~50" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~50 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~51 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~51" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~51 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~52 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~52" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~52 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~53 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~53" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~53 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~54 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~54" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~54 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~55 " "Info: Destination node sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~55" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~55 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|res_get } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_nco_hann  " "Info: Automatically promoted node reset_nco_hann " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|data_ready " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_isdr:ux710isdr\|data_ready" {  } { { "nco-library/asj_nco_isdr.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_isdr.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|data_ready } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[6\] " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[6\]" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[7\] " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[7\]" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_nco_hann~3 " "Info: Destination node reset_nco_hann~3" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_nco_hann~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~48 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~48" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~48 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~49 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~49" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~49 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~50 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~50" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~50 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~51 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~51" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~51 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~52 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~52" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~52 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~53 " "Info: Destination node nco:hann_c\|nco_st:nco_st_inst\|asj_nco_mob_w:blk1\|data_tmp~53" {  } { { "nco-library/asj_nco_mob_w.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_nco_mob_w.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nco:hann_c|nco_st:nco_st_inst|asj_nco_mob_w:blk1|data_tmp~53 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_nco_hann } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_9d9:wraclr\|dffe11a\[0\]  " "Info: Automatically promoted node fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_9d9:wraclr\|dffe11a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|valid_wrreq~1 " "Info: Destination node fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|valid_wrreq~1" {  } { { "db/dcfifo_i0i1.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dcfifo_i0i1.tdf" 106 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|valid_wrreq~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/dffpipe_9d9.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/dffpipe_9d9.tdf" 33 9 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo32:fifo32_inst|dcfifo:dcfifo_component|dcfifo_i0i1:auto_generated|dffpipe_9d9:wraclr|dffe11a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "56 Embedded multiplier block " "Extra Info: Packed 56 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier output " "Extra Info: Packed 32 registers into blocks of type Embedded multiplier output" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "12 " "Extra Info: Created 12 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|fast_fft\|reset_fft~clkctrl " "Info: Asynchronous signal \|fast_fft\|reset_fft~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|fast_fft\|reset_nco_hann~clkctrl " "Info: Asynchronous signal \|fast_fft\|reset_nco_hann~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|fast_fft\|reset_all~clkctrl " "Info: Asynchronous signal \|fast_fft\|reset_all~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|fast_fft\|sincos:sc\|res_get~clkctrl " "Info: Asynchronous signal \|fast_fft\|sincos:sc\|res_get~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|fast_fft\|reset_fifo~clkctrl " "Info: Asynchronous signal \|fast_fft\|reset_fifo~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|fast_fft\|fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_9d9:wraclr\|dffe11a\[0\]~clkctrl " "Info: Asynchronous signal \|fast_fft\|fifo32:fifo32_inst\|dcfifo:dcfifo_component\|dcfifo_i0i1:auto_generated\|dffpipe_9d9:wraclr\|dffe11a\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "6 0 " "Info: Found 6 asynchronous signals of which 0 will be pipelined" {  } {  } 0 0 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 0 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 14 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 14 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:03:13 " "Info: Physical synthesis optimizations for speed complete: elapsed cpu time is 00:03:13" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed cpu time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:03:45 " "Info: Fitter preparation operations ending: elapsed time is 00:03:45" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:47 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:47" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:32 " "Info: Fitter placement operations ending: elapsed time is 00:00:32" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 0 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic replication " "Info: Starting physical synthesis algorithm logic replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic replication 0 " "Info: Physical synthesis algorithm logic replication complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:44 " "Info: Physical synthesis optimizations for speed complete: elapsed cpu time is 00:00:44" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed cpu time is %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register reset_all register sincos:sc\|res_get 2.015 ns " "Info: Slack time is 2.015 ns between source register \"reset_all\" and destination register \"sincos:sc\|res_get\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.926 ns + Largest register register " "Info: + Largest register to register requirement is 3.926 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 2.945 ns   Shortest register " "Info:   Shortest clock path from clock \"sclk\" to destination register is 2.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.824 ns) 0.824 ns sclk~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.824 ns) = 0.824 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.014 ns sclk~inputclkctrl 3 COMB Unassigned 7304 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.014 ns; Loc. = Unassigned; Fanout = 7304; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.680 ns) 2.945 ns sincos:sc\|res_get 4 REG Unassigned 37 " "Info: 4: + IC(1.251 ns) + CELL(0.680 ns) = 2.945 ns; Loc. = Unassigned; Fanout = 37; REG Node = 'sincos:sc\|res_get'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { sclk~inputclkctrl sincos:sc|res_get } "NODE_NAME" } } { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 51.07 % ) " "Info: Total cell delay = 1.504 ns ( 51.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 48.93 % ) " "Info: Total interconnect delay = 1.441 ns ( 48.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 2.945 ns   Longest register " "Info:   Longest clock path from clock \"sclk\" to destination register is 2.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.824 ns) 0.824 ns sclk~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.824 ns) = 0.824 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.014 ns sclk~inputclkctrl 3 COMB Unassigned 7304 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.014 ns; Loc. = Unassigned; Fanout = 7304; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.680 ns) 2.945 ns sincos:sc\|res_get 4 REG Unassigned 37 " "Info: 4: + IC(1.251 ns) + CELL(0.680 ns) = 2.945 ns; Loc. = Unassigned; Fanout = 37; REG Node = 'sincos:sc\|res_get'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { sclk~inputclkctrl sincos:sc|res_get } "NODE_NAME" } } { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 51.07 % ) " "Info: Total cell delay = 1.504 ns ( 51.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 48.93 % ) " "Info: Total interconnect delay = 1.441 ns ( 48.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 2.945 ns   Shortest register " "Info:   Shortest clock path from clock \"sclk\" to source register is 2.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.824 ns) 0.824 ns sclk~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.824 ns) = 0.824 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.014 ns sclk~inputclkctrl 3 COMB Unassigned 7304 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.014 ns; Loc. = Unassigned; Fanout = 7304; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.680 ns) 2.945 ns reset_all 4 REG Unassigned 1753 " "Info: 4: + IC(1.251 ns) + CELL(0.680 ns) = 2.945 ns; Loc. = Unassigned; Fanout = 1753; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { sclk~inputclkctrl reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 51.07 % ) " "Info: Total cell delay = 1.504 ns ( 51.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 48.93 % ) " "Info: Total interconnect delay = 1.441 ns ( 48.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 2.945 ns   Longest register " "Info:   Longest clock path from clock \"sclk\" to source register is 2.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.824 ns) 0.824 ns sclk~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.824 ns) = 0.824 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.014 ns sclk~inputclkctrl 3 COMB Unassigned 7304 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.014 ns; Loc. = Unassigned; Fanout = 7304; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.680 ns) 2.945 ns reset_all 4 REG Unassigned 1753 " "Info: 4: + IC(1.251 ns) + CELL(0.680 ns) = 2.945 ns; Loc. = Unassigned; Fanout = 1753; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { sclk~inputclkctrl reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 51.07 % ) " "Info: Total cell delay = 1.504 ns ( 51.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 48.93 % ) " "Info: Total interconnect delay = 1.441 ns ( 48.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns   " "Info:   Micro clock to output delay of source is 0.261 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns   " "Info:   Micro setup delay of destination is -0.021 ns" {  } { { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.911 ns - Longest register register " "Info: - Longest register to register delay is 1.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_all 1 REG Unassigned 1753 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1753; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.115 ns) 1.911 ns sincos:sc\|res_get 2 REG Unassigned 37 " "Info: 2: + IC(1.796 ns) + CELL(0.115 ns) = 1.911 ns; Loc. = Unassigned; Fanout = 37; REG Node = 'sincos:sc\|res_get'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { reset_all sincos:sc|res_get } "NODE_NAME" } } { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 6.02 % ) " "Info: Total cell delay = 0.115 ns ( 6.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.796 ns ( 93.98 % ) " "Info: Total interconnect delay = 1.796 ns ( 93.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { reset_all sincos:sc|res_get } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { reset_all sincos:sc|res_get } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.911 ns register register " "Info: Estimated most critical path is register to register delay of 1.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_all 1 REG LAB_X43_Y29_N0 1753 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X43_Y29_N0; Fanout = 1753; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.115 ns) 1.911 ns sincos:sc\|res_get 2 REG LAB_X34_Y28_N0 37 " "Info: 2: + IC(1.796 ns) + CELL(0.115 ns) = 1.911 ns; Loc. = LAB_X34_Y28_N0; Fanout = 37; REG Node = 'sincos:sc\|res_get'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { reset_all sincos:sc|res_get } "NODE_NAME" } } { "sincos.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/sincos.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 6.02 % ) " "Info: Total cell delay = 0.115 ns ( 6.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.796 ns ( 93.98 % ) " "Info: Total interconnect delay = 1.796 ns ( 93.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { reset_all sincos:sc|res_get } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Info: Average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X21_Y11 X31_Y22 " "Info: Peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Info: Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "3 " "Info: Fitter merged 3 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M9K_X22_Y3_N0 " "Info: Physical RAM block M9K_X22_Y3_N0 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a0 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a1 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a2 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a3 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a4 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a5 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a6 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a7 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a8 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a9 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a10 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a11 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a12 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a13 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a14 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a15 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a0 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a1 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a2 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a3 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a4 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a5 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a6 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a7 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a8 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a9 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a10 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a11 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a12 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a13 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a14 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a15 " "Info: RAM slice: nco:hann_c\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M9K_X33_Y28_N0 " "Info: Physical RAM block M9K_X33_Y28_N0 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a0 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a1 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a2 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a3 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a4 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a5 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a6 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a7 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a8 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a9 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a10 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a11 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a12 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a13 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a14 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a15 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a0 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a1 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a2 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a3 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a4 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a5 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a6 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a7 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a8 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a9 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a10 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a11 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a12 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a13 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a14 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a15 " "Info: RAM slice: sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M9K_X22_Y28_N0 " "Info: Physical RAM block M9K_X22_Y28_N0 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a0 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a1 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a2 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a3 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a4 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a5 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a6 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a7 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a8 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a9 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a10 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a11 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a12 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a13 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a14 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a15 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_gv81:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a0 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a1 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a2 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a3 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a4 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a5 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a6 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a7 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a8 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a9 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a10 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a10" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a11 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a11" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a12 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a12" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a13 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a13" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a14 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a14" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a15 " "Info: RAM slice: nco:test\|nco_st:nco_st_inst\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_bv81:auto_generated\|ram_block1a15" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 " "Warning: Following 51 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flagb 3.3-V LVCMOS 159 " "Info: Pin flagb uses I/O standard 3.3-V LVCMOS at 159" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { flagb } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "flagb" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagb } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[0\] 3.3-V LVCMOS 39 " "Info: Pin adc_data\[0\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[1\] 3.3-V LVCMOS 38 " "Info: Pin adc_data\[1\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[2\] 3.3-V LVCMOS 37 " "Info: Pin adc_data\[2\] uses I/O standard 3.3-V LVCMOS at 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[3\] 3.3-V LVCMOS 22 " "Info: Pin adc_data\[3\] uses I/O standard 3.3-V LVCMOS at 22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[4\] 3.3-V LVCMOS 21 " "Info: Pin adc_data\[4\] uses I/O standard 3.3-V LVCMOS at 21" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[5\] 3.3-V LVCMOS 18 " "Info: Pin adc_data\[5\] uses I/O standard 3.3-V LVCMOS at 18" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[6\] 3.3-V LVCMOS 14 " "Info: Pin adc_data\[6\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[7\] 3.3-V LVCMOS 13 " "Info: Pin adc_data\[7\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[8\] 3.3-V LVCMOS 12 " "Info: Pin adc_data\[8\] uses I/O standard 3.3-V LVCMOS at 12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[9\] 3.3-V LVCMOS 9 " "Info: Pin adc_data\[9\] uses I/O standard 3.3-V LVCMOS at 9" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[10\] 3.3-V LVCMOS 6 " "Info: Pin adc_data\[10\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[11\] 3.3-V LVCMOS 5 " "Info: Pin adc_data\[11\] uses I/O standard 3.3-V LVCMOS at 5" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { adc_data[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc_data\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_data[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "k13 3.3-V LVCMOS 34 " "Info: Pin k13 uses I/O standard 3.3-V LVCMOS at 34" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k13 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k13" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k13 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[0\] 3.3-V LVCMOS 188 " "Info: Pin ramd0\[0\] uses I/O standard 3.3-V LVCMOS at 188" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[1\] 3.3-V LVCMOS 186 " "Info: Pin ramd0\[1\] uses I/O standard 3.3-V LVCMOS at 186" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[2\] 3.3-V LVCMOS 185 " "Info: Pin ramd0\[2\] uses I/O standard 3.3-V LVCMOS at 185" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[3\] 3.3-V LVCMOS 176 " "Info: Pin ramd0\[3\] uses I/O standard 3.3-V LVCMOS at 176" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[4\] 3.3-V LVCMOS 173 " "Info: Pin ramd0\[4\] uses I/O standard 3.3-V LVCMOS at 173" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[5\] 3.3-V LVCMOS 177 " "Info: Pin ramd0\[5\] uses I/O standard 3.3-V LVCMOS at 177" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[6\] 3.3-V LVCMOS 187 " "Info: Pin ramd0\[6\] uses I/O standard 3.3-V LVCMOS at 187" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[7\] 3.3-V LVCMOS 189 " "Info: Pin ramd0\[7\] uses I/O standard 3.3-V LVCMOS at 189" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[8\] 3.3-V LVCMOS 230 " "Info: Pin ramd0\[8\] uses I/O standard 3.3-V LVCMOS at 230" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[9\] 3.3-V LVCMOS 224 " "Info: Pin ramd0\[9\] uses I/O standard 3.3-V LVCMOS at 224" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[10\] 3.3-V LVCMOS 219 " "Info: Pin ramd0\[10\] uses I/O standard 3.3-V LVCMOS at 219" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[11\] 3.3-V LVCMOS 217 " "Info: Pin ramd0\[11\] uses I/O standard 3.3-V LVCMOS at 217" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[12\] 3.3-V LVCMOS 218 " "Info: Pin ramd0\[12\] uses I/O standard 3.3-V LVCMOS at 218" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[13\] 3.3-V LVCMOS 221 " "Info: Pin ramd0\[13\] uses I/O standard 3.3-V LVCMOS at 221" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[14\] 3.3-V LVCMOS 223 " "Info: Pin ramd0\[14\] uses I/O standard 3.3-V LVCMOS at 223" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd0\[15\] 3.3-V LVCMOS 226 " "Info: Pin ramd0\[15\] uses I/O standard 3.3-V LVCMOS at 226" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[0\] 3.3-V LVCMOS 110 " "Info: Pin ramd1\[0\] uses I/O standard 3.3-V LVCMOS at 110" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[1\] 3.3-V LVCMOS 112 " "Info: Pin ramd1\[1\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[2\] 3.3-V LVCMOS 117 " "Info: Pin ramd1\[2\] uses I/O standard 3.3-V LVCMOS at 117" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[3\] 3.3-V LVCMOS 119 " "Info: Pin ramd1\[3\] uses I/O standard 3.3-V LVCMOS at 119" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[4\] 3.3-V LVCMOS 118 " "Info: Pin ramd1\[4\] uses I/O standard 3.3-V LVCMOS at 118" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[5\] 3.3-V LVCMOS 114 " "Info: Pin ramd1\[5\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[6\] 3.3-V LVCMOS 113 " "Info: Pin ramd1\[6\] uses I/O standard 3.3-V LVCMOS at 113" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[7\] 3.3-V LVCMOS 111 " "Info: Pin ramd1\[7\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[8\] 3.3-V LVCMOS 78 " "Info: Pin ramd1\[8\] uses I/O standard 3.3-V LVCMOS at 78" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[9\] 3.3-V LVCMOS 81 " "Info: Pin ramd1\[9\] uses I/O standard 3.3-V LVCMOS at 81" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[10\] 3.3-V LVCMOS 83 " "Info: Pin ramd1\[10\] uses I/O standard 3.3-V LVCMOS at 83" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[11\] 3.3-V LVCMOS 87 " "Info: Pin ramd1\[11\] uses I/O standard 3.3-V LVCMOS at 87" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[12\] 3.3-V LVCMOS 84 " "Info: Pin ramd1\[12\] uses I/O standard 3.3-V LVCMOS at 84" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[13\] 3.3-V LVCMOS 82 " "Info: Pin ramd1\[13\] uses I/O standard 3.3-V LVCMOS at 82" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[14\] 3.3-V LVCMOS 80 " "Info: Pin ramd1\[14\] uses I/O standard 3.3-V LVCMOS at 80" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ramd1\[15\] 3.3-V LVCMOS 76 " "Info: Pin ramd1\[15\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ifclk 3.3-V LVCMOS 152 " "Info: Pin ifclk uses I/O standard 3.3-V LVCMOS at 152" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ifclk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ifclk" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flaga 3.3-V LVCMOS 160 " "Info: Pin flaga uses I/O standard 3.3-V LVCMOS at 160" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { flaga } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "flaga" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flaga } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pe6 3.3-V LVCMOS 143 " "Info: Pin pe6 uses I/O standard 3.3-V LVCMOS at 143" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pe6 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe6" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pe7 3.3-V LVCMOS 142 " "Info: Pin pe7 uses I/O standard 3.3-V LVCMOS at 142" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pe7 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe7" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pe5 3.3-V LVCMOS 144 " "Info: Pin pe5 uses I/O standard 3.3-V LVCMOS at 144" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pe5 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe5" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Warning: Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[0\] a permanently enabled " "Info: Pin ramd0\[0\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[1\] a permanently enabled " "Info: Pin ramd0\[1\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[2\] a permanently enabled " "Info: Pin ramd0\[2\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[3\] a permanently enabled " "Info: Pin ramd0\[3\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[4\] a permanently enabled " "Info: Pin ramd0\[4\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[5\] a permanently enabled " "Info: Pin ramd0\[5\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[6\] a permanently enabled " "Info: Pin ramd0\[6\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[7\] a permanently enabled " "Info: Pin ramd0\[7\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[8\] a permanently enabled " "Info: Pin ramd0\[8\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[9\] a permanently enabled " "Info: Pin ramd0\[9\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[10\] a permanently enabled " "Info: Pin ramd0\[10\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[11\] a permanently enabled " "Info: Pin ramd0\[11\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[12\] a permanently enabled " "Info: Pin ramd0\[12\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[13\] a permanently enabled " "Info: Pin ramd0\[13\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[14\] a permanently enabled " "Info: Pin ramd0\[14\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd0\[15\] a permanently enabled " "Info: Pin ramd0\[15\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[0\] a permanently enabled " "Info: Pin ramd1\[0\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[1\] a permanently enabled " "Info: Pin ramd1\[1\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[2\] a permanently enabled " "Info: Pin ramd1\[2\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[3\] a permanently enabled " "Info: Pin ramd1\[3\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[4\] a permanently enabled " "Info: Pin ramd1\[4\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[5\] a permanently enabled " "Info: Pin ramd1\[5\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[6\] a permanently enabled " "Info: Pin ramd1\[6\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[7\] a permanently enabled " "Info: Pin ramd1\[7\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[8\] a permanently enabled " "Info: Pin ramd1\[8\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[9\] a permanently enabled " "Info: Pin ramd1\[9\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[10\] a permanently enabled " "Info: Pin ramd1\[10\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[11\] a permanently enabled " "Info: Pin ramd1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[12\] a permanently enabled " "Info: Pin ramd1\[12\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[13\] a permanently enabled " "Info: Pin ramd1\[13\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[14\] a permanently enabled " "Info: Pin ramd1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ramd1\[15\] a permanently enabled " "Info: Pin ramd1\[15\] has a permanently enabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "85 " "Warning: Following 85 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "slrd GND " "Info: Pin slrd has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { slrd } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "slrd" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 8 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { slrd } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ds GND " "Info: Pin ds has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ds } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ds" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ds } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "lclk GND " "Info: Pin lclk has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { lclk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lclk" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clk595 GND " "Info: Pin clk595 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk595 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk595" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk595 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[0\] GND " "Info: Pin rama0\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[1\] GND " "Info: Pin rama0\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[2\] GND " "Info: Pin rama0\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[3\] GND " "Info: Pin rama0\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[4\] GND " "Info: Pin rama0\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[5\] GND " "Info: Pin rama0\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[6\] GND " "Info: Pin rama0\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[7\] GND " "Info: Pin rama0\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[8\] GND " "Info: Pin rama0\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[9\] GND " "Info: Pin rama0\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[10\] GND " "Info: Pin rama0\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[11\] GND " "Info: Pin rama0\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[12\] GND " "Info: Pin rama0\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[13\] GND " "Info: Pin rama0\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[14\] GND " "Info: Pin rama0\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[15\] GND " "Info: Pin rama0\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[16\] GND " "Info: Pin rama0\[16\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[16\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[17\] GND " "Info: Pin rama0\[17\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[17\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama0\[18\] GND " "Info: Pin rama0\[18\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama0[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama0\[18\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[0\] GND " "Info: Pin rama1\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[1\] GND " "Info: Pin rama1\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[2\] GND " "Info: Pin rama1\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[3\] GND " "Info: Pin rama1\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[4\] GND " "Info: Pin rama1\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[5\] GND " "Info: Pin rama1\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[6\] GND " "Info: Pin rama1\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[7\] GND " "Info: Pin rama1\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[8\] GND " "Info: Pin rama1\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[9\] GND " "Info: Pin rama1\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[10\] GND " "Info: Pin rama1\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[11\] GND " "Info: Pin rama1\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[12\] GND " "Info: Pin rama1\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[13\] GND " "Info: Pin rama1\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[14\] GND " "Info: Pin rama1\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[15\] GND " "Info: Pin rama1\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[16\] GND " "Info: Pin rama1\[16\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[16] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[16\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[17\] GND " "Info: Pin rama1\[17\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[17] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[17\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rama1\[18\] GND " "Info: Pin rama1\[18\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rama1[18] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rama1\[18\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rama1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramoe0 VCC " "Info: Pin ramoe0 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramoe0 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramoe0" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramoe0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramoe1 VCC " "Info: Pin ramoe1 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramoe1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramoe1" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramoe1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramwe0 VCC " "Info: Pin ramwe0 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramwe0 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramwe0" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramwe0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramwe1 VCC " "Info: Pin ramwe1 has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramwe1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramwe1" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramwe1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "chan GND " "Info: Pin chan has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { chan } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "chan" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 24 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { chan } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k14 GND " "Info: Pin k14 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k14 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k14" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k14 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k15 GND " "Info: Pin k15 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k15 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k15" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k15 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k16 GND " "Info: Pin k16 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k16 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k16" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k16 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k17 GND " "Info: Pin k17 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k17 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k17" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k17 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k21 GND " "Info: Pin k21 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k21 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k21" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k21 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "k23 GND " "Info: Pin k23 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { k23 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "k23" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k23 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[0\] GND " "Info: Pin ramd0\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[1\] GND " "Info: Pin ramd0\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[2\] GND " "Info: Pin ramd0\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[3\] GND " "Info: Pin ramd0\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[4\] GND " "Info: Pin ramd0\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[5\] GND " "Info: Pin ramd0\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[6\] GND " "Info: Pin ramd0\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[7\] GND " "Info: Pin ramd0\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[8\] GND " "Info: Pin ramd0\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[9\] GND " "Info: Pin ramd0\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[10\] GND " "Info: Pin ramd0\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[11\] GND " "Info: Pin ramd0\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[12\] GND " "Info: Pin ramd0\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[13\] GND " "Info: Pin ramd0\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[14\] GND " "Info: Pin ramd0\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd0\[15\] GND " "Info: Pin ramd0\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd0[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd0\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[0\] GND " "Info: Pin ramd1\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[0\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[1\] GND " "Info: Pin ramd1\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[1\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[2\] GND " "Info: Pin ramd1\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[2\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[3\] GND " "Info: Pin ramd1\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[3\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[4\] GND " "Info: Pin ramd1\[4\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[4\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[5\] GND " "Info: Pin ramd1\[5\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[5\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[6\] GND " "Info: Pin ramd1\[6\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[6\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[7\] GND " "Info: Pin ramd1\[7\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[7\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[8\] GND " "Info: Pin ramd1\[8\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[8\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[9\] GND " "Info: Pin ramd1\[9\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[9\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[10\] GND " "Info: Pin ramd1\[10\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[10\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[11\] GND " "Info: Pin ramd1\[11\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[11\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[12\] GND " "Info: Pin ramd1\[12\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[12\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[13\] GND " "Info: Pin ramd1\[13\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[13\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[14\] GND " "Info: Pin ramd1\[14\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[14\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ramd1\[15\] GND " "Info: Pin ramd1\[15\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ramd1[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ramd1\[15\]" } } } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramd1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fast_fft.fit.smsg " "Info: Generated suppressed messages file D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fast_fft.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Info: Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 16:40:23 2010 " "Info: Processing ended: Wed Jul 14 16:40:23 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:07:12 " "Info: Elapsed time: 00:07:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:33 " "Info: Total CPU time (on all processors): 00:07:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 16:40:24 2010 " "Info: Processing started: Wed Jul 14 16:40:24 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 16:40:33 2010 " "Info: Processing ended: Wed Jul 14 16:40:33 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 16:40:34 2010 " "Info: Processing started: Wed Jul 14 16:40:34 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fast_fft -c fast_fft --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pe6 " "Info: Assuming node \"pe6\" is an undefined clock" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ifclk register cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe46 register cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\] 5.943 ns " "Info: Slack time is 5.943 ns for clock \"ifclk\" between source register \"cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe46\" and destination register \"cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "93.26 MHz 10.723 ns " "Info: Fmax is 93.26 MHz (period= 10.723 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "16.428 ns + Largest register register " "Info: + Largest register to register requirement is 16.428 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.666 ns + " "Info: + Setup relationship between source and destination is 16.666 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 16.666 ns " "Info: + Latch edge is 16.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ifclk 16.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ifclk\" is 16.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ifclk 16.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ifclk\" is 16.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Largest " "Info: + Largest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk destination 3.141 ns + Shortest register " "Info: + Shortest clock path from clock \"ifclk\" to destination register is 3.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.680 ns) 3.141 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\] 4 REG FF_X50_Y26_N29 31 " "Info: 4: + IC(1.257 ns) + CELL(0.680 ns) = 3.141 ns; Loc. = FF_X50_Y26_N29; Fanout = 31; REG Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 53.93 % ) " "Info: Total cell delay = 1.694 ns ( 53.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.447 ns ( 46.07 % ) " "Info: Total interconnect delay = 1.447 ns ( 46.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqradd1[31] {} } { 0.000ns 0.000ns 0.190ns 1.257ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk source 3.139 ns - Longest register " "Info: - Longest clock path from clock \"ifclk\" to source register is 3.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.680 ns) 3.139 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe46 4 REG FF_X52_Y22_N11 2 " "Info: 4: + IC(1.255 ns) + CELL(0.680 ns) = 3.139 ns; Loc. = FF_X52_Y22_N11; Fanout = 2; REG Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 364 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 53.97 % ) " "Info: Total cell delay = 1.694 ns ( 53.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 46.03 % ) " "Info: Total interconnect delay = 1.445 ns ( 46.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 {} } { 0.000ns 0.000ns 0.190ns 1.255ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqradd1[31] {} } { 0.000ns 0.000ns 0.190ns 1.257ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 {} } { 0.000ns 0.000ns 0.190ns 1.255ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 364 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqradd1[31] {} } { 0.000ns 0.000ns 0.190ns 1.257ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 {} } { 0.000ns 0.000ns 0.190ns 1.255ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.485 ns - Longest register register " "Info: - Longest register to register delay is 10.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe46 1 REG FF_X52_Y22_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X52_Y22_N11; Fanout = 2; REG Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|dffe46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 364 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.552 ns) 1.760 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add157_result\[2\]~5 2 COMB LCCOMB_X50_Y21_N4 2 " "Info: 2: + IC(1.208 ns) + CELL(0.552 ns) = 1.760 ns; Loc. = LCCOMB_X50_Y21_N4; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add157_result\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[2]~5 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 39 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.833 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add157_result\[3\]~7 3 COMB LCCOMB_X50_Y21_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.833 ns; Loc. = LCCOMB_X50_Y21_N6; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add157_result\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[2]~5 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[3]~7 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 39 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 2.440 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add157_result\[4\]~8 4 COMB LCCOMB_X50_Y21_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.607 ns) = 2.440 ns; Loc. = LCCOMB_X50_Y21_N8; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add157_result\[4\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[3]~7 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[4]~8 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 39 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.552 ns) 4.202 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add145_result\[10\]~21 5 COMB LCCOMB_X51_Y24_N26 2 " "Info: 5: + IC(1.210 ns) + CELL(0.552 ns) = 4.202 ns; Loc. = LCCOMB_X51_Y24_N26; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add145_result\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[4]~8 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[10]~21 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 36 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.275 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add145_result\[11\]~23 6 COMB LCCOMB_X51_Y24_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 4.275 ns; Loc. = LCCOMB_X51_Y24_N28; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add145_result\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[10]~21 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[11]~23 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 36 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 4.882 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add145_result\[12\]~24 7 COMB LCCOMB_X51_Y24_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.607 ns) = 4.882 ns; Loc. = LCCOMB_X51_Y24_N30; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|add145_result\[12\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[11]~23 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[12]~24 } "NODE_NAME" } } { "db/altsquare_9ne.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsquare_9ne.tdf" 36 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.552 ns) 6.538 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~29 8 COMB LCCOMB_X50_Y23_N0 2 " "Info: 8: + IC(1.104 ns) + CELL(0.552 ns) = 6.538 ns; Loc. = LCCOMB_X50_Y23_N0; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[12]~24 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.611 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~31 9 COMB LCCOMB_X50_Y23_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 6.611 ns; Loc. = LCCOMB_X50_Y23_N2; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~29 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.684 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~33 10 COMB LCCOMB_X50_Y23_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 6.684 ns; Loc. = LCCOMB_X50_Y23_N4; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~31 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.757 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~35 11 COMB LCCOMB_X50_Y23_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 6.757 ns; Loc. = LCCOMB_X50_Y23_N6; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~33 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.830 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~37 12 COMB LCCOMB_X50_Y23_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 6.830 ns; Loc. = LCCOMB_X50_Y23_N8; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~35 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.903 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~39 13 COMB LCCOMB_X50_Y23_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 6.903 ns; Loc. = LCCOMB_X50_Y23_N10; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~37 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.976 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~41 14 COMB LCCOMB_X50_Y23_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 6.976 ns; Loc. = LCCOMB_X50_Y23_N12; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~39 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.049 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~43 15 COMB LCCOMB_X50_Y23_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 7.049 ns; Loc. = LCCOMB_X50_Y23_N14; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~41 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.122 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~45 16 COMB LCCOMB_X50_Y23_N16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 7.122 ns; Loc. = LCCOMB_X50_Y23_N16; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~43 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.195 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~47 17 COMB LCCOMB_X50_Y23_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 7.195 ns; Loc. = LCCOMB_X50_Y23_N18; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~45 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 7.802 ns cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~48 18 COMB LCCOMB_X50_Y23_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.607 ns) = 7.802 ns; Loc. = LCCOMB_X50_Y23_N20; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqr16:m2_inst\|altsquare:altsquare_component\|altsquare_9ne:auto_generated\|op_1~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~47 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~48 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.565 ns) 9.544 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[27\]~115 19 COMB LCCOMB_X50_Y26_N20 2 " "Info: 19: + IC(1.177 ns) + CELL(0.565 ns) = 9.544 ns; Loc. = LCCOMB_X50_Y26_N20; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[27\]~115'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~48 cypres:cyp_inst|calc:calc_inst|sqradd1[27]~115 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 9.617 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[28\]~117 20 COMB LCCOMB_X50_Y26_N22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 9.617 ns; Loc. = LCCOMB_X50_Y26_N22; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[28\]~117'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqradd1[27]~115 cypres:cyp_inst|calc:calc_inst|sqradd1[28]~117 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 9.690 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[29\]~119 21 COMB LCCOMB_X50_Y26_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 9.690 ns; Loc. = LCCOMB_X50_Y26_N24; Fanout = 2; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[29\]~119'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqradd1[28]~117 cypres:cyp_inst|calc:calc_inst|sqradd1[29]~119 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 9.763 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[30\]~121 22 COMB LCCOMB_X50_Y26_N26 1 " "Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 9.763 ns; Loc. = LCCOMB_X50_Y26_N26; Fanout = 1; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[30\]~121'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { cypres:cyp_inst|calc:calc_inst|sqradd1[29]~119 cypres:cyp_inst|calc:calc_inst|sqradd1[30]~121 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 10.370 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\]~122 23 COMB LCCOMB_X50_Y26_N28 1 " "Info: 23: + IC(0.000 ns) + CELL(0.607 ns) = 10.370 ns; Loc. = LCCOMB_X50_Y26_N28; Fanout = 1; COMB Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\]~122'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { cypres:cyp_inst|calc:calc_inst|sqradd1[30]~121 cypres:cyp_inst|calc:calc_inst|sqradd1[31]~122 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 10.485 ns cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\] 24 REG FF_X50_Y26_N29 31 " "Info: 24: + IC(0.000 ns) + CELL(0.115 ns) = 10.485 ns; Loc. = FF_X50_Y26_N29; Fanout = 31; REG Node = 'cypres:cyp_inst\|calc:calc_inst\|sqradd1\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { cypres:cyp_inst|calc:calc_inst|sqradd1[31]~122 cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.786 ns ( 55.18 % ) " "Info: Total cell delay = 5.786 ns ( 55.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.699 ns ( 44.82 % ) " "Info: Total interconnect delay = 4.699 ns ( 44.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.485 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[2]~5 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[3]~7 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[4]~8 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[10]~21 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[11]~23 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[12]~24 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~29 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~31 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~33 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~35 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~37 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~39 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~41 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~43 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~45 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~47 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~48 cypres:cyp_inst|calc:calc_inst|sqradd1[27]~115 cypres:cyp_inst|calc:calc_inst|sqradd1[28]~117 cypres:cyp_inst|calc:calc_inst|sqradd1[29]~119 cypres:cyp_inst|calc:calc_inst|sqradd1[30]~121 cypres:cyp_inst|calc:calc_inst|sqradd1[31]~122 cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.485 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[2]~5 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[3]~7 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[4]~8 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[10]~21 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[11]~23 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[12]~24 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~29 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~31 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~33 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~35 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~37 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~39 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~41 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~43 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~45 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~47 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~48 {} cypres:cyp_inst|calc:calc_inst|sqradd1[27]~115 {} cypres:cyp_inst|calc:calc_inst|sqradd1[28]~117 {} cypres:cyp_inst|calc:calc_inst|sqradd1[29]~119 {} cypres:cyp_inst|calc:calc_inst|sqradd1[30]~121 {} cypres:cyp_inst|calc:calc_inst|sqradd1[31]~122 {} cypres:cyp_inst|calc:calc_inst|sqradd1[31] {} } { 0.000ns 1.208ns 0.000ns 0.000ns 1.210ns 0.000ns 0.000ns 1.104ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.177ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.552ns 0.073ns 0.607ns 0.552ns 0.073ns 0.607ns 0.552ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.565ns 0.073ns 0.073ns 0.073ns 0.607ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqradd1[31] {} } { 0.000ns 0.000ns 0.190ns 1.257ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 {} } { 0.000ns 0.000ns 0.190ns 1.255ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.485 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[2]~5 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[3]~7 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[4]~8 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[10]~21 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[11]~23 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[12]~24 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~29 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~31 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~33 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~35 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~37 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~39 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~41 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~43 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~45 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~47 cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~48 cypres:cyp_inst|calc:calc_inst|sqradd1[27]~115 cypres:cyp_inst|calc:calc_inst|sqradd1[28]~117 cypres:cyp_inst|calc:calc_inst|sqradd1[29]~119 cypres:cyp_inst|calc:calc_inst|sqradd1[30]~121 cypres:cyp_inst|calc:calc_inst|sqradd1[31]~122 cypres:cyp_inst|calc:calc_inst|sqradd1[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.485 ns" { cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|dffe46 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[2]~5 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[3]~7 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add157_result[4]~8 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[10]~21 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[11]~23 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|add145_result[12]~24 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~29 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~31 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~33 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~35 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~37 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~39 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~41 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~43 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~45 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~47 {} cypres:cyp_inst|calc:calc_inst|sqr16:m2_inst|altsquare:altsquare_component|altsquare_9ne:auto_generated|op_1~48 {} cypres:cyp_inst|calc:calc_inst|sqradd1[27]~115 {} cypres:cyp_inst|calc:calc_inst|sqradd1[28]~117 {} cypres:cyp_inst|calc:calc_inst|sqradd1[29]~119 {} cypres:cyp_inst|calc:calc_inst|sqradd1[30]~121 {} cypres:cyp_inst|calc:calc_inst|sqradd1[31]~122 {} cypres:cyp_inst|calc:calc_inst|sqradd1[31] {} } { 0.000ns 1.208ns 0.000ns 0.000ns 1.210ns 0.000ns 0.000ns 1.104ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.177ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.552ns 0.073ns 0.607ns 0.552ns 0.073ns 0.607ns 0.552ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.565ns 0.073ns 0.073ns 0.073ns 0.607ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sclk register reset_all register sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_8_n\|data_out\[5\] 1.578 ns " "Info: Slack time is 1.578 ns for clock \"sclk\" between source register \"reset_all\" and destination register \"sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_8_n\|data_out\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "148.04 MHz 6.755 ns " "Info: Fmax is 148.04 MHz (period= 6.755 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.103 ns + Largest register register " "Info: + Largest register to register requirement is 8.103 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.333 ns + " "Info: + Setup relationship between source and destination is 8.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.333 ns " "Info: + Latch edge is 8.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sclk 8.333 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sclk\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sclk 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sclk\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns + Largest " "Info: + Largest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.134 ns + Shortest register " "Info: + Shortest clock path from clock \"sclk\" to destination register is 3.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 7029 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 7029; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.680 ns) 3.134 ns sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_8_n\|data_out\[5\] 4 REG FF_X4_Y3_N9 1 " "Info: 4: + IC(1.283 ns) + CELL(0.680 ns) = 3.134 ns; Loc. = FF_X4_Y3_N9; Fanout = 1; REG Node = 'sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_8_n\|data_out\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { sclk~inputclkctrl sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "fir_compiler-library/tdl_da_lc.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 53.00 % ) " "Info: Total cell delay = 1.661 ns ( 53.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.473 ns ( 47.00 % ) " "Info: Total interconnect delay = 1.473 ns ( 47.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] {} } { 0.000ns 0.000ns 0.190ns 1.283ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 3.124 ns - Longest register " "Info: - Longest clock path from clock \"sclk\" to source register is 3.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 7029 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 7029; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.680 ns) 3.124 ns reset_all 4 REG FF_X43_Y29_N11 1753 " "Info: 4: + IC(1.273 ns) + CELL(0.680 ns) = 3.124 ns; Loc. = FF_X43_Y29_N11; Fanout = 1753; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { sclk~inputclkctrl reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 53.17 % ) " "Info: Total cell delay = 1.661 ns ( 53.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.463 ns ( 46.83 % ) " "Info: Total interconnect delay = 1.463 ns ( 46.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.124 ns" { sclk sclk~input sclk~inputclkctrl reset_all } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.124 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} reset_all {} } { 0.000ns 0.000ns 0.190ns 1.273ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] {} } { 0.000ns 0.000ns 0.190ns 1.283ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.124 ns" { sclk sclk~input sclk~inputclkctrl reset_all } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.124 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} reset_all {} } { 0.000ns 0.000ns 0.190ns 1.273ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "fir_compiler-library/tdl_da_lc.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] {} } { 0.000ns 0.000ns 0.190ns 1.283ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.124 ns" { sclk sclk~input sclk~inputclkctrl reset_all } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.124 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} reset_all {} } { 0.000ns 0.000ns 0.190ns 1.273ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.525 ns - Longest register register " "Info: - Longest register to register delay is 6.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset_all 1 REG FF_X43_Y29_N11 1753 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X43_Y29_N11; Fanout = 1753; REG Node = 'reset_all'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_all } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.839 ns) + CELL(0.491 ns) 3.330 ns sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_1_n_6_n\|data_out\[14\]~32 2 COMB LCCOMB_X12_Y14_N20 768 " "Info: 2: + IC(2.839 ns) + CELL(0.491 ns) = 3.330 ns; Loc. = LCCOMB_X12_Y14_N20; Fanout = 768; COMB Node = 'sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_1_n_6_n\|data_out\[14\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.330 ns" { reset_all sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_1_n_6_n|data_out[14]~32 } "NODE_NAME" } } { "fir_compiler-library/tdl_da_lc.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.795 ns) 6.525 ns sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_8_n\|data_out\[5\] 3 REG FF_X4_Y3_N9 1 " "Info: 3: + IC(2.400 ns) + CELL(0.795 ns) = 6.525 ns; Loc. = FF_X4_Y3_N9; Fanout = 1; REG Node = 'sincos:sc\|fir16:fir_sin\|fir16_ast:fir16_ast_inst\|fir16_st_wr:fircore\|fir16_st:u0\|tdl_da_lc:Uch_0_n_8_n\|data_out\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_1_n_6_n|data_out[14]~32 sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "fir_compiler-library/tdl_da_lc.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.286 ns ( 19.71 % ) " "Info: Total cell delay = 1.286 ns ( 19.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.239 ns ( 80.29 % ) " "Info: Total interconnect delay = 5.239 ns ( 80.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.525 ns" { reset_all sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_1_n_6_n|data_out[14]~32 sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.525 ns" { reset_all {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_1_n_6_n|data_out[14]~32 {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] {} } { 0.000ns 2.839ns 2.400ns } { 0.000ns 0.491ns 0.795ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] {} } { 0.000ns 0.000ns 0.190ns 1.283ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.124 ns" { sclk sclk~input sclk~inputclkctrl reset_all } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.124 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} reset_all {} } { 0.000ns 0.000ns 0.190ns 1.273ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.525 ns" { reset_all sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_1_n_6_n|data_out[14]~32 sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.525 ns" { reset_all {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_1_n_6_n|data_out[14]~32 {} sincos:sc|fir16:fir_sin|fir16_ast:fir16_ast_inst|fir16_st_wr:fircore|fir16_st:u0|tdl_da_lc:Uch_0_n_8_n|data_out[5] {} } { 0.000ns 2.839ns 2.400ns } { 0.000ns 0.491ns 0.795ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sclk(n) " "Info: No valid register-to-register data paths exist for clock \"sclk(n)\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pe6 register md\[16\] register md\[15\] 7.235 ns " "Info: Slack time is 7.235 ns for clock \"pe6\" between source register \"md\[16\]\" and destination register \"md\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "250.0 MHz " "Info: Fmax is restricted to 250.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.092 ns + Largest register register " "Info: + Largest register to register requirement is 8.092 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.333 ns + " "Info: + Setup relationship between source and destination is 8.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.333 ns " "Info: + Latch edge is 8.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pe6 8.333 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"pe6\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pe6 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"pe6\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 destination 3.175 ns + Shortest register " "Info: + Shortest clock path from clock \"pe6\" to destination register is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.680 ns) 3.175 ns md\[15\] 4 REG FF_X50_Y13_N23 1 " "Info: 4: + IC(1.255 ns) + CELL(0.680 ns) = 3.175 ns; Loc. = FF_X50_Y13_N23; Fanout = 1; REG Node = 'md\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { pe6~inputclkctrl md[15] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.47 % ) " "Info: Total cell delay = 1.920 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.255 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.255 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[15] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 source 3.176 ns - Longest register " "Info: - Longest clock path from clock \"pe6\" to source register is 3.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.680 ns) 3.176 ns md\[16\] 4 REG FF_X51_Y13_N5 1 " "Info: 4: + IC(1.256 ns) + CELL(0.680 ns) = 3.176 ns; Loc. = FF_X51_Y13_N5; Fanout = 1; REG Node = 'md\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { pe6~inputclkctrl md[16] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.45 % ) " "Info: Total cell delay = 1.920 ns ( 60.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.256 ns ( 39.55 % ) " "Info: Total interconnect delay = 1.256 ns ( 39.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { pe6 pe6~input pe6~inputclkctrl md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[16] {} } { 0.000ns 0.000ns 0.000ns 1.256ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[15] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { pe6 pe6~input pe6~inputclkctrl md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[16] {} } { 0.000ns 0.000ns 0.000ns 1.256ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[15] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { pe6 pe6~input pe6~inputclkctrl md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[16] {} } { 0.000ns 0.000ns 0.000ns 1.256ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.857 ns - Longest register register " "Info: - Longest register to register delay is 0.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns md\[16\] 1 REG FF_X51_Y13_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X51_Y13_N5; Fanout = 1; REG Node = 'md\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { md[16] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.177 ns) 0.742 ns md\[15\]~feeder 2 COMB LCCOMB_X50_Y13_N22 1 " "Info: 2: + IC(0.565 ns) + CELL(0.177 ns) = 0.742 ns; Loc. = LCCOMB_X50_Y13_N22; Fanout = 1; COMB Node = 'md\[15\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { md[16] md[15]~feeder } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.857 ns md\[15\] 3 REG FF_X50_Y13_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.857 ns; Loc. = FF_X50_Y13_N23; Fanout = 1; REG Node = 'md\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { md[15]~feeder md[15] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 34.07 % ) " "Info: Total cell delay = 0.292 ns ( 34.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 65.93 % ) " "Info: Total interconnect delay = 0.565 ns ( 65.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { md[16] md[15]~feeder md[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.857 ns" { md[16] {} md[15]~feeder {} md[15] {} } { 0.000ns 0.565ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[15] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { pe6 pe6~input pe6~inputclkctrl md[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[16] {} } { 0.000ns 0.000ns 0.000ns 1.256ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { md[16] md[15]~feeder md[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.857 ns" { md[16] {} md[15]~feeder {} md[15] {} } { 0.000ns 0.565ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ifclk register fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[88\] memory fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0 546 ps " "Info: Minimum slack time is 546 ps for clock \"ifclk\" between source register \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[88\]\" and destination memory \"fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.976 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[88\] 1 REG FF_X32_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X32_Y9_N9; Fanout = 1; REG Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[88\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] } "NODE_NAME" } } { "fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.087 ns) 0.976 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0 2 MEM M9K_X33_Y11_N0 0 " "Info: 2: + IC(0.889 ns) + CELL(0.087 ns) = 0.976 ns; Loc. = M9K_X33_Y11_N0; Fanout = 0; MEM Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_p6m3.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_p6m3.tdf" 751 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.087 ns ( 8.91 % ) " "Info: Total cell delay = 0.087 ns ( 8.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.889 ns ( 91.09 % ) " "Info: Total interconnect delay = 0.889 ns ( 91.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.976 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.889ns } { 0.000ns 0.087ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.430 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.430 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ifclk 16.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ifclk\" is 16.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ifclk 16.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ifclk\" is 16.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.437 ns + Smallest " "Info: + Smallest clock skew is 0.437 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk destination 3.571 ns + Longest memory " "Info: + Longest clock path from clock \"ifclk\" to destination memory is 3.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(1.111 ns) 3.571 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0 4 MEM M9K_X33_Y11_N0 0 " "Info: 4: + IC(1.256 ns) + CELL(1.111 ns) = 3.571 ns; Loc. = M9K_X33_Y11_N0; Fanout = 0; MEM Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_4dp_ram_fft_90:dat_A_x\|asj_fft_data_ram_fft_90:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_p6m3:auto_generated\|ram_block1a23~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_p6m3.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_p6m3.tdf" 751 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.125 ns ( 59.51 % ) " "Info: Total cell delay = 2.125 ns ( 59.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.446 ns ( 40.49 % ) " "Info: Total interconnect delay = 1.446 ns ( 40.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.571 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.571 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.256ns } { 0.000ns 1.014ns 0.000ns 1.111ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk source 3.134 ns - Shortest register " "Info: - Shortest clock path from clock \"ifclk\" to source register is 3.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.680 ns) 3.134 ns fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[88\] 4 REG FF_X32_Y9_N9 1 " "Info: 4: + IC(1.250 ns) + CELL(0.680 ns) = 3.134 ns; Loc. = FF_X32_Y9_N9; Fanout = 1; REG Node = 'fft:mfft\|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst\|asj_fft_unbburst_ctrl_de_fft_90:ccc\|a_ram_data_in_bus_x\[88\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] } "NODE_NAME" } } { "fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 54.05 % ) " "Info: Total cell delay = 1.694 ns ( 54.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.440 ns ( 45.95 % ) " "Info: Total interconnect delay = 1.440 ns ( 45.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] {} } { 0.000ns 0.000ns 0.190ns 1.250ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.571 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.571 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.256ns } { 0.000ns 1.014ns 0.000ns 1.111ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] {} } { 0.000ns 0.000ns 0.190ns 1.250ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/fft-library/asj_fft_unbburst_ctrl_de_fft_90.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.254 ns + " "Info: + Micro hold delay of destination is 0.254 ns" {  } { { "db/altsyncram_p6m3.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_p6m3.tdf" 751 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.571 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.571 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.256ns } { 0.000ns 1.014ns 0.000ns 1.111ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] {} } { 0.000ns 0.000ns 0.190ns 1.250ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.976 ns" { fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.889ns } { 0.000ns 0.087ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.571 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.571 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_4dp_ram_fft_90:dat_A_x|asj_fft_data_ram_fft_90:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_p6m3:auto_generated|ram_block1a23~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.256ns } { 0.000ns 1.014ns 0.000ns 1.111ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { ifclk ifclk~input ifclk~inputclkctrl fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} fft:mfft|asj_fft_si_de_so_b_fft_90:asj_fft_si_de_so_b_fft_90_inst|asj_fft_unbburst_ctrl_de_fft_90:ccc|a_ram_data_in_bus_x[88] {} } { 0.000ns 0.000ns 0.190ns 1.250ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sclk register sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[0\] memory sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0~porta_address_reg0 545 ps " "Info: Minimum slack time is 545 ps for clock \"sclk\" between source register \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[0\]\" and destination memory \"sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0~porta_address_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.966 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[0\] 1 REG FF_X34_Y29_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X34_Y29_N27; Fanout = 2; REG Node = 'sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] } "NODE_NAME" } } { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.087 ns) 0.966 ns sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M9K_X33_Y29_N0 16 " "Info: 2: + IC(0.879 ns) + CELL(0.087 ns) = 0.966 ns; Loc. = M9K_X33_Y29_N0; Fanout = 16; MEM Node = 'sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_r772.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_r772.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.087 ns ( 9.01 % ) " "Info: Total cell delay = 0.087 ns ( 9.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 90.99 % ) " "Info: Total interconnect delay = 0.879 ns ( 90.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.966 ns" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.879ns } { 0.000ns 0.087ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.421 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.421 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sclk 8.333 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sclk\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sclk 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sclk\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.428 ns + Smallest " "Info: + Smallest clock skew is 0.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.555 ns + Longest memory " "Info: + Longest clock path from clock \"sclk\" to destination memory is 3.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 7029 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 7029; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(1.106 ns) 3.555 ns sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M9K_X33_Y29_N0 16 " "Info: 4: + IC(1.278 ns) + CELL(1.106 ns) = 3.555 ns; Loc. = M9K_X33_Y29_N0; Fanout = 16; MEM Node = 'sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_r772:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_r772.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_r772.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.087 ns ( 58.71 % ) " "Info: Total cell delay = 2.087 ns ( 58.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.468 ns ( 41.29 % ) " "Info: Total interconnect delay = 1.468 ns ( 41.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.278ns } { 0.000ns 0.981ns 0.000ns 1.106ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 3.127 ns - Shortest register " "Info: - Shortest clock path from clock \"sclk\" to source register is 3.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sclk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.981 ns) 0.981 ns sclk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'sclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { sclk sclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.171 ns sclk~inputclkctrl 3 COMB CLKCTRL_G4 7029 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G4; Fanout = 7029; COMB Node = 'sclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sclk~input sclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.680 ns) 3.127 ns sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[0\] 4 REG FF_X34_Y29_N27 2 " "Info: 4: + IC(1.276 ns) + CELL(0.680 ns) = 3.127 ns; Loc. = FF_X34_Y29_N27; Fanout = 2; REG Node = 'sincos:sc\|nco:geterodin\|nco_st:nco_st_inst\|asj_gam_dp:ux008\|rom_add_cc_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] } "NODE_NAME" } } { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 53.12 % ) " "Info: Total cell delay = 1.661 ns ( 53.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 46.88 % ) " "Info: Total interconnect delay = 1.466 ns ( 46.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] {} } { 0.000ns 0.000ns 0.190ns 1.276ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.278ns } { 0.000ns 0.981ns 0.000ns 1.106ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] {} } { 0.000ns 0.000ns 0.190ns 1.276ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "nco-library/asj_gam_dp.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/nco-library/asj_gam_dp.v" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.254 ns + " "Info: + Micro hold delay of destination is 0.254 ns" {  } { { "db/altsyncram_r772.tdf" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/db/altsyncram_r772.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.278ns } { 0.000ns 0.981ns 0.000ns 1.106ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] {} } { 0.000ns 0.000ns 0.190ns 1.276ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.966 ns" { sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.879ns } { 0.000ns 0.087ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_r772:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.190ns 1.278ns } { 0.000ns 0.981ns 0.000ns 1.106ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { sclk sclk~input sclk~inputclkctrl sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { sclk {} sclk~input {} sclk~inputclkctrl {} sincos:sc|nco:geterodin|nco_st:nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0] {} } { 0.000ns 0.000ns 0.190ns 1.276ns } { 0.000ns 0.981ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pe6 register md\[14\] register md\[13\] 706 ps " "Info: Minimum slack time is 706 ps for clock \"pe6\" between source register \"md\[14\]\" and destination register \"md\[13\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.657 ns + Shortest register register " "Info: + Shortest register to register delay is 0.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns md\[14\] 1 REG FF_X50_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X50_Y13_N1; Fanout = 1; REG Node = 'md\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { md[14] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.177 ns) 0.542 ns md\[13\]~feeder 2 COMB LCCOMB_X50_Y13_N6 1 " "Info: 2: + IC(0.365 ns) + CELL(0.177 ns) = 0.542 ns; Loc. = LCCOMB_X50_Y13_N6; Fanout = 1; COMB Node = 'md\[13\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { md[14] md[13]~feeder } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.657 ns md\[13\] 3 REG FF_X50_Y13_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.657 ns; Loc. = FF_X50_Y13_N7; Fanout = 1; REG Node = 'md\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { md[13]~feeder md[13] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 44.44 % ) " "Info: Total cell delay = 0.292 ns ( 44.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.365 ns ( 55.56 % ) " "Info: Total interconnect delay = 0.365 ns ( 55.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { md[14] md[13]~feeder md[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.657 ns" { md[14] {} md[13]~feeder {} md[13] {} } { 0.000ns 0.365ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.049 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.049 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pe6 8.333 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"pe6\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pe6 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"pe6\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 destination 3.175 ns + Longest register " "Info: + Longest clock path from clock \"pe6\" to destination register is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.680 ns) 3.175 ns md\[13\] 4 REG FF_X50_Y13_N7 1 " "Info: 4: + IC(1.255 ns) + CELL(0.680 ns) = 3.175 ns; Loc. = FF_X50_Y13_N7; Fanout = 1; REG Node = 'md\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { pe6~inputclkctrl md[13] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.47 % ) " "Info: Total cell delay = 1.920 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.255 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.255 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[13] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 source 3.175 ns - Shortest register " "Info: - Shortest clock path from clock \"pe6\" to source register is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.680 ns) 3.175 ns md\[14\] 4 REG FF_X50_Y13_N1 1 " "Info: 4: + IC(1.255 ns) + CELL(0.680 ns) = 3.175 ns; Loc. = FF_X50_Y13_N1; Fanout = 1; REG Node = 'md\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { pe6~inputclkctrl md[14] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.47 % ) " "Info: Total cell delay = 1.920 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.255 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.255 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[14] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[13] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[14] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[13] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[14] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { md[14] md[13]~feeder md[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.657 ns" { md[14] {} md[13]~feeder {} md[13] {} } { 0.000ns 0.365ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[13] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[14] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "md\[7\] pe7 pe6 2.652 ns register " "Info: tsu for register \"md\[7\]\" (data pin = \"pe7\", clock pin = \"pe6\") is 2.652 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.848 ns + Longest pin register " "Info: + Longest pin to register delay is 5.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe7 1 PIN PIN_142 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_142; Fanout = 1; PIN Node = 'pe7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe7 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe7~input 2 COMB IOIBUF_X53_Y12_N1 26 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y12_N1; Fanout = 26; COMB Node = 'pe7~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe7 pe7~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.039 ns) + CELL(0.795 ns) 5.848 ns md\[7\] 3 REG FF_X50_Y13_N3 1 " "Info: 3: + IC(4.039 ns) + CELL(0.795 ns) = 5.848 ns; Loc. = FF_X50_Y13_N3; Fanout = 1; REG Node = 'md\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { pe7~input md[7] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 30.93 % ) " "Info: Total cell delay = 1.809 ns ( 30.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.039 ns ( 69.07 % ) " "Info: Total interconnect delay = 4.039 ns ( 69.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.848 ns" { pe7 pe7~input md[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.848 ns" { pe7 {} pe7~input {} md[7] {} } { 0.000ns 0.000ns 4.039ns } { 0.000ns 1.014ns 0.795ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns + " "Info: + Micro setup delay of destination is -0.021 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pe6 destination 3.175 ns - Shortest register " "Info: - Shortest clock path from clock \"pe6\" to destination register is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pe6 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'pe6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pe6 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns pe6~input 2 COMB IOIBUF_X53_Y13_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y13_N8; Fanout = 1; COMB Node = 'pe6~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { pe6 pe6~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.226 ns) 1.240 ns pe6~inputclkctrl 3 COMB CLKCTRL_G6 26 " "Info: 3: + IC(0.000 ns) + CELL(0.226 ns) = 1.240 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'pe6~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { pe6~input pe6~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.680 ns) 3.175 ns md\[7\] 4 REG FF_X50_Y13_N3 1 " "Info: 4: + IC(1.255 ns) + CELL(0.680 ns) = 3.175 ns; Loc. = FF_X50_Y13_N3; Fanout = 1; REG Node = 'md\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { pe6~inputclkctrl md[7] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.920 ns ( 60.47 % ) " "Info: Total cell delay = 1.920 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.255 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.255 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[7] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.848 ns" { pe7 pe7~input md[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.848 ns" { pe7 {} pe7~input {} md[7] {} } { 0.000ns 0.000ns 4.039ns } { 0.000ns 1.014ns 0.795ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { pe6 pe6~input pe6~inputclkctrl md[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { pe6 {} pe6~input {} pe6~inputclkctrl {} md[7] {} } { 0.000ns 0.000ns 0.000ns 1.255ns } { 0.000ns 1.014ns 0.226ns 0.680ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ifclk fd\[1\] cypres:cyp_inst\|fd\[1\] 10.772 ns register " "Info: tco from clock \"ifclk\" to destination pin \"fd\[1\]\" through register \"cypres:cyp_inst\|fd\[1\]\" is 10.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk source 3.131 ns + Longest register " "Info: + Longest clock path from clock \"ifclk\" to source register is 3.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.680 ns) 3.131 ns cypres:cyp_inst\|fd\[1\] 4 REG FF_X52_Y9_N9 1 " "Info: 4: + IC(1.247 ns) + CELL(0.680 ns) = 3.131 ns; Loc. = FF_X52_Y9_N9; Fanout = 1; REG Node = 'cypres:cyp_inst\|fd\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { ifclk~inputclkctrl cypres:cyp_inst|fd[1] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 396 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 54.10 % ) " "Info: Total cell delay = 1.694 ns ( 54.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.437 ns ( 45.90 % ) " "Info: Total interconnect delay = 1.437 ns ( 45.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.131 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|fd[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.131 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|fd[1] {} } { 0.000ns 0.000ns 0.190ns 1.247ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns + " "Info: + Micro clock to output delay of source is 0.261 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 396 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.380 ns + Longest register pin " "Info: + Longest register to pin delay is 7.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cypres:cyp_inst\|fd\[1\] 1 REG FF_X52_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X52_Y9_N9; Fanout = 1; REG Node = 'cypres:cyp_inst\|fd\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cypres:cyp_inst|fd[1] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 396 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(5.338 ns) 7.380 ns fd\[1\]~output 2 COMB IOOBUF_X53_Y24_N23 1 " "Info: 2: + IC(2.042 ns) + CELL(5.338 ns) = 7.380 ns; Loc. = IOOBUF_X53_Y24_N23; Fanout = 1; COMB Node = 'fd\[1\]~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.380 ns" { cypres:cyp_inst|fd[1] fd[1]~output } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 7.380 ns fd\[1\] 3 PIN PIN_169 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 7.380 ns; Loc. = PIN_169; Fanout = 0; PIN Node = 'fd\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { fd[1]~output fd[1] } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.338 ns ( 72.33 % ) " "Info: Total cell delay = 5.338 ns ( 72.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.042 ns ( 27.67 % ) " "Info: Total interconnect delay = 2.042 ns ( 27.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.380 ns" { cypres:cyp_inst|fd[1] fd[1]~output fd[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.380 ns" { cypres:cyp_inst|fd[1] {} fd[1]~output {} fd[1] {} } { 0.000ns 2.042ns 0.000ns } { 0.000ns 5.338ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.131 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|fd[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.131 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|fd[1] {} } { 0.000ns 0.000ns 0.190ns 1.247ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.380 ns" { cypres:cyp_inst|fd[1] fd[1]~output fd[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.380 ns" { cypres:cyp_inst|fd[1] {} fd[1]~output {} fd[1] {} } { 0.000ns 2.042ns 0.000ns } { 0.000ns 5.338ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cypres:cyp_inst\|m1.011 flaga ifclk -1.560 ns register " "Info: th for register \"cypres:cyp_inst\|m1.011\" (data pin = \"flaga\", clock pin = \"ifclk\") is -1.560 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ifclk destination 3.142 ns + Longest register " "Info: + Longest clock path from clock \"ifclk\" to destination register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ifclk 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'ifclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns ifclk~input 2 COMB IOIBUF_X53_Y17_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y17_N1; Fanout = 1; COMB Node = 'ifclk~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ifclk ifclk~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns ifclk~inputclkctrl 3 COMB CLKCTRL_G9 11802 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G9; Fanout = 11802; COMB Node = 'ifclk~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ifclk~input ifclk~inputclkctrl } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.680 ns) 3.142 ns cypres:cyp_inst\|m1.011 4 REG FF_X52_Y19_N31 1 " "Info: 4: + IC(1.258 ns) + CELL(0.680 ns) = 3.142 ns; Loc. = FF_X52_Y19_N31; Fanout = 1; REG Node = 'cypres:cyp_inst\|m1.011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { ifclk~inputclkctrl cypres:cyp_inst|m1.011 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 53.91 % ) " "Info: Total cell delay = 1.694 ns ( 53.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 46.09 % ) " "Info: Total interconnect delay = 1.448 ns ( 46.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.142 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|m1.011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.142 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|m1.011 {} } { 0.000ns 0.000ns 0.190ns 1.258ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 394 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.914 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flaga 1 PIN PIN_160 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_160; Fanout = 1; PIN Node = 'flaga'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { flaga } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns flaga~input 2 COMB IOIBUF_X53_Y20_N15 5 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X53_Y20_N15; Fanout = 5; COMB Node = 'flaga~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { flaga flaga~input } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.608 ns) + CELL(0.177 ns) 4.799 ns cypres:cyp_inst\|m1~27 3 COMB LCCOMB_X52_Y19_N30 1 " "Info: 3: + IC(3.608 ns) + CELL(0.177 ns) = 4.799 ns; Loc. = LCCOMB_X52_Y19_N30; Fanout = 1; COMB Node = 'cypres:cyp_inst\|m1~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { flaga~input cypres:cyp_inst|m1~27 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 4.914 ns cypres:cyp_inst\|m1.011 4 REG FF_X52_Y19_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 4.914 ns; Loc. = FF_X52_Y19_N31; Fanout = 1; REG Node = 'cypres:cyp_inst\|m1.011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { cypres:cyp_inst|m1~27 cypres:cyp_inst|m1.011 } "NODE_NAME" } } { "asvm12120_fft.v" "" { Text "D:/ADC/asvm12120_fft_fast/Quartus/fast_fft/asvm12120_fft.v" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 26.58 % ) " "Info: Total cell delay = 1.306 ns ( 26.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.608 ns ( 73.42 % ) " "Info: Total interconnect delay = 3.608 ns ( 73.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { flaga flaga~input cypres:cyp_inst|m1~27 cypres:cyp_inst|m1.011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.914 ns" { flaga {} flaga~input {} cypres:cyp_inst|m1~27 {} cypres:cyp_inst|m1.011 {} } { 0.000ns 0.000ns 3.608ns 0.000ns } { 0.000ns 1.014ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.142 ns" { ifclk ifclk~input ifclk~inputclkctrl cypres:cyp_inst|m1.011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.142 ns" { ifclk {} ifclk~input {} ifclk~inputclkctrl {} cypres:cyp_inst|m1.011 {} } { 0.000ns 0.000ns 0.190ns 1.258ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { flaga flaga~input cypres:cyp_inst|m1~27 cypres:cyp_inst|m1.011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.914 ns" { flaga {} flaga~input {} cypres:cyp_inst|m1~27 {} cypres:cyp_inst|m1.011 {} } { 0.000ns 0.000ns 3.608ns 0.000ns } { 0.000ns 1.014ns 0.177ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 16:40:50 2010 " "Info: Processing ended: Wed Jul 14 16:40:50 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 172 s " "Info: Quartus II Full Compilation was successful. 0 errors, 172 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
