<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>Using the C&#43;&#43; emulator generated by Chisel &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.e2036.css rel=stylesheet><script>(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)})(window,document,'script','//www.google-analytics.com/analytics.js','ga');ga('create','UA-53520714-1','auto');ga('send','pageview');</script></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/blog class=nav-link>Blog</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>Using the C&#43;&#43; emulator generated by Chisel</h1><p>The Rocket core is written in Chisel. The Chisel compiler is able to generate cycle-accurate C++ simulation models. It is also possible to generate VCD waveform from these to aid debugging.</p><p>To compile the Rocket core into a C++ simulation model:</p><pre><code># requirement: riscv-gnu-toolchain, riscv-fesvr
# set up the RISCV environment variables
cd $TOP/emulator
make
</code></pre><p>This will generate the executable simulator as
<code>emulator-DefaultCPPConfig</code> assuming the Default configuration is
used. For simulating a different lowRISC configuration, take
<code>TAGW32S2T4</code> for an example, you can either change the CONFIG variable
in the Makefile or temporarily run make as:</p><pre><code>CONFIG=TAGW32S2T4 make
</code></pre><p>However, if you decide to the temporary <code>CONFIG</code> target, you need to
add the temporary target before all make commands, such as <code>make run</code>.</p><p>If the VCD/VPD waveform is needed, you need to compile the C++
simulation model using <code>make debug</code>:</p><pre><code># set up the RISCV environment variables
cd $TOP/emulator
make debug
</code></pre><p>There are multiple pre-build test cases to test the Rocket core. To run the pre-built tests:</p><pre><code># build and run the basic ISA test cases
make run-asm-tests
# build and run the bench-mark tests
make run-bmarks-test
# build and run the tag cache tests
make run-tag-tests

# build and run all the above tests in a single run
make run

# when VCD is required
make run-asm-tests-vcd 
make run-bmarks-test-vcd
make run-tag-tests-vcd

# all tests in a single run
make run-vcd 

# when VPD is required, you need to have the Synopsys VCS installed
# set up the VCS environment variables
make run-asm-tests-vpd
make run-bmarks-test-vpd
make run-tag-tests-vpd

# all tests in a single run
make run-vpd
</code></pre><p>To simulate the hello program in the three different modes (assume the
program is compiled according to the instructions at the beginning of <a href=/docs/tagged-memory-v0.1/spike/>this
document</a>):</p><h3 id=bare-metal-mode:b5713fcc8b58b3addefa396148fa9f78>Bare metal mode</h3><p>Requirements: riscv-isa-sim, riscv-fesvr, riscv-gnu-toolchain</p><pre><code># No VCD/VPD file
./emulator-DefaultCPPConfig +dramsim +max-cycles=100000000 +verbose \
  $TOP/riscv-tools/hello/hello.bare 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VCD file
./emulator-DefaultCPPConfig-debug +dramsim +max-cycles=100000000 \
  +verbose -vhello.vcd $TOP/riscv-tools/hello/hello.bare 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VPD file, you need to have the Synopsys VCS installed
# set up the VCS environment variables
vcd2vpd hello.vpd.vcd hello.vpd &gt; /dev/null &amp;
./emulator-DefaultCPPConfig-debug +dramsim +max-cycles=100000000 \
  +verbose -vhello.vpd.vcd $TOP/riscv-tools/hello/hello.bare \
  3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]
</code></pre><p>In the command line, +dramsim loads the dramsim library for modelling the DDRAM; +max-cycles defines the maximal cycles before an enforced stop; spike-dasm translates the instruction binary in the hello.out log file into human readable assembly codes.</p><h3 id=with-proxy-kernel-and-newlib:b5713fcc8b58b3addefa396148fa9f78>With proxy kernel and newlib</h3><p>Requirements: riscv-isa-sim, riscv-fesvr, riscv-pk, riscv-gnu-toolchain</p><pre><code># No VCD/VPD file
./emulator-DefaultCPPConfig +dramsim +max-cycles=100000000 +verbose \
  pk $TOP/riscv-tools/hello/hello.pk 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VCD file
# set up the VCS environment variables
./emulator-DefaultCPPConfig-debug +dramsim +max-cycles=100000000 \
  +verbose -vhello.vcd pk $TOP/riscv-tools/hello/hello.pk 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VPD file, you need to have the Synopsys VCS installed
# set up the VCS environment variables
vcd2vpd hello.vpd.vcd hello.vpd &gt; /dev/null &amp;
./emulator-DefaultCPPConfig-debug +dramsim +max-cycles=100000000 \
  +verbose -vhello.vpd.vcd pk $TOP/riscv-tools/hello/hello.pk \
  3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]
</code></pre><h3 id=with-a-full-linux-os:b5713fcc8b58b3addefa396148fa9f78>With a full Linux OS</h3><p>Requirements: riscv-isa-sim, riscv-fesvr, riscv-gcc, riscv-linux, root.bin</p><pre><code># boot the linux
./emulator-DefaultCPPConfig +dramsim +max-cycles=1000000000 +verbose \
  +disk=../riscv-tools/busybox-1.21.1/root.bin \
  ../riscv-tools/linux-3.14.13/vmlinux \
  3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | spike-dasm  &gt; vmlinux.out &amp;&amp; [ $PIPESTATUS -eq 0 ]
# in the booted linux
# /hello
</code></pre><p>The full Linux test can take HOURS and use up MULTIPLE GB space for log files.</p></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</p><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.e2036.js></script></body></html>